-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
-- Date        : Mon Jul 17 16:07:48 2023
-- Host        : DESKTOP-3EGBBSD running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Adc3444_TCP_TriggerCh_3_1_sim_netlist.vhdl
-- Design      : Adc3444_TCP_TriggerCh_3_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PulseConvert is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \roTrigDMAStart_reg[0]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    iTrigClk : in STD_LOGIC;
    s_axil_rstn : in STD_LOGIC;
    s_axil_clk : in STD_LOGIC;
    \raxiTrigDMAStart_reg[0]\ : in STD_LOGIC;
    iTrigRstn : in STD_LOGIC;
    \rTrigDMAUpdate_reg[0]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PulseConvert;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PulseConvert is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Signal_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \rD_i_1__0_n_0\ : STD_LOGIC;
  signal \rD_i_2__0_n_0\ : STD_LOGIC;
  signal \rD_i_3__0_n_0\ : STD_LOGIC;
  signal \rD_i_4__0_n_0\ : STD_LOGIC;
  signal \rD_i_5__0_n_0\ : STD_LOGIC;
  signal rD_reg_n_0 : STD_LOGIC;
  signal \rPulse_i_1__0_n_0\ : STD_LOGIC;
  signal rreg : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  E(0) <= \^e\(0);
\Signal_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \rTrigDMAUpdate_reg[0]\,
      Q => \Signal_reg_reg_n_0_[0]\,
      R => s_axil_rstn
    );
\Signal_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[9]\,
      Q => \Signal_reg_reg_n_0_[10]\,
      R => s_axil_rstn
    );
\Signal_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[10]\,
      Q => \Signal_reg_reg_n_0_[11]\,
      R => s_axil_rstn
    );
\Signal_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[11]\,
      Q => \Signal_reg_reg_n_0_[12]\,
      R => s_axil_rstn
    );
\Signal_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[12]\,
      Q => \Signal_reg_reg_n_0_[13]\,
      R => s_axil_rstn
    );
\Signal_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[13]\,
      Q => \Signal_reg_reg_n_0_[14]\,
      R => s_axil_rstn
    );
\Signal_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[14]\,
      Q => \Signal_reg_reg_n_0_[15]\,
      R => s_axil_rstn
    );
\Signal_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[15]\,
      Q => \Signal_reg_reg_n_0_[16]\,
      R => s_axil_rstn
    );
\Signal_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[0]\,
      Q => \Signal_reg_reg_n_0_[1]\,
      R => s_axil_rstn
    );
\Signal_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[1]\,
      Q => \Signal_reg_reg_n_0_[2]\,
      R => s_axil_rstn
    );
\Signal_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[2]\,
      Q => \Signal_reg_reg_n_0_[3]\,
      R => s_axil_rstn
    );
\Signal_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[3]\,
      Q => \Signal_reg_reg_n_0_[4]\,
      R => s_axil_rstn
    );
\Signal_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[4]\,
      Q => \Signal_reg_reg_n_0_[5]\,
      R => s_axil_rstn
    );
\Signal_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[5]\,
      Q => \Signal_reg_reg_n_0_[6]\,
      R => s_axil_rstn
    );
\Signal_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[6]\,
      Q => \Signal_reg_reg_n_0_[7]\,
      R => s_axil_rstn
    );
\Signal_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[7]\,
      Q => \Signal_reg_reg_n_0_[8]\,
      R => s_axil_rstn
    );
\Signal_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[8]\,
      Q => \Signal_reg_reg_n_0_[9]\,
      R => s_axil_rstn
    );
\rD_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70020"
    )
        port map (
      I0 => \rD_i_2__0_n_0\,
      I1 => \Signal_reg_reg_n_0_[16]\,
      I2 => \Signal_reg_reg_n_0_[0]\,
      I3 => \rD_i_3__0_n_0\,
      I4 => rD_reg_n_0,
      O => \rD_i_1__0_n_0\
    );
\rD_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \Signal_reg_reg_n_0_[8]\,
      I1 => \Signal_reg_reg_n_0_[11]\,
      I2 => \Signal_reg_reg_n_0_[10]\,
      I3 => \Signal_reg_reg_n_0_[15]\,
      I4 => \rD_i_4__0_n_0\,
      I5 => \rD_i_5__0_n_0\,
      O => \rD_i_2__0_n_0\
    );
\rD_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \Signal_reg_reg_n_0_[3]\,
      I1 => \Signal_reg_reg_n_0_[2]\,
      I2 => \Signal_reg_reg_n_0_[1]\,
      O => \rD_i_3__0_n_0\
    );
\rD_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Signal_reg_reg_n_0_[6]\,
      I1 => \Signal_reg_reg_n_0_[5]\,
      I2 => \Signal_reg_reg_n_0_[12]\,
      I3 => \Signal_reg_reg_n_0_[9]\,
      O => \rD_i_4__0_n_0\
    );
\rD_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Signal_reg_reg_n_0_[7]\,
      I1 => \Signal_reg_reg_n_0_[4]\,
      I2 => \Signal_reg_reg_n_0_[14]\,
      I3 => \Signal_reg_reg_n_0_[13]\,
      O => \rD_i_5__0_n_0\
    );
rD_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \rD_i_1__0_n_0\,
      Q => rD_reg_n_0,
      R => s_axil_rstn
    );
\rPulse_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rreg(0),
      I1 => rreg(1),
      O => \rPulse_i_1__0_n_0\
    );
rPulse_reg: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rPulse_i_1__0_n_0\,
      Q => \^e\(0),
      R => SR(0)
    );
\roTrigDMAStart[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \raxiTrigDMAStart_reg[0]\,
      I1 => \^e\(0),
      I2 => iTrigRstn,
      O => \roTrigDMAStart_reg[0]\
    );
\rreg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => rD_reg_n_0,
      Q => rreg(0),
      R => SR(0)
    );
\rreg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => rreg(0),
      Q => rreg(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PulseConvert_0 is
  port (
    woTrigMuxUpdate : out STD_LOGIC;
    \roTrigMuxEnableMask_reg[1]\ : out STD_LOGIC;
    \roTrigMuxOrMask_reg[1]\ : out STD_LOGIC;
    \roTrigMuxSel_reg[0]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    iTrigClk : in STD_LOGIC;
    s_axil_rstn : in STD_LOGIC;
    s_axil_clk : in STD_LOGIC;
    \raxiTrigMuxEnableMask_reg[1]\ : in STD_LOGIC;
    wTrigMuxEnableMask : in STD_LOGIC_VECTOR ( 0 to 0 );
    raxiTrigMuxOrMask : in STD_LOGIC_VECTOR ( 0 to 0 );
    wTrigMuxOrMask : in STD_LOGIC_VECTOR ( 0 to 0 );
    \raxiTrigMuxSel_reg[0]\ : in STD_LOGIC;
    wTrigMuxSel : in STD_LOGIC;
    \rTrigMuxUpdate_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PulseConvert_0 : entity is "PulseConvert";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PulseConvert_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PulseConvert_0 is
  signal \Signal_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal rD_i_1_n_0 : STD_LOGIC;
  signal rD_i_2_n_0 : STD_LOGIC;
  signal rD_i_3_n_0 : STD_LOGIC;
  signal rD_i_4_n_0 : STD_LOGIC;
  signal rD_i_5_n_0 : STD_LOGIC;
  signal rD_reg_n_0 : STD_LOGIC;
  signal rPulse_i_1_n_0 : STD_LOGIC;
  signal rreg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^wotrigmuxupdate\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \roTrigMuxEnableMask[1]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \roTrigMuxOrMask[1]_i_1\ : label is "soft_lutpair187";
begin
  woTrigMuxUpdate <= \^wotrigmuxupdate\;
\Signal_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \rTrigMuxUpdate_reg[0]\,
      Q => \Signal_reg_reg_n_0_[0]\,
      R => s_axil_rstn
    );
\Signal_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[9]\,
      Q => \Signal_reg_reg_n_0_[10]\,
      R => s_axil_rstn
    );
\Signal_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[10]\,
      Q => \Signal_reg_reg_n_0_[11]\,
      R => s_axil_rstn
    );
\Signal_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[11]\,
      Q => \Signal_reg_reg_n_0_[12]\,
      R => s_axil_rstn
    );
\Signal_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[12]\,
      Q => \Signal_reg_reg_n_0_[13]\,
      R => s_axil_rstn
    );
\Signal_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[13]\,
      Q => \Signal_reg_reg_n_0_[14]\,
      R => s_axil_rstn
    );
\Signal_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[14]\,
      Q => \Signal_reg_reg_n_0_[15]\,
      R => s_axil_rstn
    );
\Signal_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[15]\,
      Q => \Signal_reg_reg_n_0_[16]\,
      R => s_axil_rstn
    );
\Signal_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[0]\,
      Q => \Signal_reg_reg_n_0_[1]\,
      R => s_axil_rstn
    );
\Signal_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[1]\,
      Q => \Signal_reg_reg_n_0_[2]\,
      R => s_axil_rstn
    );
\Signal_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[2]\,
      Q => \Signal_reg_reg_n_0_[3]\,
      R => s_axil_rstn
    );
\Signal_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[3]\,
      Q => \Signal_reg_reg_n_0_[4]\,
      R => s_axil_rstn
    );
\Signal_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[4]\,
      Q => \Signal_reg_reg_n_0_[5]\,
      R => s_axil_rstn
    );
\Signal_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[5]\,
      Q => \Signal_reg_reg_n_0_[6]\,
      R => s_axil_rstn
    );
\Signal_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[6]\,
      Q => \Signal_reg_reg_n_0_[7]\,
      R => s_axil_rstn
    );
\Signal_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[7]\,
      Q => \Signal_reg_reg_n_0_[8]\,
      R => s_axil_rstn
    );
\Signal_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[8]\,
      Q => \Signal_reg_reg_n_0_[9]\,
      R => s_axil_rstn
    );
rD_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70020"
    )
        port map (
      I0 => rD_i_2_n_0,
      I1 => \Signal_reg_reg_n_0_[16]\,
      I2 => \Signal_reg_reg_n_0_[0]\,
      I3 => rD_i_3_n_0,
      I4 => rD_reg_n_0,
      O => rD_i_1_n_0
    );
rD_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \Signal_reg_reg_n_0_[8]\,
      I1 => \Signal_reg_reg_n_0_[11]\,
      I2 => \Signal_reg_reg_n_0_[10]\,
      I3 => \Signal_reg_reg_n_0_[15]\,
      I4 => rD_i_4_n_0,
      I5 => rD_i_5_n_0,
      O => rD_i_2_n_0
    );
rD_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \Signal_reg_reg_n_0_[3]\,
      I1 => \Signal_reg_reg_n_0_[2]\,
      I2 => \Signal_reg_reg_n_0_[1]\,
      O => rD_i_3_n_0
    );
rD_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Signal_reg_reg_n_0_[6]\,
      I1 => \Signal_reg_reg_n_0_[5]\,
      I2 => \Signal_reg_reg_n_0_[12]\,
      I3 => \Signal_reg_reg_n_0_[9]\,
      O => rD_i_4_n_0
    );
rD_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Signal_reg_reg_n_0_[7]\,
      I1 => \Signal_reg_reg_n_0_[4]\,
      I2 => \Signal_reg_reg_n_0_[14]\,
      I3 => \Signal_reg_reg_n_0_[13]\,
      O => rD_i_5_n_0
    );
rD_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => rD_i_1_n_0,
      Q => rD_reg_n_0,
      R => s_axil_rstn
    );
rPulse_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rreg(0),
      I1 => rreg(1),
      O => rPulse_i_1_n_0
    );
rPulse_reg: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => rPulse_i_1_n_0,
      Q => \^wotrigmuxupdate\,
      R => SR(0)
    );
\roTrigMuxEnableMask[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \raxiTrigMuxEnableMask_reg[1]\,
      I1 => \^wotrigmuxupdate\,
      I2 => wTrigMuxEnableMask(0),
      O => \roTrigMuxEnableMask_reg[1]\
    );
\roTrigMuxOrMask[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => raxiTrigMuxOrMask(0),
      I1 => \^wotrigmuxupdate\,
      I2 => wTrigMuxOrMask(0),
      O => \roTrigMuxOrMask_reg[1]\
    );
\roTrigMuxSel[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \raxiTrigMuxSel_reg[0]\,
      I1 => \^wotrigmuxupdate\,
      I2 => wTrigMuxSel,
      O => \roTrigMuxSel_reg[0]\
    );
\rreg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => rD_reg_n_0,
      Q => rreg(0),
      R => SR(0)
    );
\rreg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => rreg(0),
      Q => rreg(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PulseConvert_1 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Signal_reg_reg[0]_0\ : out STD_LOGIC;
    \roTrigResetnSLR_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    iTrigClk : in STD_LOGIC;
    s_axil_clk : in STD_LOGIC;
    iTrigRstn : in STD_LOGIC;
    s_axil_rstn : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PulseConvert_1 : entity is "PulseConvert";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PulseConvert_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PulseConvert_1 is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^signal_reg_reg[0]_0\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \Signal_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \rD_i_1__1_n_0\ : STD_LOGIC;
  signal \rD_i_2__1_n_0\ : STD_LOGIC;
  signal \rD_i_3__1_n_0\ : STD_LOGIC;
  signal \rD_i_4__1_n_0\ : STD_LOGIC;
  signal \rD_i_5__1_n_0\ : STD_LOGIC;
  signal rD_reg_n_0 : STD_LOGIC;
  signal \rPulse_i_1__1_n_0\ : STD_LOGIC;
  signal rreg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal woTrigResetn : STD_LOGIC;
begin
  SR(0) <= \^sr\(0);
  \Signal_reg_reg[0]_0\ <= \^signal_reg_reg[0]_0\;
\Signal_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => D(0),
      Q => \Signal_reg_reg_n_0_[0]\,
      R => \^signal_reg_reg[0]_0\
    );
\Signal_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[9]\,
      Q => \Signal_reg_reg_n_0_[10]\,
      R => \^signal_reg_reg[0]_0\
    );
\Signal_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[10]\,
      Q => \Signal_reg_reg_n_0_[11]\,
      R => \^signal_reg_reg[0]_0\
    );
\Signal_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[11]\,
      Q => \Signal_reg_reg_n_0_[12]\,
      R => \^signal_reg_reg[0]_0\
    );
\Signal_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[12]\,
      Q => \Signal_reg_reg_n_0_[13]\,
      R => \^signal_reg_reg[0]_0\
    );
\Signal_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[13]\,
      Q => \Signal_reg_reg_n_0_[14]\,
      R => \^signal_reg_reg[0]_0\
    );
\Signal_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[14]\,
      Q => \Signal_reg_reg_n_0_[15]\,
      R => \^signal_reg_reg[0]_0\
    );
\Signal_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[15]\,
      Q => \Signal_reg_reg_n_0_[16]\,
      R => \^signal_reg_reg[0]_0\
    );
\Signal_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[0]\,
      Q => \Signal_reg_reg_n_0_[1]\,
      R => \^signal_reg_reg[0]_0\
    );
\Signal_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[1]\,
      Q => \Signal_reg_reg_n_0_[2]\,
      R => \^signal_reg_reg[0]_0\
    );
\Signal_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[2]\,
      Q => \Signal_reg_reg_n_0_[3]\,
      R => \^signal_reg_reg[0]_0\
    );
\Signal_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[3]\,
      Q => \Signal_reg_reg_n_0_[4]\,
      R => \^signal_reg_reg[0]_0\
    );
\Signal_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[4]\,
      Q => \Signal_reg_reg_n_0_[5]\,
      R => \^signal_reg_reg[0]_0\
    );
\Signal_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[5]\,
      Q => \Signal_reg_reg_n_0_[6]\,
      R => \^signal_reg_reg[0]_0\
    );
\Signal_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[6]\,
      Q => \Signal_reg_reg_n_0_[7]\,
      R => \^signal_reg_reg[0]_0\
    );
\Signal_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[7]\,
      Q => \Signal_reg_reg_n_0_[8]\,
      R => \^signal_reg_reg[0]_0\
    );
\Signal_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \Signal_reg_reg_n_0_[8]\,
      Q => \Signal_reg_reg_n_0_[9]\,
      R => \^signal_reg_reg[0]_0\
    );
\rD_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70020"
    )
        port map (
      I0 => \rD_i_2__1_n_0\,
      I1 => \Signal_reg_reg_n_0_[16]\,
      I2 => \Signal_reg_reg_n_0_[0]\,
      I3 => \rD_i_3__1_n_0\,
      I4 => rD_reg_n_0,
      O => \rD_i_1__1_n_0\
    );
\rD_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \Signal_reg_reg_n_0_[8]\,
      I1 => \Signal_reg_reg_n_0_[11]\,
      I2 => \Signal_reg_reg_n_0_[10]\,
      I3 => \Signal_reg_reg_n_0_[15]\,
      I4 => \rD_i_4__1_n_0\,
      I5 => \rD_i_5__1_n_0\,
      O => \rD_i_2__1_n_0\
    );
\rD_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \Signal_reg_reg_n_0_[3]\,
      I1 => \Signal_reg_reg_n_0_[2]\,
      I2 => \Signal_reg_reg_n_0_[1]\,
      O => \rD_i_3__1_n_0\
    );
\rD_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Signal_reg_reg_n_0_[6]\,
      I1 => \Signal_reg_reg_n_0_[5]\,
      I2 => \Signal_reg_reg_n_0_[12]\,
      I3 => \Signal_reg_reg_n_0_[9]\,
      O => \rD_i_4__1_n_0\
    );
\rD_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Signal_reg_reg_n_0_[7]\,
      I1 => \Signal_reg_reg_n_0_[4]\,
      I2 => \Signal_reg_reg_n_0_[14]\,
      I3 => \Signal_reg_reg_n_0_[13]\,
      O => \rD_i_5__1_n_0\
    );
rD_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \rD_i_1__1_n_0\,
      Q => rD_reg_n_0,
      R => \^signal_reg_reg[0]_0\
    );
\rPulse_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rreg(0),
      I1 => rreg(1),
      O => \rPulse_i_1__1_n_0\
    );
rPulse_reg: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rPulse_i_1__1_n_0\,
      Q => woTrigResetn,
      R => \^sr\(0)
    );
\roTrigResetnSLR[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => woTrigResetn,
      I1 => iTrigRstn,
      O => \roTrigResetnSLR_reg[7]\(0)
    );
\rreg[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => iTrigRstn,
      O => \^sr\(0)
    );
\rreg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => rD_reg_n_0,
      Q => rreg(0),
      R => \^sr\(0)
    );
\rreg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => rreg(0),
      Q => rreg(1),
      R => \^sr\(0)
    );
s_axil_awready_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axil_rstn,
      O => \^signal_reg_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TriggerGen is
  port (
    wTrigGenOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    rTrigInEnable0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    iAdcData_Tri : in STD_LOGIC;
    iTrigClk : in STD_LOGIC;
    rTrigMuxEnableMask : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    iAdcData : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TriggerGen;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TriggerGen is
  signal \^wtriggenout\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  wTrigGenOut(0) <= \^wtriggenout\(0);
\rAdcData_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => iAdcData(0),
      Q => Q(0),
      R => SR(0)
    );
\rAdcData_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => iAdcData(10),
      Q => Q(10),
      R => SR(0)
    );
\rAdcData_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => iAdcData(11),
      Q => Q(11),
      R => SR(0)
    );
\rAdcData_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => iAdcData(12),
      Q => Q(12),
      R => SR(0)
    );
\rAdcData_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => iAdcData(13),
      Q => Q(13),
      R => SR(0)
    );
\rAdcData_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => iAdcData(14),
      Q => Q(14),
      R => SR(0)
    );
\rAdcData_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => iAdcData(15),
      Q => Q(15),
      R => SR(0)
    );
\rAdcData_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => iAdcData(1),
      Q => Q(1),
      R => SR(0)
    );
\rAdcData_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => iAdcData(2),
      Q => Q(2),
      R => SR(0)
    );
\rAdcData_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => iAdcData(3),
      Q => Q(3),
      R => SR(0)
    );
\rAdcData_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => iAdcData(4),
      Q => Q(4),
      R => SR(0)
    );
\rAdcData_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => iAdcData(5),
      Q => Q(5),
      R => SR(0)
    );
\rAdcData_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => iAdcData(6),
      Q => Q(6),
      R => SR(0)
    );
\rAdcData_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => iAdcData(7),
      Q => Q(7),
      R => SR(0)
    );
\rAdcData_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => iAdcData(8),
      Q => Q(8),
      R => SR(0)
    );
\rAdcData_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => iAdcData(9),
      Q => Q(9),
      R => SR(0)
    );
\rTrigInEnable[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^wtriggenout\(0),
      I1 => rTrigMuxEnableMask(0),
      O => rTrigInEnable0(0)
    );
\rTrigOut_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => iAdcData_Tri,
      Q => \^wtriggenout\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TriggerMux is
  port (
    wTrigMuxOut : out STD_LOGIC;
    wTrigMuxOutOrigin : out STD_LOGIC_VECTOR ( 0 to 0 );
    rTrigMuxSel : out STD_LOGIC;
    rTrigMuxOrMask : out STD_LOGIC_VECTOR ( 0 to 0 );
    rTrigMuxEnableMask : out STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[1].rTrigVectorPending_reg[1]\ : out STD_LOGIC;
    \genblk1[1].rTrigVectorPendingCnt_reg[31]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \roTrigResetn_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rTrigInEnable0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iTrigClk : in STD_LOGIC;
    wTrigGenOut : in STD_LOGIC_VECTOR ( 0 to 0 );
    \roTrigMuxSel_reg[0]\ : in STD_LOGIC;
    \roTrigMuxOrMask_reg[1]\ : in STD_LOGIC;
    \roTrigMuxEnableMask_reg[1]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rTrigDMAStart_reg[0]\ : in STD_LOGIC;
    wTrigResetn : in STD_LOGIC;
    iTrigRstn : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TriggerMux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TriggerMux is
  signal rTrigInEnable : STD_LOGIC_VECTOR ( 1 to 1 );
  signal rTrigInOr : STD_LOGIC;
  signal rTrigInOr1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal rTrigIn_D1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal rTrigIn_D2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^rtrigmuxormask\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rtrigmuxsel\ : STD_LOGIC;
  signal \rTrigOut[0]_i_1_n_0\ : STD_LOGIC;
  signal \^wtrigmuxout\ : STD_LOGIC;
  signal \^wtrigmuxoutorigin\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  rTrigMuxOrMask(0) <= \^rtrigmuxormask\(0);
  rTrigMuxSel <= \^rtrigmuxsel\;
  wTrigMuxOut <= \^wtrigmuxout\;
  wTrigMuxOutOrigin(0) <= \^wtrigmuxoutorigin\(0);
\genblk1[1].rTrigVectorPendingCnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^wtrigmuxoutorigin\(0),
      I1 => \rTrigDMAStart_reg[0]\,
      I2 => wTrigResetn,
      I3 => iTrigRstn,
      O => \genblk1[1].rTrigVectorPendingCnt_reg[31]\
    );
\genblk1[1].rTrigVectorPending[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CO(0),
      I1 => \^wtrigmuxout\,
      O => \genblk1[1].rTrigVectorPending_reg[1]\
    );
\rTrigInEnable_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => rTrigInEnable0(0),
      Q => rTrigInEnable(1),
      R => \roTrigResetn_reg[0]\(0)
    );
\rTrigInOr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rTrigInEnable(1),
      I1 => \^rtrigmuxormask\(0),
      O => rTrigInOr1(1)
    );
\rTrigInOr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => rTrigInOr1(1),
      Q => rTrigInOr,
      R => \roTrigResetn_reg[0]\(0)
    );
\rTrigIn_D1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => wTrigGenOut(0),
      Q => rTrigIn_D1(1),
      R => \roTrigResetn_reg[0]\(0)
    );
\rTrigIn_D2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => rTrigIn_D1(1),
      Q => rTrigIn_D2(1),
      R => \roTrigResetn_reg[0]\(0)
    );
\rTrigMuxEnableMask_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \roTrigMuxEnableMask_reg[1]\,
      Q => rTrigMuxEnableMask(0),
      R => \roTrigResetn_reg[0]\(0)
    );
\rTrigMuxOrMask_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \roTrigMuxOrMask_reg[1]\,
      Q => \^rtrigmuxormask\(0),
      R => \roTrigResetn_reg[0]\(0)
    );
\rTrigMuxSel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \roTrigMuxSel_reg[0]\,
      Q => \^rtrigmuxsel\,
      R => \roTrigResetn_reg[0]\(0)
    );
\rTrigOutData_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => \roTrigResetn_reg[0]\(0)
    );
\rTrigOutData_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => D(10),
      Q => Q(10),
      R => \roTrigResetn_reg[0]\(0)
    );
\rTrigOutData_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => D(11),
      Q => Q(11),
      R => \roTrigResetn_reg[0]\(0)
    );
\rTrigOutData_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => D(12),
      Q => Q(12),
      R => \roTrigResetn_reg[0]\(0)
    );
\rTrigOutData_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => D(13),
      Q => Q(13),
      R => \roTrigResetn_reg[0]\(0)
    );
\rTrigOutData_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => D(14),
      Q => Q(14),
      R => \roTrigResetn_reg[0]\(0)
    );
\rTrigOutData_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => D(15),
      Q => Q(15),
      R => \roTrigResetn_reg[0]\(0)
    );
\rTrigOutData_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => \roTrigResetn_reg[0]\(0)
    );
\rTrigOutData_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => \roTrigResetn_reg[0]\(0)
    );
\rTrigOutData_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => \roTrigResetn_reg[0]\(0)
    );
\rTrigOutData_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => \roTrigResetn_reg[0]\(0)
    );
\rTrigOutData_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => \roTrigResetn_reg[0]\(0)
    );
\rTrigOutData_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => D(6),
      Q => Q(6),
      R => \roTrigResetn_reg[0]\(0)
    );
\rTrigOutData_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => D(7),
      Q => Q(7),
      R => \roTrigResetn_reg[0]\(0)
    );
\rTrigOutData_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => D(8),
      Q => Q(8),
      R => \roTrigResetn_reg[0]\(0)
    );
\rTrigOutData_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => D(9),
      Q => Q(9),
      R => \roTrigResetn_reg[0]\(0)
    );
\rTrigOutOrigin_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => rTrigIn_D2(1),
      Q => \^wtrigmuxoutorigin\(0),
      R => \roTrigResetn_reg[0]\(0)
    );
\rTrigOut[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rTrigInOr,
      I1 => \^rtrigmuxsel\,
      O => \rTrigOut[0]_i_1_n_0\
    );
\rTrigOut_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rTrigOut[0]_i_1_n_0\,
      Q => \^wtrigmuxout\,
      R => \roTrigResetn_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_rd is
  port (
    m_axi_rready : out STD_LOGIC;
    s_axil_rstn_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axil_clk : in STD_LOGIC;
    s_axil_rstn : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_rd;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_rd is
  signal axis_cmd_valid_reg : STD_LOGIC;
  signal axis_cmd_valid_reg0 : STD_LOGIC;
  signal axis_state_next : STD_LOGIC;
  signal axis_state_next1 : STD_LOGIC;
  signal axis_state_reg : STD_LOGIC;
  signal input_active_reg : STD_LOGIC;
  signal input_active_reg_i_1_n_0 : STD_LOGIC;
  signal \input_cycle_count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \input_cycle_count_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \input_cycle_count_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \input_cycle_count_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \input_cycle_count_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \input_cycle_count_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \input_cycle_count_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \input_cycle_count_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \input_cycle_count_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \input_cycle_count_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \input_cycle_count_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \input_cycle_count_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \input_cycle_count_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \input_cycle_count_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \input_cycle_count_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal input_cycle_count_reg_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \input_cycle_count_reg_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \input_cycle_count_reg_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \input_cycle_count_reg_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \input_cycle_count_reg_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \input_cycle_count_reg_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \input_cycle_count_reg_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \input_cycle_count_reg_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \input_cycle_count_reg_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \input_cycle_count_reg_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \input_cycle_count_reg_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \input_cycle_count_reg_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \input_cycle_count_reg_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \input_cycle_count_reg_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \input_cycle_count_reg_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \input_cycle_count_reg_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \input_cycle_count_reg_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \input_cycle_count_reg_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \input_cycle_count_reg_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \input_cycle_count_reg_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \input_cycle_count_reg_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \input_cycle_count_reg_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \input_cycle_count_reg_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \input_cycle_count_reg_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \input_cycle_count_reg_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \input_cycle_count_reg_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \input_cycle_count_reg_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \input_cycle_count_reg_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \^m_axi_rready\ : STD_LOGIC;
  signal m_axi_rready_reg_i_1_n_0 : STD_LOGIC;
  signal m_axi_rready_reg_i_2_n_0 : STD_LOGIC;
  signal m_axi_rready_reg_i_4_n_0 : STD_LOGIC;
  signal m_axi_rready_reg_i_5_n_0 : STD_LOGIC;
  signal m_axi_rready_reg_i_6_n_0 : STD_LOGIC;
  signal m_axis_read_data_tready_int_early : STD_LOGIC;
  signal m_axis_read_data_tready_int_reg : STD_LOGIC;
  signal m_axis_read_data_tvalid_reg_i_1_n_0 : STD_LOGIC;
  signal m_axis_read_data_tvalid_reg_reg_n_0 : STD_LOGIC;
  signal output_active_reg : STD_LOGIC;
  signal output_active_reg_i_1_n_0 : STD_LOGIC;
  signal output_active_reg_i_2_n_0 : STD_LOGIC;
  signal output_active_reg_i_3_n_0 : STD_LOGIC;
  signal output_active_reg_i_4_n_0 : STD_LOGIC;
  signal output_cycle_count_next : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \output_cycle_count_next0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \output_cycle_count_next0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \output_cycle_count_next0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \output_cycle_count_next0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \output_cycle_count_next0_carry__0_n_0\ : STD_LOGIC;
  signal \output_cycle_count_next0_carry__0_n_1\ : STD_LOGIC;
  signal \output_cycle_count_next0_carry__0_n_2\ : STD_LOGIC;
  signal \output_cycle_count_next0_carry__0_n_3\ : STD_LOGIC;
  signal \output_cycle_count_next0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \output_cycle_count_next0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \output_cycle_count_next0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \output_cycle_count_next0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \output_cycle_count_next0_carry__1_n_0\ : STD_LOGIC;
  signal \output_cycle_count_next0_carry__1_n_1\ : STD_LOGIC;
  signal \output_cycle_count_next0_carry__1_n_2\ : STD_LOGIC;
  signal \output_cycle_count_next0_carry__1_n_3\ : STD_LOGIC;
  signal \output_cycle_count_next0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \output_cycle_count_next0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \output_cycle_count_next0_carry__2_n_3\ : STD_LOGIC;
  signal output_cycle_count_next0_carry_i_1_n_0 : STD_LOGIC;
  signal output_cycle_count_next0_carry_i_2_n_0 : STD_LOGIC;
  signal output_cycle_count_next0_carry_i_3_n_0 : STD_LOGIC;
  signal \output_cycle_count_next0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal output_cycle_count_next0_carry_n_0 : STD_LOGIC;
  signal output_cycle_count_next0_carry_n_1 : STD_LOGIC;
  signal output_cycle_count_next0_carry_n_2 : STD_LOGIC;
  signal output_cycle_count_next0_carry_n_3 : STD_LOGIC;
  signal \output_cycle_count_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \output_cycle_count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \output_cycle_count_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \output_cycle_count_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \output_cycle_count_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \output_cycle_count_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \output_cycle_count_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \output_cycle_count_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \output_cycle_count_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \output_cycle_count_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \output_cycle_count_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \output_cycle_count_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \output_cycle_count_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \output_cycle_count_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \output_cycle_count_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \output_cycle_count_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \output_cycle_count_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \output_cycle_count_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \output_cycle_count_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \output_cycle_count_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \output_cycle_count_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \output_cycle_count_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \output_cycle_count_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \output_cycle_count_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \output_cycle_count_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \output_cycle_count_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \output_cycle_count_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \output_cycle_count_reg[8]_i_9_n_0\ : STD_LOGIC;
  signal output_cycle_count_reg_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \output_cycle_count_reg_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \output_cycle_count_reg_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \output_cycle_count_reg_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \output_cycle_count_reg_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \output_cycle_count_reg_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \output_cycle_count_reg_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \output_cycle_count_reg_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \output_cycle_count_reg_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \output_cycle_count_reg_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \output_cycle_count_reg_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \output_cycle_count_reg_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \output_cycle_count_reg_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \output_cycle_count_reg_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \output_cycle_count_reg_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \output_cycle_count_reg_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \output_cycle_count_reg_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \output_cycle_count_reg_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \output_cycle_count_reg_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \output_cycle_count_reg_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \output_cycle_count_reg_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \output_cycle_count_reg_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \output_cycle_count_reg_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \output_cycle_count_reg_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \output_cycle_count_reg_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \output_cycle_count_reg_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \output_cycle_count_reg_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \output_cycle_count_reg_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal output_last_cycle_next : STD_LOGIC;
  signal output_last_cycle_reg : STD_LOGIC;
  signal \output_last_cycle_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \output_last_cycle_reg_i_3__0_n_0\ : STD_LOGIC;
  signal \output_last_cycle_reg_i_4__0_n_0\ : STD_LOGIC;
  signal temp_m_axis_read_data_tvalid_reg_i_1_n_0 : STD_LOGIC;
  signal temp_m_axis_read_data_tvalid_reg_reg_n_0 : STD_LOGIC;
  signal \NLW_input_cycle_count_reg_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_input_cycle_count_reg_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_output_cycle_count_next0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_output_cycle_count_next0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_output_cycle_count_reg_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_output_cycle_count_reg_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axis_state_reg[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of m_axi_rready_reg_i_2 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of m_axis_read_data_tready_int_reg_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of m_axis_read_data_tvalid_reg_i_1 : label is "soft_lutpair1";
begin
  m_axi_rready <= \^m_axi_rready\;
axis_cmd_valid_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => axis_cmd_valid_reg,
      I1 => axis_state_reg,
      O => axis_cmd_valid_reg0
    );
axis_cmd_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => axis_cmd_valid_reg0,
      Q => axis_cmd_valid_reg,
      R => '0'
    );
\axis_state_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FAA"
    )
        port map (
      I0 => axis_cmd_valid_reg,
      I1 => output_last_cycle_reg,
      I2 => axis_state_next1,
      I3 => axis_state_reg,
      O => axis_state_next
    );
\axis_state_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => axis_state_next,
      Q => axis_state_reg,
      R => s_axil_rstn_0(0)
    );
input_active_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC4CCCFFFFFFFF"
    )
        port map (
      I0 => m_axis_read_data_tready_int_reg,
      I1 => input_active_reg,
      I2 => m_axi_rvalid,
      I3 => \^m_axi_rready\,
      I4 => m_axi_rready_reg_i_4_n_0,
      I5 => axis_state_reg,
      O => input_active_reg_i_1_n_0
    );
input_active_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => input_active_reg_i_1_n_0,
      Q => input_active_reg,
      R => '0'
    );
\input_cycle_count_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFF"
    )
        port map (
      I0 => input_active_reg,
      I1 => \^m_axi_rready\,
      I2 => m_axi_rvalid,
      I3 => m_axis_read_data_tready_int_reg,
      I4 => axis_state_reg,
      O => \input_cycle_count_reg[0]_i_1_n_0\
    );
\input_cycle_count_reg[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => input_cycle_count_reg_reg(3),
      I1 => axis_state_reg,
      O => \input_cycle_count_reg[0]_i_3_n_0\
    );
\input_cycle_count_reg[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => input_cycle_count_reg_reg(2),
      I1 => axis_state_reg,
      O => \input_cycle_count_reg[0]_i_4_n_0\
    );
\input_cycle_count_reg[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => input_cycle_count_reg_reg(1),
      I1 => axis_state_reg,
      O => \input_cycle_count_reg[0]_i_5_n_0\
    );
\input_cycle_count_reg[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => input_cycle_count_reg_reg(0),
      I1 => axis_state_reg,
      O => \input_cycle_count_reg[0]_i_6_n_0\
    );
\input_cycle_count_reg[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axis_state_reg,
      I1 => input_cycle_count_reg_reg(13),
      O => \input_cycle_count_reg[12]_i_2_n_0\
    );
\input_cycle_count_reg[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => input_cycle_count_reg_reg(12),
      I1 => axis_state_reg,
      O => \input_cycle_count_reg[12]_i_3_n_0\
    );
\input_cycle_count_reg[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => input_cycle_count_reg_reg(7),
      I1 => axis_state_reg,
      O => \input_cycle_count_reg[4]_i_2_n_0\
    );
\input_cycle_count_reg[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => input_cycle_count_reg_reg(6),
      I1 => axis_state_reg,
      O => \input_cycle_count_reg[4]_i_3_n_0\
    );
\input_cycle_count_reg[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => input_cycle_count_reg_reg(5),
      I1 => axis_state_reg,
      O => \input_cycle_count_reg[4]_i_4_n_0\
    );
\input_cycle_count_reg[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => input_cycle_count_reg_reg(4),
      I1 => axis_state_reg,
      O => \input_cycle_count_reg[4]_i_5_n_0\
    );
\input_cycle_count_reg[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => input_cycle_count_reg_reg(11),
      I1 => axis_state_reg,
      O => \input_cycle_count_reg[8]_i_2_n_0\
    );
\input_cycle_count_reg[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => input_cycle_count_reg_reg(10),
      I1 => axis_state_reg,
      O => \input_cycle_count_reg[8]_i_3_n_0\
    );
\input_cycle_count_reg[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => input_cycle_count_reg_reg(9),
      I1 => axis_state_reg,
      O => \input_cycle_count_reg[8]_i_4_n_0\
    );
\input_cycle_count_reg[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => input_cycle_count_reg_reg(8),
      I1 => axis_state_reg,
      O => \input_cycle_count_reg[8]_i_5_n_0\
    );
\input_cycle_count_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \input_cycle_count_reg[0]_i_1_n_0\,
      D => \input_cycle_count_reg_reg[0]_i_2_n_7\,
      Q => input_cycle_count_reg_reg(0),
      R => '0'
    );
\input_cycle_count_reg_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \input_cycle_count_reg_reg[0]_i_2_n_0\,
      CO(2) => \input_cycle_count_reg_reg[0]_i_2_n_1\,
      CO(1) => \input_cycle_count_reg_reg[0]_i_2_n_2\,
      CO(0) => \input_cycle_count_reg_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => axis_state_reg,
      DI(2) => axis_state_reg,
      DI(1) => axis_state_reg,
      DI(0) => axis_state_reg,
      O(3) => \input_cycle_count_reg_reg[0]_i_2_n_4\,
      O(2) => \input_cycle_count_reg_reg[0]_i_2_n_5\,
      O(1) => \input_cycle_count_reg_reg[0]_i_2_n_6\,
      O(0) => \input_cycle_count_reg_reg[0]_i_2_n_7\,
      S(3) => \input_cycle_count_reg[0]_i_3_n_0\,
      S(2) => \input_cycle_count_reg[0]_i_4_n_0\,
      S(1) => \input_cycle_count_reg[0]_i_5_n_0\,
      S(0) => \input_cycle_count_reg[0]_i_6_n_0\
    );
\input_cycle_count_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \input_cycle_count_reg[0]_i_1_n_0\,
      D => \input_cycle_count_reg_reg[8]_i_1_n_5\,
      Q => input_cycle_count_reg_reg(10),
      R => '0'
    );
\input_cycle_count_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \input_cycle_count_reg[0]_i_1_n_0\,
      D => \input_cycle_count_reg_reg[8]_i_1_n_4\,
      Q => input_cycle_count_reg_reg(11),
      R => '0'
    );
\input_cycle_count_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \input_cycle_count_reg[0]_i_1_n_0\,
      D => \input_cycle_count_reg_reg[12]_i_1_n_7\,
      Q => input_cycle_count_reg_reg(12),
      R => '0'
    );
\input_cycle_count_reg_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_cycle_count_reg_reg[8]_i_1_n_0\,
      CO(3 downto 1) => \NLW_input_cycle_count_reg_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \input_cycle_count_reg_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => axis_state_reg,
      O(3 downto 2) => \NLW_input_cycle_count_reg_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \input_cycle_count_reg_reg[12]_i_1_n_6\,
      O(0) => \input_cycle_count_reg_reg[12]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \input_cycle_count_reg[12]_i_2_n_0\,
      S(0) => \input_cycle_count_reg[12]_i_3_n_0\
    );
\input_cycle_count_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \input_cycle_count_reg[0]_i_1_n_0\,
      D => \input_cycle_count_reg_reg[12]_i_1_n_6\,
      Q => input_cycle_count_reg_reg(13),
      R => '0'
    );
\input_cycle_count_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \input_cycle_count_reg[0]_i_1_n_0\,
      D => \input_cycle_count_reg_reg[0]_i_2_n_6\,
      Q => input_cycle_count_reg_reg(1),
      R => '0'
    );
\input_cycle_count_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \input_cycle_count_reg[0]_i_1_n_0\,
      D => \input_cycle_count_reg_reg[0]_i_2_n_5\,
      Q => input_cycle_count_reg_reg(2),
      R => '0'
    );
\input_cycle_count_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \input_cycle_count_reg[0]_i_1_n_0\,
      D => \input_cycle_count_reg_reg[0]_i_2_n_4\,
      Q => input_cycle_count_reg_reg(3),
      R => '0'
    );
\input_cycle_count_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \input_cycle_count_reg[0]_i_1_n_0\,
      D => \input_cycle_count_reg_reg[4]_i_1_n_7\,
      Q => input_cycle_count_reg_reg(4),
      R => '0'
    );
\input_cycle_count_reg_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_cycle_count_reg_reg[0]_i_2_n_0\,
      CO(3) => \input_cycle_count_reg_reg[4]_i_1_n_0\,
      CO(2) => \input_cycle_count_reg_reg[4]_i_1_n_1\,
      CO(1) => \input_cycle_count_reg_reg[4]_i_1_n_2\,
      CO(0) => \input_cycle_count_reg_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => axis_state_reg,
      DI(2) => axis_state_reg,
      DI(1) => axis_state_reg,
      DI(0) => axis_state_reg,
      O(3) => \input_cycle_count_reg_reg[4]_i_1_n_4\,
      O(2) => \input_cycle_count_reg_reg[4]_i_1_n_5\,
      O(1) => \input_cycle_count_reg_reg[4]_i_1_n_6\,
      O(0) => \input_cycle_count_reg_reg[4]_i_1_n_7\,
      S(3) => \input_cycle_count_reg[4]_i_2_n_0\,
      S(2) => \input_cycle_count_reg[4]_i_3_n_0\,
      S(1) => \input_cycle_count_reg[4]_i_4_n_0\,
      S(0) => \input_cycle_count_reg[4]_i_5_n_0\
    );
\input_cycle_count_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \input_cycle_count_reg[0]_i_1_n_0\,
      D => \input_cycle_count_reg_reg[4]_i_1_n_6\,
      Q => input_cycle_count_reg_reg(5),
      R => '0'
    );
\input_cycle_count_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \input_cycle_count_reg[0]_i_1_n_0\,
      D => \input_cycle_count_reg_reg[4]_i_1_n_5\,
      Q => input_cycle_count_reg_reg(6),
      R => '0'
    );
\input_cycle_count_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \input_cycle_count_reg[0]_i_1_n_0\,
      D => \input_cycle_count_reg_reg[4]_i_1_n_4\,
      Q => input_cycle_count_reg_reg(7),
      R => '0'
    );
\input_cycle_count_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \input_cycle_count_reg[0]_i_1_n_0\,
      D => \input_cycle_count_reg_reg[8]_i_1_n_7\,
      Q => input_cycle_count_reg_reg(8),
      R => '0'
    );
\input_cycle_count_reg_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_cycle_count_reg_reg[4]_i_1_n_0\,
      CO(3) => \input_cycle_count_reg_reg[8]_i_1_n_0\,
      CO(2) => \input_cycle_count_reg_reg[8]_i_1_n_1\,
      CO(1) => \input_cycle_count_reg_reg[8]_i_1_n_2\,
      CO(0) => \input_cycle_count_reg_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => axis_state_reg,
      DI(2) => axis_state_reg,
      DI(1) => axis_state_reg,
      DI(0) => axis_state_reg,
      O(3) => \input_cycle_count_reg_reg[8]_i_1_n_4\,
      O(2) => \input_cycle_count_reg_reg[8]_i_1_n_5\,
      O(1) => \input_cycle_count_reg_reg[8]_i_1_n_6\,
      O(0) => \input_cycle_count_reg_reg[8]_i_1_n_7\,
      S(3) => \input_cycle_count_reg[8]_i_2_n_0\,
      S(2) => \input_cycle_count_reg[8]_i_3_n_0\,
      S(1) => \input_cycle_count_reg[8]_i_4_n_0\,
      S(0) => \input_cycle_count_reg[8]_i_5_n_0\
    );
\input_cycle_count_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \input_cycle_count_reg[0]_i_1_n_0\,
      D => \input_cycle_count_reg_reg[8]_i_1_n_6\,
      Q => input_cycle_count_reg_reg(9),
      R => '0'
    );
m_axi_rready_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444044404040404"
    )
        port map (
      I0 => m_axi_rready_reg_i_2_n_0,
      I1 => m_axis_read_data_tready_int_early,
      I2 => axis_state_reg,
      I3 => axis_state_next1,
      I4 => m_axi_rready_reg_i_4_n_0,
      I5 => input_active_reg,
      O => m_axi_rready_reg_i_1_n_0
    );
m_axi_rready_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7575757"
    )
        port map (
      I0 => s_axil_rstn,
      I1 => axis_cmd_valid_reg,
      I2 => axis_state_reg,
      I3 => axis_state_next1,
      I4 => output_last_cycle_reg,
      O => m_axi_rready_reg_i_2_n_0
    );
m_axi_rready_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => \^m_axi_rready\,
      I1 => m_axi_rvalid,
      I2 => input_active_reg,
      I3 => m_axis_read_data_tready_int_reg,
      O => axis_state_next1
    );
m_axi_rready_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => m_axi_rready_reg_i_5_n_0,
      I1 => input_cycle_count_reg_reg(8),
      I2 => input_cycle_count_reg_reg(7),
      I3 => input_cycle_count_reg_reg(11),
      I4 => input_cycle_count_reg_reg(12),
      I5 => m_axi_rready_reg_i_6_n_0,
      O => m_axi_rready_reg_i_4_n_0
    );
m_axi_rready_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => input_cycle_count_reg_reg(2),
      I1 => input_cycle_count_reg_reg(13),
      I2 => input_cycle_count_reg_reg(0),
      I3 => input_cycle_count_reg_reg(3),
      O => m_axi_rready_reg_i_5_n_0
    );
m_axi_rready_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => input_cycle_count_reg_reg(4),
      I1 => input_cycle_count_reg_reg(5),
      I2 => input_cycle_count_reg_reg(1),
      I3 => input_cycle_count_reg_reg(6),
      I4 => input_cycle_count_reg_reg(10),
      I5 => input_cycle_count_reg_reg(9),
      O => m_axi_rready_reg_i_6_n_0
    );
m_axi_rready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => m_axi_rready_reg_i_1_n_0,
      Q => \^m_axi_rready\,
      R => '0'
    );
m_axis_read_data_tready_int_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1333"
    )
        port map (
      I0 => m_axis_read_data_tvalid_reg_reg_n_0,
      I1 => temp_m_axis_read_data_tvalid_reg_reg_n_0,
      I2 => axis_state_reg,
      I3 => axis_state_next1,
      O => m_axis_read_data_tready_int_early
    );
m_axis_read_data_tready_int_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => m_axis_read_data_tready_int_early,
      Q => m_axis_read_data_tready_int_reg,
      R => s_axil_rstn_0(0)
    );
m_axis_read_data_tvalid_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => axis_state_next1,
      I1 => axis_state_reg,
      I2 => m_axis_read_data_tready_int_reg,
      I3 => m_axis_read_data_tvalid_reg_reg_n_0,
      O => m_axis_read_data_tvalid_reg_i_1_n_0
    );
m_axis_read_data_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => m_axis_read_data_tvalid_reg_i_1_n_0,
      Q => m_axis_read_data_tvalid_reg_reg_n_0,
      R => s_axil_rstn_0(0)
    );
output_active_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA2FFFFFFFF"
    )
        port map (
      I0 => output_active_reg,
      I1 => axis_state_next1,
      I2 => output_active_reg_i_2_n_0,
      I3 => output_active_reg_i_3_n_0,
      I4 => output_active_reg_i_4_n_0,
      I5 => axis_state_reg,
      O => output_active_reg_i_1_n_0
    );
output_active_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => output_cycle_count_reg_reg(4),
      I1 => output_cycle_count_reg_reg(5),
      I2 => output_cycle_count_reg_reg(1),
      I3 => output_cycle_count_reg_reg(6),
      I4 => output_cycle_count_reg_reg(10),
      I5 => output_cycle_count_reg_reg(9),
      O => output_active_reg_i_2_n_0
    );
output_active_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => output_cycle_count_reg_reg(8),
      I1 => output_cycle_count_reg_reg(7),
      I2 => output_cycle_count_reg_reg(11),
      I3 => output_cycle_count_reg_reg(12),
      O => output_active_reg_i_3_n_0
    );
output_active_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => output_cycle_count_reg_reg(2),
      I1 => output_cycle_count_reg_reg(13),
      I2 => output_cycle_count_reg_reg(0),
      I3 => output_cycle_count_reg_reg(3),
      O => output_active_reg_i_4_n_0
    );
output_active_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => output_active_reg_i_1_n_0,
      Q => output_active_reg,
      R => '0'
    );
output_cycle_count_next0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => output_cycle_count_next0_carry_n_0,
      CO(2) => output_cycle_count_next0_carry_n_1,
      CO(1) => output_cycle_count_next0_carry_n_2,
      CO(0) => output_cycle_count_next0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => output_cycle_count_reg_reg(3 downto 0),
      O(3 downto 0) => output_cycle_count_next(3 downto 0),
      S(3) => output_cycle_count_next0_carry_i_1_n_0,
      S(2) => output_cycle_count_next0_carry_i_2_n_0,
      S(1) => output_cycle_count_next0_carry_i_3_n_0,
      S(0) => \output_cycle_count_next0_carry_i_4__0_n_0\
    );
\output_cycle_count_next0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => output_cycle_count_next0_carry_n_0,
      CO(3) => \output_cycle_count_next0_carry__0_n_0\,
      CO(2) => \output_cycle_count_next0_carry__0_n_1\,
      CO(1) => \output_cycle_count_next0_carry__0_n_2\,
      CO(0) => \output_cycle_count_next0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => output_cycle_count_reg_reg(7 downto 4),
      O(3 downto 0) => output_cycle_count_next(7 downto 4),
      S(3) => \output_cycle_count_next0_carry__0_i_1_n_0\,
      S(2) => \output_cycle_count_next0_carry__0_i_2_n_0\,
      S(1) => \output_cycle_count_next0_carry__0_i_3_n_0\,
      S(0) => \output_cycle_count_next0_carry__0_i_4_n_0\
    );
\output_cycle_count_next0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => output_cycle_count_reg_reg(7),
      O => \output_cycle_count_next0_carry__0_i_1_n_0\
    );
\output_cycle_count_next0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => output_cycle_count_reg_reg(6),
      O => \output_cycle_count_next0_carry__0_i_2_n_0\
    );
\output_cycle_count_next0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => output_cycle_count_reg_reg(5),
      O => \output_cycle_count_next0_carry__0_i_3_n_0\
    );
\output_cycle_count_next0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => output_cycle_count_reg_reg(4),
      O => \output_cycle_count_next0_carry__0_i_4_n_0\
    );
\output_cycle_count_next0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_cycle_count_next0_carry__0_n_0\,
      CO(3) => \output_cycle_count_next0_carry__1_n_0\,
      CO(2) => \output_cycle_count_next0_carry__1_n_1\,
      CO(1) => \output_cycle_count_next0_carry__1_n_2\,
      CO(0) => \output_cycle_count_next0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => output_cycle_count_reg_reg(11 downto 8),
      O(3 downto 0) => output_cycle_count_next(11 downto 8),
      S(3) => \output_cycle_count_next0_carry__1_i_1_n_0\,
      S(2) => \output_cycle_count_next0_carry__1_i_2_n_0\,
      S(1) => \output_cycle_count_next0_carry__1_i_3_n_0\,
      S(0) => \output_cycle_count_next0_carry__1_i_4_n_0\
    );
\output_cycle_count_next0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => output_cycle_count_reg_reg(11),
      O => \output_cycle_count_next0_carry__1_i_1_n_0\
    );
\output_cycle_count_next0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => output_cycle_count_reg_reg(10),
      O => \output_cycle_count_next0_carry__1_i_2_n_0\
    );
\output_cycle_count_next0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => output_cycle_count_reg_reg(9),
      O => \output_cycle_count_next0_carry__1_i_3_n_0\
    );
\output_cycle_count_next0_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => output_cycle_count_reg_reg(8),
      O => \output_cycle_count_next0_carry__1_i_4_n_0\
    );
\output_cycle_count_next0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_cycle_count_next0_carry__1_n_0\,
      CO(3 downto 1) => \NLW_output_cycle_count_next0_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \output_cycle_count_next0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => output_cycle_count_reg_reg(12),
      O(3 downto 2) => \NLW_output_cycle_count_next0_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => output_cycle_count_next(13 downto 12),
      S(3 downto 2) => B"00",
      S(1) => \output_cycle_count_next0_carry__2_i_1_n_0\,
      S(0) => \output_cycle_count_next0_carry__2_i_2_n_0\
    );
\output_cycle_count_next0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => output_cycle_count_reg_reg(13),
      O => \output_cycle_count_next0_carry__2_i_1_n_0\
    );
\output_cycle_count_next0_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => output_cycle_count_reg_reg(12),
      O => \output_cycle_count_next0_carry__2_i_2_n_0\
    );
output_cycle_count_next0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => output_cycle_count_reg_reg(3),
      O => output_cycle_count_next0_carry_i_1_n_0
    );
output_cycle_count_next0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => output_cycle_count_reg_reg(2),
      O => output_cycle_count_next0_carry_i_2_n_0
    );
output_cycle_count_next0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => output_cycle_count_reg_reg(1),
      O => output_cycle_count_next0_carry_i_3_n_0
    );
\output_cycle_count_next0_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => output_cycle_count_reg_reg(0),
      I1 => output_active_reg,
      O => \output_cycle_count_next0_carry_i_4__0_n_0\
    );
\output_cycle_count_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F00FFFF"
    )
        port map (
      I0 => \^m_axi_rready\,
      I1 => m_axi_rvalid,
      I2 => input_active_reg,
      I3 => m_axis_read_data_tready_int_reg,
      I4 => axis_state_reg,
      O => \output_cycle_count_reg[0]_i_1_n_0\
    );
\output_cycle_count_reg[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => output_active_reg,
      I1 => output_cycle_count_reg_reg(0),
      I2 => axis_state_reg,
      O => \output_cycle_count_reg[0]_i_10_n_0\
    );
\output_cycle_count_reg[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => output_active_reg,
      I1 => axis_state_reg,
      O => \output_cycle_count_reg[0]_i_3_n_0\
    );
\output_cycle_count_reg[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => output_active_reg,
      I1 => axis_state_reg,
      O => \output_cycle_count_reg[0]_i_4_n_0\
    );
\output_cycle_count_reg[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => output_active_reg,
      I1 => axis_state_reg,
      O => \output_cycle_count_reg[0]_i_5_n_0\
    );
\output_cycle_count_reg[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => output_active_reg,
      I1 => axis_state_reg,
      O => \output_cycle_count_reg[0]_i_6_n_0\
    );
\output_cycle_count_reg[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => output_active_reg,
      I1 => output_cycle_count_reg_reg(3),
      I2 => axis_state_reg,
      O => \output_cycle_count_reg[0]_i_7_n_0\
    );
\output_cycle_count_reg[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => output_active_reg,
      I1 => output_cycle_count_reg_reg(2),
      I2 => axis_state_reg,
      O => \output_cycle_count_reg[0]_i_8_n_0\
    );
\output_cycle_count_reg[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => output_active_reg,
      I1 => output_cycle_count_reg_reg(1),
      I2 => axis_state_reg,
      O => \output_cycle_count_reg[0]_i_9_n_0\
    );
\output_cycle_count_reg[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => output_active_reg,
      I1 => axis_state_reg,
      O => \output_cycle_count_reg[12]_i_2_n_0\
    );
\output_cycle_count_reg[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => output_cycle_count_reg_reg(13),
      I1 => axis_state_reg,
      I2 => output_active_reg,
      O => \output_cycle_count_reg[12]_i_3_n_0\
    );
\output_cycle_count_reg[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => output_active_reg,
      I1 => output_cycle_count_reg_reg(12),
      I2 => axis_state_reg,
      O => \output_cycle_count_reg[12]_i_4_n_0\
    );
\output_cycle_count_reg[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => output_active_reg,
      I1 => axis_state_reg,
      O => \output_cycle_count_reg[4]_i_2_n_0\
    );
\output_cycle_count_reg[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => output_active_reg,
      I1 => axis_state_reg,
      O => \output_cycle_count_reg[4]_i_3_n_0\
    );
\output_cycle_count_reg[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => output_active_reg,
      I1 => axis_state_reg,
      O => \output_cycle_count_reg[4]_i_4_n_0\
    );
\output_cycle_count_reg[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => output_active_reg,
      I1 => axis_state_reg,
      O => \output_cycle_count_reg[4]_i_5_n_0\
    );
\output_cycle_count_reg[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => output_active_reg,
      I1 => output_cycle_count_reg_reg(7),
      I2 => axis_state_reg,
      O => \output_cycle_count_reg[4]_i_6_n_0\
    );
\output_cycle_count_reg[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => output_active_reg,
      I1 => output_cycle_count_reg_reg(6),
      I2 => axis_state_reg,
      O => \output_cycle_count_reg[4]_i_7_n_0\
    );
\output_cycle_count_reg[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => output_active_reg,
      I1 => output_cycle_count_reg_reg(5),
      I2 => axis_state_reg,
      O => \output_cycle_count_reg[4]_i_8_n_0\
    );
\output_cycle_count_reg[4]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => output_active_reg,
      I1 => output_cycle_count_reg_reg(4),
      I2 => axis_state_reg,
      O => \output_cycle_count_reg[4]_i_9_n_0\
    );
\output_cycle_count_reg[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => output_active_reg,
      I1 => axis_state_reg,
      O => \output_cycle_count_reg[8]_i_2_n_0\
    );
\output_cycle_count_reg[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => output_active_reg,
      I1 => axis_state_reg,
      O => \output_cycle_count_reg[8]_i_3_n_0\
    );
\output_cycle_count_reg[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => output_active_reg,
      I1 => axis_state_reg,
      O => \output_cycle_count_reg[8]_i_4_n_0\
    );
\output_cycle_count_reg[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => output_active_reg,
      I1 => axis_state_reg,
      O => \output_cycle_count_reg[8]_i_5_n_0\
    );
\output_cycle_count_reg[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => output_active_reg,
      I1 => output_cycle_count_reg_reg(11),
      I2 => axis_state_reg,
      O => \output_cycle_count_reg[8]_i_6_n_0\
    );
\output_cycle_count_reg[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => output_active_reg,
      I1 => output_cycle_count_reg_reg(10),
      I2 => axis_state_reg,
      O => \output_cycle_count_reg[8]_i_7_n_0\
    );
\output_cycle_count_reg[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => output_active_reg,
      I1 => output_cycle_count_reg_reg(9),
      I2 => axis_state_reg,
      O => \output_cycle_count_reg[8]_i_8_n_0\
    );
\output_cycle_count_reg[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => output_active_reg,
      I1 => output_cycle_count_reg_reg(8),
      I2 => axis_state_reg,
      O => \output_cycle_count_reg[8]_i_9_n_0\
    );
\output_cycle_count_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \output_cycle_count_reg[0]_i_1_n_0\,
      D => \output_cycle_count_reg_reg[0]_i_2_n_7\,
      Q => output_cycle_count_reg_reg(0),
      R => '0'
    );
\output_cycle_count_reg_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \output_cycle_count_reg_reg[0]_i_2_n_0\,
      CO(2) => \output_cycle_count_reg_reg[0]_i_2_n_1\,
      CO(1) => \output_cycle_count_reg_reg[0]_i_2_n_2\,
      CO(0) => \output_cycle_count_reg_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \output_cycle_count_reg[0]_i_3_n_0\,
      DI(2) => \output_cycle_count_reg[0]_i_4_n_0\,
      DI(1) => \output_cycle_count_reg[0]_i_5_n_0\,
      DI(0) => \output_cycle_count_reg[0]_i_6_n_0\,
      O(3) => \output_cycle_count_reg_reg[0]_i_2_n_4\,
      O(2) => \output_cycle_count_reg_reg[0]_i_2_n_5\,
      O(1) => \output_cycle_count_reg_reg[0]_i_2_n_6\,
      O(0) => \output_cycle_count_reg_reg[0]_i_2_n_7\,
      S(3) => \output_cycle_count_reg[0]_i_7_n_0\,
      S(2) => \output_cycle_count_reg[0]_i_8_n_0\,
      S(1) => \output_cycle_count_reg[0]_i_9_n_0\,
      S(0) => \output_cycle_count_reg[0]_i_10_n_0\
    );
\output_cycle_count_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \output_cycle_count_reg[0]_i_1_n_0\,
      D => \output_cycle_count_reg_reg[8]_i_1_n_5\,
      Q => output_cycle_count_reg_reg(10),
      R => '0'
    );
\output_cycle_count_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \output_cycle_count_reg[0]_i_1_n_0\,
      D => \output_cycle_count_reg_reg[8]_i_1_n_4\,
      Q => output_cycle_count_reg_reg(11),
      R => '0'
    );
\output_cycle_count_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \output_cycle_count_reg[0]_i_1_n_0\,
      D => \output_cycle_count_reg_reg[12]_i_1_n_7\,
      Q => output_cycle_count_reg_reg(12),
      R => '0'
    );
\output_cycle_count_reg_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_cycle_count_reg_reg[8]_i_1_n_0\,
      CO(3 downto 1) => \NLW_output_cycle_count_reg_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \output_cycle_count_reg_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \output_cycle_count_reg[12]_i_2_n_0\,
      O(3 downto 2) => \NLW_output_cycle_count_reg_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \output_cycle_count_reg_reg[12]_i_1_n_6\,
      O(0) => \output_cycle_count_reg_reg[12]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \output_cycle_count_reg[12]_i_3_n_0\,
      S(0) => \output_cycle_count_reg[12]_i_4_n_0\
    );
\output_cycle_count_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \output_cycle_count_reg[0]_i_1_n_0\,
      D => \output_cycle_count_reg_reg[12]_i_1_n_6\,
      Q => output_cycle_count_reg_reg(13),
      R => '0'
    );
\output_cycle_count_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \output_cycle_count_reg[0]_i_1_n_0\,
      D => \output_cycle_count_reg_reg[0]_i_2_n_6\,
      Q => output_cycle_count_reg_reg(1),
      R => '0'
    );
\output_cycle_count_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \output_cycle_count_reg[0]_i_1_n_0\,
      D => \output_cycle_count_reg_reg[0]_i_2_n_5\,
      Q => output_cycle_count_reg_reg(2),
      R => '0'
    );
\output_cycle_count_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \output_cycle_count_reg[0]_i_1_n_0\,
      D => \output_cycle_count_reg_reg[0]_i_2_n_4\,
      Q => output_cycle_count_reg_reg(3),
      R => '0'
    );
\output_cycle_count_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \output_cycle_count_reg[0]_i_1_n_0\,
      D => \output_cycle_count_reg_reg[4]_i_1_n_7\,
      Q => output_cycle_count_reg_reg(4),
      R => '0'
    );
\output_cycle_count_reg_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_cycle_count_reg_reg[0]_i_2_n_0\,
      CO(3) => \output_cycle_count_reg_reg[4]_i_1_n_0\,
      CO(2) => \output_cycle_count_reg_reg[4]_i_1_n_1\,
      CO(1) => \output_cycle_count_reg_reg[4]_i_1_n_2\,
      CO(0) => \output_cycle_count_reg_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \output_cycle_count_reg[4]_i_2_n_0\,
      DI(2) => \output_cycle_count_reg[4]_i_3_n_0\,
      DI(1) => \output_cycle_count_reg[4]_i_4_n_0\,
      DI(0) => \output_cycle_count_reg[4]_i_5_n_0\,
      O(3) => \output_cycle_count_reg_reg[4]_i_1_n_4\,
      O(2) => \output_cycle_count_reg_reg[4]_i_1_n_5\,
      O(1) => \output_cycle_count_reg_reg[4]_i_1_n_6\,
      O(0) => \output_cycle_count_reg_reg[4]_i_1_n_7\,
      S(3) => \output_cycle_count_reg[4]_i_6_n_0\,
      S(2) => \output_cycle_count_reg[4]_i_7_n_0\,
      S(1) => \output_cycle_count_reg[4]_i_8_n_0\,
      S(0) => \output_cycle_count_reg[4]_i_9_n_0\
    );
\output_cycle_count_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \output_cycle_count_reg[0]_i_1_n_0\,
      D => \output_cycle_count_reg_reg[4]_i_1_n_6\,
      Q => output_cycle_count_reg_reg(5),
      R => '0'
    );
\output_cycle_count_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \output_cycle_count_reg[0]_i_1_n_0\,
      D => \output_cycle_count_reg_reg[4]_i_1_n_5\,
      Q => output_cycle_count_reg_reg(6),
      R => '0'
    );
\output_cycle_count_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \output_cycle_count_reg[0]_i_1_n_0\,
      D => \output_cycle_count_reg_reg[4]_i_1_n_4\,
      Q => output_cycle_count_reg_reg(7),
      R => '0'
    );
\output_cycle_count_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \output_cycle_count_reg[0]_i_1_n_0\,
      D => \output_cycle_count_reg_reg[8]_i_1_n_7\,
      Q => output_cycle_count_reg_reg(8),
      R => '0'
    );
\output_cycle_count_reg_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_cycle_count_reg_reg[4]_i_1_n_0\,
      CO(3) => \output_cycle_count_reg_reg[8]_i_1_n_0\,
      CO(2) => \output_cycle_count_reg_reg[8]_i_1_n_1\,
      CO(1) => \output_cycle_count_reg_reg[8]_i_1_n_2\,
      CO(0) => \output_cycle_count_reg_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \output_cycle_count_reg[8]_i_2_n_0\,
      DI(2) => \output_cycle_count_reg[8]_i_3_n_0\,
      DI(1) => \output_cycle_count_reg[8]_i_4_n_0\,
      DI(0) => \output_cycle_count_reg[8]_i_5_n_0\,
      O(3) => \output_cycle_count_reg_reg[8]_i_1_n_4\,
      O(2) => \output_cycle_count_reg_reg[8]_i_1_n_5\,
      O(1) => \output_cycle_count_reg_reg[8]_i_1_n_6\,
      O(0) => \output_cycle_count_reg_reg[8]_i_1_n_7\,
      S(3) => \output_cycle_count_reg[8]_i_6_n_0\,
      S(2) => \output_cycle_count_reg[8]_i_7_n_0\,
      S(1) => \output_cycle_count_reg[8]_i_8_n_0\,
      S(0) => \output_cycle_count_reg[8]_i_9_n_0\
    );
\output_cycle_count_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \output_cycle_count_reg[0]_i_1_n_0\,
      D => \output_cycle_count_reg_reg[8]_i_1_n_6\,
      Q => output_cycle_count_reg_reg(9),
      R => '0'
    );
\output_last_cycle_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \output_last_cycle_reg_i_2__0_n_0\,
      I1 => \output_last_cycle_reg_i_3__0_n_0\,
      I2 => \output_last_cycle_reg_i_4__0_n_0\,
      I3 => axis_state_reg,
      O => output_last_cycle_next
    );
\output_last_cycle_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => output_cycle_count_next(8),
      I1 => output_cycle_count_next(9),
      I2 => output_cycle_count_next(10),
      I3 => output_cycle_count_next(11),
      I4 => output_cycle_count_next(13),
      I5 => output_cycle_count_next(12),
      O => \output_last_cycle_reg_i_2__0_n_0\
    );
\output_last_cycle_reg_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => output_cycle_count_next(1),
      I1 => output_cycle_count_next(0),
      I2 => output_cycle_count_next(3),
      I3 => output_cycle_count_next(2),
      O => \output_last_cycle_reg_i_3__0_n_0\
    );
\output_last_cycle_reg_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => output_cycle_count_next(7),
      I1 => output_cycle_count_next(6),
      I2 => output_cycle_count_next(5),
      I3 => output_cycle_count_next(4),
      O => \output_last_cycle_reg_i_4__0_n_0\
    );
output_last_cycle_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \output_cycle_count_reg[0]_i_1_n_0\,
      D => output_last_cycle_next,
      Q => output_last_cycle_reg,
      R => '0'
    );
temp_m_axis_read_data_tvalid_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF000080000000"
    )
        port map (
      I0 => axis_state_next1,
      I1 => axis_state_reg,
      I2 => m_axis_read_data_tvalid_reg_reg_n_0,
      I3 => m_axis_read_data_tready_int_reg,
      I4 => s_axil_rstn,
      I5 => temp_m_axis_read_data_tvalid_reg_reg_n_0,
      O => temp_m_axis_read_data_tvalid_reg_i_1_n_0
    );
temp_m_axis_read_data_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => temp_m_axis_read_data_tvalid_reg_i_1_n_0,
      Q => temp_m_axis_read_data_tvalid_reg_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_wr is
  port (
    m_axi_awvalid : out STD_LOGIC;
    mem_reg_1 : out STD_LOGIC;
    \s_axis_write_desc_addr_reg[31]\ : out STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_status_good_frame_1_cached_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_status_good_frame_0_cached_reg : out STD_LOGIC;
    rDMAFIFOSel_reg : out STD_LOGIC;
    mem_reg_1_0 : out STD_LOGIC;
    mem_reg_1_1 : out STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axil_rstn_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axil_clk : in STD_LOGIC;
    m_status_good_frame_1_D2 : in STD_LOGIC;
    m_status_good_frame_1_cached_reg_0 : in STD_LOGIC;
    m_status_good_frame_0_cached_reg_0 : in STD_LOGIC;
    s_axis_write_desc_valid_reg : in STD_LOGIC;
    s_axil_rstn : in STD_LOGIC;
    m_status_good_frame_0_D2 : in STD_LOGIC;
    rDMAFIFOSel : in STD_LOGIC;
    wm_axis_tvalid_0 : in STD_LOGIC;
    wm_axis_tvalid_1 : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    s_axis_write_data_tlast : in STD_LOGIC;
    mem_read_data_reg : in STD_LOGIC_VECTOR ( 72 downto 0 );
    mem_reg_1_2 : in STD_LOGIC_VECTOR ( 72 downto 0 );
    mem_reg_1_3 : in STD_LOGIC;
    s_axis_write_data_tvalid : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 28 downto 0 );
    s_axis_write_desc_len : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_wr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_wr is
  signal addr_next : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal addr_next0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \addr_plus_count_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \addr_plus_count_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \addr_plus_count_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \addr_plus_count_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \addr_plus_count_carry__0_n_0\ : STD_LOGIC;
  signal \addr_plus_count_carry__0_n_1\ : STD_LOGIC;
  signal \addr_plus_count_carry__0_n_2\ : STD_LOGIC;
  signal \addr_plus_count_carry__0_n_3\ : STD_LOGIC;
  signal \addr_plus_count_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \addr_plus_count_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \addr_plus_count_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \addr_plus_count_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \addr_plus_count_carry__1_n_0\ : STD_LOGIC;
  signal \addr_plus_count_carry__1_n_1\ : STD_LOGIC;
  signal \addr_plus_count_carry__1_n_2\ : STD_LOGIC;
  signal \addr_plus_count_carry__1_n_3\ : STD_LOGIC;
  signal \addr_plus_count_carry__2_i_1_n_0\ : STD_LOGIC;
  signal addr_plus_count_carry_i_1_n_0 : STD_LOGIC;
  signal addr_plus_count_carry_i_2_n_0 : STD_LOGIC;
  signal addr_plus_count_carry_i_3_n_0 : STD_LOGIC;
  signal addr_plus_count_carry_i_4_n_0 : STD_LOGIC;
  signal addr_plus_count_carry_n_0 : STD_LOGIC;
  signal addr_plus_count_carry_n_1 : STD_LOGIC;
  signal addr_plus_count_carry_n_2 : STD_LOGIC;
  signal addr_plus_count_carry_n_3 : STD_LOGIC;
  signal \addr_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \addr_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \addr_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \addr_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \addr_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \addr_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \addr_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \addr_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \addr_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \addr_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \addr_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \addr_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \addr_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \addr_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \addr_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \addr_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \addr_reg_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \addr_reg_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \addr_reg_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \addr_reg_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \addr_reg_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \addr_reg_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \addr_reg_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \addr_reg_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \addr_reg_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \addr_reg_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \addr_reg_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \addr_reg_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \addr_reg_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \addr_reg_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \addr_reg_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \addr_reg_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \addr_reg_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \addr_reg_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \addr_reg_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \addr_reg_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \addr_reg_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \addr_reg_reg[2]_i_2_n_1\ : STD_LOGIC;
  signal \addr_reg_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \addr_reg_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \addr_reg_reg[31]_i_3_n_1\ : STD_LOGIC;
  signal \addr_reg_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \addr_reg_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \addr_reg_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \addr_reg_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \addr_reg_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \addr_reg_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \addr_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \addr_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \addr_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \addr_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \addr_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \addr_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \addr_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \addr_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \addr_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \addr_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \addr_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \addr_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \addr_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \addr_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \addr_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \addr_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \addr_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \addr_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \addr_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \addr_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \addr_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \addr_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \addr_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \addr_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \addr_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \addr_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \addr_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \addr_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \addr_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \addr_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \addr_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal first_cycle_reg : STD_LOGIC;
  signal first_cycle_reg_i_1_n_0 : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7_n_0\ : STD_LOGIC;
  signal \i__carry_i_8_n_0\ : STD_LOGIC;
  signal input_active_reg : STD_LOGIC;
  signal \input_active_reg_i_1__0_n_0\ : STD_LOGIC;
  signal input_active_reg_i_2_n_0 : STD_LOGIC;
  signal input_active_reg_i_3_n_0 : STD_LOGIC;
  signal input_active_reg_i_4_n_0 : STD_LOGIC;
  signal input_cycle_count_next : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal input_cycle_count_next0 : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal \input_cycle_count_next0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \input_cycle_count_next0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \input_cycle_count_next0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \input_cycle_count_next0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \input_cycle_count_next0_carry__0_n_0\ : STD_LOGIC;
  signal \input_cycle_count_next0_carry__0_n_1\ : STD_LOGIC;
  signal \input_cycle_count_next0_carry__0_n_2\ : STD_LOGIC;
  signal \input_cycle_count_next0_carry__0_n_3\ : STD_LOGIC;
  signal \input_cycle_count_next0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \input_cycle_count_next0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \input_cycle_count_next0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \input_cycle_count_next0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \input_cycle_count_next0_carry__1_n_0\ : STD_LOGIC;
  signal \input_cycle_count_next0_carry__1_n_1\ : STD_LOGIC;
  signal \input_cycle_count_next0_carry__1_n_2\ : STD_LOGIC;
  signal \input_cycle_count_next0_carry__1_n_3\ : STD_LOGIC;
  signal \input_cycle_count_next0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal input_cycle_count_next0_carry_i_1_n_0 : STD_LOGIC;
  signal input_cycle_count_next0_carry_i_2_n_0 : STD_LOGIC;
  signal input_cycle_count_next0_carry_i_3_n_0 : STD_LOGIC;
  signal input_cycle_count_next0_carry_i_4_n_0 : STD_LOGIC;
  signal input_cycle_count_next0_carry_n_0 : STD_LOGIC;
  signal input_cycle_count_next0_carry_n_1 : STD_LOGIC;
  signal input_cycle_count_next0_carry_n_2 : STD_LOGIC;
  signal input_cycle_count_next0_carry_n_3 : STD_LOGIC;
  signal input_cycle_count_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \input_cycle_count_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal last_transfer_reg : STD_LOGIC;
  signal \last_transfer_reg0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \last_transfer_reg0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \last_transfer_reg0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \last_transfer_reg0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \last_transfer_reg0_carry__0_n_2\ : STD_LOGIC;
  signal \last_transfer_reg0_carry__0_n_3\ : STD_LOGIC;
  signal last_transfer_reg0_carry_i_1_n_0 : STD_LOGIC;
  signal last_transfer_reg0_carry_i_2_n_0 : STD_LOGIC;
  signal last_transfer_reg0_carry_i_3_n_0 : STD_LOGIC;
  signal last_transfer_reg0_carry_i_4_n_0 : STD_LOGIC;
  signal last_transfer_reg0_carry_n_0 : STD_LOGIC;
  signal last_transfer_reg0_carry_n_1 : STD_LOGIC;
  signal last_transfer_reg0_carry_n_2 : STD_LOGIC;
  signal last_transfer_reg0_carry_n_3 : STD_LOGIC;
  signal last_transfer_reg_i_1_n_0 : STD_LOGIC;
  signal m_axi_awlen_next : STD_LOGIC;
  signal m_axi_awlen_reg1 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal \m_axi_awlen_reg1__0\ : STD_LOGIC_VECTOR ( 15 downto 11 );
  signal \m_axi_awlen_reg1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \m_axi_awlen_reg1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \m_axi_awlen_reg1_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \m_axi_awlen_reg1_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \m_axi_awlen_reg1_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \m_axi_awlen_reg1_carry__0_n_0\ : STD_LOGIC;
  signal \m_axi_awlen_reg1_carry__0_n_1\ : STD_LOGIC;
  signal \m_axi_awlen_reg1_carry__0_n_2\ : STD_LOGIC;
  signal \m_axi_awlen_reg1_carry__0_n_3\ : STD_LOGIC;
  signal \m_axi_awlen_reg1_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \m_axi_awlen_reg1_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \m_axi_awlen_reg1_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \m_axi_awlen_reg1_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \m_axi_awlen_reg1_carry__1_n_0\ : STD_LOGIC;
  signal \m_axi_awlen_reg1_carry__1_n_1\ : STD_LOGIC;
  signal \m_axi_awlen_reg1_carry__1_n_2\ : STD_LOGIC;
  signal \m_axi_awlen_reg1_carry__1_n_3\ : STD_LOGIC;
  signal \m_axi_awlen_reg1_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_awlen_reg1_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \m_axi_awlen_reg1_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \m_axi_awlen_reg1_carry__2_n_0\ : STD_LOGIC;
  signal \m_axi_awlen_reg1_carry__2_n_2\ : STD_LOGIC;
  signal \m_axi_awlen_reg1_carry__2_n_3\ : STD_LOGIC;
  signal m_axi_awlen_reg1_carry_i_10_n_0 : STD_LOGIC;
  signal m_axi_awlen_reg1_carry_i_11_n_0 : STD_LOGIC;
  signal m_axi_awlen_reg1_carry_i_11_n_1 : STD_LOGIC;
  signal m_axi_awlen_reg1_carry_i_11_n_2 : STD_LOGIC;
  signal m_axi_awlen_reg1_carry_i_11_n_3 : STD_LOGIC;
  signal m_axi_awlen_reg1_carry_i_12_n_0 : STD_LOGIC;
  signal m_axi_awlen_reg1_carry_i_13_n_0 : STD_LOGIC;
  signal m_axi_awlen_reg1_carry_i_14_n_0 : STD_LOGIC;
  signal m_axi_awlen_reg1_carry_i_15_n_0 : STD_LOGIC;
  signal m_axi_awlen_reg1_carry_i_16_n_0 : STD_LOGIC;
  signal m_axi_awlen_reg1_carry_i_17_n_0 : STD_LOGIC;
  signal m_axi_awlen_reg1_carry_i_18_n_0 : STD_LOGIC;
  signal m_axi_awlen_reg1_carry_i_19_n_0 : STD_LOGIC;
  signal m_axi_awlen_reg1_carry_i_6_n_0 : STD_LOGIC;
  signal m_axi_awlen_reg1_carry_i_7_n_0 : STD_LOGIC;
  signal m_axi_awlen_reg1_carry_i_8_n_0 : STD_LOGIC;
  signal m_axi_awlen_reg1_carry_i_9_n_0 : STD_LOGIC;
  signal m_axi_awlen_reg1_carry_n_0 : STD_LOGIC;
  signal m_axi_awlen_reg1_carry_n_1 : STD_LOGIC;
  signal m_axi_awlen_reg1_carry_n_2 : STD_LOGIC;
  signal m_axi_awlen_reg1_carry_n_3 : STD_LOGIC;
  signal \^m_axi_awvalid\ : STD_LOGIC;
  signal m_axi_awvalid_next : STD_LOGIC;
  signal m_axi_awvalid_reg_i_2_n_0 : STD_LOGIC;
  signal \^m_axi_bready\ : STD_LOGIC;
  signal m_axi_bready_reg_i_1_n_0 : STD_LOGIC;
  signal m_axi_bready_reg_i_3_n_0 : STD_LOGIC;
  signal m_axi_bready_reg_i_4_n_0 : STD_LOGIC;
  signal m_axi_wdata_int : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \m_axi_wdata_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[33]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[34]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[35]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[37]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[38]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[41]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[42]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[44]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[45]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[46]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[47]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[49]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[50]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[51]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[52]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[53]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[54]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[55]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[56]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[57]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[58]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[59]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[60]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[61]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[62]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[63]_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[63]_i_3_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal m_axi_wlast_int : STD_LOGIC;
  signal m_axi_wlast_reg_i_1_n_0 : STD_LOGIC;
  signal m_axi_wlast_reg_i_2_n_0 : STD_LOGIC;
  signal m_axi_wready_int_early : STD_LOGIC;
  signal m_axi_wready_int_reg : STD_LOGIC;
  signal m_axi_wstrb_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m_axi_wstrb_reg : STD_LOGIC;
  signal \m_axi_wstrb_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wstrb_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wstrb_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wstrb_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wstrb_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wstrb_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wstrb_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wstrb_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \^m_axi_wvalid\ : STD_LOGIC;
  signal m_axi_wvalid_int : STD_LOGIC;
  signal m_axi_wvalid_reg_i_1_n_0 : STD_LOGIC;
  signal \m_axis_write_desc_status_valid_next1__0\ : STD_LOGIC;
  signal \^mem_reg_1\ : STD_LOGIC;
  signal op_word_count_next : STD_LOGIC;
  signal op_word_count_next0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \op_word_count_next0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \op_word_count_next0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \op_word_count_next0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \op_word_count_next0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \op_word_count_next0_carry__0_n_0\ : STD_LOGIC;
  signal \op_word_count_next0_carry__0_n_1\ : STD_LOGIC;
  signal \op_word_count_next0_carry__0_n_2\ : STD_LOGIC;
  signal \op_word_count_next0_carry__0_n_3\ : STD_LOGIC;
  signal \op_word_count_next0_carry__1_i_10_n_0\ : STD_LOGIC;
  signal \op_word_count_next0_carry__1_i_11_n_0\ : STD_LOGIC;
  signal \op_word_count_next0_carry__1_i_12_n_0\ : STD_LOGIC;
  signal \op_word_count_next0_carry__1_i_13_n_0\ : STD_LOGIC;
  signal \op_word_count_next0_carry__1_i_14_n_0\ : STD_LOGIC;
  signal \op_word_count_next0_carry__1_i_15_n_0\ : STD_LOGIC;
  signal \op_word_count_next0_carry__1_i_16_n_0\ : STD_LOGIC;
  signal \op_word_count_next0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \op_word_count_next0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \op_word_count_next0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \op_word_count_next0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \op_word_count_next0_carry__1_i_5_n_2\ : STD_LOGIC;
  signal \op_word_count_next0_carry__1_i_5_n_3\ : STD_LOGIC;
  signal \op_word_count_next0_carry__1_i_6_n_2\ : STD_LOGIC;
  signal \op_word_count_next0_carry__1_i_6_n_3\ : STD_LOGIC;
  signal \op_word_count_next0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \op_word_count_next0_carry__1_i_7_n_1\ : STD_LOGIC;
  signal \op_word_count_next0_carry__1_i_7_n_2\ : STD_LOGIC;
  signal \op_word_count_next0_carry__1_i_7_n_3\ : STD_LOGIC;
  signal \op_word_count_next0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \op_word_count_next0_carry__1_i_8_n_1\ : STD_LOGIC;
  signal \op_word_count_next0_carry__1_i_8_n_2\ : STD_LOGIC;
  signal \op_word_count_next0_carry__1_i_8_n_3\ : STD_LOGIC;
  signal \op_word_count_next0_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \op_word_count_next0_carry__1_n_0\ : STD_LOGIC;
  signal \op_word_count_next0_carry__1_n_1\ : STD_LOGIC;
  signal \op_word_count_next0_carry__1_n_2\ : STD_LOGIC;
  signal \op_word_count_next0_carry__1_n_3\ : STD_LOGIC;
  signal \op_word_count_next0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \op_word_count_next0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \op_word_count_next0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \op_word_count_next0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \op_word_count_next0_carry__2_n_1\ : STD_LOGIC;
  signal \op_word_count_next0_carry__2_n_2\ : STD_LOGIC;
  signal \op_word_count_next0_carry__2_n_3\ : STD_LOGIC;
  signal op_word_count_next0_carry_i_1_n_0 : STD_LOGIC;
  signal op_word_count_next0_carry_i_2_n_0 : STD_LOGIC;
  signal op_word_count_next0_carry_i_3_n_0 : STD_LOGIC;
  signal op_word_count_next0_carry_i_4_n_0 : STD_LOGIC;
  signal op_word_count_next0_carry_n_0 : STD_LOGIC;
  signal op_word_count_next0_carry_n_1 : STD_LOGIC;
  signal op_word_count_next0_carry_n_2 : STD_LOGIC;
  signal op_word_count_next0_carry_n_3 : STD_LOGIC;
  signal op_word_count_next0_in : STD_LOGIC_VECTOR ( 8 to 8 );
  signal op_word_count_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal output_cycle_count_next : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal output_cycle_count_next0 : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal \output_cycle_count_next0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \output_cycle_count_next0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \output_cycle_count_next0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \output_cycle_count_next0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \output_cycle_count_next0_carry__0_n_0\ : STD_LOGIC;
  signal \output_cycle_count_next0_carry__0_n_1\ : STD_LOGIC;
  signal \output_cycle_count_next0_carry__0_n_2\ : STD_LOGIC;
  signal \output_cycle_count_next0_carry__0_n_3\ : STD_LOGIC;
  signal \output_cycle_count_next0_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \output_cycle_count_next0_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \output_cycle_count_next0_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \output_cycle_count_next0_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \output_cycle_count_next0_carry__1_n_0\ : STD_LOGIC;
  signal \output_cycle_count_next0_carry__1_n_1\ : STD_LOGIC;
  signal \output_cycle_count_next0_carry__1_n_2\ : STD_LOGIC;
  signal \output_cycle_count_next0_carry__1_n_3\ : STD_LOGIC;
  signal \output_cycle_count_next0_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \output_cycle_count_next0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \output_cycle_count_next0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \output_cycle_count_next0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal output_cycle_count_next0_carry_i_4_n_0 : STD_LOGIC;
  signal output_cycle_count_next0_carry_n_0 : STD_LOGIC;
  signal output_cycle_count_next0_carry_n_1 : STD_LOGIC;
  signal output_cycle_count_next0_carry_n_2 : STD_LOGIC;
  signal output_cycle_count_next0_carry_n_3 : STD_LOGIC;
  signal output_cycle_count_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal output_last_cycle_next : STD_LOGIC;
  signal output_last_cycle_reg : STD_LOGIC;
  signal output_last_cycle_reg_i_2_n_0 : STD_LOGIC;
  signal output_last_cycle_reg_i_3_n_0 : STD_LOGIC;
  signal output_last_cycle_reg_i_4_n_0 : STD_LOGIC;
  signal output_last_cycle_reg_i_5_n_0 : STD_LOGIC;
  signal output_last_cycle_reg_i_6_n_0 : STD_LOGIC;
  signal output_last_cycle_reg_i_7_n_0 : STD_LOGIC;
  signal output_last_cycle_reg_i_8_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in27_out : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal s_axis_write_data_tready_next : STD_LOGIC;
  signal s_axis_write_data_tready_reg_i_2_n_0 : STD_LOGIC;
  signal s_axis_write_data_tready_reg_i_3_n_0 : STD_LOGIC;
  signal s_axis_write_data_tready_reg_i_4_n_0 : STD_LOGIC;
  signal s_axis_write_data_tready_reg_i_5_n_0 : STD_LOGIC;
  signal s_axis_write_data_tready_reg_i_6_n_0 : STD_LOGIC;
  signal s_axis_write_data_tready_reg_i_7_n_0 : STD_LOGIC;
  signal s_axis_write_data_tready_reg_i_8_n_0 : STD_LOGIC;
  signal \^s_axis_write_desc_addr_reg[31]\ : STD_LOGIC;
  signal s_axis_write_desc_ready_next : STD_LOGIC;
  signal s_axis_write_desc_ready_reg_i_2_n_0 : STD_LOGIC;
  signal s_axis_write_desc_ready_reg_i_3_n_0 : STD_LOGIC;
  signal state_next : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \state_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \state_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \state_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \state_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \state_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \state_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \state_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \status_fifo_rd_ptr_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \status_fifo_rd_ptr_reg_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal status_fifo_we : STD_LOGIC;
  signal status_fifo_wr_ptr_reg : STD_LOGIC;
  signal \status_fifo_wr_ptr_reg_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \status_fifo_wr_ptr_reg_reg__1\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal store_axi_w_int_to_output : STD_LOGIC;
  signal store_axi_w_int_to_temp : STD_LOGIC;
  signal strb_offset_mask_reg : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \strb_offset_mask_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal temp_m_axi_wdata_reg : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal temp_m_axi_wlast_reg : STD_LOGIC;
  signal temp_m_axi_wstrb_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \temp_m_axi_wstrb_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \temp_m_axi_wstrb_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal temp_m_axi_wvalid_reg : STD_LOGIC;
  signal temp_m_axi_wvalid_reg_i_1_n_0 : STD_LOGIC;
  signal tr_word_count_next : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal tr_word_count_next00_in : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal tr_word_count_next11_in : STD_LOGIC;
  signal \tr_word_count_next1_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \tr_word_count_next1_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \tr_word_count_next1_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \tr_word_count_next1_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \tr_word_count_next1_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \tr_word_count_next1_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \tr_word_count_next1_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal NLW_addr_plus_count_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr_plus_count_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr_plus_count_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr_plus_count_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr_plus_count_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_addr_reg_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_input_cycle_count_next0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_input_cycle_count_next0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_last_transfer_reg0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_transfer_reg0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_last_transfer_reg0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_axi_awlen_reg1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_m_axi_awlen_reg1_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_m_axi_awlen_reg1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_op_word_count_next0_carry__1_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_op_word_count_next0_carry__1_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_op_word_count_next0_carry__1_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_op_word_count_next0_carry__1_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_op_word_count_next0_carry__1_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_op_word_count_next0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_output_cycle_count_next0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_output_cycle_count_next0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tr_word_count_next1_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tr_word_count_next1_inferred__1/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr_reg[10]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \addr_reg[11]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \addr_reg[12]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \addr_reg[13]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \addr_reg[14]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \addr_reg[15]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \addr_reg[16]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \addr_reg[17]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \addr_reg[18]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \addr_reg[19]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \addr_reg[20]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \addr_reg[21]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \addr_reg[22]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \addr_reg[23]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \addr_reg[24]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \addr_reg[25]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \addr_reg[26]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \addr_reg[27]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \addr_reg[28]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \addr_reg[29]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \addr_reg[30]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \addr_reg[31]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \addr_reg[3]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \addr_reg[4]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \addr_reg[5]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \addr_reg[6]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \addr_reg[7]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \addr_reg[8]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \addr_reg[9]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \input_cycle_count_reg[0]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \input_cycle_count_reg[10]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \input_cycle_count_reg[11]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \input_cycle_count_reg[12]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \input_cycle_count_reg[13]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \input_cycle_count_reg[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \input_cycle_count_reg[2]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \input_cycle_count_reg[3]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \input_cycle_count_reg[4]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \input_cycle_count_reg[5]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \input_cycle_count_reg[6]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \input_cycle_count_reg[7]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \input_cycle_count_reg[8]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \input_cycle_count_reg[9]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \last_transfer_reg0_carry__0_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \last_transfer_reg0_carry__0_i_4\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \m_axi_awlen_reg1_carry__0_i_9\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of m_axi_awlen_reg1_carry_i_13 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of m_axi_bready_reg_i_3 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of m_axi_wlast_reg_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of m_axi_wready_int_reg_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of m_axi_wvalid_reg_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of m_axi_wvalid_reg_i_2 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of m_status_good_frame_0_cached_i_1 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \op_word_count_reg[8]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \output_cycle_count_reg[0]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \output_cycle_count_reg[10]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \output_cycle_count_reg[11]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \output_cycle_count_reg[12]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \output_cycle_count_reg[13]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \output_cycle_count_reg[1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \output_cycle_count_reg[2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \output_cycle_count_reg[3]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \output_cycle_count_reg[4]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \output_cycle_count_reg[5]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \output_cycle_count_reg[6]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \output_cycle_count_reg[7]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \output_cycle_count_reg[8]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \output_cycle_count_reg[9]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of s_axis_write_data_tready_reg_i_2 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of s_axis_write_data_tready_reg_i_8 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of s_axis_write_desc_ready_reg_i_3 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \state_reg[0]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \state_reg[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \status_fifo_rd_ptr_reg[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \status_fifo_rd_ptr_reg[1]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \status_fifo_rd_ptr_reg[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \status_fifo_rd_ptr_reg[3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \status_fifo_rd_ptr_reg[4]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \status_fifo_wr_ptr_reg[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \status_fifo_wr_ptr_reg[2]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \status_fifo_wr_ptr_reg[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \status_fifo_wr_ptr_reg[4]_i_1\ : label is "soft_lutpair8";
begin
  m_axi_awvalid <= \^m_axi_awvalid\;
  m_axi_bready <= \^m_axi_bready\;
  m_axi_wvalid <= \^m_axi_wvalid\;
  mem_reg_1 <= \^mem_reg_1\;
  \s_axis_write_desc_addr_reg[31]\ <= \^s_axis_write_desc_addr_reg[31]\;
addr_plus_count_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addr_plus_count_carry_n_0,
      CO(2) => addr_plus_count_carry_n_1,
      CO(1) => addr_plus_count_carry_n_2,
      CO(0) => addr_plus_count_carry_n_3,
      CYINIT => '0',
      DI(3) => \addr_reg_reg_n_0_[3]\,
      DI(2) => \addr_reg_reg_n_0_[2]\,
      DI(1) => \addr_reg_reg_n_0_[1]\,
      DI(0) => \addr_reg_reg_n_0_[0]\,
      O(3 downto 0) => NLW_addr_plus_count_carry_O_UNCONNECTED(3 downto 0),
      S(3) => addr_plus_count_carry_i_1_n_0,
      S(2) => addr_plus_count_carry_i_2_n_0,
      S(1) => addr_plus_count_carry_i_3_n_0,
      S(0) => addr_plus_count_carry_i_4_n_0
    );
\addr_plus_count_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addr_plus_count_carry_n_0,
      CO(3) => \addr_plus_count_carry__0_n_0\,
      CO(2) => \addr_plus_count_carry__0_n_1\,
      CO(1) => \addr_plus_count_carry__0_n_2\,
      CO(0) => \addr_plus_count_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \addr_reg_reg_n_0_[7]\,
      DI(2) => \addr_reg_reg_n_0_[6]\,
      DI(1) => \addr_reg_reg_n_0_[5]\,
      DI(0) => \addr_reg_reg_n_0_[4]\,
      O(3 downto 0) => \NLW_addr_plus_count_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \addr_plus_count_carry__0_i_1_n_0\,
      S(2) => \addr_plus_count_carry__0_i_2_n_0\,
      S(1) => \addr_plus_count_carry__0_i_3_n_0\,
      S(0) => \addr_plus_count_carry__0_i_4_n_0\
    );
\addr_plus_count_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[7]\,
      I1 => op_word_count_reg(7),
      O => \addr_plus_count_carry__0_i_1_n_0\
    );
\addr_plus_count_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[6]\,
      I1 => op_word_count_reg(6),
      O => \addr_plus_count_carry__0_i_2_n_0\
    );
\addr_plus_count_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[5]\,
      I1 => op_word_count_reg(5),
      O => \addr_plus_count_carry__0_i_3_n_0\
    );
\addr_plus_count_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[4]\,
      I1 => op_word_count_reg(4),
      O => \addr_plus_count_carry__0_i_4_n_0\
    );
\addr_plus_count_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_plus_count_carry__0_n_0\,
      CO(3) => \addr_plus_count_carry__1_n_0\,
      CO(2) => \addr_plus_count_carry__1_n_1\,
      CO(1) => \addr_plus_count_carry__1_n_2\,
      CO(0) => \addr_plus_count_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \addr_reg_reg_n_0_[11]\,
      DI(2) => \addr_reg_reg_n_0_[10]\,
      DI(1) => \addr_reg_reg_n_0_[9]\,
      DI(0) => \addr_reg_reg_n_0_[8]\,
      O(3 downto 0) => \NLW_addr_plus_count_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \addr_plus_count_carry__1_i_1_n_0\,
      S(2) => \addr_plus_count_carry__1_i_2_n_0\,
      S(1) => \addr_plus_count_carry__1_i_3_n_0\,
      S(0) => \addr_plus_count_carry__1_i_4_n_0\
    );
\addr_plus_count_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[11]\,
      I1 => op_word_count_reg(11),
      O => \addr_plus_count_carry__1_i_1_n_0\
    );
\addr_plus_count_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[10]\,
      I1 => op_word_count_reg(10),
      O => \addr_plus_count_carry__1_i_2_n_0\
    );
\addr_plus_count_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[9]\,
      I1 => op_word_count_reg(9),
      O => \addr_plus_count_carry__1_i_3_n_0\
    );
\addr_plus_count_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[8]\,
      I1 => op_word_count_reg(8),
      O => \addr_plus_count_carry__1_i_4_n_0\
    );
\addr_plus_count_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_plus_count_carry__1_n_0\,
      CO(3 downto 0) => \NLW_addr_plus_count_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_addr_plus_count_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => p_0_in0_in,
      S(3 downto 1) => B"000",
      S(0) => \addr_plus_count_carry__2_i_1_n_0\
    );
\addr_plus_count_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => op_word_count_reg(12),
      O => \addr_plus_count_carry__2_i_1_n_0\
    );
addr_plus_count_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[3]\,
      I1 => op_word_count_reg(3),
      O => addr_plus_count_carry_i_1_n_0
    );
addr_plus_count_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[2]\,
      I1 => op_word_count_reg(2),
      O => addr_plus_count_carry_i_2_n_0
    );
addr_plus_count_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[1]\,
      I1 => op_word_count_reg(1),
      O => addr_plus_count_carry_i_3_n_0
    );
addr_plus_count_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[0]\,
      I1 => op_word_count_reg(0),
      O => addr_plus_count_carry_i_4_n_0
    );
\addr_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_next0(10),
      I1 => state_reg(0),
      I2 => Q(7),
      O => addr_next(10)
    );
\addr_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_next0(11),
      I1 => state_reg(0),
      I2 => Q(8),
      O => addr_next(11)
    );
\addr_reg[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A6A556A"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[11]\,
      I1 => \last_transfer_reg0_carry__0_i_3_n_0\,
      I2 => tr_word_count_next00_in(11),
      I3 => op_word_count_reg(11),
      I4 => \last_transfer_reg0_carry__0_i_4_n_0\,
      O => \addr_reg[11]_i_3_n_0\
    );
\addr_reg[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A6A556A"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[10]\,
      I1 => \last_transfer_reg0_carry__0_i_3_n_0\,
      I2 => tr_word_count_next00_in(10),
      I3 => op_word_count_reg(10),
      I4 => \last_transfer_reg0_carry__0_i_4_n_0\,
      O => \addr_reg[11]_i_4_n_0\
    );
\addr_reg[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A6A556A"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[9]\,
      I1 => \last_transfer_reg0_carry__0_i_3_n_0\,
      I2 => tr_word_count_next00_in(9),
      I3 => op_word_count_reg(9),
      I4 => \last_transfer_reg0_carry__0_i_4_n_0\,
      O => \addr_reg[11]_i_5_n_0\
    );
\addr_reg[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A6A556A"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[8]\,
      I1 => \last_transfer_reg0_carry__0_i_3_n_0\,
      I2 => tr_word_count_next00_in(8),
      I3 => op_word_count_reg(8),
      I4 => \last_transfer_reg0_carry__0_i_4_n_0\,
      O => \addr_reg[11]_i_6_n_0\
    );
\addr_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_next0(12),
      I1 => state_reg(0),
      I2 => Q(9),
      O => addr_next(12)
    );
\addr_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_next0(13),
      I1 => state_reg(0),
      I2 => Q(10),
      O => addr_next(13)
    );
\addr_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_next0(14),
      I1 => state_reg(0),
      I2 => Q(11),
      O => addr_next(14)
    );
\addr_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_next0(15),
      I1 => state_reg(0),
      I2 => Q(12),
      O => addr_next(15)
    );
\addr_reg[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69AAAAAA"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[15]\,
      I1 => p_1_in,
      I2 => p_0_in0_in,
      I3 => tr_word_count_next11_in,
      I4 => op_word_count_reg(15),
      O => \addr_reg[15]_i_3_n_0\
    );
\addr_reg[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69AAAAAA"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[14]\,
      I1 => p_1_in,
      I2 => p_0_in0_in,
      I3 => tr_word_count_next11_in,
      I4 => op_word_count_reg(14),
      O => \addr_reg[15]_i_4_n_0\
    );
\addr_reg[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69AAAAAA"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[13]\,
      I1 => p_1_in,
      I2 => p_0_in0_in,
      I3 => tr_word_count_next11_in,
      I4 => op_word_count_reg(13),
      O => \addr_reg[15]_i_5_n_0\
    );
\addr_reg[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C5C0AFAFC0CAAAA"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in_0,
      I2 => tr_word_count_next11_in,
      I3 => p_0_in0_in,
      I4 => tr_word_count_next00_in(12),
      I5 => op_word_count_reg(12),
      O => \addr_reg[15]_i_6_n_0\
    );
\addr_reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_next0(16),
      I1 => state_reg(0),
      I2 => Q(13),
      O => addr_next(16)
    );
\addr_reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_next0(17),
      I1 => state_reg(0),
      I2 => Q(14),
      O => addr_next(17)
    );
\addr_reg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_next0(18),
      I1 => state_reg(0),
      I2 => Q(15),
      O => addr_next(18)
    );
\addr_reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_next0(19),
      I1 => state_reg(0),
      I2 => Q(16),
      O => addr_next(19)
    );
\addr_reg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_next0(20),
      I1 => state_reg(0),
      I2 => Q(17),
      O => addr_next(20)
    );
\addr_reg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_next0(21),
      I1 => state_reg(0),
      I2 => Q(18),
      O => addr_next(21)
    );
\addr_reg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_next0(22),
      I1 => state_reg(0),
      I2 => Q(19),
      O => addr_next(22)
    );
\addr_reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_next0(23),
      I1 => state_reg(0),
      I2 => Q(20),
      O => addr_next(23)
    );
\addr_reg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_next0(24),
      I1 => state_reg(0),
      I2 => Q(21),
      O => addr_next(24)
    );
\addr_reg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_next0(25),
      I1 => state_reg(0),
      I2 => Q(22),
      O => addr_next(25)
    );
\addr_reg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_next0(26),
      I1 => state_reg(0),
      I2 => Q(23),
      O => addr_next(26)
    );
\addr_reg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_next0(27),
      I1 => state_reg(0),
      I2 => Q(24),
      O => addr_next(27)
    );
\addr_reg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_next0(28),
      I1 => state_reg(0),
      I2 => Q(25),
      O => addr_next(28)
    );
\addr_reg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_next0(29),
      I1 => state_reg(0),
      I2 => Q(26),
      O => addr_next(29)
    );
\addr_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => state_reg(2),
      I1 => state_reg(0),
      I2 => state_reg(1),
      O => \addr_reg[2]_i_1_n_0\
    );
\addr_reg[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[3]\,
      I1 => tr_word_count_next(3),
      O => \addr_reg[2]_i_3_n_0\
    );
\addr_reg[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[2]\,
      I1 => tr_word_count_next(2),
      O => \addr_reg[2]_i_4_n_0\
    );
\addr_reg[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[1]\,
      I1 => tr_word_count_next(1),
      O => \addr_reg[2]_i_5_n_0\
    );
\addr_reg[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40048008"
    )
        port map (
      I0 => op_word_count_reg(0),
      I1 => tr_word_count_next11_in,
      I2 => p_0_in0_in,
      I3 => p_1_in,
      I4 => \addr_reg_reg_n_0_[0]\,
      O => \addr_reg[2]_i_6_n_0\
    );
\addr_reg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_next0(30),
      I1 => state_reg(0),
      I2 => Q(27),
      O => addr_next(30)
    );
\addr_reg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0013"
    )
        port map (
      I0 => m_axi_awvalid_reg_i_2_n_0,
      I1 => state_reg(2),
      I2 => state_reg(0),
      I3 => state_reg(1),
      O => op_word_count_next
    );
\addr_reg[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_next0(31),
      I1 => state_reg(0),
      I2 => Q(28),
      O => addr_next(31)
    );
\addr_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_next0(3),
      I1 => state_reg(0),
      I2 => Q(0),
      O => addr_next(3)
    );
\addr_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_next0(4),
      I1 => state_reg(0),
      I2 => Q(1),
      O => addr_next(4)
    );
\addr_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_next0(5),
      I1 => state_reg(0),
      I2 => Q(2),
      O => addr_next(5)
    );
\addr_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_next0(6),
      I1 => state_reg(0),
      I2 => Q(3),
      O => addr_next(6)
    );
\addr_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_next0(7),
      I1 => state_reg(0),
      I2 => Q(4),
      O => addr_next(7)
    );
\addr_reg[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[7]\,
      I1 => tr_word_count_next(7),
      O => \addr_reg[7]_i_3_n_0\
    );
\addr_reg[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[6]\,
      I1 => tr_word_count_next(6),
      O => \addr_reg[7]_i_4_n_0\
    );
\addr_reg[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[5]\,
      I1 => tr_word_count_next(5),
      O => \addr_reg[7]_i_5_n_0\
    );
\addr_reg[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[4]\,
      I1 => tr_word_count_next(4),
      O => \addr_reg[7]_i_6_n_0\
    );
\addr_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_next0(8),
      I1 => state_reg(0),
      I2 => Q(5),
      O => addr_next(8)
    );
\addr_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_next0(9),
      I1 => state_reg(0),
      I2 => Q(6),
      O => addr_next(9)
    );
\addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => addr_next0(0),
      Q => \addr_reg_reg_n_0_[0]\,
      R => \addr_reg[2]_i_1_n_0\
    );
\addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => addr_next(10),
      Q => \addr_reg_reg_n_0_[10]\,
      R => '0'
    );
\addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => addr_next(11),
      Q => \addr_reg_reg_n_0_[11]\,
      R => '0'
    );
\addr_reg_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_reg_reg[7]_i_2_n_0\,
      CO(3) => \addr_reg_reg[11]_i_2_n_0\,
      CO(2) => \addr_reg_reg[11]_i_2_n_1\,
      CO(1) => \addr_reg_reg[11]_i_2_n_2\,
      CO(0) => \addr_reg_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \addr_reg_reg_n_0_[11]\,
      DI(2) => \addr_reg_reg_n_0_[10]\,
      DI(1) => \addr_reg_reg_n_0_[9]\,
      DI(0) => \addr_reg_reg_n_0_[8]\,
      O(3 downto 0) => addr_next0(11 downto 8),
      S(3) => \addr_reg[11]_i_3_n_0\,
      S(2) => \addr_reg[11]_i_4_n_0\,
      S(1) => \addr_reg[11]_i_5_n_0\,
      S(0) => \addr_reg[11]_i_6_n_0\
    );
\addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => addr_next(12),
      Q => p_1_in,
      R => '0'
    );
\addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => addr_next(13),
      Q => \addr_reg_reg_n_0_[13]\,
      R => '0'
    );
\addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => addr_next(14),
      Q => \addr_reg_reg_n_0_[14]\,
      R => '0'
    );
\addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => addr_next(15),
      Q => \addr_reg_reg_n_0_[15]\,
      R => '0'
    );
\addr_reg_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_reg_reg[11]_i_2_n_0\,
      CO(3) => \addr_reg_reg[15]_i_2_n_0\,
      CO(2) => \addr_reg_reg[15]_i_2_n_1\,
      CO(1) => \addr_reg_reg[15]_i_2_n_2\,
      CO(0) => \addr_reg_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \addr_reg_reg_n_0_[15]\,
      DI(2) => \addr_reg_reg_n_0_[14]\,
      DI(1) => \addr_reg_reg_n_0_[13]\,
      DI(0) => p_1_in,
      O(3 downto 0) => addr_next0(15 downto 12),
      S(3) => \addr_reg[15]_i_3_n_0\,
      S(2) => \addr_reg[15]_i_4_n_0\,
      S(1) => \addr_reg[15]_i_5_n_0\,
      S(0) => \addr_reg[15]_i_6_n_0\
    );
\addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => addr_next(16),
      Q => \addr_reg_reg_n_0_[16]\,
      R => '0'
    );
\addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => addr_next(17),
      Q => \addr_reg_reg_n_0_[17]\,
      R => '0'
    );
\addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => addr_next(18),
      Q => \addr_reg_reg_n_0_[18]\,
      R => '0'
    );
\addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => addr_next(19),
      Q => \addr_reg_reg_n_0_[19]\,
      R => '0'
    );
\addr_reg_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_reg_reg[15]_i_2_n_0\,
      CO(3) => \addr_reg_reg[19]_i_2_n_0\,
      CO(2) => \addr_reg_reg[19]_i_2_n_1\,
      CO(1) => \addr_reg_reg[19]_i_2_n_2\,
      CO(0) => \addr_reg_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => addr_next0(19 downto 16),
      S(3) => \addr_reg_reg_n_0_[19]\,
      S(2) => \addr_reg_reg_n_0_[18]\,
      S(1) => \addr_reg_reg_n_0_[17]\,
      S(0) => \addr_reg_reg_n_0_[16]\
    );
\addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => addr_next0(1),
      Q => \addr_reg_reg_n_0_[1]\,
      R => \addr_reg[2]_i_1_n_0\
    );
\addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => addr_next(20),
      Q => \addr_reg_reg_n_0_[20]\,
      R => '0'
    );
\addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => addr_next(21),
      Q => \addr_reg_reg_n_0_[21]\,
      R => '0'
    );
\addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => addr_next(22),
      Q => \addr_reg_reg_n_0_[22]\,
      R => '0'
    );
\addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => addr_next(23),
      Q => \addr_reg_reg_n_0_[23]\,
      R => '0'
    );
\addr_reg_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_reg_reg[19]_i_2_n_0\,
      CO(3) => \addr_reg_reg[23]_i_2_n_0\,
      CO(2) => \addr_reg_reg[23]_i_2_n_1\,
      CO(1) => \addr_reg_reg[23]_i_2_n_2\,
      CO(0) => \addr_reg_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => addr_next0(23 downto 20),
      S(3) => \addr_reg_reg_n_0_[23]\,
      S(2) => \addr_reg_reg_n_0_[22]\,
      S(1) => \addr_reg_reg_n_0_[21]\,
      S(0) => \addr_reg_reg_n_0_[20]\
    );
\addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => addr_next(24),
      Q => \addr_reg_reg_n_0_[24]\,
      R => '0'
    );
\addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => addr_next(25),
      Q => \addr_reg_reg_n_0_[25]\,
      R => '0'
    );
\addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => addr_next(26),
      Q => \addr_reg_reg_n_0_[26]\,
      R => '0'
    );
\addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => addr_next(27),
      Q => \addr_reg_reg_n_0_[27]\,
      R => '0'
    );
\addr_reg_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_reg_reg[23]_i_2_n_0\,
      CO(3) => \addr_reg_reg[27]_i_2_n_0\,
      CO(2) => \addr_reg_reg[27]_i_2_n_1\,
      CO(1) => \addr_reg_reg[27]_i_2_n_2\,
      CO(0) => \addr_reg_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => addr_next0(27 downto 24),
      S(3) => \addr_reg_reg_n_0_[27]\,
      S(2) => \addr_reg_reg_n_0_[26]\,
      S(1) => \addr_reg_reg_n_0_[25]\,
      S(0) => \addr_reg_reg_n_0_[24]\
    );
\addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => addr_next(28),
      Q => \addr_reg_reg_n_0_[28]\,
      R => '0'
    );
\addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => addr_next(29),
      Q => \addr_reg_reg_n_0_[29]\,
      R => '0'
    );
\addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => addr_next0(2),
      Q => \addr_reg_reg_n_0_[2]\,
      R => \addr_reg[2]_i_1_n_0\
    );
\addr_reg_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \addr_reg_reg[2]_i_2_n_0\,
      CO(2) => \addr_reg_reg[2]_i_2_n_1\,
      CO(1) => \addr_reg_reg[2]_i_2_n_2\,
      CO(0) => \addr_reg_reg[2]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \addr_reg_reg_n_0_[3]\,
      DI(2) => \addr_reg_reg_n_0_[2]\,
      DI(1) => \addr_reg_reg_n_0_[1]\,
      DI(0) => \addr_reg_reg_n_0_[0]\,
      O(3 downto 0) => addr_next0(3 downto 0),
      S(3) => \addr_reg[2]_i_3_n_0\,
      S(2) => \addr_reg[2]_i_4_n_0\,
      S(1) => \addr_reg[2]_i_5_n_0\,
      S(0) => \addr_reg[2]_i_6_n_0\
    );
\addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => addr_next(30),
      Q => \addr_reg_reg_n_0_[30]\,
      R => '0'
    );
\addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => addr_next(31),
      Q => \addr_reg_reg_n_0_[31]\,
      R => '0'
    );
\addr_reg_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_reg_reg[27]_i_2_n_0\,
      CO(3) => \NLW_addr_reg_reg[31]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \addr_reg_reg[31]_i_3_n_1\,
      CO(1) => \addr_reg_reg[31]_i_3_n_2\,
      CO(0) => \addr_reg_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => addr_next0(31 downto 28),
      S(3) => \addr_reg_reg_n_0_[31]\,
      S(2) => \addr_reg_reg_n_0_[30]\,
      S(1) => \addr_reg_reg_n_0_[29]\,
      S(0) => \addr_reg_reg_n_0_[28]\
    );
\addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => addr_next(3),
      Q => \addr_reg_reg_n_0_[3]\,
      R => '0'
    );
\addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => addr_next(4),
      Q => \addr_reg_reg_n_0_[4]\,
      R => '0'
    );
\addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => addr_next(5),
      Q => \addr_reg_reg_n_0_[5]\,
      R => '0'
    );
\addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => addr_next(6),
      Q => \addr_reg_reg_n_0_[6]\,
      R => '0'
    );
\addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => addr_next(7),
      Q => \addr_reg_reg_n_0_[7]\,
      R => '0'
    );
\addr_reg_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_reg_reg[2]_i_2_n_0\,
      CO(3) => \addr_reg_reg[7]_i_2_n_0\,
      CO(2) => \addr_reg_reg[7]_i_2_n_1\,
      CO(1) => \addr_reg_reg[7]_i_2_n_2\,
      CO(0) => \addr_reg_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \addr_reg_reg_n_0_[7]\,
      DI(2) => \addr_reg_reg_n_0_[6]\,
      DI(1) => \addr_reg_reg_n_0_[5]\,
      DI(0) => \addr_reg_reg_n_0_[4]\,
      O(3 downto 0) => addr_next0(7 downto 4),
      S(3) => \addr_reg[7]_i_3_n_0\,
      S(2) => \addr_reg[7]_i_4_n_0\,
      S(1) => \addr_reg[7]_i_5_n_0\,
      S(0) => \addr_reg[7]_i_6_n_0\
    );
\addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => addr_next(8),
      Q => \addr_reg_reg_n_0_[8]\,
      R => '0'
    );
\addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => addr_next(9),
      Q => \addr_reg_reg_n_0_[9]\,
      R => '0'
    );
first_cycle_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFF0003"
    )
        port map (
      I0 => p_0_in27_out,
      I1 => state_reg(2),
      I2 => state_reg(0),
      I3 => state_reg(1),
      I4 => first_cycle_reg,
      O => first_cycle_reg_i_1_n_0
    );
first_cycle_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => first_cycle_reg_i_1_n_0,
      Q => first_cycle_reg,
      R => '0'
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => op_word_count_reg(15),
      I1 => op_word_count_reg(14),
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => op_word_count_reg(13),
      I1 => op_word_count_reg(12),
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => op_word_count_reg(11),
      I1 => op_word_count_reg(10),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => op_word_count_reg(9),
      I1 => op_word_count_reg(8),
      O => \i__carry__0_i_4_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005557"
    )
        port map (
      I0 => op_word_count_reg(6),
      I1 => \addr_reg_reg_n_0_[0]\,
      I2 => \addr_reg_reg_n_0_[1]\,
      I3 => \addr_reg_reg_n_0_[2]\,
      I4 => op_word_count_reg(7),
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777770"
    )
        port map (
      I0 => op_word_count_reg(5),
      I1 => op_word_count_reg(4),
      I2 => \addr_reg_reg_n_0_[2]\,
      I3 => \addr_reg_reg_n_0_[1]\,
      I4 => \addr_reg_reg_n_0_[0]\,
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0154FFFC"
    )
        port map (
      I0 => op_word_count_reg(2),
      I1 => \addr_reg_reg_n_0_[0]\,
      I2 => \addr_reg_reg_n_0_[1]\,
      I3 => \addr_reg_reg_n_0_[2]\,
      I4 => op_word_count_reg(3),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"062E"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[0]\,
      I1 => \addr_reg_reg_n_0_[1]\,
      I2 => op_word_count_reg(1),
      I3 => op_word_count_reg(0),
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540002"
    )
        port map (
      I0 => op_word_count_reg(7),
      I1 => \addr_reg_reg_n_0_[2]\,
      I2 => \addr_reg_reg_n_0_[1]\,
      I3 => \addr_reg_reg_n_0_[0]\,
      I4 => op_word_count_reg(6),
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000001"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[0]\,
      I1 => \addr_reg_reg_n_0_[1]\,
      I2 => \addr_reg_reg_n_0_[2]\,
      I3 => op_word_count_reg(4),
      I4 => op_word_count_reg(5),
      O => \i__carry_i_6_n_0\
    );
\i__carry_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22288881"
    )
        port map (
      I0 => op_word_count_reg(3),
      I1 => \addr_reg_reg_n_0_[2]\,
      I2 => \addr_reg_reg_n_0_[1]\,
      I3 => \addr_reg_reg_n_0_[0]\,
      I4 => op_word_count_reg(2),
      O => \i__carry_i_7_n_0\
    );
\i__carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4281"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[1]\,
      I1 => \addr_reg_reg_n_0_[0]\,
      I2 => op_word_count_reg(0),
      I3 => op_word_count_reg(1),
      O => \i__carry_i_8_n_0\
    );
\input_active_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808FFFFAAAAAAAA"
    )
        port map (
      I0 => input_active_reg,
      I1 => input_active_reg_i_2_n_0,
      I2 => s_axis_write_data_tlast,
      I3 => state_reg(0),
      I4 => state_reg(1),
      I5 => output_last_cycle_next,
      O => \input_active_reg_i_1__0_n_0\
    );
input_active_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => input_active_reg_i_3_n_0,
      I1 => input_cycle_count_reg(8),
      I2 => input_cycle_count_reg(7),
      I3 => input_cycle_count_reg(11),
      I4 => input_cycle_count_reg(12),
      I5 => input_active_reg_i_4_n_0,
      O => input_active_reg_i_2_n_0
    );
input_active_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => input_cycle_count_reg(2),
      I1 => input_cycle_count_reg(13),
      I2 => input_cycle_count_reg(0),
      I3 => input_cycle_count_reg(3),
      O => input_active_reg_i_3_n_0
    );
input_active_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => input_cycle_count_reg(4),
      I1 => input_cycle_count_reg(5),
      I2 => input_cycle_count_reg(1),
      I3 => input_cycle_count_reg(6),
      I4 => input_cycle_count_reg(10),
      I5 => input_cycle_count_reg(9),
      O => input_active_reg_i_4_n_0
    );
input_active_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \input_active_reg_i_1__0_n_0\,
      Q => input_active_reg,
      R => '0'
    );
input_cycle_count_next0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => input_cycle_count_next0_carry_n_0,
      CO(2) => input_cycle_count_next0_carry_n_1,
      CO(1) => input_cycle_count_next0_carry_n_2,
      CO(0) => input_cycle_count_next0_carry_n_3,
      CYINIT => input_cycle_count_reg(0),
      DI(3 downto 0) => input_cycle_count_reg(4 downto 1),
      O(3 downto 0) => input_cycle_count_next0(4 downto 1),
      S(3) => input_cycle_count_next0_carry_i_1_n_0,
      S(2) => input_cycle_count_next0_carry_i_2_n_0,
      S(1) => input_cycle_count_next0_carry_i_3_n_0,
      S(0) => input_cycle_count_next0_carry_i_4_n_0
    );
\input_cycle_count_next0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => input_cycle_count_next0_carry_n_0,
      CO(3) => \input_cycle_count_next0_carry__0_n_0\,
      CO(2) => \input_cycle_count_next0_carry__0_n_1\,
      CO(1) => \input_cycle_count_next0_carry__0_n_2\,
      CO(0) => \input_cycle_count_next0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => input_cycle_count_reg(8 downto 5),
      O(3 downto 0) => input_cycle_count_next0(8 downto 5),
      S(3) => \input_cycle_count_next0_carry__0_i_1_n_0\,
      S(2) => \input_cycle_count_next0_carry__0_i_2_n_0\,
      S(1) => \input_cycle_count_next0_carry__0_i_3_n_0\,
      S(0) => \input_cycle_count_next0_carry__0_i_4_n_0\
    );
\input_cycle_count_next0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_cycle_count_reg(8),
      O => \input_cycle_count_next0_carry__0_i_1_n_0\
    );
\input_cycle_count_next0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_cycle_count_reg(7),
      O => \input_cycle_count_next0_carry__0_i_2_n_0\
    );
\input_cycle_count_next0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_cycle_count_reg(6),
      O => \input_cycle_count_next0_carry__0_i_3_n_0\
    );
\input_cycle_count_next0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_cycle_count_reg(5),
      O => \input_cycle_count_next0_carry__0_i_4_n_0\
    );
\input_cycle_count_next0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_cycle_count_next0_carry__0_n_0\,
      CO(3) => \input_cycle_count_next0_carry__1_n_0\,
      CO(2) => \input_cycle_count_next0_carry__1_n_1\,
      CO(1) => \input_cycle_count_next0_carry__1_n_2\,
      CO(0) => \input_cycle_count_next0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => input_cycle_count_reg(12 downto 9),
      O(3 downto 0) => input_cycle_count_next0(12 downto 9),
      S(3) => \input_cycle_count_next0_carry__1_i_1_n_0\,
      S(2) => \input_cycle_count_next0_carry__1_i_2_n_0\,
      S(1) => \input_cycle_count_next0_carry__1_i_3_n_0\,
      S(0) => \input_cycle_count_next0_carry__1_i_4_n_0\
    );
\input_cycle_count_next0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_cycle_count_reg(12),
      O => \input_cycle_count_next0_carry__1_i_1_n_0\
    );
\input_cycle_count_next0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_cycle_count_reg(11),
      O => \input_cycle_count_next0_carry__1_i_2_n_0\
    );
\input_cycle_count_next0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_cycle_count_reg(10),
      O => \input_cycle_count_next0_carry__1_i_3_n_0\
    );
\input_cycle_count_next0_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_cycle_count_reg(9),
      O => \input_cycle_count_next0_carry__1_i_4_n_0\
    );
\input_cycle_count_next0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_cycle_count_next0_carry__1_n_0\,
      CO(3 downto 0) => \NLW_input_cycle_count_next0_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_input_cycle_count_next0_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => input_cycle_count_next0(13),
      S(3 downto 1) => B"000",
      S(0) => \input_cycle_count_next0_carry__2_i_1_n_0\
    );
\input_cycle_count_next0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_cycle_count_reg(13),
      O => \input_cycle_count_next0_carry__2_i_1_n_0\
    );
input_cycle_count_next0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_cycle_count_reg(4),
      O => input_cycle_count_next0_carry_i_1_n_0
    );
input_cycle_count_next0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_cycle_count_reg(3),
      O => input_cycle_count_next0_carry_i_2_n_0
    );
input_cycle_count_next0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_cycle_count_reg(2),
      O => input_cycle_count_next0_carry_i_3_n_0
    );
input_cycle_count_next0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_cycle_count_reg(1),
      O => input_cycle_count_next0_carry_i_4_n_0
    );
\input_cycle_count_reg[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => input_cycle_count_reg(0),
      I1 => state_reg(1),
      I2 => m_axi_awlen_reg1(3),
      O => input_cycle_count_next(0)
    );
\input_cycle_count_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_cycle_count_next0(10),
      I1 => state_reg(1),
      I2 => \m_axi_awlen_reg1__0\(13),
      O => input_cycle_count_next(10)
    );
\input_cycle_count_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_cycle_count_next0(11),
      I1 => state_reg(1),
      I2 => \m_axi_awlen_reg1__0\(14),
      O => input_cycle_count_next(11)
    );
\input_cycle_count_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_cycle_count_next0(12),
      I1 => state_reg(1),
      I2 => \m_axi_awlen_reg1__0\(15),
      O => input_cycle_count_next(12)
    );
\input_cycle_count_reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008800A000FF0000"
    )
        port map (
      I0 => input_active_reg,
      I1 => m_axi_wready_int_reg,
      I2 => p_0_in27_out,
      I3 => state_reg(2),
      I4 => state_reg(0),
      I5 => state_reg(1),
      O => \input_cycle_count_reg[13]_i_1_n_0\
    );
\input_cycle_count_reg[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => input_cycle_count_next0(13),
      I1 => state_reg(1),
      I2 => \m_axi_awlen_reg1_carry__2_n_0\,
      O => input_cycle_count_next(13)
    );
\input_cycle_count_reg[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0101010"
    )
        port map (
      I0 => last_transfer_reg,
      I1 => input_active_reg,
      I2 => m_axi_wready_int_reg,
      I3 => \^mem_reg_1\,
      I4 => s_axis_write_data_tvalid,
      O => p_0_in27_out
    );
\input_cycle_count_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_cycle_count_next0(1),
      I1 => state_reg(1),
      I2 => m_axi_awlen_reg1(4),
      O => input_cycle_count_next(1)
    );
\input_cycle_count_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_cycle_count_next0(2),
      I1 => state_reg(1),
      I2 => m_axi_awlen_reg1(5),
      O => input_cycle_count_next(2)
    );
\input_cycle_count_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_cycle_count_next0(3),
      I1 => state_reg(1),
      I2 => m_axi_awlen_reg1(6),
      O => input_cycle_count_next(3)
    );
\input_cycle_count_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_cycle_count_next0(4),
      I1 => state_reg(1),
      I2 => m_axi_awlen_reg1(7),
      O => input_cycle_count_next(4)
    );
\input_cycle_count_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_cycle_count_next0(5),
      I1 => state_reg(1),
      I2 => m_axi_awlen_reg1(8),
      O => input_cycle_count_next(5)
    );
\input_cycle_count_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_cycle_count_next0(6),
      I1 => state_reg(1),
      I2 => m_axi_awlen_reg1(9),
      O => input_cycle_count_next(6)
    );
\input_cycle_count_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_cycle_count_next0(7),
      I1 => state_reg(1),
      I2 => m_axi_awlen_reg1(10),
      O => input_cycle_count_next(7)
    );
\input_cycle_count_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_cycle_count_next0(8),
      I1 => state_reg(1),
      I2 => \m_axi_awlen_reg1__0\(11),
      O => input_cycle_count_next(8)
    );
\input_cycle_count_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_cycle_count_next0(9),
      I1 => state_reg(1),
      I2 => \m_axi_awlen_reg1__0\(12),
      O => input_cycle_count_next(9)
    );
\input_cycle_count_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \input_cycle_count_reg[13]_i_1_n_0\,
      D => input_cycle_count_next(0),
      Q => input_cycle_count_reg(0),
      R => '0'
    );
\input_cycle_count_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \input_cycle_count_reg[13]_i_1_n_0\,
      D => input_cycle_count_next(10),
      Q => input_cycle_count_reg(10),
      R => '0'
    );
\input_cycle_count_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \input_cycle_count_reg[13]_i_1_n_0\,
      D => input_cycle_count_next(11),
      Q => input_cycle_count_reg(11),
      R => '0'
    );
\input_cycle_count_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \input_cycle_count_reg[13]_i_1_n_0\,
      D => input_cycle_count_next(12),
      Q => input_cycle_count_reg(12),
      R => '0'
    );
\input_cycle_count_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \input_cycle_count_reg[13]_i_1_n_0\,
      D => input_cycle_count_next(13),
      Q => input_cycle_count_reg(13),
      R => '0'
    );
\input_cycle_count_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \input_cycle_count_reg[13]_i_1_n_0\,
      D => input_cycle_count_next(1),
      Q => input_cycle_count_reg(1),
      R => '0'
    );
\input_cycle_count_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \input_cycle_count_reg[13]_i_1_n_0\,
      D => input_cycle_count_next(2),
      Q => input_cycle_count_reg(2),
      R => '0'
    );
\input_cycle_count_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \input_cycle_count_reg[13]_i_1_n_0\,
      D => input_cycle_count_next(3),
      Q => input_cycle_count_reg(3),
      R => '0'
    );
\input_cycle_count_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \input_cycle_count_reg[13]_i_1_n_0\,
      D => input_cycle_count_next(4),
      Q => input_cycle_count_reg(4),
      R => '0'
    );
\input_cycle_count_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \input_cycle_count_reg[13]_i_1_n_0\,
      D => input_cycle_count_next(5),
      Q => input_cycle_count_reg(5),
      R => '0'
    );
\input_cycle_count_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \input_cycle_count_reg[13]_i_1_n_0\,
      D => input_cycle_count_next(6),
      Q => input_cycle_count_reg(6),
      R => '0'
    );
\input_cycle_count_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \input_cycle_count_reg[13]_i_1_n_0\,
      D => input_cycle_count_next(7),
      Q => input_cycle_count_reg(7),
      R => '0'
    );
\input_cycle_count_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \input_cycle_count_reg[13]_i_1_n_0\,
      D => input_cycle_count_next(8),
      Q => input_cycle_count_reg(8),
      R => '0'
    );
\input_cycle_count_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \input_cycle_count_reg[13]_i_1_n_0\,
      D => input_cycle_count_next(9),
      Q => input_cycle_count_reg(9),
      R => '0'
    );
last_transfer_reg0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_transfer_reg0_carry_n_0,
      CO(2) => last_transfer_reg0_carry_n_1,
      CO(1) => last_transfer_reg0_carry_n_2,
      CO(0) => last_transfer_reg0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_transfer_reg0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => last_transfer_reg0_carry_i_1_n_0,
      S(2) => last_transfer_reg0_carry_i_2_n_0,
      S(1) => last_transfer_reg0_carry_i_3_n_0,
      S(0) => last_transfer_reg0_carry_i_4_n_0
    );
\last_transfer_reg0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_transfer_reg0_carry_n_0,
      CO(3 downto 2) => \NLW_last_transfer_reg0_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \last_transfer_reg0_carry__0_n_2\,
      CO(0) => \last_transfer_reg0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_transfer_reg0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \last_transfer_reg0_carry__0_i_1_n_0\,
      S(0) => \last_transfer_reg0_carry__0_i_2_n_0\
    );
\last_transfer_reg0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in0_in,
      I2 => tr_word_count_next11_in,
      I3 => op_word_count_reg(15),
      O => \last_transfer_reg0_carry__0_i_1_n_0\
    );
\last_transfer_reg0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004015FF3FFF3F"
    )
        port map (
      I0 => op_word_count_reg(13),
      I1 => \last_transfer_reg0_carry__0_i_3_n_0\,
      I2 => tr_word_count_next00_in(12),
      I3 => op_word_count_reg(12),
      I4 => op_word_count_reg(14),
      I5 => \last_transfer_reg0_carry__0_i_4_n_0\,
      O => \last_transfer_reg0_carry__0_i_2_n_0\
    );
\last_transfer_reg0_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => tr_word_count_next11_in,
      I2 => p_0_in_0,
      I3 => p_1_in,
      O => \last_transfer_reg0_carry__0_i_3_n_0\
    );
\last_transfer_reg0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in0_in,
      I2 => tr_word_count_next11_in,
      O => \last_transfer_reg0_carry__0_i_4_n_0\
    );
last_transfer_reg0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tr_word_count_next(9),
      I1 => op_word_count_reg(9),
      I2 => tr_word_count_next(10),
      I3 => op_word_count_reg(10),
      I4 => op_word_count_reg(11),
      I5 => tr_word_count_next(11),
      O => last_transfer_reg0_carry_i_1_n_0
    );
last_transfer_reg0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tr_word_count_next(7),
      I1 => op_word_count_reg(7),
      I2 => tr_word_count_next(8),
      I3 => op_word_count_reg(8),
      I4 => op_word_count_reg(6),
      I5 => tr_word_count_next(6),
      O => last_transfer_reg0_carry_i_2_n_0
    );
last_transfer_reg0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tr_word_count_next(3),
      I1 => op_word_count_reg(3),
      I2 => tr_word_count_next(5),
      I3 => op_word_count_reg(5),
      I4 => op_word_count_reg(4),
      I5 => tr_word_count_next(4),
      O => last_transfer_reg0_carry_i_3_n_0
    );
last_transfer_reg0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tr_word_count_next(0),
      I1 => op_word_count_reg(0),
      I2 => tr_word_count_next(1),
      I3 => op_word_count_reg(1),
      I4 => op_word_count_reg(2),
      I5 => tr_word_count_next(2),
      O => last_transfer_reg0_carry_i_4_n_0
    );
last_transfer_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \last_transfer_reg0_carry__0_n_2\,
      I1 => state_reg(1),
      I2 => state_reg(0),
      I3 => state_reg(2),
      I4 => last_transfer_reg,
      O => last_transfer_reg_i_1_n_0
    );
last_transfer_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => last_transfer_reg_i_1_n_0,
      Q => last_transfer_reg,
      R => '0'
    );
\m_axi_awaddr_reg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => state_reg(2),
      I1 => state_reg(0),
      I2 => state_reg(1),
      I3 => \^m_axi_awvalid\,
      O => m_axi_awlen_next
    );
\m_axi_awaddr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => \addr_reg_reg_n_0_[0]\,
      Q => m_axi_awaddr(0),
      R => '0'
    );
\m_axi_awaddr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => \addr_reg_reg_n_0_[10]\,
      Q => m_axi_awaddr(10),
      R => '0'
    );
\m_axi_awaddr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => \addr_reg_reg_n_0_[11]\,
      Q => m_axi_awaddr(11),
      R => '0'
    );
\m_axi_awaddr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => p_1_in,
      Q => m_axi_awaddr(12),
      R => '0'
    );
\m_axi_awaddr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => \addr_reg_reg_n_0_[13]\,
      Q => m_axi_awaddr(13),
      R => '0'
    );
\m_axi_awaddr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => \addr_reg_reg_n_0_[14]\,
      Q => m_axi_awaddr(14),
      R => '0'
    );
\m_axi_awaddr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => \addr_reg_reg_n_0_[15]\,
      Q => m_axi_awaddr(15),
      R => '0'
    );
\m_axi_awaddr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => \addr_reg_reg_n_0_[16]\,
      Q => m_axi_awaddr(16),
      R => '0'
    );
\m_axi_awaddr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => \addr_reg_reg_n_0_[17]\,
      Q => m_axi_awaddr(17),
      R => '0'
    );
\m_axi_awaddr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => \addr_reg_reg_n_0_[18]\,
      Q => m_axi_awaddr(18),
      R => '0'
    );
\m_axi_awaddr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => \addr_reg_reg_n_0_[19]\,
      Q => m_axi_awaddr(19),
      R => '0'
    );
\m_axi_awaddr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => \addr_reg_reg_n_0_[1]\,
      Q => m_axi_awaddr(1),
      R => '0'
    );
\m_axi_awaddr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => \addr_reg_reg_n_0_[20]\,
      Q => m_axi_awaddr(20),
      R => '0'
    );
\m_axi_awaddr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => \addr_reg_reg_n_0_[21]\,
      Q => m_axi_awaddr(21),
      R => '0'
    );
\m_axi_awaddr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => \addr_reg_reg_n_0_[22]\,
      Q => m_axi_awaddr(22),
      R => '0'
    );
\m_axi_awaddr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => \addr_reg_reg_n_0_[23]\,
      Q => m_axi_awaddr(23),
      R => '0'
    );
\m_axi_awaddr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => \addr_reg_reg_n_0_[24]\,
      Q => m_axi_awaddr(24),
      R => '0'
    );
\m_axi_awaddr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => \addr_reg_reg_n_0_[25]\,
      Q => m_axi_awaddr(25),
      R => '0'
    );
\m_axi_awaddr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => \addr_reg_reg_n_0_[26]\,
      Q => m_axi_awaddr(26),
      R => '0'
    );
\m_axi_awaddr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => \addr_reg_reg_n_0_[27]\,
      Q => m_axi_awaddr(27),
      R => '0'
    );
\m_axi_awaddr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => \addr_reg_reg_n_0_[28]\,
      Q => m_axi_awaddr(28),
      R => '0'
    );
\m_axi_awaddr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => \addr_reg_reg_n_0_[29]\,
      Q => m_axi_awaddr(29),
      R => '0'
    );
\m_axi_awaddr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => \addr_reg_reg_n_0_[2]\,
      Q => m_axi_awaddr(2),
      R => '0'
    );
\m_axi_awaddr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => \addr_reg_reg_n_0_[30]\,
      Q => m_axi_awaddr(30),
      R => '0'
    );
\m_axi_awaddr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => \addr_reg_reg_n_0_[31]\,
      Q => m_axi_awaddr(31),
      R => '0'
    );
\m_axi_awaddr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => \addr_reg_reg_n_0_[3]\,
      Q => m_axi_awaddr(3),
      R => '0'
    );
\m_axi_awaddr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => \addr_reg_reg_n_0_[4]\,
      Q => m_axi_awaddr(4),
      R => '0'
    );
\m_axi_awaddr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => \addr_reg_reg_n_0_[5]\,
      Q => m_axi_awaddr(5),
      R => '0'
    );
\m_axi_awaddr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => \addr_reg_reg_n_0_[6]\,
      Q => m_axi_awaddr(6),
      R => '0'
    );
\m_axi_awaddr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => \addr_reg_reg_n_0_[7]\,
      Q => m_axi_awaddr(7),
      R => '0'
    );
\m_axi_awaddr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => \addr_reg_reg_n_0_[8]\,
      Q => m_axi_awaddr(8),
      R => '0'
    );
\m_axi_awaddr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => \addr_reg_reg_n_0_[9]\,
      Q => m_axi_awaddr(9),
      R => '0'
    );
m_axi_awlen_reg1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => m_axi_awlen_reg1_carry_n_0,
      CO(2) => m_axi_awlen_reg1_carry_n_1,
      CO(1) => m_axi_awlen_reg1_carry_n_2,
      CO(0) => m_axi_awlen_reg1_carry_n_3,
      CYINIT => tr_word_count_next(0),
      DI(3 downto 0) => tr_word_count_next(4 downto 1),
      O(3 downto 2) => m_axi_awlen_reg1(4 downto 3),
      O(1 downto 0) => NLW_m_axi_awlen_reg1_carry_O_UNCONNECTED(1 downto 0),
      S(3) => m_axi_awlen_reg1_carry_i_6_n_0,
      S(2) => m_axi_awlen_reg1_carry_i_7_n_0,
      S(1) => m_axi_awlen_reg1_carry_i_8_n_0,
      S(0) => m_axi_awlen_reg1_carry_i_9_n_0
    );
\m_axi_awlen_reg1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => m_axi_awlen_reg1_carry_n_0,
      CO(3) => \m_axi_awlen_reg1_carry__0_n_0\,
      CO(2) => \m_axi_awlen_reg1_carry__0_n_1\,
      CO(1) => \m_axi_awlen_reg1_carry__0_n_2\,
      CO(0) => \m_axi_awlen_reg1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tr_word_count_next(8 downto 5),
      O(3 downto 0) => m_axi_awlen_reg1(8 downto 5),
      S(3) => \m_axi_awlen_reg1_carry__0_i_5_n_0\,
      S(2) => \m_axi_awlen_reg1_carry__0_i_6_n_0\,
      S(1) => \m_axi_awlen_reg1_carry__0_i_7_n_0\,
      S(0) => \m_axi_awlen_reg1_carry__0_i_8_n_0\
    );
\m_axi_awlen_reg1_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00ACCCCACCCA00"
    )
        port map (
      I0 => op_word_count_reg(8),
      I1 => tr_word_count_next00_in(8),
      I2 => p_0_in0_in,
      I3 => tr_word_count_next11_in,
      I4 => p_0_in_0,
      I5 => p_1_in,
      O => tr_word_count_next(8)
    );
\m_axi_awlen_reg1_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => m_axi_awlen_reg1_carry_i_12_n_0,
      I1 => \m_axi_awlen_reg1_carry__0_i_9_n_0\,
      I2 => \last_transfer_reg0_carry__0_i_3_n_0\,
      I3 => tr_word_count_next00_in(7),
      I4 => \last_transfer_reg0_carry__0_i_4_n_0\,
      I5 => op_word_count_reg(7),
      O => tr_word_count_next(7)
    );
\m_axi_awlen_reg1_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFEAEA"
    )
        port map (
      I0 => m_axi_awlen_reg1_carry_i_10_n_0,
      I1 => \last_transfer_reg0_carry__0_i_3_n_0\,
      I2 => tr_word_count_next00_in(6),
      I3 => \last_transfer_reg0_carry__0_i_4_n_0\,
      I4 => op_word_count_reg(6),
      O => tr_word_count_next(6)
    );
\m_axi_awlen_reg1_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFEAEA"
    )
        port map (
      I0 => m_axi_awlen_reg1_carry_i_10_n_0,
      I1 => \last_transfer_reg0_carry__0_i_3_n_0\,
      I2 => tr_word_count_next00_in(5),
      I3 => \last_transfer_reg0_carry__0_i_4_n_0\,
      I4 => op_word_count_reg(5),
      O => tr_word_count_next(5)
    );
\m_axi_awlen_reg1_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09095FAFA959FFFF"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in_0,
      I2 => tr_word_count_next11_in,
      I3 => p_0_in0_in,
      I4 => tr_word_count_next00_in(8),
      I5 => op_word_count_reg(8),
      O => \m_axi_awlen_reg1_carry__0_i_5_n_0\
    );
\m_axi_awlen_reg1_carry__0_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tr_word_count_next(7),
      O => \m_axi_awlen_reg1_carry__0_i_6_n_0\
    );
\m_axi_awlen_reg1_carry__0_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tr_word_count_next(6),
      O => \m_axi_awlen_reg1_carry__0_i_7_n_0\
    );
\m_axi_awlen_reg1_carry__0_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tr_word_count_next(5),
      O => \m_axi_awlen_reg1_carry__0_i_8_n_0\
    );
\m_axi_awlen_reg1_carry__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[0]\,
      I1 => \addr_reg_reg_n_0_[1]\,
      I2 => \addr_reg_reg_n_0_[2]\,
      O => \m_axi_awlen_reg1_carry__0_i_9_n_0\
    );
\m_axi_awlen_reg1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axi_awlen_reg1_carry__0_n_0\,
      CO(3) => \m_axi_awlen_reg1_carry__1_n_0\,
      CO(2) => \m_axi_awlen_reg1_carry__1_n_1\,
      CO(1) => \m_axi_awlen_reg1_carry__1_n_2\,
      CO(0) => \m_axi_awlen_reg1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tr_word_count_next(12 downto 9),
      O(3 downto 2) => \m_axi_awlen_reg1__0\(12 downto 11),
      O(1 downto 0) => m_axi_awlen_reg1(10 downto 9),
      S(3) => \m_axi_awlen_reg1_carry__1_i_5_n_0\,
      S(2) => \m_axi_awlen_reg1_carry__1_i_6_n_0\,
      S(1) => \m_axi_awlen_reg1_carry__1_i_7_n_0\,
      S(0) => \m_axi_awlen_reg1_carry__1_i_8_n_0\
    );
\m_axi_awlen_reg1_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00ACCCCACCCA00"
    )
        port map (
      I0 => op_word_count_reg(12),
      I1 => tr_word_count_next00_in(12),
      I2 => p_0_in0_in,
      I3 => tr_word_count_next11_in,
      I4 => p_0_in_0,
      I5 => p_1_in,
      O => tr_word_count_next(12)
    );
\m_axi_awlen_reg1_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00ACCCCACCCA00"
    )
        port map (
      I0 => op_word_count_reg(11),
      I1 => tr_word_count_next00_in(11),
      I2 => p_0_in0_in,
      I3 => tr_word_count_next11_in,
      I4 => p_0_in_0,
      I5 => p_1_in,
      O => tr_word_count_next(11)
    );
\m_axi_awlen_reg1_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00ACCCCACCCA00"
    )
        port map (
      I0 => op_word_count_reg(10),
      I1 => tr_word_count_next00_in(10),
      I2 => p_0_in0_in,
      I3 => tr_word_count_next11_in,
      I4 => p_0_in_0,
      I5 => p_1_in,
      O => tr_word_count_next(10)
    );
\m_axi_awlen_reg1_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00ACCCCACCCA00"
    )
        port map (
      I0 => op_word_count_reg(9),
      I1 => tr_word_count_next00_in(9),
      I2 => p_0_in0_in,
      I3 => tr_word_count_next11_in,
      I4 => p_0_in_0,
      I5 => p_1_in,
      O => tr_word_count_next(9)
    );
\m_axi_awlen_reg1_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09095FAFA959FFFF"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in_0,
      I2 => tr_word_count_next11_in,
      I3 => p_0_in0_in,
      I4 => tr_word_count_next00_in(12),
      I5 => op_word_count_reg(12),
      O => \m_axi_awlen_reg1_carry__1_i_5_n_0\
    );
\m_axi_awlen_reg1_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09095FAFA959FFFF"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in_0,
      I2 => tr_word_count_next11_in,
      I3 => p_0_in0_in,
      I4 => tr_word_count_next00_in(11),
      I5 => op_word_count_reg(11),
      O => \m_axi_awlen_reg1_carry__1_i_6_n_0\
    );
\m_axi_awlen_reg1_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09095FAFA959FFFF"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in_0,
      I2 => tr_word_count_next11_in,
      I3 => p_0_in0_in,
      I4 => tr_word_count_next00_in(10),
      I5 => op_word_count_reg(10),
      O => \m_axi_awlen_reg1_carry__1_i_7_n_0\
    );
\m_axi_awlen_reg1_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09095FAFA959FFFF"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in_0,
      I2 => tr_word_count_next11_in,
      I3 => p_0_in0_in,
      I4 => tr_word_count_next00_in(9),
      I5 => op_word_count_reg(9),
      O => \m_axi_awlen_reg1_carry__1_i_8_n_0\
    );
\m_axi_awlen_reg1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axi_awlen_reg1_carry__1_n_0\,
      CO(3) => \m_axi_awlen_reg1_carry__2_n_0\,
      CO(2) => \NLW_m_axi_awlen_reg1_carry__2_CO_UNCONNECTED\(2),
      CO(1) => \m_axi_awlen_reg1_carry__2_n_2\,
      CO(0) => \m_axi_awlen_reg1_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"01",
      DI(1) => tr_word_count_next(14),
      DI(0) => '1',
      O(3) => \NLW_m_axi_awlen_reg1_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => \m_axi_awlen_reg1__0\(15 downto 13),
      S(3) => '1',
      S(2) => \m_axi_awlen_reg1_carry__2_i_2_n_0\,
      S(1) => \m_axi_awlen_reg1_carry__2_i_3_n_0\,
      S(0) => \m_axi_awlen_reg1_carry__2_i_4_n_0\
    );
\m_axi_awlen_reg1_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8008"
    )
        port map (
      I0 => op_word_count_reg(14),
      I1 => tr_word_count_next11_in,
      I2 => p_0_in0_in,
      I3 => p_1_in,
      O => tr_word_count_next(14)
    );
\m_axi_awlen_reg1_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FFF"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in0_in,
      I2 => tr_word_count_next11_in,
      I3 => op_word_count_reg(15),
      O => \m_axi_awlen_reg1_carry__2_i_2_n_0\
    );
\m_axi_awlen_reg1_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FFF"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in0_in,
      I2 => tr_word_count_next11_in,
      I3 => op_word_count_reg(14),
      O => \m_axi_awlen_reg1_carry__2_i_3_n_0\
    );
\m_axi_awlen_reg1_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FFF"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in0_in,
      I2 => tr_word_count_next11_in,
      I3 => op_word_count_reg(13),
      O => \m_axi_awlen_reg1_carry__2_i_4_n_0\
    );
m_axi_awlen_reg1_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBAA28AA"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[0]\,
      I1 => p_1_in,
      I2 => p_0_in0_in,
      I3 => tr_word_count_next11_in,
      I4 => op_word_count_reg(0),
      O => tr_word_count_next(0)
    );
m_axi_awlen_reg1_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4141414141414100"
    )
        port map (
      I0 => tr_word_count_next11_in,
      I1 => p_0_in_0,
      I2 => p_1_in,
      I3 => \addr_reg_reg_n_0_[2]\,
      I4 => \addr_reg_reg_n_0_[1]\,
      I5 => \addr_reg_reg_n_0_[0]\,
      O => m_axi_awlen_reg1_carry_i_10_n_0
    );
m_axi_awlen_reg1_carry_i_11: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => m_axi_awlen_reg1_carry_i_11_n_0,
      CO(2) => m_axi_awlen_reg1_carry_i_11_n_1,
      CO(1) => m_axi_awlen_reg1_carry_i_11_n_2,
      CO(0) => m_axi_awlen_reg1_carry_i_11_n_3,
      CYINIT => m_axi_awlen_reg1_carry_i_15_n_0,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tr_word_count_next00_in(4 downto 1),
      S(3) => m_axi_awlen_reg1_carry_i_16_n_0,
      S(2) => m_axi_awlen_reg1_carry_i_17_n_0,
      S(1) => m_axi_awlen_reg1_carry_i_18_n_0,
      S(0) => m_axi_awlen_reg1_carry_i_19_n_0
    );
m_axi_awlen_reg1_carry_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in_0,
      I2 => tr_word_count_next11_in,
      O => m_axi_awlen_reg1_carry_i_12_n_0
    );
m_axi_awlen_reg1_carry_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[0]\,
      I1 => \addr_reg_reg_n_0_[1]\,
      I2 => \addr_reg_reg_n_0_[2]\,
      O => m_axi_awlen_reg1_carry_i_13_n_0
    );
m_axi_awlen_reg1_carry_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[1]\,
      I1 => \addr_reg_reg_n_0_[0]\,
      O => m_axi_awlen_reg1_carry_i_14_n_0
    );
m_axi_awlen_reg1_carry_i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[0]\,
      O => m_axi_awlen_reg1_carry_i_15_n_0
    );
m_axi_awlen_reg1_carry_i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[4]\,
      O => m_axi_awlen_reg1_carry_i_16_n_0
    );
m_axi_awlen_reg1_carry_i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[3]\,
      O => m_axi_awlen_reg1_carry_i_17_n_0
    );
m_axi_awlen_reg1_carry_i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[2]\,
      O => m_axi_awlen_reg1_carry_i_18_n_0
    );
m_axi_awlen_reg1_carry_i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[1]\,
      O => m_axi_awlen_reg1_carry_i_19_n_0
    );
m_axi_awlen_reg1_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFEAEA"
    )
        port map (
      I0 => m_axi_awlen_reg1_carry_i_10_n_0,
      I1 => \last_transfer_reg0_carry__0_i_3_n_0\,
      I2 => tr_word_count_next00_in(4),
      I3 => \last_transfer_reg0_carry__0_i_4_n_0\,
      I4 => op_word_count_reg(4),
      O => tr_word_count_next(4)
    );
m_axi_awlen_reg1_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFEAEA"
    )
        port map (
      I0 => m_axi_awlen_reg1_carry_i_10_n_0,
      I1 => \last_transfer_reg0_carry__0_i_3_n_0\,
      I2 => tr_word_count_next00_in(3),
      I3 => \last_transfer_reg0_carry__0_i_4_n_0\,
      I4 => op_word_count_reg(3),
      O => tr_word_count_next(3)
    );
m_axi_awlen_reg1_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => m_axi_awlen_reg1_carry_i_12_n_0,
      I1 => m_axi_awlen_reg1_carry_i_13_n_0,
      I2 => \last_transfer_reg0_carry__0_i_3_n_0\,
      I3 => tr_word_count_next00_in(2),
      I4 => \last_transfer_reg0_carry__0_i_4_n_0\,
      I5 => op_word_count_reg(2),
      O => tr_word_count_next(2)
    );
m_axi_awlen_reg1_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => m_axi_awlen_reg1_carry_i_12_n_0,
      I1 => m_axi_awlen_reg1_carry_i_14_n_0,
      I2 => \last_transfer_reg0_carry__0_i_3_n_0\,
      I3 => tr_word_count_next00_in(1),
      I4 => \last_transfer_reg0_carry__0_i_4_n_0\,
      I5 => op_word_count_reg(1),
      O => tr_word_count_next(1)
    );
m_axi_awlen_reg1_carry_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tr_word_count_next(4),
      O => m_axi_awlen_reg1_carry_i_6_n_0
    );
m_axi_awlen_reg1_carry_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tr_word_count_next(3),
      O => m_axi_awlen_reg1_carry_i_7_n_0
    );
m_axi_awlen_reg1_carry_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tr_word_count_next(2),
      O => m_axi_awlen_reg1_carry_i_8_n_0
    );
m_axi_awlen_reg1_carry_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tr_word_count_next(1),
      O => m_axi_awlen_reg1_carry_i_9_n_0
    );
\m_axi_awlen_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => m_axi_awlen_reg1(3),
      Q => m_axi_awlen(0),
      R => '0'
    );
\m_axi_awlen_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => m_axi_awlen_reg1(4),
      Q => m_axi_awlen(1),
      R => '0'
    );
\m_axi_awlen_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => m_axi_awlen_reg1(5),
      Q => m_axi_awlen(2),
      R => '0'
    );
\m_axi_awlen_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => m_axi_awlen_reg1(6),
      Q => m_axi_awlen(3),
      R => '0'
    );
\m_axi_awlen_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => m_axi_awlen_reg1(7),
      Q => m_axi_awlen(4),
      R => '0'
    );
\m_axi_awlen_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => m_axi_awlen_reg1(8),
      Q => m_axi_awlen(5),
      R => '0'
    );
\m_axi_awlen_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => m_axi_awlen_reg1(9),
      Q => m_axi_awlen(6),
      R => '0'
    );
\m_axi_awlen_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_awlen_next,
      D => m_axi_awlen_reg1(10),
      Q => m_axi_awlen(7),
      R => '0'
    );
m_axi_awvalid_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222222F2222"
    )
        port map (
      I0 => \^m_axi_awvalid\,
      I1 => m_axi_awready,
      I2 => m_axi_awvalid_reg_i_2_n_0,
      I3 => state_reg(1),
      I4 => state_reg(0),
      I5 => state_reg(2),
      O => m_axi_awvalid_next
    );
m_axi_awvalid_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEAAEE"
    )
        port map (
      I0 => \^m_axi_awvalid\,
      I1 => first_cycle_reg,
      I2 => wm_axis_tvalid_1,
      I3 => wm_axis_tvalid_0,
      I4 => rDMAFIFOSel,
      O => m_axi_awvalid_reg_i_2_n_0
    );
m_axi_awvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => m_axi_awvalid_next,
      Q => \^m_axi_awvalid\,
      R => s_axil_rstn_0(0)
    );
m_axi_bready_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A00"
    )
        port map (
      I0 => s_axil_rstn,
      I1 => \^m_axi_bready\,
      I2 => m_axi_bvalid,
      I3 => \m_axis_write_desc_status_valid_next1__0\,
      O => m_axi_bready_reg_i_1_n_0
    );
m_axi_bready_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => m_axi_bready_reg_i_3_n_0,
      I1 => \status_fifo_rd_ptr_reg_reg__0\(3),
      I2 => \status_fifo_wr_ptr_reg_reg__0\(3),
      I3 => \status_fifo_rd_ptr_reg_reg__0\(2),
      I4 => \status_fifo_wr_ptr_reg_reg__0\(2),
      I5 => m_axi_bready_reg_i_4_n_0,
      O => \m_axis_write_desc_status_valid_next1__0\
    );
m_axi_bready_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \status_fifo_rd_ptr_reg_reg__0\(1),
      I1 => \status_fifo_wr_ptr_reg_reg__0\(1),
      I2 => \status_fifo_rd_ptr_reg_reg__0\(0),
      I3 => \status_fifo_wr_ptr_reg_reg__0\(0),
      O => m_axi_bready_reg_i_3_n_0
    );
m_axi_bready_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \status_fifo_rd_ptr_reg_reg__0\(5),
      I1 => \status_fifo_wr_ptr_reg_reg__1\(5),
      I2 => \status_fifo_rd_ptr_reg_reg__0\(4),
      I3 => \status_fifo_wr_ptr_reg_reg__0\(4),
      O => m_axi_bready_reg_i_4_n_0
    );
m_axi_bready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => m_axi_bready_reg_i_1_n_0,
      Q => \^m_axi_bready\,
      R => '0'
    );
\m_axi_wdata_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(0),
      I3 => mem_read_data_reg(0),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(0),
      O => \m_axi_wdata_reg[0]_i_1_n_0\
    );
\m_axi_wdata_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(10),
      I3 => mem_read_data_reg(10),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(10),
      O => \m_axi_wdata_reg[10]_i_1_n_0\
    );
\m_axi_wdata_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(11),
      I3 => mem_read_data_reg(11),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(11),
      O => \m_axi_wdata_reg[11]_i_1_n_0\
    );
\m_axi_wdata_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(12),
      I3 => mem_read_data_reg(12),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(12),
      O => \m_axi_wdata_reg[12]_i_1_n_0\
    );
\m_axi_wdata_reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(13),
      I3 => mem_read_data_reg(13),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(13),
      O => \m_axi_wdata_reg[13]_i_1_n_0\
    );
\m_axi_wdata_reg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(14),
      I3 => mem_read_data_reg(14),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(14),
      O => \m_axi_wdata_reg[14]_i_1_n_0\
    );
\m_axi_wdata_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(15),
      I3 => mem_read_data_reg(15),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(15),
      O => \m_axi_wdata_reg[15]_i_1_n_0\
    );
\m_axi_wdata_reg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(16),
      I3 => mem_read_data_reg(16),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(16),
      O => \m_axi_wdata_reg[16]_i_1_n_0\
    );
\m_axi_wdata_reg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(17),
      I3 => mem_read_data_reg(17),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(17),
      O => \m_axi_wdata_reg[17]_i_1_n_0\
    );
\m_axi_wdata_reg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(18),
      I3 => mem_read_data_reg(18),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(18),
      O => \m_axi_wdata_reg[18]_i_1_n_0\
    );
\m_axi_wdata_reg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(19),
      I3 => mem_read_data_reg(19),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(19),
      O => \m_axi_wdata_reg[19]_i_1_n_0\
    );
\m_axi_wdata_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(1),
      I3 => mem_read_data_reg(1),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(1),
      O => \m_axi_wdata_reg[1]_i_1_n_0\
    );
\m_axi_wdata_reg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(20),
      I3 => mem_read_data_reg(20),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(20),
      O => \m_axi_wdata_reg[20]_i_1_n_0\
    );
\m_axi_wdata_reg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(21),
      I3 => mem_read_data_reg(21),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(21),
      O => \m_axi_wdata_reg[21]_i_1_n_0\
    );
\m_axi_wdata_reg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(22),
      I3 => mem_read_data_reg(22),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(22),
      O => \m_axi_wdata_reg[22]_i_1_n_0\
    );
\m_axi_wdata_reg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(23),
      I3 => mem_read_data_reg(23),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(23),
      O => \m_axi_wdata_reg[23]_i_1_n_0\
    );
\m_axi_wdata_reg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(24),
      I3 => mem_read_data_reg(24),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(24),
      O => \m_axi_wdata_reg[24]_i_1_n_0\
    );
\m_axi_wdata_reg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(25),
      I3 => mem_read_data_reg(25),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(25),
      O => \m_axi_wdata_reg[25]_i_1_n_0\
    );
\m_axi_wdata_reg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(26),
      I3 => mem_read_data_reg(26),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(26),
      O => \m_axi_wdata_reg[26]_i_1_n_0\
    );
\m_axi_wdata_reg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(27),
      I3 => mem_read_data_reg(27),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(27),
      O => \m_axi_wdata_reg[27]_i_1_n_0\
    );
\m_axi_wdata_reg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(28),
      I3 => mem_read_data_reg(28),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(28),
      O => \m_axi_wdata_reg[28]_i_1_n_0\
    );
\m_axi_wdata_reg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(29),
      I3 => mem_read_data_reg(29),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(29),
      O => \m_axi_wdata_reg[29]_i_1_n_0\
    );
\m_axi_wdata_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(2),
      I3 => mem_read_data_reg(2),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(2),
      O => \m_axi_wdata_reg[2]_i_1_n_0\
    );
\m_axi_wdata_reg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(30),
      I3 => mem_read_data_reg(30),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(30),
      O => \m_axi_wdata_reg[30]_i_1_n_0\
    );
\m_axi_wdata_reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(31),
      I3 => mem_read_data_reg(31),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(31),
      O => \m_axi_wdata_reg[31]_i_1_n_0\
    );
\m_axi_wdata_reg[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(32),
      I3 => mem_read_data_reg(32),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(32),
      O => \m_axi_wdata_reg[32]_i_1_n_0\
    );
\m_axi_wdata_reg[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(33),
      I3 => mem_read_data_reg(33),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(33),
      O => \m_axi_wdata_reg[33]_i_1_n_0\
    );
\m_axi_wdata_reg[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(34),
      I3 => mem_read_data_reg(34),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(34),
      O => \m_axi_wdata_reg[34]_i_1_n_0\
    );
\m_axi_wdata_reg[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(35),
      I3 => mem_read_data_reg(35),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(35),
      O => \m_axi_wdata_reg[35]_i_1_n_0\
    );
\m_axi_wdata_reg[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(36),
      I3 => mem_read_data_reg(36),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(36),
      O => \m_axi_wdata_reg[36]_i_1_n_0\
    );
\m_axi_wdata_reg[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(37),
      I3 => mem_read_data_reg(37),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(37),
      O => \m_axi_wdata_reg[37]_i_1_n_0\
    );
\m_axi_wdata_reg[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(38),
      I3 => mem_read_data_reg(38),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(38),
      O => \m_axi_wdata_reg[38]_i_1_n_0\
    );
\m_axi_wdata_reg[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(39),
      I3 => mem_read_data_reg(39),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(39),
      O => \m_axi_wdata_reg[39]_i_1_n_0\
    );
\m_axi_wdata_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(3),
      I3 => mem_read_data_reg(3),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(3),
      O => \m_axi_wdata_reg[3]_i_1_n_0\
    );
\m_axi_wdata_reg[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(40),
      I3 => mem_read_data_reg(40),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(40),
      O => \m_axi_wdata_reg[40]_i_1_n_0\
    );
\m_axi_wdata_reg[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(41),
      I3 => mem_read_data_reg(41),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(41),
      O => \m_axi_wdata_reg[41]_i_1_n_0\
    );
\m_axi_wdata_reg[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(42),
      I3 => mem_read_data_reg(42),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(42),
      O => \m_axi_wdata_reg[42]_i_1_n_0\
    );
\m_axi_wdata_reg[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(43),
      I3 => mem_read_data_reg(43),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(43),
      O => \m_axi_wdata_reg[43]_i_1_n_0\
    );
\m_axi_wdata_reg[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(44),
      I3 => mem_read_data_reg(44),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(44),
      O => \m_axi_wdata_reg[44]_i_1_n_0\
    );
\m_axi_wdata_reg[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(45),
      I3 => mem_read_data_reg(45),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(45),
      O => \m_axi_wdata_reg[45]_i_1_n_0\
    );
\m_axi_wdata_reg[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(46),
      I3 => mem_read_data_reg(46),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(46),
      O => \m_axi_wdata_reg[46]_i_1_n_0\
    );
\m_axi_wdata_reg[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(47),
      I3 => mem_read_data_reg(47),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(47),
      O => \m_axi_wdata_reg[47]_i_1_n_0\
    );
\m_axi_wdata_reg[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(48),
      I3 => mem_read_data_reg(48),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(48),
      O => \m_axi_wdata_reg[48]_i_1_n_0\
    );
\m_axi_wdata_reg[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(49),
      I3 => mem_read_data_reg(49),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(49),
      O => \m_axi_wdata_reg[49]_i_1_n_0\
    );
\m_axi_wdata_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(4),
      I3 => mem_read_data_reg(4),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(4),
      O => \m_axi_wdata_reg[4]_i_1_n_0\
    );
\m_axi_wdata_reg[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(50),
      I3 => mem_read_data_reg(50),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(50),
      O => \m_axi_wdata_reg[50]_i_1_n_0\
    );
\m_axi_wdata_reg[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(51),
      I3 => mem_read_data_reg(51),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(51),
      O => \m_axi_wdata_reg[51]_i_1_n_0\
    );
\m_axi_wdata_reg[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(52),
      I3 => mem_read_data_reg(52),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(52),
      O => \m_axi_wdata_reg[52]_i_1_n_0\
    );
\m_axi_wdata_reg[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(53),
      I3 => mem_read_data_reg(53),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(53),
      O => \m_axi_wdata_reg[53]_i_1_n_0\
    );
\m_axi_wdata_reg[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(54),
      I3 => mem_read_data_reg(54),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(54),
      O => \m_axi_wdata_reg[54]_i_1_n_0\
    );
\m_axi_wdata_reg[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(55),
      I3 => mem_read_data_reg(55),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(55),
      O => \m_axi_wdata_reg[55]_i_1_n_0\
    );
\m_axi_wdata_reg[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(56),
      I3 => mem_read_data_reg(56),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(56),
      O => \m_axi_wdata_reg[56]_i_1_n_0\
    );
\m_axi_wdata_reg[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(57),
      I3 => mem_read_data_reg(57),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(57),
      O => \m_axi_wdata_reg[57]_i_1_n_0\
    );
\m_axi_wdata_reg[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(58),
      I3 => mem_read_data_reg(58),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(58),
      O => \m_axi_wdata_reg[58]_i_1_n_0\
    );
\m_axi_wdata_reg[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(59),
      I3 => mem_read_data_reg(59),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(59),
      O => \m_axi_wdata_reg[59]_i_1_n_0\
    );
\m_axi_wdata_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(5),
      I3 => mem_read_data_reg(5),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(5),
      O => \m_axi_wdata_reg[5]_i_1_n_0\
    );
\m_axi_wdata_reg[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(60),
      I3 => mem_read_data_reg(60),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(60),
      O => \m_axi_wdata_reg[60]_i_1_n_0\
    );
\m_axi_wdata_reg[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(61),
      I3 => mem_read_data_reg(61),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(61),
      O => \m_axi_wdata_reg[61]_i_1_n_0\
    );
\m_axi_wdata_reg[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(62),
      I3 => mem_read_data_reg(62),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(62),
      O => \m_axi_wdata_reg[62]_i_1_n_0\
    );
\m_axi_wdata_reg[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \^m_axi_wvalid\,
      I1 => m_axi_wready,
      I2 => m_axi_wready_int_reg,
      O => m_axi_wstrb_reg
    );
\m_axi_wdata_reg[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(63),
      I3 => mem_read_data_reg(63),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(63),
      O => \m_axi_wdata_reg[63]_i_2_n_0\
    );
\m_axi_wdata_reg[63]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => m_axi_wready_int_reg,
      I1 => state_reg(0),
      I2 => state_reg(2),
      I3 => state_reg(1),
      O => \m_axi_wdata_reg[63]_i_3_n_0\
    );
\m_axi_wdata_reg[63]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^m_axi_wvalid\,
      I1 => m_axi_wready,
      I2 => m_axi_wready_int_reg,
      O => store_axi_w_int_to_output
    );
\m_axi_wdata_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(6),
      I3 => mem_read_data_reg(6),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(6),
      O => \m_axi_wdata_reg[6]_i_1_n_0\
    );
\m_axi_wdata_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(7),
      I3 => mem_read_data_reg(7),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(7),
      O => \m_axi_wdata_reg[7]_i_1_n_0\
    );
\m_axi_wdata_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(8),
      I3 => mem_read_data_reg(8),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(8),
      O => \m_axi_wdata_reg[8]_i_1_n_0\
    );
\m_axi_wdata_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820FFFFA8200000"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(9),
      I3 => mem_read_data_reg(9),
      I4 => store_axi_w_int_to_output,
      I5 => temp_m_axi_wdata_reg(9),
      O => \m_axi_wdata_reg[9]_i_1_n_0\
    );
\m_axi_wdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[0]_i_1_n_0\,
      Q => m_axi_wdata(0),
      R => '0'
    );
\m_axi_wdata_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[10]_i_1_n_0\,
      Q => m_axi_wdata(10),
      R => '0'
    );
\m_axi_wdata_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[11]_i_1_n_0\,
      Q => m_axi_wdata(11),
      R => '0'
    );
\m_axi_wdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[12]_i_1_n_0\,
      Q => m_axi_wdata(12),
      R => '0'
    );
\m_axi_wdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[13]_i_1_n_0\,
      Q => m_axi_wdata(13),
      R => '0'
    );
\m_axi_wdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[14]_i_1_n_0\,
      Q => m_axi_wdata(14),
      R => '0'
    );
\m_axi_wdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[15]_i_1_n_0\,
      Q => m_axi_wdata(15),
      R => '0'
    );
\m_axi_wdata_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[16]_i_1_n_0\,
      Q => m_axi_wdata(16),
      R => '0'
    );
\m_axi_wdata_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[17]_i_1_n_0\,
      Q => m_axi_wdata(17),
      R => '0'
    );
\m_axi_wdata_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[18]_i_1_n_0\,
      Q => m_axi_wdata(18),
      R => '0'
    );
\m_axi_wdata_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[19]_i_1_n_0\,
      Q => m_axi_wdata(19),
      R => '0'
    );
\m_axi_wdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[1]_i_1_n_0\,
      Q => m_axi_wdata(1),
      R => '0'
    );
\m_axi_wdata_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[20]_i_1_n_0\,
      Q => m_axi_wdata(20),
      R => '0'
    );
\m_axi_wdata_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[21]_i_1_n_0\,
      Q => m_axi_wdata(21),
      R => '0'
    );
\m_axi_wdata_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[22]_i_1_n_0\,
      Q => m_axi_wdata(22),
      R => '0'
    );
\m_axi_wdata_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[23]_i_1_n_0\,
      Q => m_axi_wdata(23),
      R => '0'
    );
\m_axi_wdata_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[24]_i_1_n_0\,
      Q => m_axi_wdata(24),
      R => '0'
    );
\m_axi_wdata_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[25]_i_1_n_0\,
      Q => m_axi_wdata(25),
      R => '0'
    );
\m_axi_wdata_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[26]_i_1_n_0\,
      Q => m_axi_wdata(26),
      R => '0'
    );
\m_axi_wdata_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[27]_i_1_n_0\,
      Q => m_axi_wdata(27),
      R => '0'
    );
\m_axi_wdata_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[28]_i_1_n_0\,
      Q => m_axi_wdata(28),
      R => '0'
    );
\m_axi_wdata_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[29]_i_1_n_0\,
      Q => m_axi_wdata(29),
      R => '0'
    );
\m_axi_wdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[2]_i_1_n_0\,
      Q => m_axi_wdata(2),
      R => '0'
    );
\m_axi_wdata_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[30]_i_1_n_0\,
      Q => m_axi_wdata(30),
      R => '0'
    );
\m_axi_wdata_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[31]_i_1_n_0\,
      Q => m_axi_wdata(31),
      R => '0'
    );
\m_axi_wdata_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[32]_i_1_n_0\,
      Q => m_axi_wdata(32),
      R => '0'
    );
\m_axi_wdata_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[33]_i_1_n_0\,
      Q => m_axi_wdata(33),
      R => '0'
    );
\m_axi_wdata_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[34]_i_1_n_0\,
      Q => m_axi_wdata(34),
      R => '0'
    );
\m_axi_wdata_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[35]_i_1_n_0\,
      Q => m_axi_wdata(35),
      R => '0'
    );
\m_axi_wdata_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[36]_i_1_n_0\,
      Q => m_axi_wdata(36),
      R => '0'
    );
\m_axi_wdata_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[37]_i_1_n_0\,
      Q => m_axi_wdata(37),
      R => '0'
    );
\m_axi_wdata_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[38]_i_1_n_0\,
      Q => m_axi_wdata(38),
      R => '0'
    );
\m_axi_wdata_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[39]_i_1_n_0\,
      Q => m_axi_wdata(39),
      R => '0'
    );
\m_axi_wdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[3]_i_1_n_0\,
      Q => m_axi_wdata(3),
      R => '0'
    );
\m_axi_wdata_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[40]_i_1_n_0\,
      Q => m_axi_wdata(40),
      R => '0'
    );
\m_axi_wdata_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[41]_i_1_n_0\,
      Q => m_axi_wdata(41),
      R => '0'
    );
\m_axi_wdata_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[42]_i_1_n_0\,
      Q => m_axi_wdata(42),
      R => '0'
    );
\m_axi_wdata_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[43]_i_1_n_0\,
      Q => m_axi_wdata(43),
      R => '0'
    );
\m_axi_wdata_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[44]_i_1_n_0\,
      Q => m_axi_wdata(44),
      R => '0'
    );
\m_axi_wdata_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[45]_i_1_n_0\,
      Q => m_axi_wdata(45),
      R => '0'
    );
\m_axi_wdata_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[46]_i_1_n_0\,
      Q => m_axi_wdata(46),
      R => '0'
    );
\m_axi_wdata_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[47]_i_1_n_0\,
      Q => m_axi_wdata(47),
      R => '0'
    );
\m_axi_wdata_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[48]_i_1_n_0\,
      Q => m_axi_wdata(48),
      R => '0'
    );
\m_axi_wdata_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[49]_i_1_n_0\,
      Q => m_axi_wdata(49),
      R => '0'
    );
\m_axi_wdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[4]_i_1_n_0\,
      Q => m_axi_wdata(4),
      R => '0'
    );
\m_axi_wdata_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[50]_i_1_n_0\,
      Q => m_axi_wdata(50),
      R => '0'
    );
\m_axi_wdata_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[51]_i_1_n_0\,
      Q => m_axi_wdata(51),
      R => '0'
    );
\m_axi_wdata_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[52]_i_1_n_0\,
      Q => m_axi_wdata(52),
      R => '0'
    );
\m_axi_wdata_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[53]_i_1_n_0\,
      Q => m_axi_wdata(53),
      R => '0'
    );
\m_axi_wdata_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[54]_i_1_n_0\,
      Q => m_axi_wdata(54),
      R => '0'
    );
\m_axi_wdata_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[55]_i_1_n_0\,
      Q => m_axi_wdata(55),
      R => '0'
    );
\m_axi_wdata_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[56]_i_1_n_0\,
      Q => m_axi_wdata(56),
      R => '0'
    );
\m_axi_wdata_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[57]_i_1_n_0\,
      Q => m_axi_wdata(57),
      R => '0'
    );
\m_axi_wdata_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[58]_i_1_n_0\,
      Q => m_axi_wdata(58),
      R => '0'
    );
\m_axi_wdata_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[59]_i_1_n_0\,
      Q => m_axi_wdata(59),
      R => '0'
    );
\m_axi_wdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[5]_i_1_n_0\,
      Q => m_axi_wdata(5),
      R => '0'
    );
\m_axi_wdata_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[60]_i_1_n_0\,
      Q => m_axi_wdata(60),
      R => '0'
    );
\m_axi_wdata_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[61]_i_1_n_0\,
      Q => m_axi_wdata(61),
      R => '0'
    );
\m_axi_wdata_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[62]_i_1_n_0\,
      Q => m_axi_wdata(62),
      R => '0'
    );
\m_axi_wdata_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[63]_i_2_n_0\,
      Q => m_axi_wdata(63),
      R => '0'
    );
\m_axi_wdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[6]_i_1_n_0\,
      Q => m_axi_wdata(6),
      R => '0'
    );
\m_axi_wdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[7]_i_1_n_0\,
      Q => m_axi_wdata(7),
      R => '0'
    );
\m_axi_wdata_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[8]_i_1_n_0\,
      Q => m_axi_wdata(8),
      R => '0'
    );
\m_axi_wdata_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wdata_reg[9]_i_1_n_0\,
      Q => m_axi_wdata(9),
      R => '0'
    );
m_axi_wlast_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => m_axi_wlast_reg_i_2_n_0,
      I1 => state_reg(1),
      I2 => state_reg(2),
      I3 => store_axi_w_int_to_output,
      I4 => temp_m_axi_wlast_reg,
      O => m_axi_wlast_reg_i_1_n_0
    );
m_axi_wlast_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DFF"
    )
        port map (
      I0 => p_0_in27_out,
      I1 => state_reg(0),
      I2 => m_axi_wready_int_reg,
      I3 => output_last_cycle_reg,
      O => m_axi_wlast_reg_i_2_n_0
    );
m_axi_wlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => m_axi_wlast_reg_i_1_n_0,
      Q => m_axi_wlast,
      R => '0'
    );
m_axi_wready_int_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABF"
    )
        port map (
      I0 => m_axi_wready,
      I1 => \^m_axi_wvalid\,
      I2 => m_axi_wvalid_int,
      I3 => temp_m_axi_wvalid_reg,
      O => m_axi_wready_int_early
    );
m_axi_wready_int_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => m_axi_wready_int_early,
      Q => m_axi_wready_int_reg,
      R => s_axil_rstn_0(0)
    );
\m_axi_wstrb_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => m_axi_wstrb_int(0),
      I1 => \^m_axi_wvalid\,
      I2 => m_axi_wready,
      I3 => m_axi_wready_int_reg,
      I4 => temp_m_axi_wstrb_reg(0),
      O => \m_axi_wstrb_reg[0]_i_1_n_0\
    );
\m_axi_wstrb_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => m_axi_wstrb_int(1),
      I1 => \^m_axi_wvalid\,
      I2 => m_axi_wready,
      I3 => m_axi_wready_int_reg,
      I4 => temp_m_axi_wstrb_reg(1),
      O => \m_axi_wstrb_reg[1]_i_1_n_0\
    );
\m_axi_wstrb_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => m_axi_wstrb_int(2),
      I1 => \^m_axi_wvalid\,
      I2 => m_axi_wready,
      I3 => m_axi_wready_int_reg,
      I4 => temp_m_axi_wstrb_reg(2),
      O => \m_axi_wstrb_reg[2]_i_1_n_0\
    );
\m_axi_wstrb_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => m_axi_wstrb_int(3),
      I1 => \^m_axi_wvalid\,
      I2 => m_axi_wready,
      I3 => m_axi_wready_int_reg,
      I4 => temp_m_axi_wstrb_reg(3),
      O => \m_axi_wstrb_reg[3]_i_1_n_0\
    );
\m_axi_wstrb_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => m_axi_wstrb_int(4),
      I1 => \^m_axi_wvalid\,
      I2 => m_axi_wready,
      I3 => m_axi_wready_int_reg,
      I4 => temp_m_axi_wstrb_reg(4),
      O => \m_axi_wstrb_reg[4]_i_1_n_0\
    );
\m_axi_wstrb_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => m_axi_wstrb_int(5),
      I1 => \^m_axi_wvalid\,
      I2 => m_axi_wready,
      I3 => m_axi_wready_int_reg,
      I4 => temp_m_axi_wstrb_reg(5),
      O => \m_axi_wstrb_reg[5]_i_1_n_0\
    );
\m_axi_wstrb_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => m_axi_wstrb_int(6),
      I1 => \^m_axi_wvalid\,
      I2 => m_axi_wready,
      I3 => m_axi_wready_int_reg,
      I4 => temp_m_axi_wstrb_reg(6),
      O => \m_axi_wstrb_reg[6]_i_1_n_0\
    );
\m_axi_wstrb_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => m_axi_wstrb_int(7),
      I1 => \^m_axi_wvalid\,
      I2 => m_axi_wready,
      I3 => m_axi_wready_int_reg,
      I4 => temp_m_axi_wstrb_reg(7),
      O => \m_axi_wstrb_reg[7]_i_1_n_0\
    );
\m_axi_wstrb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wstrb_reg[0]_i_1_n_0\,
      Q => m_axi_wstrb(0),
      R => '0'
    );
\m_axi_wstrb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wstrb_reg[1]_i_1_n_0\,
      Q => m_axi_wstrb(1),
      R => '0'
    );
\m_axi_wstrb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wstrb_reg[2]_i_1_n_0\,
      Q => m_axi_wstrb(2),
      R => '0'
    );
\m_axi_wstrb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wstrb_reg[3]_i_1_n_0\,
      Q => m_axi_wstrb(3),
      R => '0'
    );
\m_axi_wstrb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wstrb_reg[4]_i_1_n_0\,
      Q => m_axi_wstrb(4),
      R => '0'
    );
\m_axi_wstrb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wstrb_reg[5]_i_1_n_0\,
      Q => m_axi_wstrb(5),
      R => '0'
    );
\m_axi_wstrb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wstrb_reg[6]_i_1_n_0\,
      Q => m_axi_wstrb(6),
      R => '0'
    );
\m_axi_wstrb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => m_axi_wstrb_reg,
      D => \m_axi_wstrb_reg[7]_i_1_n_0\,
      Q => m_axi_wstrb(7),
      R => '0'
    );
m_axi_wvalid_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACCFAF0"
    )
        port map (
      I0 => m_axi_wvalid_int,
      I1 => temp_m_axi_wvalid_reg,
      I2 => \^m_axi_wvalid\,
      I3 => m_axi_wready_int_reg,
      I4 => m_axi_wready,
      O => m_axi_wvalid_reg_i_1_n_0
    );
m_axi_wvalid_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => p_0_in27_out,
      I1 => state_reg(0),
      I2 => m_axi_wready_int_reg,
      I3 => state_reg(1),
      I4 => state_reg(2),
      O => m_axi_wvalid_int
    );
m_axi_wvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => m_axi_wvalid_reg_i_1_n_0,
      Q => \^m_axi_wvalid\,
      R => s_axil_rstn_0(0)
    );
m_status_good_frame_0_cached_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0CC8888"
    )
        port map (
      I0 => m_status_good_frame_0_D2,
      I1 => s_axil_rstn,
      I2 => s_axis_write_desc_valid_reg,
      I3 => \^s_axis_write_desc_addr_reg[31]\,
      I4 => m_status_good_frame_0_cached_reg_0,
      O => m_status_good_frame_0_cached_reg
    );
m_status_good_frame_1_cached_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE2EE00000000"
    )
        port map (
      I0 => m_status_good_frame_1_D2,
      I1 => m_status_good_frame_1_cached_reg_0,
      I2 => m_status_good_frame_0_cached_reg_0,
      I3 => \^s_axis_write_desc_addr_reg[31]\,
      I4 => s_axis_write_desc_valid_reg,
      I5 => s_axil_rstn,
      O => m_status_good_frame_1_cached_reg
    );
mem_reg_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => rDMAFIFOSel,
      I1 => \^mem_reg_1\,
      I2 => wm_axis_tvalid_0,
      O => mem_reg_1_0
    );
\mem_reg_0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^mem_reg_1\,
      I1 => rDMAFIFOSel,
      I2 => wm_axis_tvalid_1,
      O => mem_reg_1_1
    );
op_word_count_next0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => op_word_count_next0_carry_n_0,
      CO(2) => op_word_count_next0_carry_n_1,
      CO(1) => op_word_count_next0_carry_n_2,
      CO(0) => op_word_count_next0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => op_word_count_reg(3 downto 0),
      O(3 downto 0) => op_word_count_next0(3 downto 0),
      S(3) => op_word_count_next0_carry_i_1_n_0,
      S(2) => op_word_count_next0_carry_i_2_n_0,
      S(1) => op_word_count_next0_carry_i_3_n_0,
      S(0) => op_word_count_next0_carry_i_4_n_0
    );
\op_word_count_next0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => op_word_count_next0_carry_n_0,
      CO(3) => \op_word_count_next0_carry__0_n_0\,
      CO(2) => \op_word_count_next0_carry__0_n_1\,
      CO(1) => \op_word_count_next0_carry__0_n_2\,
      CO(0) => \op_word_count_next0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => op_word_count_reg(7 downto 4),
      O(3 downto 0) => op_word_count_next0(7 downto 4),
      S(3) => \op_word_count_next0_carry__0_i_1_n_0\,
      S(2) => \op_word_count_next0_carry__0_i_2_n_0\,
      S(1) => \op_word_count_next0_carry__0_i_3_n_0\,
      S(0) => \op_word_count_next0_carry__0_i_4_n_0\
    );
\op_word_count_next0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => op_word_count_reg(7),
      I1 => tr_word_count_next(7),
      O => \op_word_count_next0_carry__0_i_1_n_0\
    );
\op_word_count_next0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => op_word_count_reg(6),
      I1 => tr_word_count_next(6),
      O => \op_word_count_next0_carry__0_i_2_n_0\
    );
\op_word_count_next0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => op_word_count_reg(5),
      I1 => tr_word_count_next(5),
      O => \op_word_count_next0_carry__0_i_3_n_0\
    );
\op_word_count_next0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => op_word_count_reg(4),
      I1 => tr_word_count_next(4),
      O => \op_word_count_next0_carry__0_i_4_n_0\
    );
\op_word_count_next0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \op_word_count_next0_carry__0_n_0\,
      CO(3) => \op_word_count_next0_carry__1_n_0\,
      CO(2) => \op_word_count_next0_carry__1_n_1\,
      CO(1) => \op_word_count_next0_carry__1_n_2\,
      CO(0) => \op_word_count_next0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => op_word_count_reg(11 downto 8),
      O(3 downto 0) => op_word_count_next0(11 downto 8),
      S(3) => \op_word_count_next0_carry__1_i_1_n_0\,
      S(2) => \op_word_count_next0_carry__1_i_2_n_0\,
      S(1) => \op_word_count_next0_carry__1_i_3_n_0\,
      S(0) => \op_word_count_next0_carry__1_i_4_n_0\
    );
\op_word_count_next0_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6F6A050A959FFFF"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in_0,
      I2 => tr_word_count_next11_in,
      I3 => p_0_in0_in,
      I4 => tr_word_count_next00_in(11),
      I5 => op_word_count_reg(11),
      O => \op_word_count_next0_carry__1_i_1_n_0\
    );
\op_word_count_next0_carry__1_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[10]\,
      O => \op_word_count_next0_carry__1_i_10_n_0\
    );
\op_word_count_next0_carry__1_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[9]\,
      O => \op_word_count_next0_carry__1_i_11_n_0\
    );
\op_word_count_next0_carry__1_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[8]\,
      O => \op_word_count_next0_carry__1_i_12_n_0\
    );
\op_word_count_next0_carry__1_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[7]\,
      O => \op_word_count_next0_carry__1_i_13_n_0\
    );
\op_word_count_next0_carry__1_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[6]\,
      O => \op_word_count_next0_carry__1_i_14_n_0\
    );
\op_word_count_next0_carry__1_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[5]\,
      O => \op_word_count_next0_carry__1_i_15_n_0\
    );
\op_word_count_next0_carry__1_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[7]\,
      O => \op_word_count_next0_carry__1_i_16_n_0\
    );
\op_word_count_next0_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6F6A050A959FFFF"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in_0,
      I2 => tr_word_count_next11_in,
      I3 => p_0_in0_in,
      I4 => tr_word_count_next00_in(10),
      I5 => op_word_count_reg(10),
      O => \op_word_count_next0_carry__1_i_2_n_0\
    );
\op_word_count_next0_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6F6A050A959FFFF"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in_0,
      I2 => tr_word_count_next11_in,
      I3 => p_0_in0_in,
      I4 => tr_word_count_next00_in(9),
      I5 => op_word_count_reg(9),
      O => \op_word_count_next0_carry__1_i_3_n_0\
    );
\op_word_count_next0_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6F6A050A959FFFF"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in_0,
      I2 => tr_word_count_next11_in,
      I3 => p_0_in0_in,
      I4 => tr_word_count_next00_in(8),
      I5 => op_word_count_reg(8),
      O => \op_word_count_next0_carry__1_i_4_n_0\
    );
\op_word_count_next0_carry__1_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \op_word_count_next0_carry__1_i_8_n_0\,
      CO(3 downto 2) => \NLW_op_word_count_next0_carry__1_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \op_word_count_next0_carry__1_i_5_n_2\,
      CO(0) => \op_word_count_next0_carry__1_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_op_word_count_next0_carry__1_i_5_O_UNCONNECTED\(3),
      O(2) => p_0_in_0,
      O(1 downto 0) => \NLW_op_word_count_next0_carry__1_i_5_O_UNCONNECTED\(1 downto 0),
      S(3) => '0',
      S(2) => p_1_in,
      S(1) => \addr_reg_reg_n_0_[11]\,
      S(0) => \addr_reg_reg_n_0_[10]\
    );
\op_word_count_next0_carry__1_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \op_word_count_next0_carry__1_i_7_n_0\,
      CO(3) => tr_word_count_next00_in(12),
      CO(2) => \NLW_op_word_count_next0_carry__1_i_6_CO_UNCONNECTED\(2),
      CO(1) => \op_word_count_next0_carry__1_i_6_n_2\,
      CO(0) => \op_word_count_next0_carry__1_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_op_word_count_next0_carry__1_i_6_O_UNCONNECTED\(3),
      O(2 downto 0) => tr_word_count_next00_in(11 downto 9),
      S(3) => '1',
      S(2) => \op_word_count_next0_carry__1_i_9_n_0\,
      S(1) => \op_word_count_next0_carry__1_i_10_n_0\,
      S(0) => \op_word_count_next0_carry__1_i_11_n_0\
    );
\op_word_count_next0_carry__1_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => m_axi_awlen_reg1_carry_i_11_n_0,
      CO(3) => \op_word_count_next0_carry__1_i_7_n_0\,
      CO(2) => \op_word_count_next0_carry__1_i_7_n_1\,
      CO(1) => \op_word_count_next0_carry__1_i_7_n_2\,
      CO(0) => \op_word_count_next0_carry__1_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tr_word_count_next00_in(8 downto 5),
      S(3) => \op_word_count_next0_carry__1_i_12_n_0\,
      S(2) => \op_word_count_next0_carry__1_i_13_n_0\,
      S(1) => \op_word_count_next0_carry__1_i_14_n_0\,
      S(0) => \op_word_count_next0_carry__1_i_15_n_0\
    );
\op_word_count_next0_carry__1_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \op_word_count_next0_carry__1_i_8_n_0\,
      CO(2) => \op_word_count_next0_carry__1_i_8_n_1\,
      CO(1) => \op_word_count_next0_carry__1_i_8_n_2\,
      CO(0) => \op_word_count_next0_carry__1_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \addr_reg_reg_n_0_[7]\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_op_word_count_next0_carry__1_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \addr_reg_reg_n_0_[9]\,
      S(2) => \addr_reg_reg_n_0_[8]\,
      S(1) => \op_word_count_next0_carry__1_i_16_n_0\,
      S(0) => \addr_reg_reg_n_0_[6]\
    );
\op_word_count_next0_carry__1_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addr_reg_reg_n_0_[11]\,
      O => \op_word_count_next0_carry__1_i_9_n_0\
    );
\op_word_count_next0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \op_word_count_next0_carry__1_n_0\,
      CO(3) => \NLW_op_word_count_next0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \op_word_count_next0_carry__2_n_1\,
      CO(1) => \op_word_count_next0_carry__2_n_2\,
      CO(0) => \op_word_count_next0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => op_word_count_reg(14 downto 12),
      O(3 downto 0) => op_word_count_next0(15 downto 12),
      S(3) => \op_word_count_next0_carry__2_i_1_n_0\,
      S(2) => \op_word_count_next0_carry__2_i_2_n_0\,
      S(1) => \op_word_count_next0_carry__2_i_3_n_0\,
      S(0) => \op_word_count_next0_carry__2_i_4_n_0\
    );
\op_word_count_next0_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"82FF"
    )
        port map (
      I0 => tr_word_count_next11_in,
      I1 => p_0_in0_in,
      I2 => p_1_in,
      I3 => op_word_count_reg(15),
      O => \op_word_count_next0_carry__2_i_1_n_0\
    );
\op_word_count_next0_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in0_in,
      I2 => tr_word_count_next11_in,
      I3 => op_word_count_reg(14),
      O => \op_word_count_next0_carry__2_i_2_n_0\
    );
\op_word_count_next0_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in0_in,
      I2 => tr_word_count_next11_in,
      I3 => op_word_count_reg(13),
      O => \op_word_count_next0_carry__2_i_3_n_0\
    );
\op_word_count_next0_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6F6A050A959FFFF"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in_0,
      I2 => tr_word_count_next11_in,
      I3 => p_0_in0_in,
      I4 => tr_word_count_next00_in(12),
      I5 => op_word_count_reg(12),
      O => \op_word_count_next0_carry__2_i_4_n_0\
    );
op_word_count_next0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => op_word_count_reg(3),
      I1 => tr_word_count_next(3),
      O => op_word_count_next0_carry_i_1_n_0
    );
op_word_count_next0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => op_word_count_reg(2),
      I1 => tr_word_count_next(2),
      O => op_word_count_next0_carry_i_2_n_0
    );
op_word_count_next0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => op_word_count_reg(1),
      I1 => tr_word_count_next(1),
      O => op_word_count_next0_carry_i_3_n_0
    );
op_word_count_next0_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAED55D"
    )
        port map (
      I0 => op_word_count_reg(0),
      I1 => tr_word_count_next11_in,
      I2 => p_0_in0_in,
      I3 => p_1_in,
      I4 => \addr_reg_reg_n_0_[0]\,
      O => op_word_count_next0_carry_i_4_n_0
    );
\op_word_count_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => op_word_count_next0(8),
      I1 => state_reg(0),
      I2 => s_axis_write_desc_len(0),
      O => op_word_count_next0_in(8)
    );
\op_word_count_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => op_word_count_next0(0),
      Q => op_word_count_reg(0),
      R => \addr_reg[2]_i_1_n_0\
    );
\op_word_count_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => op_word_count_next0(10),
      Q => op_word_count_reg(10),
      R => \addr_reg[2]_i_1_n_0\
    );
\op_word_count_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => op_word_count_next0(11),
      Q => op_word_count_reg(11),
      R => \addr_reg[2]_i_1_n_0\
    );
\op_word_count_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => op_word_count_next0(12),
      Q => op_word_count_reg(12),
      R => \addr_reg[2]_i_1_n_0\
    );
\op_word_count_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => op_word_count_next0(13),
      Q => op_word_count_reg(13),
      R => \addr_reg[2]_i_1_n_0\
    );
\op_word_count_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => op_word_count_next0(14),
      Q => op_word_count_reg(14),
      R => \addr_reg[2]_i_1_n_0\
    );
\op_word_count_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => op_word_count_next0(15),
      Q => op_word_count_reg(15),
      R => \addr_reg[2]_i_1_n_0\
    );
\op_word_count_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => op_word_count_next0(1),
      Q => op_word_count_reg(1),
      R => \addr_reg[2]_i_1_n_0\
    );
\op_word_count_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => op_word_count_next0(2),
      Q => op_word_count_reg(2),
      R => \addr_reg[2]_i_1_n_0\
    );
\op_word_count_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => op_word_count_next0(3),
      Q => op_word_count_reg(3),
      R => \addr_reg[2]_i_1_n_0\
    );
\op_word_count_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => op_word_count_next0(4),
      Q => op_word_count_reg(4),
      R => \addr_reg[2]_i_1_n_0\
    );
\op_word_count_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => op_word_count_next0(5),
      Q => op_word_count_reg(5),
      R => \addr_reg[2]_i_1_n_0\
    );
\op_word_count_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => op_word_count_next0(6),
      Q => op_word_count_reg(6),
      R => \addr_reg[2]_i_1_n_0\
    );
\op_word_count_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => op_word_count_next0(7),
      Q => op_word_count_reg(7),
      R => \addr_reg[2]_i_1_n_0\
    );
\op_word_count_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => op_word_count_next0_in(8),
      Q => op_word_count_reg(8),
      R => '0'
    );
\op_word_count_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => op_word_count_next,
      D => op_word_count_next0(9),
      Q => op_word_count_reg(9),
      R => \addr_reg[2]_i_1_n_0\
    );
output_cycle_count_next0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => output_cycle_count_next0_carry_n_0,
      CO(2) => output_cycle_count_next0_carry_n_1,
      CO(1) => output_cycle_count_next0_carry_n_2,
      CO(0) => output_cycle_count_next0_carry_n_3,
      CYINIT => output_cycle_count_reg(0),
      DI(3 downto 0) => output_cycle_count_reg(4 downto 1),
      O(3 downto 0) => output_cycle_count_next0(4 downto 1),
      S(3) => \output_cycle_count_next0_carry_i_1__0_n_0\,
      S(2) => \output_cycle_count_next0_carry_i_2__0_n_0\,
      S(1) => \output_cycle_count_next0_carry_i_3__0_n_0\,
      S(0) => output_cycle_count_next0_carry_i_4_n_0
    );
\output_cycle_count_next0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => output_cycle_count_next0_carry_n_0,
      CO(3) => \output_cycle_count_next0_carry__0_n_0\,
      CO(2) => \output_cycle_count_next0_carry__0_n_1\,
      CO(1) => \output_cycle_count_next0_carry__0_n_2\,
      CO(0) => \output_cycle_count_next0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => output_cycle_count_reg(8 downto 5),
      O(3 downto 0) => output_cycle_count_next0(8 downto 5),
      S(3) => \output_cycle_count_next0_carry__0_i_1__0_n_0\,
      S(2) => \output_cycle_count_next0_carry__0_i_2__0_n_0\,
      S(1) => \output_cycle_count_next0_carry__0_i_3__0_n_0\,
      S(0) => \output_cycle_count_next0_carry__0_i_4__0_n_0\
    );
\output_cycle_count_next0_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => output_cycle_count_reg(8),
      O => \output_cycle_count_next0_carry__0_i_1__0_n_0\
    );
\output_cycle_count_next0_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => output_cycle_count_reg(7),
      O => \output_cycle_count_next0_carry__0_i_2__0_n_0\
    );
\output_cycle_count_next0_carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => output_cycle_count_reg(6),
      O => \output_cycle_count_next0_carry__0_i_3__0_n_0\
    );
\output_cycle_count_next0_carry__0_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => output_cycle_count_reg(5),
      O => \output_cycle_count_next0_carry__0_i_4__0_n_0\
    );
\output_cycle_count_next0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_cycle_count_next0_carry__0_n_0\,
      CO(3) => \output_cycle_count_next0_carry__1_n_0\,
      CO(2) => \output_cycle_count_next0_carry__1_n_1\,
      CO(1) => \output_cycle_count_next0_carry__1_n_2\,
      CO(0) => \output_cycle_count_next0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => output_cycle_count_reg(12 downto 9),
      O(3 downto 0) => output_cycle_count_next0(12 downto 9),
      S(3) => \output_cycle_count_next0_carry__1_i_1__0_n_0\,
      S(2) => \output_cycle_count_next0_carry__1_i_2__0_n_0\,
      S(1) => \output_cycle_count_next0_carry__1_i_3__0_n_0\,
      S(0) => \output_cycle_count_next0_carry__1_i_4__0_n_0\
    );
\output_cycle_count_next0_carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => output_cycle_count_reg(12),
      O => \output_cycle_count_next0_carry__1_i_1__0_n_0\
    );
\output_cycle_count_next0_carry__1_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => output_cycle_count_reg(11),
      O => \output_cycle_count_next0_carry__1_i_2__0_n_0\
    );
\output_cycle_count_next0_carry__1_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => output_cycle_count_reg(10),
      O => \output_cycle_count_next0_carry__1_i_3__0_n_0\
    );
\output_cycle_count_next0_carry__1_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => output_cycle_count_reg(9),
      O => \output_cycle_count_next0_carry__1_i_4__0_n_0\
    );
\output_cycle_count_next0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_cycle_count_next0_carry__1_n_0\,
      CO(3 downto 0) => \NLW_output_cycle_count_next0_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_output_cycle_count_next0_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => output_cycle_count_next0(13),
      S(3 downto 1) => B"000",
      S(0) => \output_cycle_count_next0_carry__2_i_1__0_n_0\
    );
\output_cycle_count_next0_carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => output_cycle_count_reg(13),
      O => \output_cycle_count_next0_carry__2_i_1__0_n_0\
    );
\output_cycle_count_next0_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => output_cycle_count_reg(4),
      O => \output_cycle_count_next0_carry_i_1__0_n_0\
    );
\output_cycle_count_next0_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => output_cycle_count_reg(3),
      O => \output_cycle_count_next0_carry_i_2__0_n_0\
    );
\output_cycle_count_next0_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => output_cycle_count_reg(2),
      O => \output_cycle_count_next0_carry_i_3__0_n_0\
    );
output_cycle_count_next0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => output_cycle_count_reg(1),
      O => output_cycle_count_next0_carry_i_4_n_0
    );
\output_cycle_count_reg[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => output_cycle_count_reg(0),
      I1 => state_reg(1),
      I2 => m_axi_awlen_reg1(3),
      O => output_cycle_count_next(0)
    );
\output_cycle_count_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output_cycle_count_next0(10),
      I1 => state_reg(1),
      I2 => \m_axi_awlen_reg1__0\(13),
      O => output_cycle_count_next(10)
    );
\output_cycle_count_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output_cycle_count_next0(11),
      I1 => state_reg(1),
      I2 => \m_axi_awlen_reg1__0\(14),
      O => output_cycle_count_next(11)
    );
\output_cycle_count_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output_cycle_count_next0(12),
      I1 => state_reg(1),
      I2 => \m_axi_awlen_reg1__0\(15),
      O => output_cycle_count_next(12)
    );
\output_cycle_count_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => output_cycle_count_next0(13),
      I1 => state_reg(1),
      I2 => \m_axi_awlen_reg1_carry__2_n_0\,
      O => output_cycle_count_next(13)
    );
\output_cycle_count_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output_cycle_count_next0(1),
      I1 => state_reg(1),
      I2 => m_axi_awlen_reg1(4),
      O => output_cycle_count_next(1)
    );
\output_cycle_count_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output_cycle_count_next0(2),
      I1 => state_reg(1),
      I2 => m_axi_awlen_reg1(5),
      O => output_cycle_count_next(2)
    );
\output_cycle_count_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output_cycle_count_next0(3),
      I1 => state_reg(1),
      I2 => m_axi_awlen_reg1(6),
      O => output_cycle_count_next(3)
    );
\output_cycle_count_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output_cycle_count_next0(4),
      I1 => state_reg(1),
      I2 => m_axi_awlen_reg1(7),
      O => output_cycle_count_next(4)
    );
\output_cycle_count_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output_cycle_count_next0(5),
      I1 => state_reg(1),
      I2 => m_axi_awlen_reg1(8),
      O => output_cycle_count_next(5)
    );
\output_cycle_count_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output_cycle_count_next0(6),
      I1 => state_reg(1),
      I2 => m_axi_awlen_reg1(9),
      O => output_cycle_count_next(6)
    );
\output_cycle_count_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output_cycle_count_next0(7),
      I1 => state_reg(1),
      I2 => m_axi_awlen_reg1(10),
      O => output_cycle_count_next(7)
    );
\output_cycle_count_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output_cycle_count_next0(8),
      I1 => state_reg(1),
      I2 => \m_axi_awlen_reg1__0\(11),
      O => output_cycle_count_next(8)
    );
\output_cycle_count_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output_cycle_count_next0(9),
      I1 => state_reg(1),
      I2 => \m_axi_awlen_reg1__0\(12),
      O => output_cycle_count_next(9)
    );
\output_cycle_count_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => output_last_cycle_next,
      D => output_cycle_count_next(0),
      Q => output_cycle_count_reg(0),
      R => '0'
    );
\output_cycle_count_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => output_last_cycle_next,
      D => output_cycle_count_next(10),
      Q => output_cycle_count_reg(10),
      R => '0'
    );
\output_cycle_count_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => output_last_cycle_next,
      D => output_cycle_count_next(11),
      Q => output_cycle_count_reg(11),
      R => '0'
    );
\output_cycle_count_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => output_last_cycle_next,
      D => output_cycle_count_next(12),
      Q => output_cycle_count_reg(12),
      R => '0'
    );
\output_cycle_count_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => output_last_cycle_next,
      D => output_cycle_count_next(13),
      Q => output_cycle_count_reg(13),
      R => '0'
    );
\output_cycle_count_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => output_last_cycle_next,
      D => output_cycle_count_next(1),
      Q => output_cycle_count_reg(1),
      R => '0'
    );
\output_cycle_count_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => output_last_cycle_next,
      D => output_cycle_count_next(2),
      Q => output_cycle_count_reg(2),
      R => '0'
    );
\output_cycle_count_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => output_last_cycle_next,
      D => output_cycle_count_next(3),
      Q => output_cycle_count_reg(3),
      R => '0'
    );
\output_cycle_count_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => output_last_cycle_next,
      D => output_cycle_count_next(4),
      Q => output_cycle_count_reg(4),
      R => '0'
    );
\output_cycle_count_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => output_last_cycle_next,
      D => output_cycle_count_next(5),
      Q => output_cycle_count_reg(5),
      R => '0'
    );
\output_cycle_count_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => output_last_cycle_next,
      D => output_cycle_count_next(6),
      Q => output_cycle_count_reg(6),
      R => '0'
    );
\output_cycle_count_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => output_last_cycle_next,
      D => output_cycle_count_next(7),
      Q => output_cycle_count_reg(7),
      R => '0'
    );
\output_cycle_count_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => output_last_cycle_next,
      D => output_cycle_count_next(8),
      Q => output_cycle_count_reg(8),
      R => '0'
    );
\output_cycle_count_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => output_last_cycle_next,
      D => output_cycle_count_next(9),
      Q => output_cycle_count_reg(9),
      R => '0'
    );
output_last_cycle_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0C020C"
    )
        port map (
      I0 => p_0_in27_out,
      I1 => state_reg(0),
      I2 => state_reg(2),
      I3 => state_reg(1),
      I4 => m_axi_wready_int_reg,
      O => output_last_cycle_next
    );
output_last_cycle_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0ACA0A0A0A0"
    )
        port map (
      I0 => output_last_cycle_reg_i_3_n_0,
      I1 => output_last_cycle_reg_i_4_n_0,
      I2 => state_reg(1),
      I3 => m_axi_awlen_reg1(3),
      I4 => m_axi_awlen_reg1(4),
      I5 => output_last_cycle_reg_i_5_n_0,
      O => output_last_cycle_reg_i_2_n_0
    );
output_last_cycle_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => output_last_cycle_reg_i_6_n_0,
      I1 => output_cycle_count_reg(1),
      I2 => output_cycle_count_reg(0),
      I3 => output_cycle_count_reg(3),
      I4 => output_cycle_count_reg(2),
      I5 => output_last_cycle_reg_i_7_n_0,
      O => output_last_cycle_reg_i_3_n_0
    );
output_last_cycle_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \m_axi_awlen_reg1__0\(13),
      I1 => \m_axi_awlen_reg1__0\(14),
      I2 => \m_axi_awlen_reg1_carry__2_n_0\,
      I3 => \m_axi_awlen_reg1__0\(15),
      I4 => output_last_cycle_reg_i_8_n_0,
      O => output_last_cycle_reg_i_4_n_0
    );
output_last_cycle_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => m_axi_awlen_reg1(8),
      I1 => m_axi_awlen_reg1(7),
      I2 => m_axi_awlen_reg1(6),
      I3 => m_axi_awlen_reg1(5),
      O => output_last_cycle_reg_i_5_n_0
    );
output_last_cycle_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => output_cycle_count_reg(7),
      I1 => output_cycle_count_reg(6),
      I2 => output_cycle_count_reg(5),
      I3 => output_cycle_count_reg(4),
      O => output_last_cycle_reg_i_6_n_0
    );
output_last_cycle_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => output_cycle_count_reg(8),
      I1 => output_cycle_count_reg(9),
      I2 => output_cycle_count_reg(10),
      I3 => output_cycle_count_reg(11),
      I4 => output_cycle_count_reg(13),
      I5 => output_cycle_count_reg(12),
      O => output_last_cycle_reg_i_7_n_0
    );
output_last_cycle_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \m_axi_awlen_reg1__0\(12),
      I1 => \m_axi_awlen_reg1__0\(11),
      I2 => m_axi_awlen_reg1(10),
      I3 => m_axi_awlen_reg1(9),
      O => output_last_cycle_reg_i_8_n_0
    );
output_last_cycle_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => output_last_cycle_next,
      D => output_last_cycle_reg_i_2_n_0,
      Q => output_last_cycle_reg,
      R => '0'
    );
rDMAFIFOSel_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A0A0A0E0A0A0"
    )
        port map (
      I0 => rDMAFIFOSel,
      I1 => m_status_good_frame_1_cached_reg_0,
      I2 => s_axil_rstn,
      I3 => s_axis_write_desc_valid_reg,
      I4 => \^s_axis_write_desc_addr_reg[31]\,
      I5 => m_status_good_frame_0_cached_reg_0,
      O => rDMAFIFOSel_reg
    );
s_axis_write_data_tready_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF4F0F0"
    )
        port map (
      I0 => s_axis_write_data_tready_reg_i_2_n_0,
      I1 => s_axis_write_data_tready_reg_i_3_n_0,
      I2 => s_axis_write_data_tready_reg_i_4_n_0,
      I3 => s_axis_write_data_tready_reg_i_5_n_0,
      I4 => m_axi_wready_int_early,
      I5 => s_axis_write_data_tready_reg_i_6_n_0,
      O => s_axis_write_data_tready_next
    );
s_axis_write_data_tready_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => state_reg(1),
      I1 => state_reg(2),
      I2 => state_reg(0),
      O => s_axis_write_data_tready_reg_i_2_n_0
    );
s_axis_write_data_tready_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F8FAFAFAFA"
    )
        port map (
      I0 => input_active_reg,
      I1 => input_active_reg_i_2_n_0,
      I2 => last_transfer_reg,
      I3 => output_last_cycle_reg,
      I4 => s_axis_write_data_tlast,
      I5 => p_0_in27_out,
      O => s_axis_write_data_tready_reg_i_3_n_0
    );
s_axis_write_data_tready_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => state_reg(1),
      I1 => state_reg(2),
      I2 => state_reg(0),
      I3 => s_axis_write_data_tready_reg_i_7_n_0,
      I4 => output_last_cycle_reg,
      I5 => \state_reg[2]_i_3_n_0\,
      O => s_axis_write_data_tready_reg_i_4_n_0
    );
s_axis_write_data_tready_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A820AAAA"
    )
        port map (
      I0 => s_axis_write_data_tready_reg_i_8_n_0,
      I1 => rDMAFIFOSel,
      I2 => wm_axis_tvalid_0,
      I3 => wm_axis_tvalid_1,
      I4 => first_cycle_reg,
      I5 => \^m_axi_awvalid\,
      O => s_axis_write_data_tready_reg_i_5_n_0
    );
s_axis_write_data_tready_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => state_reg(2),
      I1 => state_reg(0),
      I2 => state_reg(1),
      I3 => mem_reg_1_3,
      O => s_axis_write_data_tready_reg_i_6_n_0
    );
s_axis_write_data_tready_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"028A"
    )
        port map (
      I0 => p_0_in27_out,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(72),
      I3 => mem_read_data_reg(72),
      O => s_axis_write_data_tready_reg_i_7_n_0
    );
s_axis_write_data_tready_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => state_reg(1),
      I1 => state_reg(0),
      I2 => state_reg(2),
      O => s_axis_write_data_tready_reg_i_8_n_0
    );
s_axis_write_data_tready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => s_axis_write_data_tready_next,
      Q => \^mem_reg_1\,
      R => s_axil_rstn_0(0)
    );
s_axis_write_desc_ready_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABFAAAAAABA"
    )
        port map (
      I0 => s_axis_write_desc_ready_reg_i_2_n_0,
      I1 => mem_reg_1_3,
      I2 => state_reg(2),
      I3 => state_reg(0),
      I4 => state_reg(1),
      I5 => s_axis_write_desc_ready_reg_i_3_n_0,
      O => s_axis_write_desc_ready_next
    );
s_axis_write_desc_ready_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C80000080800000"
    )
        port map (
      I0 => m_axi_wready_int_reg,
      I1 => \state_reg[0]_i_2_n_0\,
      I2 => state_reg(0),
      I3 => s_axis_write_data_tlast,
      I4 => output_last_cycle_reg,
      I5 => p_0_in27_out,
      O => s_axis_write_desc_ready_reg_i_2_n_0
    );
s_axis_write_desc_ready_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^s_axis_write_desc_addr_reg[31]\,
      I1 => s_axis_write_desc_valid_reg,
      O => s_axis_write_desc_ready_reg_i_3_n_0
    );
s_axis_write_desc_ready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => s_axis_write_desc_ready_next,
      Q => \^s_axis_write_desc_addr_reg[31]\,
      R => s_axil_rstn_0(0)
    );
s_axis_write_desc_valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => m_status_good_frame_1_cached_reg_0,
      I1 => m_status_good_frame_0_cached_reg_0,
      I2 => \^s_axis_write_desc_addr_reg[31]\,
      I3 => s_axis_write_desc_valid_reg,
      O => E(0)
    );
\state_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF80"
    )
        port map (
      I0 => \state_reg[2]_i_3_n_0\,
      I1 => \state_reg[2]_i_2_n_0\,
      I2 => \state_reg[0]_i_2_n_0\,
      I3 => \state_reg[0]_i_3_n_0\,
      I4 => \state_reg[0]_i_4_n_0\,
      O => state_next(0)
    );
\state_reg[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => state_reg(2),
      I1 => state_reg(1),
      O => \state_reg[0]_i_2_n_0\
    );
\state_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0023002000200020"
    )
        port map (
      I0 => m_axi_awvalid_reg_i_2_n_0,
      I1 => state_reg(2),
      I2 => state_reg(0),
      I3 => state_reg(1),
      I4 => s_axis_write_desc_valid_reg,
      I5 => \^s_axis_write_desc_addr_reg[31]\,
      O => \state_reg[0]_i_3_n_0\
    );
\state_reg[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40F040C040C040C0"
    )
        port map (
      I0 => m_axi_wready_int_reg,
      I1 => state_reg(0),
      I2 => \state_reg[0]_i_2_n_0\,
      I3 => output_last_cycle_reg,
      I4 => s_axis_write_data_tlast,
      I5 => p_0_in27_out,
      O => \state_reg[0]_i_4_n_0\
    );
\state_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22002230"
    )
        port map (
      I0 => m_axi_wlast_reg_i_2_n_0,
      I1 => state_reg(2),
      I2 => state_reg(0),
      I3 => state_reg(1),
      I4 => m_axi_awvalid_reg_i_2_n_0,
      O => state_next(1)
    );
\state_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F202000002020"
    )
        port map (
      I0 => \state_reg[2]_i_2_n_0\,
      I1 => \state_reg[2]_i_3_n_0\,
      I2 => state_reg(1),
      I3 => state_reg(0),
      I4 => state_reg(2),
      I5 => mem_reg_1_3,
      O => state_next(2)
    );
\state_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404004400000000"
    )
        port map (
      I0 => state_reg(0),
      I1 => output_last_cycle_reg,
      I2 => mem_read_data_reg(72),
      I3 => mem_reg_1_2(72),
      I4 => rDMAFIFOSel,
      I5 => p_0_in27_out,
      O => \state_reg[2]_i_2_n_0\
    );
\state_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \state_reg[2]_i_5_n_0\,
      I1 => op_word_count_reg(10),
      I2 => op_word_count_reg(11),
      I3 => op_word_count_reg(8),
      I4 => op_word_count_reg(9),
      I5 => \state_reg[2]_i_6_n_0\,
      O => \state_reg[2]_i_3_n_0\
    );
\state_reg[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => op_word_count_reg(12),
      I1 => op_word_count_reg(13),
      I2 => op_word_count_reg(14),
      I3 => op_word_count_reg(15),
      O => \state_reg[2]_i_5_n_0\
    );
\state_reg[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => op_word_count_reg(0),
      I1 => op_word_count_reg(1),
      I2 => op_word_count_reg(2),
      I3 => op_word_count_reg(3),
      I4 => \state_reg[2]_i_7_n_0\,
      O => \state_reg[2]_i_6_n_0\
    );
\state_reg[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => op_word_count_reg(7),
      I1 => op_word_count_reg(6),
      I2 => op_word_count_reg(5),
      I3 => op_word_count_reg(4),
      O => \state_reg[2]_i_7_n_0\
    );
\state_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => state_next(0),
      Q => state_reg(0),
      R => s_axil_rstn_0(0)
    );
\state_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => state_next(1),
      Q => state_reg(1),
      R => s_axil_rstn_0(0)
    );
\state_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => state_next(2),
      Q => state_reg(2),
      R => s_axil_rstn_0(0)
    );
\status_fifo_rd_ptr_reg[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \status_fifo_rd_ptr_reg_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\status_fifo_rd_ptr_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \status_fifo_rd_ptr_reg_reg__0\(0),
      I1 => \status_fifo_rd_ptr_reg_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\status_fifo_rd_ptr_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \status_fifo_rd_ptr_reg_reg__0\(0),
      I1 => \status_fifo_rd_ptr_reg_reg__0\(1),
      I2 => \status_fifo_rd_ptr_reg_reg__0\(2),
      O => \p_0_in__0\(2)
    );
\status_fifo_rd_ptr_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \status_fifo_rd_ptr_reg_reg__0\(1),
      I1 => \status_fifo_rd_ptr_reg_reg__0\(0),
      I2 => \status_fifo_rd_ptr_reg_reg__0\(2),
      I3 => \status_fifo_rd_ptr_reg_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\status_fifo_rd_ptr_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \status_fifo_rd_ptr_reg_reg__0\(3),
      I1 => \status_fifo_rd_ptr_reg_reg__0\(2),
      I2 => \status_fifo_rd_ptr_reg_reg__0\(0),
      I3 => \status_fifo_rd_ptr_reg_reg__0\(1),
      I4 => \status_fifo_rd_ptr_reg_reg__0\(4),
      O => \p_0_in__0\(4)
    );
\status_fifo_rd_ptr_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \m_axis_write_desc_status_valid_next1__0\,
      I1 => m_axi_bvalid,
      I2 => \^m_axi_bready\,
      O => \status_fifo_rd_ptr_reg[5]_i_1_n_0\
    );
\status_fifo_rd_ptr_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \status_fifo_rd_ptr_reg_reg__0\(4),
      I1 => \status_fifo_rd_ptr_reg_reg__0\(1),
      I2 => \status_fifo_rd_ptr_reg_reg__0\(0),
      I3 => \status_fifo_rd_ptr_reg_reg__0\(2),
      I4 => \status_fifo_rd_ptr_reg_reg__0\(3),
      I5 => \status_fifo_rd_ptr_reg_reg__0\(5),
      O => \p_0_in__0\(5)
    );
\status_fifo_rd_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \status_fifo_rd_ptr_reg[5]_i_1_n_0\,
      D => \p_0_in__0\(0),
      Q => \status_fifo_rd_ptr_reg_reg__0\(0),
      R => s_axil_rstn_0(0)
    );
\status_fifo_rd_ptr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \status_fifo_rd_ptr_reg[5]_i_1_n_0\,
      D => \p_0_in__0\(1),
      Q => \status_fifo_rd_ptr_reg_reg__0\(1),
      R => s_axil_rstn_0(0)
    );
\status_fifo_rd_ptr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \status_fifo_rd_ptr_reg[5]_i_1_n_0\,
      D => \p_0_in__0\(2),
      Q => \status_fifo_rd_ptr_reg_reg__0\(2),
      R => s_axil_rstn_0(0)
    );
\status_fifo_rd_ptr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \status_fifo_rd_ptr_reg[5]_i_1_n_0\,
      D => \p_0_in__0\(3),
      Q => \status_fifo_rd_ptr_reg_reg__0\(3),
      R => s_axil_rstn_0(0)
    );
\status_fifo_rd_ptr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \status_fifo_rd_ptr_reg[5]_i_1_n_0\,
      D => \p_0_in__0\(4),
      Q => \status_fifo_rd_ptr_reg_reg__0\(4),
      R => s_axil_rstn_0(0)
    );
\status_fifo_rd_ptr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => \status_fifo_rd_ptr_reg[5]_i_1_n_0\,
      D => \p_0_in__0\(5),
      Q => \status_fifo_rd_ptr_reg_reg__0\(5),
      R => s_axil_rstn_0(0)
    );
\status_fifo_wr_ptr_reg[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \status_fifo_wr_ptr_reg_reg__0\(0),
      O => p_0_in(0)
    );
\status_fifo_wr_ptr_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \status_fifo_wr_ptr_reg_reg__0\(0),
      I1 => \status_fifo_wr_ptr_reg_reg__0\(1),
      O => p_0_in(1)
    );
\status_fifo_wr_ptr_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \status_fifo_wr_ptr_reg_reg__0\(0),
      I1 => \status_fifo_wr_ptr_reg_reg__0\(1),
      I2 => \status_fifo_wr_ptr_reg_reg__0\(2),
      O => p_0_in(2)
    );
\status_fifo_wr_ptr_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \status_fifo_wr_ptr_reg_reg__0\(1),
      I1 => \status_fifo_wr_ptr_reg_reg__0\(0),
      I2 => \status_fifo_wr_ptr_reg_reg__0\(2),
      I3 => \status_fifo_wr_ptr_reg_reg__0\(3),
      O => p_0_in(3)
    );
\status_fifo_wr_ptr_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \status_fifo_wr_ptr_reg_reg__0\(3),
      I1 => \status_fifo_wr_ptr_reg_reg__0\(2),
      I2 => \status_fifo_wr_ptr_reg_reg__0\(0),
      I3 => \status_fifo_wr_ptr_reg_reg__0\(1),
      I4 => \status_fifo_wr_ptr_reg_reg__0\(4),
      O => p_0_in(4)
    );
\status_fifo_wr_ptr_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22233333"
    )
        port map (
      I0 => s_axis_write_data_tready_reg_i_2_n_0,
      I1 => s_axil_rstn,
      I2 => output_last_cycle_reg,
      I3 => s_axis_write_data_tlast,
      I4 => p_0_in27_out,
      O => status_fifo_wr_ptr_reg
    );
\status_fifo_wr_ptr_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFE400000000"
    )
        port map (
      I0 => rDMAFIFOSel,
      I1 => mem_reg_1_2(72),
      I2 => mem_read_data_reg(72),
      I3 => output_last_cycle_reg,
      I4 => s_axis_write_data_tready_reg_i_2_n_0,
      I5 => p_0_in27_out,
      O => status_fifo_we
    );
\status_fifo_wr_ptr_reg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \status_fifo_wr_ptr_reg_reg__0\(4),
      I1 => \status_fifo_wr_ptr_reg_reg__0\(1),
      I2 => \status_fifo_wr_ptr_reg_reg__0\(0),
      I3 => \status_fifo_wr_ptr_reg_reg__0\(2),
      I4 => \status_fifo_wr_ptr_reg_reg__0\(3),
      I5 => \status_fifo_wr_ptr_reg_reg__1\(5),
      O => p_0_in(5)
    );
\status_fifo_wr_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => status_fifo_we,
      D => p_0_in(0),
      Q => \status_fifo_wr_ptr_reg_reg__0\(0),
      R => status_fifo_wr_ptr_reg
    );
\status_fifo_wr_ptr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => status_fifo_we,
      D => p_0_in(1),
      Q => \status_fifo_wr_ptr_reg_reg__0\(1),
      R => status_fifo_wr_ptr_reg
    );
\status_fifo_wr_ptr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => status_fifo_we,
      D => p_0_in(2),
      Q => \status_fifo_wr_ptr_reg_reg__0\(2),
      R => status_fifo_wr_ptr_reg
    );
\status_fifo_wr_ptr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => status_fifo_we,
      D => p_0_in(3),
      Q => \status_fifo_wr_ptr_reg_reg__0\(3),
      R => status_fifo_wr_ptr_reg
    );
\status_fifo_wr_ptr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => status_fifo_we,
      D => p_0_in(4),
      Q => \status_fifo_wr_ptr_reg_reg__0\(4),
      R => status_fifo_wr_ptr_reg
    );
\status_fifo_wr_ptr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => status_fifo_we,
      D => p_0_in(5),
      Q => \status_fifo_wr_ptr_reg_reg__1\(5),
      R => status_fifo_wr_ptr_reg
    );
\strb_offset_mask_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0203"
    )
        port map (
      I0 => p_0_in27_out,
      I1 => state_reg(2),
      I2 => state_reg(0),
      I3 => state_reg(1),
      I4 => strb_offset_mask_reg(7),
      O => \strb_offset_mask_reg[7]_i_1_n_0\
    );
\strb_offset_mask_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \strb_offset_mask_reg[7]_i_1_n_0\,
      Q => strb_offset_mask_reg(7),
      R => '0'
    );
\temp_m_axi_wdata_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(0),
      I3 => mem_read_data_reg(0),
      O => m_axi_wdata_int(0)
    );
\temp_m_axi_wdata_reg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(10),
      I3 => mem_read_data_reg(10),
      O => m_axi_wdata_int(10)
    );
\temp_m_axi_wdata_reg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(11),
      I3 => mem_read_data_reg(11),
      O => m_axi_wdata_int(11)
    );
\temp_m_axi_wdata_reg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(12),
      I3 => mem_read_data_reg(12),
      O => m_axi_wdata_int(12)
    );
\temp_m_axi_wdata_reg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(13),
      I3 => mem_read_data_reg(13),
      O => m_axi_wdata_int(13)
    );
\temp_m_axi_wdata_reg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(14),
      I3 => mem_read_data_reg(14),
      O => m_axi_wdata_int(14)
    );
\temp_m_axi_wdata_reg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(15),
      I3 => mem_read_data_reg(15),
      O => m_axi_wdata_int(15)
    );
\temp_m_axi_wdata_reg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(16),
      I3 => mem_read_data_reg(16),
      O => m_axi_wdata_int(16)
    );
\temp_m_axi_wdata_reg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(17),
      I3 => mem_read_data_reg(17),
      O => m_axi_wdata_int(17)
    );
\temp_m_axi_wdata_reg[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(18),
      I3 => mem_read_data_reg(18),
      O => m_axi_wdata_int(18)
    );
\temp_m_axi_wdata_reg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(19),
      I3 => mem_read_data_reg(19),
      O => m_axi_wdata_int(19)
    );
\temp_m_axi_wdata_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(1),
      I3 => mem_read_data_reg(1),
      O => m_axi_wdata_int(1)
    );
\temp_m_axi_wdata_reg[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(20),
      I3 => mem_read_data_reg(20),
      O => m_axi_wdata_int(20)
    );
\temp_m_axi_wdata_reg[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(21),
      I3 => mem_read_data_reg(21),
      O => m_axi_wdata_int(21)
    );
\temp_m_axi_wdata_reg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(22),
      I3 => mem_read_data_reg(22),
      O => m_axi_wdata_int(22)
    );
\temp_m_axi_wdata_reg[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(23),
      I3 => mem_read_data_reg(23),
      O => m_axi_wdata_int(23)
    );
\temp_m_axi_wdata_reg[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(24),
      I3 => mem_read_data_reg(24),
      O => m_axi_wdata_int(24)
    );
\temp_m_axi_wdata_reg[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(25),
      I3 => mem_read_data_reg(25),
      O => m_axi_wdata_int(25)
    );
\temp_m_axi_wdata_reg[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(26),
      I3 => mem_read_data_reg(26),
      O => m_axi_wdata_int(26)
    );
\temp_m_axi_wdata_reg[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(27),
      I3 => mem_read_data_reg(27),
      O => m_axi_wdata_int(27)
    );
\temp_m_axi_wdata_reg[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(28),
      I3 => mem_read_data_reg(28),
      O => m_axi_wdata_int(28)
    );
\temp_m_axi_wdata_reg[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(29),
      I3 => mem_read_data_reg(29),
      O => m_axi_wdata_int(29)
    );
\temp_m_axi_wdata_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(2),
      I3 => mem_read_data_reg(2),
      O => m_axi_wdata_int(2)
    );
\temp_m_axi_wdata_reg[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(30),
      I3 => mem_read_data_reg(30),
      O => m_axi_wdata_int(30)
    );
\temp_m_axi_wdata_reg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(31),
      I3 => mem_read_data_reg(31),
      O => m_axi_wdata_int(31)
    );
\temp_m_axi_wdata_reg[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(32),
      I3 => mem_read_data_reg(32),
      O => m_axi_wdata_int(32)
    );
\temp_m_axi_wdata_reg[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(33),
      I3 => mem_read_data_reg(33),
      O => m_axi_wdata_int(33)
    );
\temp_m_axi_wdata_reg[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(34),
      I3 => mem_read_data_reg(34),
      O => m_axi_wdata_int(34)
    );
\temp_m_axi_wdata_reg[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(35),
      I3 => mem_read_data_reg(35),
      O => m_axi_wdata_int(35)
    );
\temp_m_axi_wdata_reg[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(36),
      I3 => mem_read_data_reg(36),
      O => m_axi_wdata_int(36)
    );
\temp_m_axi_wdata_reg[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(37),
      I3 => mem_read_data_reg(37),
      O => m_axi_wdata_int(37)
    );
\temp_m_axi_wdata_reg[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(38),
      I3 => mem_read_data_reg(38),
      O => m_axi_wdata_int(38)
    );
\temp_m_axi_wdata_reg[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(39),
      I3 => mem_read_data_reg(39),
      O => m_axi_wdata_int(39)
    );
\temp_m_axi_wdata_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(3),
      I3 => mem_read_data_reg(3),
      O => m_axi_wdata_int(3)
    );
\temp_m_axi_wdata_reg[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(40),
      I3 => mem_read_data_reg(40),
      O => m_axi_wdata_int(40)
    );
\temp_m_axi_wdata_reg[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(41),
      I3 => mem_read_data_reg(41),
      O => m_axi_wdata_int(41)
    );
\temp_m_axi_wdata_reg[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(42),
      I3 => mem_read_data_reg(42),
      O => m_axi_wdata_int(42)
    );
\temp_m_axi_wdata_reg[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(43),
      I3 => mem_read_data_reg(43),
      O => m_axi_wdata_int(43)
    );
\temp_m_axi_wdata_reg[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(44),
      I3 => mem_read_data_reg(44),
      O => m_axi_wdata_int(44)
    );
\temp_m_axi_wdata_reg[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(45),
      I3 => mem_read_data_reg(45),
      O => m_axi_wdata_int(45)
    );
\temp_m_axi_wdata_reg[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(46),
      I3 => mem_read_data_reg(46),
      O => m_axi_wdata_int(46)
    );
\temp_m_axi_wdata_reg[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(47),
      I3 => mem_read_data_reg(47),
      O => m_axi_wdata_int(47)
    );
\temp_m_axi_wdata_reg[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(48),
      I3 => mem_read_data_reg(48),
      O => m_axi_wdata_int(48)
    );
\temp_m_axi_wdata_reg[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(49),
      I3 => mem_read_data_reg(49),
      O => m_axi_wdata_int(49)
    );
\temp_m_axi_wdata_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(4),
      I3 => mem_read_data_reg(4),
      O => m_axi_wdata_int(4)
    );
\temp_m_axi_wdata_reg[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(50),
      I3 => mem_read_data_reg(50),
      O => m_axi_wdata_int(50)
    );
\temp_m_axi_wdata_reg[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(51),
      I3 => mem_read_data_reg(51),
      O => m_axi_wdata_int(51)
    );
\temp_m_axi_wdata_reg[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(52),
      I3 => mem_read_data_reg(52),
      O => m_axi_wdata_int(52)
    );
\temp_m_axi_wdata_reg[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(53),
      I3 => mem_read_data_reg(53),
      O => m_axi_wdata_int(53)
    );
\temp_m_axi_wdata_reg[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(54),
      I3 => mem_read_data_reg(54),
      O => m_axi_wdata_int(54)
    );
\temp_m_axi_wdata_reg[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(55),
      I3 => mem_read_data_reg(55),
      O => m_axi_wdata_int(55)
    );
\temp_m_axi_wdata_reg[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(56),
      I3 => mem_read_data_reg(56),
      O => m_axi_wdata_int(56)
    );
\temp_m_axi_wdata_reg[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(57),
      I3 => mem_read_data_reg(57),
      O => m_axi_wdata_int(57)
    );
\temp_m_axi_wdata_reg[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(58),
      I3 => mem_read_data_reg(58),
      O => m_axi_wdata_int(58)
    );
\temp_m_axi_wdata_reg[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(59),
      I3 => mem_read_data_reg(59),
      O => m_axi_wdata_int(59)
    );
\temp_m_axi_wdata_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(5),
      I3 => mem_read_data_reg(5),
      O => m_axi_wdata_int(5)
    );
\temp_m_axi_wdata_reg[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(60),
      I3 => mem_read_data_reg(60),
      O => m_axi_wdata_int(60)
    );
\temp_m_axi_wdata_reg[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(61),
      I3 => mem_read_data_reg(61),
      O => m_axi_wdata_int(61)
    );
\temp_m_axi_wdata_reg[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(62),
      I3 => mem_read_data_reg(62),
      O => m_axi_wdata_int(62)
    );
\temp_m_axi_wdata_reg[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => m_axi_wready_int_reg,
      I1 => \^m_axi_wvalid\,
      I2 => m_axi_wready,
      O => store_axi_w_int_to_temp
    );
\temp_m_axi_wdata_reg[63]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(63),
      I3 => mem_read_data_reg(63),
      O => m_axi_wdata_int(63)
    );
\temp_m_axi_wdata_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(6),
      I3 => mem_read_data_reg(6),
      O => m_axi_wdata_int(6)
    );
\temp_m_axi_wdata_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(7),
      I3 => mem_read_data_reg(7),
      O => m_axi_wdata_int(7)
    );
\temp_m_axi_wdata_reg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(8),
      I3 => mem_read_data_reg(8),
      O => m_axi_wdata_int(8)
    );
\temp_m_axi_wdata_reg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \m_axi_wdata_reg[63]_i_3_n_0\,
      I1 => rDMAFIFOSel,
      I2 => mem_reg_1_2(9),
      I3 => mem_read_data_reg(9),
      O => m_axi_wdata_int(9)
    );
\temp_m_axi_wdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(0),
      Q => temp_m_axi_wdata_reg(0),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(10),
      Q => temp_m_axi_wdata_reg(10),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(11),
      Q => temp_m_axi_wdata_reg(11),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(12),
      Q => temp_m_axi_wdata_reg(12),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(13),
      Q => temp_m_axi_wdata_reg(13),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(14),
      Q => temp_m_axi_wdata_reg(14),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(15),
      Q => temp_m_axi_wdata_reg(15),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(16),
      Q => temp_m_axi_wdata_reg(16),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(17),
      Q => temp_m_axi_wdata_reg(17),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(18),
      Q => temp_m_axi_wdata_reg(18),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(19),
      Q => temp_m_axi_wdata_reg(19),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(1),
      Q => temp_m_axi_wdata_reg(1),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(20),
      Q => temp_m_axi_wdata_reg(20),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(21),
      Q => temp_m_axi_wdata_reg(21),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(22),
      Q => temp_m_axi_wdata_reg(22),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(23),
      Q => temp_m_axi_wdata_reg(23),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(24),
      Q => temp_m_axi_wdata_reg(24),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(25),
      Q => temp_m_axi_wdata_reg(25),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(26),
      Q => temp_m_axi_wdata_reg(26),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(27),
      Q => temp_m_axi_wdata_reg(27),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(28),
      Q => temp_m_axi_wdata_reg(28),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(29),
      Q => temp_m_axi_wdata_reg(29),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(2),
      Q => temp_m_axi_wdata_reg(2),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(30),
      Q => temp_m_axi_wdata_reg(30),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(31),
      Q => temp_m_axi_wdata_reg(31),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(32),
      Q => temp_m_axi_wdata_reg(32),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(33),
      Q => temp_m_axi_wdata_reg(33),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(34),
      Q => temp_m_axi_wdata_reg(34),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(35),
      Q => temp_m_axi_wdata_reg(35),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(36),
      Q => temp_m_axi_wdata_reg(36),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(37),
      Q => temp_m_axi_wdata_reg(37),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(38),
      Q => temp_m_axi_wdata_reg(38),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(39),
      Q => temp_m_axi_wdata_reg(39),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(3),
      Q => temp_m_axi_wdata_reg(3),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(40),
      Q => temp_m_axi_wdata_reg(40),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(41),
      Q => temp_m_axi_wdata_reg(41),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(42),
      Q => temp_m_axi_wdata_reg(42),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(43),
      Q => temp_m_axi_wdata_reg(43),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(44),
      Q => temp_m_axi_wdata_reg(44),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(45),
      Q => temp_m_axi_wdata_reg(45),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(46),
      Q => temp_m_axi_wdata_reg(46),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(47),
      Q => temp_m_axi_wdata_reg(47),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(48),
      Q => temp_m_axi_wdata_reg(48),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(49),
      Q => temp_m_axi_wdata_reg(49),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(4),
      Q => temp_m_axi_wdata_reg(4),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(50),
      Q => temp_m_axi_wdata_reg(50),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(51),
      Q => temp_m_axi_wdata_reg(51),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(52),
      Q => temp_m_axi_wdata_reg(52),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(53),
      Q => temp_m_axi_wdata_reg(53),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(54),
      Q => temp_m_axi_wdata_reg(54),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(55),
      Q => temp_m_axi_wdata_reg(55),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(56),
      Q => temp_m_axi_wdata_reg(56),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(57),
      Q => temp_m_axi_wdata_reg(57),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(58),
      Q => temp_m_axi_wdata_reg(58),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(59),
      Q => temp_m_axi_wdata_reg(59),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(5),
      Q => temp_m_axi_wdata_reg(5),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(60),
      Q => temp_m_axi_wdata_reg(60),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(61),
      Q => temp_m_axi_wdata_reg(61),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(62),
      Q => temp_m_axi_wdata_reg(62),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(63),
      Q => temp_m_axi_wdata_reg(63),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(6),
      Q => temp_m_axi_wdata_reg(6),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(7),
      Q => temp_m_axi_wdata_reg(7),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(8),
      Q => temp_m_axi_wdata_reg(8),
      R => '0'
    );
\temp_m_axi_wdata_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wdata_int(9),
      Q => temp_m_axi_wdata_reg(9),
      R => '0'
    );
temp_m_axi_wlast_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A800"
    )
        port map (
      I0 => output_last_cycle_reg,
      I1 => state_reg(0),
      I2 => p_0_in27_out,
      I3 => state_reg(1),
      I4 => state_reg(2),
      O => m_axi_wlast_int
    );
temp_m_axi_wlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wlast_int,
      Q => temp_m_axi_wlast_reg,
      R => '0'
    );
\temp_m_axi_wstrb_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAC00"
    )
        port map (
      I0 => mem_read_data_reg(64),
      I1 => mem_reg_1_2(64),
      I2 => rDMAFIFOSel,
      I3 => \temp_m_axi_wstrb_reg[7]_i_2_n_0\,
      I4 => \temp_m_axi_wstrb_reg[7]_i_3_n_0\,
      O => m_axi_wstrb_int(0)
    );
\temp_m_axi_wstrb_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAC00"
    )
        port map (
      I0 => mem_read_data_reg(65),
      I1 => mem_reg_1_2(65),
      I2 => rDMAFIFOSel,
      I3 => \temp_m_axi_wstrb_reg[7]_i_2_n_0\,
      I4 => \temp_m_axi_wstrb_reg[7]_i_3_n_0\,
      O => m_axi_wstrb_int(1)
    );
\temp_m_axi_wstrb_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAC00"
    )
        port map (
      I0 => mem_read_data_reg(66),
      I1 => mem_reg_1_2(66),
      I2 => rDMAFIFOSel,
      I3 => \temp_m_axi_wstrb_reg[7]_i_2_n_0\,
      I4 => \temp_m_axi_wstrb_reg[7]_i_3_n_0\,
      O => m_axi_wstrb_int(2)
    );
\temp_m_axi_wstrb_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAC00"
    )
        port map (
      I0 => mem_read_data_reg(67),
      I1 => mem_reg_1_2(67),
      I2 => rDMAFIFOSel,
      I3 => \temp_m_axi_wstrb_reg[7]_i_2_n_0\,
      I4 => \temp_m_axi_wstrb_reg[7]_i_3_n_0\,
      O => m_axi_wstrb_int(3)
    );
\temp_m_axi_wstrb_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAC00"
    )
        port map (
      I0 => mem_read_data_reg(68),
      I1 => mem_reg_1_2(68),
      I2 => rDMAFIFOSel,
      I3 => \temp_m_axi_wstrb_reg[7]_i_2_n_0\,
      I4 => \temp_m_axi_wstrb_reg[7]_i_3_n_0\,
      O => m_axi_wstrb_int(4)
    );
\temp_m_axi_wstrb_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAC00"
    )
        port map (
      I0 => mem_read_data_reg(69),
      I1 => mem_reg_1_2(69),
      I2 => rDMAFIFOSel,
      I3 => \temp_m_axi_wstrb_reg[7]_i_2_n_0\,
      I4 => \temp_m_axi_wstrb_reg[7]_i_3_n_0\,
      O => m_axi_wstrb_int(5)
    );
\temp_m_axi_wstrb_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAC00"
    )
        port map (
      I0 => mem_read_data_reg(70),
      I1 => mem_reg_1_2(70),
      I2 => rDMAFIFOSel,
      I3 => \temp_m_axi_wstrb_reg[7]_i_2_n_0\,
      I4 => \temp_m_axi_wstrb_reg[7]_i_3_n_0\,
      O => m_axi_wstrb_int(6)
    );
\temp_m_axi_wstrb_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAC00"
    )
        port map (
      I0 => mem_read_data_reg(71),
      I1 => mem_reg_1_2(71),
      I2 => rDMAFIFOSel,
      I3 => \temp_m_axi_wstrb_reg[7]_i_2_n_0\,
      I4 => \temp_m_axi_wstrb_reg[7]_i_3_n_0\,
      O => m_axi_wstrb_int(7)
    );
\temp_m_axi_wstrb_reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFBBFFFFFFFF"
    )
        port map (
      I0 => strb_offset_mask_reg(7),
      I1 => p_0_in27_out,
      I2 => m_axi_wready_int_reg,
      I3 => state_reg(2),
      I4 => state_reg(0),
      I5 => state_reg(1),
      O => \temp_m_axi_wstrb_reg[7]_i_2_n_0\
    );
\temp_m_axi_wstrb_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404004400000000"
    )
        port map (
      I0 => s_axis_write_data_tready_reg_i_2_n_0,
      I1 => strb_offset_mask_reg(7),
      I2 => mem_read_data_reg(72),
      I3 => mem_reg_1_2(72),
      I4 => rDMAFIFOSel,
      I5 => p_0_in27_out,
      O => \temp_m_axi_wstrb_reg[7]_i_3_n_0\
    );
\temp_m_axi_wstrb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wstrb_int(0),
      Q => temp_m_axi_wstrb_reg(0),
      R => '0'
    );
\temp_m_axi_wstrb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wstrb_int(1),
      Q => temp_m_axi_wstrb_reg(1),
      R => '0'
    );
\temp_m_axi_wstrb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wstrb_int(2),
      Q => temp_m_axi_wstrb_reg(2),
      R => '0'
    );
\temp_m_axi_wstrb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wstrb_int(3),
      Q => temp_m_axi_wstrb_reg(3),
      R => '0'
    );
\temp_m_axi_wstrb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wstrb_int(4),
      Q => temp_m_axi_wstrb_reg(4),
      R => '0'
    );
\temp_m_axi_wstrb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wstrb_int(5),
      Q => temp_m_axi_wstrb_reg(5),
      R => '0'
    );
\temp_m_axi_wstrb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wstrb_int(6),
      Q => temp_m_axi_wstrb_reg(6),
      R => '0'
    );
\temp_m_axi_wstrb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => store_axi_w_int_to_temp,
      D => m_axi_wstrb_int(7),
      Q => temp_m_axi_wstrb_reg(7),
      R => '0'
    );
temp_m_axi_wvalid_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA008A800000AA00"
    )
        port map (
      I0 => s_axil_rstn,
      I1 => m_axi_wvalid_int,
      I2 => \^m_axi_wvalid\,
      I3 => temp_m_axi_wvalid_reg,
      I4 => m_axi_wready,
      I5 => m_axi_wready_int_reg,
      O => temp_m_axi_wvalid_reg_i_1_n_0
    );
temp_m_axi_wvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => temp_m_axi_wvalid_reg_i_1_n_0,
      Q => temp_m_axi_wvalid_reg,
      R => '0'
    );
\tr_word_count_next1_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tr_word_count_next1_inferred__1/i__carry_n_0\,
      CO(2) => \tr_word_count_next1_inferred__1/i__carry_n_1\,
      CO(1) => \tr_word_count_next1_inferred__1/i__carry_n_2\,
      CO(0) => \tr_word_count_next1_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1_n_0\,
      DI(2) => \i__carry_i_2_n_0\,
      DI(1) => \i__carry_i_3_n_0\,
      DI(0) => \i__carry_i_4_n_0\,
      O(3 downto 0) => \NLW_tr_word_count_next1_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5_n_0\,
      S(2) => \i__carry_i_6_n_0\,
      S(1) => \i__carry_i_7_n_0\,
      S(0) => \i__carry_i_8_n_0\
    );
\tr_word_count_next1_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tr_word_count_next1_inferred__1/i__carry_n_0\,
      CO(3) => tr_word_count_next11_in,
      CO(2) => \tr_word_count_next1_inferred__1/i__carry__0_n_1\,
      CO(1) => \tr_word_count_next1_inferred__1/i__carry__0_n_2\,
      CO(0) => \tr_word_count_next1_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tr_word_count_next1_inferred__1/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_1_n_0\,
      S(2) => \i__carry__0_i_2_n_0\,
      S(1) => \i__carry__0_i_3_n_0\,
      S(0) => \i__carry__0_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_adapter is
  port (
    m_axis_tready_int_reg : out STD_LOGIC;
    pre_fifo_axis_tlast : out STD_LOGIC;
    temp_m_axis_tvalid_reg : out STD_LOGIC;
    pre_fifo_axis_tvalid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis : out STD_LOGIC_VECTOR ( 88 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    iTrigClk : in STD_LOGIC;
    \state_reg_reg[1]_0\ : in STD_LOGIC;
    \rFIFOData_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wFIFOEOF : in STD_LOGIC;
    \rFIFOAddress_reg[22]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    rFIFOValid : in STD_LOGIC;
    pre_fifo_axis_tready : in STD_LOGIC;
    \roTrigResetn_reg[0]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_adapter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_adapter is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \m_axis_tdata_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[33]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[34]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[35]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[37]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[38]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[41]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[42]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[44]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[45]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[46]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[47]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[49]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[50]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[51]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[52]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[53]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[54]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[55]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[56]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[57]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[58]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[59]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[60]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[61]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[62]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[63]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal m_axis_tlast_reg_i_1_n_0 : STD_LOGIC;
  signal m_axis_tready_int_early : STD_LOGIC;
  signal \^m_axis_tready_int_reg\ : STD_LOGIC;
  signal m_axis_tuser_reg : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 63 downto 15 );
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^pre_fifo_axis_tvalid\ : STD_LOGIC;
  signal s_axis_tready_reg_i_1_n_0 : STD_LOGIC;
  signal s_axis_tready_reg_i_2_n_0 : STD_LOGIC;
  signal s_axis_tready_reg_reg_n_0 : STD_LOGIC;
  signal segment_count_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \segment_count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \segment_count_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \segment_count_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal state_next1 : STD_LOGIC;
  signal \state_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \state_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \state_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal temp_m_axis_tdata_reg : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \temp_m_axis_tdata_reg[63]_i_1_n_0\ : STD_LOGIC;
  signal temp_m_axis_tid_reg : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal temp_m_axis_tkeep_reg : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal temp_m_axis_tlast_reg : STD_LOGIC;
  signal \^temp_m_axis_tvalid_reg\ : STD_LOGIC;
  signal temp_m_axis_tvalid_reg_i_1_n_0 : STD_LOGIC;
  signal temp_m_axis_tvalid_reg_i_2_n_0 : STD_LOGIC;
  signal temp_tdata_next04_out : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal temp_tdata_reg : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \temp_tdata_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \temp_tdata_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \temp_tdata_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \temp_tdata_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \temp_tdata_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \temp_tdata_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \temp_tdata_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \temp_tdata_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \temp_tdata_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \temp_tdata_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \temp_tdata_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \temp_tdata_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \temp_tdata_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \temp_tdata_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \temp_tdata_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \temp_tdata_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \temp_tdata_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \temp_tdata_reg[47]_i_1_n_0\ : STD_LOGIC;
  signal \temp_tdata_reg[63]_i_1_n_0\ : STD_LOGIC;
  signal temp_tid_reg : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal temp_tkeep_next04_out : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal temp_tkeep_reg : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \temp_tkeep_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_tkeep_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal temp_tlast_reg : STD_LOGIC;
  signal temp_tlast_reg_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of m_axis_tready_int_reg_i_1 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \segment_count_reg[0]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \segment_count_reg[1]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \state_reg[1]_i_3\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \state_reg[1]_i_4\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of temp_m_axis_tvalid_reg_i_2 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \temp_tdata_reg[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \temp_tdata_reg[10]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \temp_tdata_reg[11]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \temp_tdata_reg[12]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \temp_tdata_reg[14]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \temp_tdata_reg[15]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \temp_tdata_reg[16]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \temp_tdata_reg[17]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \temp_tdata_reg[18]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \temp_tdata_reg[19]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \temp_tdata_reg[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \temp_tdata_reg[20]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \temp_tdata_reg[21]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \temp_tdata_reg[22]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \temp_tdata_reg[23]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \temp_tdata_reg[24]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \temp_tdata_reg[25]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \temp_tdata_reg[26]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \temp_tdata_reg[27]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \temp_tdata_reg[28]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \temp_tdata_reg[29]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \temp_tdata_reg[2]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \temp_tdata_reg[30]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \temp_tdata_reg[31]_i_3\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \temp_tdata_reg[32]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \temp_tdata_reg[33]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \temp_tdata_reg[34]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \temp_tdata_reg[35]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \temp_tdata_reg[36]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \temp_tdata_reg[37]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \temp_tdata_reg[38]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \temp_tdata_reg[39]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \temp_tdata_reg[3]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \temp_tdata_reg[40]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \temp_tdata_reg[41]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \temp_tdata_reg[42]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \temp_tdata_reg[43]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \temp_tdata_reg[44]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \temp_tdata_reg[45]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \temp_tdata_reg[46]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \temp_tdata_reg[47]_i_3\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \temp_tdata_reg[48]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \temp_tdata_reg[49]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \temp_tdata_reg[4]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \temp_tdata_reg[50]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \temp_tdata_reg[51]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \temp_tdata_reg[52]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \temp_tdata_reg[53]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \temp_tdata_reg[54]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \temp_tdata_reg[55]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \temp_tdata_reg[56]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \temp_tdata_reg[57]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \temp_tdata_reg[58]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \temp_tdata_reg[59]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \temp_tdata_reg[5]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \temp_tdata_reg[60]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \temp_tdata_reg[61]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \temp_tdata_reg[62]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \temp_tdata_reg[63]_i_3\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \temp_tdata_reg[6]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \temp_tdata_reg[7]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \temp_tdata_reg[8]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \temp_tdata_reg[9]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \temp_tkeep_reg[1]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \temp_tkeep_reg[3]_i_1__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of temp_tlast_reg_i_1 : label is "soft_lutpair43";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  m_axis_tready_int_reg <= \^m_axis_tready_int_reg\;
  pre_fifo_axis_tvalid <= \^pre_fifo_axis_tvalid\;
  temp_m_axis_tvalid_reg <= \^temp_m_axis_tvalid_reg\;
\m_axis_tdata_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(0),
      I4 => temp_m_axis_tdata_reg(0),
      O => \m_axis_tdata_reg[0]_i_1_n_0\
    );
\m_axis_tdata_reg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(10),
      I4 => temp_m_axis_tdata_reg(10),
      O => \m_axis_tdata_reg[10]_i_1_n_0\
    );
\m_axis_tdata_reg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(11),
      I4 => temp_m_axis_tdata_reg(11),
      O => \m_axis_tdata_reg[11]_i_1_n_0\
    );
\m_axis_tdata_reg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(12),
      I4 => temp_m_axis_tdata_reg(12),
      O => \m_axis_tdata_reg[12]_i_1_n_0\
    );
\m_axis_tdata_reg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(13),
      I4 => temp_m_axis_tdata_reg(13),
      O => \m_axis_tdata_reg[13]_i_1_n_0\
    );
\m_axis_tdata_reg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(14),
      I4 => temp_m_axis_tdata_reg(14),
      O => \m_axis_tdata_reg[14]_i_1_n_0\
    );
\m_axis_tdata_reg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(15),
      I4 => temp_m_axis_tdata_reg(15),
      O => \m_axis_tdata_reg[15]_i_1_n_0\
    );
\m_axis_tdata_reg[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(16),
      I4 => temp_m_axis_tdata_reg(16),
      O => \m_axis_tdata_reg[16]_i_1_n_0\
    );
\m_axis_tdata_reg[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(17),
      I4 => temp_m_axis_tdata_reg(17),
      O => \m_axis_tdata_reg[17]_i_1_n_0\
    );
\m_axis_tdata_reg[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(18),
      I4 => temp_m_axis_tdata_reg(18),
      O => \m_axis_tdata_reg[18]_i_1_n_0\
    );
\m_axis_tdata_reg[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(19),
      I4 => temp_m_axis_tdata_reg(19),
      O => \m_axis_tdata_reg[19]_i_1_n_0\
    );
\m_axis_tdata_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(1),
      I4 => temp_m_axis_tdata_reg(1),
      O => \m_axis_tdata_reg[1]_i_1_n_0\
    );
\m_axis_tdata_reg[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(20),
      I4 => temp_m_axis_tdata_reg(20),
      O => \m_axis_tdata_reg[20]_i_1_n_0\
    );
\m_axis_tdata_reg[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(21),
      I4 => temp_m_axis_tdata_reg(21),
      O => \m_axis_tdata_reg[21]_i_1_n_0\
    );
\m_axis_tdata_reg[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(22),
      I4 => temp_m_axis_tdata_reg(22),
      O => \m_axis_tdata_reg[22]_i_1_n_0\
    );
\m_axis_tdata_reg[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(23),
      I4 => temp_m_axis_tdata_reg(23),
      O => \m_axis_tdata_reg[23]_i_1_n_0\
    );
\m_axis_tdata_reg[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(24),
      I4 => temp_m_axis_tdata_reg(24),
      O => \m_axis_tdata_reg[24]_i_1_n_0\
    );
\m_axis_tdata_reg[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(25),
      I4 => temp_m_axis_tdata_reg(25),
      O => \m_axis_tdata_reg[25]_i_1_n_0\
    );
\m_axis_tdata_reg[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(26),
      I4 => temp_m_axis_tdata_reg(26),
      O => \m_axis_tdata_reg[26]_i_1_n_0\
    );
\m_axis_tdata_reg[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(27),
      I4 => temp_m_axis_tdata_reg(27),
      O => \m_axis_tdata_reg[27]_i_1_n_0\
    );
\m_axis_tdata_reg[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(28),
      I4 => temp_m_axis_tdata_reg(28),
      O => \m_axis_tdata_reg[28]_i_1_n_0\
    );
\m_axis_tdata_reg[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(29),
      I4 => temp_m_axis_tdata_reg(29),
      O => \m_axis_tdata_reg[29]_i_1_n_0\
    );
\m_axis_tdata_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(2),
      I4 => temp_m_axis_tdata_reg(2),
      O => \m_axis_tdata_reg[2]_i_1_n_0\
    );
\m_axis_tdata_reg[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(30),
      I4 => temp_m_axis_tdata_reg(30),
      O => \m_axis_tdata_reg[30]_i_1_n_0\
    );
\m_axis_tdata_reg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(31),
      I4 => temp_m_axis_tdata_reg(31),
      O => \m_axis_tdata_reg[31]_i_1_n_0\
    );
\m_axis_tdata_reg[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(32),
      I4 => temp_m_axis_tdata_reg(32),
      O => \m_axis_tdata_reg[32]_i_1_n_0\
    );
\m_axis_tdata_reg[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(33),
      I4 => temp_m_axis_tdata_reg(33),
      O => \m_axis_tdata_reg[33]_i_1_n_0\
    );
\m_axis_tdata_reg[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(34),
      I4 => temp_m_axis_tdata_reg(34),
      O => \m_axis_tdata_reg[34]_i_1_n_0\
    );
\m_axis_tdata_reg[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(35),
      I4 => temp_m_axis_tdata_reg(35),
      O => \m_axis_tdata_reg[35]_i_1_n_0\
    );
\m_axis_tdata_reg[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(36),
      I4 => temp_m_axis_tdata_reg(36),
      O => \m_axis_tdata_reg[36]_i_1_n_0\
    );
\m_axis_tdata_reg[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(37),
      I4 => temp_m_axis_tdata_reg(37),
      O => \m_axis_tdata_reg[37]_i_1_n_0\
    );
\m_axis_tdata_reg[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(38),
      I4 => temp_m_axis_tdata_reg(38),
      O => \m_axis_tdata_reg[38]_i_1_n_0\
    );
\m_axis_tdata_reg[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(39),
      I4 => temp_m_axis_tdata_reg(39),
      O => \m_axis_tdata_reg[39]_i_1_n_0\
    );
\m_axis_tdata_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(3),
      I4 => temp_m_axis_tdata_reg(3),
      O => \m_axis_tdata_reg[3]_i_1_n_0\
    );
\m_axis_tdata_reg[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(40),
      I4 => temp_m_axis_tdata_reg(40),
      O => \m_axis_tdata_reg[40]_i_1_n_0\
    );
\m_axis_tdata_reg[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(41),
      I4 => temp_m_axis_tdata_reg(41),
      O => \m_axis_tdata_reg[41]_i_1_n_0\
    );
\m_axis_tdata_reg[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(42),
      I4 => temp_m_axis_tdata_reg(42),
      O => \m_axis_tdata_reg[42]_i_1_n_0\
    );
\m_axis_tdata_reg[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(43),
      I4 => temp_m_axis_tdata_reg(43),
      O => \m_axis_tdata_reg[43]_i_1_n_0\
    );
\m_axis_tdata_reg[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(44),
      I4 => temp_m_axis_tdata_reg(44),
      O => \m_axis_tdata_reg[44]_i_1_n_0\
    );
\m_axis_tdata_reg[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(45),
      I4 => temp_m_axis_tdata_reg(45),
      O => \m_axis_tdata_reg[45]_i_1_n_0\
    );
\m_axis_tdata_reg[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(46),
      I4 => temp_m_axis_tdata_reg(46),
      O => \m_axis_tdata_reg[46]_i_1_n_0\
    );
\m_axis_tdata_reg[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(47),
      I4 => temp_m_axis_tdata_reg(47),
      O => \m_axis_tdata_reg[47]_i_1_n_0\
    );
\m_axis_tdata_reg[48]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(48),
      I4 => temp_m_axis_tdata_reg(48),
      O => \m_axis_tdata_reg[48]_i_1_n_0\
    );
\m_axis_tdata_reg[49]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(49),
      I4 => temp_m_axis_tdata_reg(49),
      O => \m_axis_tdata_reg[49]_i_1_n_0\
    );
\m_axis_tdata_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(4),
      I4 => temp_m_axis_tdata_reg(4),
      O => \m_axis_tdata_reg[4]_i_1_n_0\
    );
\m_axis_tdata_reg[50]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(50),
      I4 => temp_m_axis_tdata_reg(50),
      O => \m_axis_tdata_reg[50]_i_1_n_0\
    );
\m_axis_tdata_reg[51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(51),
      I4 => temp_m_axis_tdata_reg(51),
      O => \m_axis_tdata_reg[51]_i_1_n_0\
    );
\m_axis_tdata_reg[52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(52),
      I4 => temp_m_axis_tdata_reg(52),
      O => \m_axis_tdata_reg[52]_i_1_n_0\
    );
\m_axis_tdata_reg[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(53),
      I4 => temp_m_axis_tdata_reg(53),
      O => \m_axis_tdata_reg[53]_i_1_n_0\
    );
\m_axis_tdata_reg[54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(54),
      I4 => temp_m_axis_tdata_reg(54),
      O => \m_axis_tdata_reg[54]_i_1_n_0\
    );
\m_axis_tdata_reg[55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(55),
      I4 => temp_m_axis_tdata_reg(55),
      O => \m_axis_tdata_reg[55]_i_1_n_0\
    );
\m_axis_tdata_reg[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(56),
      I4 => temp_m_axis_tdata_reg(56),
      O => \m_axis_tdata_reg[56]_i_1_n_0\
    );
\m_axis_tdata_reg[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(57),
      I4 => temp_m_axis_tdata_reg(57),
      O => \m_axis_tdata_reg[57]_i_1_n_0\
    );
\m_axis_tdata_reg[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(58),
      I4 => temp_m_axis_tdata_reg(58),
      O => \m_axis_tdata_reg[58]_i_1_n_0\
    );
\m_axis_tdata_reg[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(59),
      I4 => temp_m_axis_tdata_reg(59),
      O => \m_axis_tdata_reg[59]_i_1_n_0\
    );
\m_axis_tdata_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(5),
      I4 => temp_m_axis_tdata_reg(5),
      O => \m_axis_tdata_reg[5]_i_1_n_0\
    );
\m_axis_tdata_reg[60]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(60),
      I4 => temp_m_axis_tdata_reg(60),
      O => \m_axis_tdata_reg[60]_i_1_n_0\
    );
\m_axis_tdata_reg[61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(61),
      I4 => temp_m_axis_tdata_reg(61),
      O => \m_axis_tdata_reg[61]_i_1_n_0\
    );
\m_axis_tdata_reg[62]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(62),
      I4 => temp_m_axis_tdata_reg(62),
      O => \m_axis_tdata_reg[62]_i_1_n_0\
    );
\m_axis_tdata_reg[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      O => m_axis_tuser_reg
    );
\m_axis_tdata_reg[63]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(63),
      I4 => temp_m_axis_tdata_reg(63),
      O => \m_axis_tdata_reg[63]_i_2_n_0\
    );
\m_axis_tdata_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(6),
      I4 => temp_m_axis_tdata_reg(6),
      O => \m_axis_tdata_reg[6]_i_1_n_0\
    );
\m_axis_tdata_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(7),
      I4 => temp_m_axis_tdata_reg(7),
      O => \m_axis_tdata_reg[7]_i_1_n_0\
    );
\m_axis_tdata_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(8),
      I4 => temp_m_axis_tdata_reg(8),
      O => \m_axis_tdata_reg[8]_i_1_n_0\
    );
\m_axis_tdata_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(9),
      I4 => temp_m_axis_tdata_reg(9),
      O => \m_axis_tdata_reg[9]_i_1_n_0\
    );
\m_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[0]_i_1_n_0\,
      Q => s_axis(0),
      R => '0'
    );
\m_axis_tdata_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[10]_i_1_n_0\,
      Q => s_axis(10),
      R => '0'
    );
\m_axis_tdata_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[11]_i_1_n_0\,
      Q => s_axis(11),
      R => '0'
    );
\m_axis_tdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[12]_i_1_n_0\,
      Q => s_axis(12),
      R => '0'
    );
\m_axis_tdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[13]_i_1_n_0\,
      Q => s_axis(13),
      R => '0'
    );
\m_axis_tdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[14]_i_1_n_0\,
      Q => s_axis(14),
      R => '0'
    );
\m_axis_tdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[15]_i_1_n_0\,
      Q => s_axis(15),
      R => '0'
    );
\m_axis_tdata_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[16]_i_1_n_0\,
      Q => s_axis(16),
      R => '0'
    );
\m_axis_tdata_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[17]_i_1_n_0\,
      Q => s_axis(17),
      R => '0'
    );
\m_axis_tdata_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[18]_i_1_n_0\,
      Q => s_axis(18),
      R => '0'
    );
\m_axis_tdata_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[19]_i_1_n_0\,
      Q => s_axis(19),
      R => '0'
    );
\m_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[1]_i_1_n_0\,
      Q => s_axis(1),
      R => '0'
    );
\m_axis_tdata_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[20]_i_1_n_0\,
      Q => s_axis(20),
      R => '0'
    );
\m_axis_tdata_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[21]_i_1_n_0\,
      Q => s_axis(21),
      R => '0'
    );
\m_axis_tdata_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[22]_i_1_n_0\,
      Q => s_axis(22),
      R => '0'
    );
\m_axis_tdata_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[23]_i_1_n_0\,
      Q => s_axis(23),
      R => '0'
    );
\m_axis_tdata_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[24]_i_1_n_0\,
      Q => s_axis(24),
      R => '0'
    );
\m_axis_tdata_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[25]_i_1_n_0\,
      Q => s_axis(25),
      R => '0'
    );
\m_axis_tdata_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[26]_i_1_n_0\,
      Q => s_axis(26),
      R => '0'
    );
\m_axis_tdata_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[27]_i_1_n_0\,
      Q => s_axis(27),
      R => '0'
    );
\m_axis_tdata_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[28]_i_1_n_0\,
      Q => s_axis(28),
      R => '0'
    );
\m_axis_tdata_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[29]_i_1_n_0\,
      Q => s_axis(29),
      R => '0'
    );
\m_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[2]_i_1_n_0\,
      Q => s_axis(2),
      R => '0'
    );
\m_axis_tdata_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[30]_i_1_n_0\,
      Q => s_axis(30),
      R => '0'
    );
\m_axis_tdata_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[31]_i_1_n_0\,
      Q => s_axis(31),
      R => '0'
    );
\m_axis_tdata_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[32]_i_1_n_0\,
      Q => s_axis(32),
      R => '0'
    );
\m_axis_tdata_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[33]_i_1_n_0\,
      Q => s_axis(33),
      R => '0'
    );
\m_axis_tdata_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[34]_i_1_n_0\,
      Q => s_axis(34),
      R => '0'
    );
\m_axis_tdata_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[35]_i_1_n_0\,
      Q => s_axis(35),
      R => '0'
    );
\m_axis_tdata_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[36]_i_1_n_0\,
      Q => s_axis(36),
      R => '0'
    );
\m_axis_tdata_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[37]_i_1_n_0\,
      Q => s_axis(37),
      R => '0'
    );
\m_axis_tdata_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[38]_i_1_n_0\,
      Q => s_axis(38),
      R => '0'
    );
\m_axis_tdata_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[39]_i_1_n_0\,
      Q => s_axis(39),
      R => '0'
    );
\m_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[3]_i_1_n_0\,
      Q => s_axis(3),
      R => '0'
    );
\m_axis_tdata_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[40]_i_1_n_0\,
      Q => s_axis(40),
      R => '0'
    );
\m_axis_tdata_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[41]_i_1_n_0\,
      Q => s_axis(41),
      R => '0'
    );
\m_axis_tdata_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[42]_i_1_n_0\,
      Q => s_axis(42),
      R => '0'
    );
\m_axis_tdata_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[43]_i_1_n_0\,
      Q => s_axis(43),
      R => '0'
    );
\m_axis_tdata_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[44]_i_1_n_0\,
      Q => s_axis(44),
      R => '0'
    );
\m_axis_tdata_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[45]_i_1_n_0\,
      Q => s_axis(45),
      R => '0'
    );
\m_axis_tdata_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[46]_i_1_n_0\,
      Q => s_axis(46),
      R => '0'
    );
\m_axis_tdata_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[47]_i_1_n_0\,
      Q => s_axis(47),
      R => '0'
    );
\m_axis_tdata_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[48]_i_1_n_0\,
      Q => s_axis(48),
      R => '0'
    );
\m_axis_tdata_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[49]_i_1_n_0\,
      Q => s_axis(49),
      R => '0'
    );
\m_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[4]_i_1_n_0\,
      Q => s_axis(4),
      R => '0'
    );
\m_axis_tdata_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[50]_i_1_n_0\,
      Q => s_axis(50),
      R => '0'
    );
\m_axis_tdata_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[51]_i_1_n_0\,
      Q => s_axis(51),
      R => '0'
    );
\m_axis_tdata_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[52]_i_1_n_0\,
      Q => s_axis(52),
      R => '0'
    );
\m_axis_tdata_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[53]_i_1_n_0\,
      Q => s_axis(53),
      R => '0'
    );
\m_axis_tdata_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[54]_i_1_n_0\,
      Q => s_axis(54),
      R => '0'
    );
\m_axis_tdata_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[55]_i_1_n_0\,
      Q => s_axis(55),
      R => '0'
    );
\m_axis_tdata_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[56]_i_1_n_0\,
      Q => s_axis(56),
      R => '0'
    );
\m_axis_tdata_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[57]_i_1_n_0\,
      Q => s_axis(57),
      R => '0'
    );
\m_axis_tdata_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[58]_i_1_n_0\,
      Q => s_axis(58),
      R => '0'
    );
\m_axis_tdata_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[59]_i_1_n_0\,
      Q => s_axis(59),
      R => '0'
    );
\m_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[5]_i_1_n_0\,
      Q => s_axis(5),
      R => '0'
    );
\m_axis_tdata_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[60]_i_1_n_0\,
      Q => s_axis(60),
      R => '0'
    );
\m_axis_tdata_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[61]_i_1_n_0\,
      Q => s_axis(61),
      R => '0'
    );
\m_axis_tdata_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[62]_i_1_n_0\,
      Q => s_axis(62),
      R => '0'
    );
\m_axis_tdata_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[63]_i_2_n_0\,
      Q => s_axis(63),
      R => '0'
    );
\m_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[6]_i_1_n_0\,
      Q => s_axis(6),
      R => '0'
    );
\m_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[7]_i_1_n_0\,
      Q => s_axis(7),
      R => '0'
    );
\m_axis_tdata_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[8]_i_1_n_0\,
      Q => s_axis(8),
      R => '0'
    );
\m_axis_tdata_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tdata_reg[9]_i_1_n_0\,
      Q => s_axis(9),
      R => '0'
    );
\m_axis_tid_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(0),
      I4 => temp_m_axis_tid_reg(0),
      O => \m_axis_tid_reg[0]_i_1_n_0\
    );
\m_axis_tid_reg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(10),
      I4 => temp_m_axis_tid_reg(10),
      O => \m_axis_tid_reg[10]_i_1_n_0\
    );
\m_axis_tid_reg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(11),
      I4 => temp_m_axis_tid_reg(11),
      O => \m_axis_tid_reg[11]_i_1_n_0\
    );
\m_axis_tid_reg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(12),
      I4 => temp_m_axis_tid_reg(12),
      O => \m_axis_tid_reg[12]_i_1_n_0\
    );
\m_axis_tid_reg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(13),
      I4 => temp_m_axis_tid_reg(13),
      O => \m_axis_tid_reg[13]_i_1_n_0\
    );
\m_axis_tid_reg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(14),
      I4 => temp_m_axis_tid_reg(14),
      O => \m_axis_tid_reg[14]_i_1_n_0\
    );
\m_axis_tid_reg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(15),
      I4 => temp_m_axis_tid_reg(15),
      O => \m_axis_tid_reg[15]_i_1_n_0\
    );
\m_axis_tid_reg[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(16),
      I4 => temp_m_axis_tid_reg(16),
      O => \m_axis_tid_reg[16]_i_1_n_0\
    );
\m_axis_tid_reg[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(17),
      I4 => temp_m_axis_tid_reg(17),
      O => \m_axis_tid_reg[17]_i_1_n_0\
    );
\m_axis_tid_reg[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(18),
      I4 => temp_m_axis_tid_reg(18),
      O => \m_axis_tid_reg[18]_i_1_n_0\
    );
\m_axis_tid_reg[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(19),
      I4 => temp_m_axis_tid_reg(19),
      O => \m_axis_tid_reg[19]_i_1_n_0\
    );
\m_axis_tid_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(1),
      I4 => temp_m_axis_tid_reg(1),
      O => \m_axis_tid_reg[1]_i_1_n_0\
    );
\m_axis_tid_reg[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(20),
      I4 => temp_m_axis_tid_reg(20),
      O => \m_axis_tid_reg[20]_i_1_n_0\
    );
\m_axis_tid_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(2),
      I4 => temp_m_axis_tid_reg(2),
      O => \m_axis_tid_reg[2]_i_1_n_0\
    );
\m_axis_tid_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(3),
      I4 => temp_m_axis_tid_reg(3),
      O => \m_axis_tid_reg[3]_i_1_n_0\
    );
\m_axis_tid_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(4),
      I4 => temp_m_axis_tid_reg(4),
      O => \m_axis_tid_reg[4]_i_1_n_0\
    );
\m_axis_tid_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(5),
      I4 => temp_m_axis_tid_reg(5),
      O => \m_axis_tid_reg[5]_i_1_n_0\
    );
\m_axis_tid_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(6),
      I4 => temp_m_axis_tid_reg(6),
      O => \m_axis_tid_reg[6]_i_1_n_0\
    );
\m_axis_tid_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(7),
      I4 => temp_m_axis_tid_reg(7),
      O => \m_axis_tid_reg[7]_i_1_n_0\
    );
\m_axis_tid_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(8),
      I4 => temp_m_axis_tid_reg(8),
      O => \m_axis_tid_reg[8]_i_1_n_0\
    );
\m_axis_tid_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(9),
      I4 => temp_m_axis_tid_reg(9),
      O => \m_axis_tid_reg[9]_i_1_n_0\
    );
\m_axis_tid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tid_reg[0]_i_1_n_0\,
      Q => s_axis(68),
      R => '0'
    );
\m_axis_tid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tid_reg[10]_i_1_n_0\,
      Q => s_axis(78),
      R => '0'
    );
\m_axis_tid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tid_reg[11]_i_1_n_0\,
      Q => s_axis(79),
      R => '0'
    );
\m_axis_tid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tid_reg[12]_i_1_n_0\,
      Q => s_axis(80),
      R => '0'
    );
\m_axis_tid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tid_reg[13]_i_1_n_0\,
      Q => s_axis(81),
      R => '0'
    );
\m_axis_tid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tid_reg[14]_i_1_n_0\,
      Q => s_axis(82),
      R => '0'
    );
\m_axis_tid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tid_reg[15]_i_1_n_0\,
      Q => s_axis(83),
      R => '0'
    );
\m_axis_tid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tid_reg[16]_i_1_n_0\,
      Q => s_axis(84),
      R => '0'
    );
\m_axis_tid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tid_reg[17]_i_1_n_0\,
      Q => s_axis(85),
      R => '0'
    );
\m_axis_tid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tid_reg[18]_i_1_n_0\,
      Q => s_axis(86),
      R => '0'
    );
\m_axis_tid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tid_reg[19]_i_1_n_0\,
      Q => s_axis(87),
      R => '0'
    );
\m_axis_tid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tid_reg[1]_i_1_n_0\,
      Q => s_axis(69),
      R => '0'
    );
\m_axis_tid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tid_reg[20]_i_1_n_0\,
      Q => s_axis(88),
      R => '0'
    );
\m_axis_tid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tid_reg[2]_i_1_n_0\,
      Q => s_axis(70),
      R => '0'
    );
\m_axis_tid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tid_reg[3]_i_1_n_0\,
      Q => s_axis(71),
      R => '0'
    );
\m_axis_tid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tid_reg[4]_i_1_n_0\,
      Q => s_axis(72),
      R => '0'
    );
\m_axis_tid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tid_reg[5]_i_1_n_0\,
      Q => s_axis(73),
      R => '0'
    );
\m_axis_tid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tid_reg[6]_i_1_n_0\,
      Q => s_axis(74),
      R => '0'
    );
\m_axis_tid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tid_reg[7]_i_1_n_0\,
      Q => s_axis(75),
      R => '0'
    );
\m_axis_tid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tid_reg[8]_i_1_n_0\,
      Q => s_axis(76),
      R => '0'
    );
\m_axis_tid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tid_reg[9]_i_1_n_0\,
      Q => s_axis(77),
      R => '0'
    );
\m_axis_tkeep_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tkeep_reg(1),
      I4 => temp_m_axis_tkeep_reg(1),
      O => \m_axis_tkeep_reg[1]_i_1_n_0\
    );
\m_axis_tkeep_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tkeep_reg(3),
      I4 => temp_m_axis_tkeep_reg(3),
      O => \m_axis_tkeep_reg[3]_i_1_n_0\
    );
\m_axis_tkeep_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tkeep_reg(5),
      I4 => temp_m_axis_tkeep_reg(5),
      O => \m_axis_tkeep_reg[5]_i_1_n_0\
    );
\m_axis_tkeep_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tkeep_reg(7),
      I4 => temp_m_axis_tkeep_reg(7),
      O => \m_axis_tkeep_reg[7]_i_1_n_0\
    );
\m_axis_tkeep_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tkeep_reg[1]_i_1_n_0\,
      Q => s_axis(64),
      R => '0'
    );
\m_axis_tkeep_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tkeep_reg[3]_i_1_n_0\,
      Q => s_axis(65),
      R => '0'
    );
\m_axis_tkeep_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tkeep_reg[5]_i_1_n_0\,
      Q => s_axis(66),
      R => '0'
    );
\m_axis_tkeep_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => \m_axis_tkeep_reg[7]_i_1_n_0\,
      Q => s_axis(67),
      R => '0'
    );
m_axis_tlast_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tlast_reg,
      I4 => temp_m_axis_tlast_reg,
      O => m_axis_tlast_reg_i_1_n_0
    );
m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tuser_reg,
      D => m_axis_tlast_reg_i_1_n_0,
      Q => pre_fifo_axis_tlast,
      R => '0'
    );
m_axis_tready_int_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEFFF"
    )
        port map (
      I0 => pre_fifo_axis_tready,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^pre_fifo_axis_tvalid\,
      I4 => \^temp_m_axis_tvalid_reg\,
      O => m_axis_tready_int_early
    );
m_axis_tready_int_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => m_axis_tready_int_early,
      Q => \^m_axis_tready_int_reg\,
      R => SR(0)
    );
m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => \state_reg_reg[1]_0\,
      Q => \^pre_fifo_axis_tvalid\,
      R => SR(0)
    );
s_axis_tready_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DFFFFF00DF0000"
    )
        port map (
      I0 => state_next1,
      I1 => m_axis_tready_int_early,
      I2 => \state_reg[1]_i_3_n_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => s_axis_tready_reg_i_2_n_0,
      O => s_axis_tready_reg_i_1_n_0
    );
s_axis_tready_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB0BBBBBBBBBBBBB"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^q\(1),
      I2 => wFIFOEOF,
      I3 => \rFIFOAddress_reg[22]\(5),
      I4 => rFIFOValid,
      I5 => s_axis_tready_reg_reg_n_0,
      O => s_axis_tready_reg_i_2_n_0
    );
s_axis_tready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => s_axis_tready_reg_i_1_n_0,
      Q => s_axis_tready_reg_reg_n_0,
      R => SR(0)
    );
\segment_count_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => segment_count_reg(0),
      O => \segment_count_reg[0]_i_1_n_0\
    );
\segment_count_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002F0000000000"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => s_axis_tready_reg_reg_n_0,
      I4 => \rFIFOAddress_reg[22]\(5),
      I5 => rFIFOValid,
      O => \segment_count_reg[1]_i_1_n_0\
    );
\segment_count_reg[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^q\(0),
      I1 => segment_count_reg(1),
      I2 => segment_count_reg(0),
      O => \segment_count_reg[1]_i_2_n_0\
    );
\segment_count_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1_n_0\,
      D => \segment_count_reg[0]_i_1_n_0\,
      Q => segment_count_reg(0),
      R => '0'
    );
\segment_count_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1_n_0\,
      D => \segment_count_reg[1]_i_2_n_0\,
      Q => segment_count_reg(1),
      R => '0'
    );
\state_reg[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0051335133003300"
    )
        port map (
      I0 => temp_tlast_reg_i_1_n_0,
      I1 => \^q\(1),
      I2 => \^m_axis_tready_int_reg\,
      I3 => \^q\(0),
      I4 => \state_reg[1]_i_3_n_0\,
      I5 => state_next1,
      O => \state_reg[0]_i_1__0_n_0\
    );
\state_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30FF004430440044"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^q\(1),
      I2 => \state_reg[1]_i_3_n_0\,
      I3 => \^q\(0),
      I4 => state_next1,
      I5 => temp_tlast_reg_i_1_n_0,
      O => \state_reg[1]_i_2_n_0\
    );
\state_reg[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => rFIFOValid,
      I1 => \rFIFOAddress_reg[22]\(5),
      I2 => wFIFOEOF,
      I3 => segment_count_reg(1),
      I4 => segment_count_reg(0),
      O => \state_reg[1]_i_3_n_0\
    );
\state_reg[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s_axis_tready_reg_reg_n_0,
      I1 => \rFIFOAddress_reg[22]\(5),
      I2 => rFIFOValid,
      O => state_next1
    );
\state_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => \state_reg[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => \state_reg[1]_i_2_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\temp_m_axis_tdata_reg[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => pre_fifo_axis_tready,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => \^m_axis_tready_int_reg\,
      O => \temp_m_axis_tdata_reg[63]_i_1_n_0\
    );
\temp_m_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(0),
      Q => temp_m_axis_tdata_reg(0),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(10),
      Q => temp_m_axis_tdata_reg(10),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(11),
      Q => temp_m_axis_tdata_reg(11),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(12),
      Q => temp_m_axis_tdata_reg(12),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(13),
      Q => temp_m_axis_tdata_reg(13),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(14),
      Q => temp_m_axis_tdata_reg(14),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(15),
      Q => temp_m_axis_tdata_reg(15),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(16),
      Q => temp_m_axis_tdata_reg(16),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(17),
      Q => temp_m_axis_tdata_reg(17),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(18),
      Q => temp_m_axis_tdata_reg(18),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(19),
      Q => temp_m_axis_tdata_reg(19),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(1),
      Q => temp_m_axis_tdata_reg(1),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(20),
      Q => temp_m_axis_tdata_reg(20),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(21),
      Q => temp_m_axis_tdata_reg(21),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(22),
      Q => temp_m_axis_tdata_reg(22),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(23),
      Q => temp_m_axis_tdata_reg(23),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(24),
      Q => temp_m_axis_tdata_reg(24),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(25),
      Q => temp_m_axis_tdata_reg(25),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(26),
      Q => temp_m_axis_tdata_reg(26),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(27),
      Q => temp_m_axis_tdata_reg(27),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(28),
      Q => temp_m_axis_tdata_reg(28),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(29),
      Q => temp_m_axis_tdata_reg(29),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(2),
      Q => temp_m_axis_tdata_reg(2),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(30),
      Q => temp_m_axis_tdata_reg(30),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(31),
      Q => temp_m_axis_tdata_reg(31),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(32),
      Q => temp_m_axis_tdata_reg(32),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(33),
      Q => temp_m_axis_tdata_reg(33),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(34),
      Q => temp_m_axis_tdata_reg(34),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(35),
      Q => temp_m_axis_tdata_reg(35),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(36),
      Q => temp_m_axis_tdata_reg(36),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(37),
      Q => temp_m_axis_tdata_reg(37),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(38),
      Q => temp_m_axis_tdata_reg(38),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(39),
      Q => temp_m_axis_tdata_reg(39),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(3),
      Q => temp_m_axis_tdata_reg(3),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(40),
      Q => temp_m_axis_tdata_reg(40),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(41),
      Q => temp_m_axis_tdata_reg(41),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(42),
      Q => temp_m_axis_tdata_reg(42),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(43),
      Q => temp_m_axis_tdata_reg(43),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(44),
      Q => temp_m_axis_tdata_reg(44),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(45),
      Q => temp_m_axis_tdata_reg(45),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(46),
      Q => temp_m_axis_tdata_reg(46),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(47),
      Q => temp_m_axis_tdata_reg(47),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(48),
      Q => temp_m_axis_tdata_reg(48),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(49),
      Q => temp_m_axis_tdata_reg(49),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(4),
      Q => temp_m_axis_tdata_reg(4),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(50),
      Q => temp_m_axis_tdata_reg(50),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(51),
      Q => temp_m_axis_tdata_reg(51),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(52),
      Q => temp_m_axis_tdata_reg(52),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(53),
      Q => temp_m_axis_tdata_reg(53),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(54),
      Q => temp_m_axis_tdata_reg(54),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(55),
      Q => temp_m_axis_tdata_reg(55),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(56),
      Q => temp_m_axis_tdata_reg(56),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(57),
      Q => temp_m_axis_tdata_reg(57),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(58),
      Q => temp_m_axis_tdata_reg(58),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(59),
      Q => temp_m_axis_tdata_reg(59),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(5),
      Q => temp_m_axis_tdata_reg(5),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(60),
      Q => temp_m_axis_tdata_reg(60),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(61),
      Q => temp_m_axis_tdata_reg(61),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(62),
      Q => temp_m_axis_tdata_reg(62),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(63),
      Q => temp_m_axis_tdata_reg(63),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(6),
      Q => temp_m_axis_tdata_reg(6),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(7),
      Q => temp_m_axis_tdata_reg(7),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(8),
      Q => temp_m_axis_tdata_reg(8),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tdata_reg(9),
      Q => temp_m_axis_tdata_reg(9),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tid_reg(0),
      Q => temp_m_axis_tid_reg(0),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tid_reg(10),
      Q => temp_m_axis_tid_reg(10),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tid_reg(11),
      Q => temp_m_axis_tid_reg(11),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tid_reg(12),
      Q => temp_m_axis_tid_reg(12),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tid_reg(13),
      Q => temp_m_axis_tid_reg(13),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tid_reg(14),
      Q => temp_m_axis_tid_reg(14),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tid_reg(15),
      Q => temp_m_axis_tid_reg(15),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tid_reg(16),
      Q => temp_m_axis_tid_reg(16),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tid_reg(17),
      Q => temp_m_axis_tid_reg(17),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tid_reg(18),
      Q => temp_m_axis_tid_reg(18),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tid_reg(19),
      Q => temp_m_axis_tid_reg(19),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tid_reg(1),
      Q => temp_m_axis_tid_reg(1),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tid_reg(20),
      Q => temp_m_axis_tid_reg(20),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tid_reg(2),
      Q => temp_m_axis_tid_reg(2),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tid_reg(3),
      Q => temp_m_axis_tid_reg(3),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tid_reg(4),
      Q => temp_m_axis_tid_reg(4),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tid_reg(5),
      Q => temp_m_axis_tid_reg(5),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tid_reg(6),
      Q => temp_m_axis_tid_reg(6),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tid_reg(7),
      Q => temp_m_axis_tid_reg(7),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tid_reg(8),
      Q => temp_m_axis_tid_reg(8),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tid_reg(9),
      Q => temp_m_axis_tid_reg(9),
      R => '0'
    );
\temp_m_axis_tkeep_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tkeep_reg(1),
      Q => temp_m_axis_tkeep_reg(1),
      R => '0'
    );
\temp_m_axis_tkeep_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tkeep_reg(3),
      Q => temp_m_axis_tkeep_reg(3),
      R => '0'
    );
\temp_m_axis_tkeep_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tkeep_reg(5),
      Q => temp_m_axis_tkeep_reg(5),
      R => '0'
    );
\temp_m_axis_tkeep_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tkeep_reg(7),
      Q => temp_m_axis_tkeep_reg(7),
      R => '0'
    );
temp_m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => temp_tlast_reg,
      Q => temp_m_axis_tlast_reg,
      R => '0'
    );
temp_m_axis_tvalid_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00E2000000AA00"
    )
        port map (
      I0 => \^temp_m_axis_tvalid_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => temp_m_axis_tvalid_reg_i_2_n_0,
      I3 => \roTrigResetn_reg[0]\,
      I4 => pre_fifo_axis_tready,
      I5 => \^m_axis_tready_int_reg\,
      O => temp_m_axis_tvalid_reg_i_1_n_0
    );
temp_m_axis_tvalid_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => temp_m_axis_tvalid_reg_i_2_n_0
    );
temp_m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => temp_m_axis_tvalid_reg_i_1_n_0,
      Q => \^temp_m_axis_tvalid_reg\,
      R => '0'
    );
\temp_tdata_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => segment_count_reg(0),
      I1 => segment_count_reg(1),
      I2 => \^q\(0),
      I3 => \rFIFOData_reg[15]\(0),
      O => p_1_in(0)
    );
\temp_tdata_reg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => segment_count_reg(0),
      I1 => segment_count_reg(1),
      I2 => \^q\(0),
      I3 => \rFIFOData_reg[15]\(10),
      O => p_1_in(10)
    );
\temp_tdata_reg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => segment_count_reg(0),
      I1 => segment_count_reg(1),
      I2 => \^q\(0),
      I3 => \rFIFOData_reg[15]\(11),
      O => p_1_in(11)
    );
\temp_tdata_reg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => segment_count_reg(0),
      I1 => segment_count_reg(1),
      I2 => \^q\(0),
      I3 => \rFIFOData_reg[15]\(12),
      O => p_1_in(12)
    );
\temp_tdata_reg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => segment_count_reg(0),
      I1 => segment_count_reg(1),
      I2 => \^q\(0),
      I3 => \rFIFOData_reg[15]\(13),
      O => p_1_in(13)
    );
\temp_tdata_reg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => segment_count_reg(0),
      I1 => segment_count_reg(1),
      I2 => \^q\(0),
      I3 => \rFIFOData_reg[15]\(14),
      O => p_1_in(14)
    );
\temp_tdata_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F001F1F00000000"
    )
        port map (
      I0 => segment_count_reg(0),
      I1 => segment_count_reg(1),
      I2 => \^q\(0),
      I3 => \^m_axis_tready_int_reg\,
      I4 => \^q\(1),
      I5 => state_next1,
      O => p_0_in(15)
    );
\temp_tdata_reg[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => segment_count_reg(0),
      I1 => segment_count_reg(1),
      I2 => \^q\(0),
      I3 => \rFIFOData_reg[15]\(15),
      O => p_1_in(15)
    );
\temp_tdata_reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \rFIFOData_reg[15]\(0),
      I1 => segment_count_reg(0),
      I2 => segment_count_reg(1),
      O => \temp_tdata_reg[16]_i_1_n_0\
    );
\temp_tdata_reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \rFIFOData_reg[15]\(1),
      I1 => segment_count_reg(0),
      I2 => segment_count_reg(1),
      O => \temp_tdata_reg[17]_i_1_n_0\
    );
\temp_tdata_reg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \rFIFOData_reg[15]\(2),
      I1 => segment_count_reg(0),
      I2 => segment_count_reg(1),
      O => \temp_tdata_reg[18]_i_1_n_0\
    );
\temp_tdata_reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \rFIFOData_reg[15]\(3),
      I1 => segment_count_reg(0),
      I2 => segment_count_reg(1),
      O => \temp_tdata_reg[19]_i_1_n_0\
    );
\temp_tdata_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => segment_count_reg(0),
      I1 => segment_count_reg(1),
      I2 => \^q\(0),
      I3 => \rFIFOData_reg[15]\(1),
      O => p_1_in(1)
    );
\temp_tdata_reg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \rFIFOData_reg[15]\(4),
      I1 => segment_count_reg(0),
      I2 => segment_count_reg(1),
      O => \temp_tdata_reg[20]_i_1_n_0\
    );
\temp_tdata_reg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \rFIFOData_reg[15]\(5),
      I1 => segment_count_reg(0),
      I2 => segment_count_reg(1),
      O => \temp_tdata_reg[21]_i_1_n_0\
    );
\temp_tdata_reg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \rFIFOData_reg[15]\(6),
      I1 => segment_count_reg(0),
      I2 => segment_count_reg(1),
      O => \temp_tdata_reg[22]_i_1_n_0\
    );
\temp_tdata_reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \rFIFOData_reg[15]\(7),
      I1 => segment_count_reg(0),
      I2 => segment_count_reg(1),
      O => \temp_tdata_reg[23]_i_1_n_0\
    );
\temp_tdata_reg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \rFIFOData_reg[15]\(8),
      I1 => segment_count_reg(0),
      I2 => segment_count_reg(1),
      O => \temp_tdata_reg[24]_i_1_n_0\
    );
\temp_tdata_reg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \rFIFOData_reg[15]\(9),
      I1 => segment_count_reg(0),
      I2 => segment_count_reg(1),
      O => \temp_tdata_reg[25]_i_1_n_0\
    );
\temp_tdata_reg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \rFIFOData_reg[15]\(10),
      I1 => segment_count_reg(0),
      I2 => segment_count_reg(1),
      O => \temp_tdata_reg[26]_i_1_n_0\
    );
\temp_tdata_reg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \rFIFOData_reg[15]\(11),
      I1 => segment_count_reg(0),
      I2 => segment_count_reg(1),
      O => \temp_tdata_reg[27]_i_1_n_0\
    );
\temp_tdata_reg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \rFIFOData_reg[15]\(12),
      I1 => segment_count_reg(0),
      I2 => segment_count_reg(1),
      O => \temp_tdata_reg[28]_i_1_n_0\
    );
\temp_tdata_reg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \rFIFOData_reg[15]\(13),
      I1 => segment_count_reg(0),
      I2 => segment_count_reg(1),
      O => \temp_tdata_reg[29]_i_1_n_0\
    );
\temp_tdata_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => segment_count_reg(0),
      I1 => segment_count_reg(1),
      I2 => \^q\(0),
      I3 => \rFIFOData_reg[15]\(2),
      O => p_1_in(2)
    );
\temp_tdata_reg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \rFIFOData_reg[15]\(14),
      I1 => segment_count_reg(0),
      I2 => segment_count_reg(1),
      O => \temp_tdata_reg[30]_i_1_n_0\
    );
\temp_tdata_reg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4500"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^m_axis_tready_int_reg\,
      I2 => \^q\(1),
      I3 => state_next1,
      O => \temp_tdata_reg[31]_i_1_n_0\
    );
\temp_tdata_reg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F002F2F00000000"
    )
        port map (
      I0 => segment_count_reg(0),
      I1 => segment_count_reg(1),
      I2 => \^q\(0),
      I3 => \^m_axis_tready_int_reg\,
      I4 => \^q\(1),
      I5 => state_next1,
      O => p_0_in(31)
    );
\temp_tdata_reg[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \rFIFOData_reg[15]\(15),
      I1 => segment_count_reg(0),
      I2 => segment_count_reg(1),
      O => \temp_tdata_reg[31]_i_3_n_0\
    );
\temp_tdata_reg[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => segment_count_reg(0),
      I2 => \rFIFOData_reg[15]\(0),
      O => temp_tdata_next04_out(32)
    );
\temp_tdata_reg[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => segment_count_reg(0),
      I2 => \rFIFOData_reg[15]\(1),
      O => temp_tdata_next04_out(33)
    );
\temp_tdata_reg[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => segment_count_reg(0),
      I2 => \rFIFOData_reg[15]\(2),
      O => temp_tdata_next04_out(34)
    );
\temp_tdata_reg[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => segment_count_reg(0),
      I2 => \rFIFOData_reg[15]\(3),
      O => temp_tdata_next04_out(35)
    );
\temp_tdata_reg[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => segment_count_reg(0),
      I2 => \rFIFOData_reg[15]\(4),
      O => temp_tdata_next04_out(36)
    );
\temp_tdata_reg[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => segment_count_reg(0),
      I2 => \rFIFOData_reg[15]\(5),
      O => temp_tdata_next04_out(37)
    );
\temp_tdata_reg[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => segment_count_reg(0),
      I2 => \rFIFOData_reg[15]\(6),
      O => temp_tdata_next04_out(38)
    );
\temp_tdata_reg[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => segment_count_reg(0),
      I2 => \rFIFOData_reg[15]\(7),
      O => temp_tdata_next04_out(39)
    );
\temp_tdata_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => segment_count_reg(0),
      I1 => segment_count_reg(1),
      I2 => \^q\(0),
      I3 => \rFIFOData_reg[15]\(3),
      O => p_1_in(3)
    );
\temp_tdata_reg[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => segment_count_reg(0),
      I2 => \rFIFOData_reg[15]\(8),
      O => temp_tdata_next04_out(40)
    );
\temp_tdata_reg[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => segment_count_reg(0),
      I2 => \rFIFOData_reg[15]\(9),
      O => temp_tdata_next04_out(41)
    );
\temp_tdata_reg[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => segment_count_reg(0),
      I2 => \rFIFOData_reg[15]\(10),
      O => temp_tdata_next04_out(42)
    );
\temp_tdata_reg[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => segment_count_reg(0),
      I2 => \rFIFOData_reg[15]\(11),
      O => temp_tdata_next04_out(43)
    );
\temp_tdata_reg[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => segment_count_reg(0),
      I2 => \rFIFOData_reg[15]\(12),
      O => temp_tdata_next04_out(44)
    );
\temp_tdata_reg[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => segment_count_reg(0),
      I2 => \rFIFOData_reg[15]\(13),
      O => temp_tdata_next04_out(45)
    );
\temp_tdata_reg[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => segment_count_reg(0),
      I2 => \rFIFOData_reg[15]\(14),
      O => temp_tdata_next04_out(46)
    );
\temp_tdata_reg[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4500"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^m_axis_tready_int_reg\,
      I2 => \^q\(1),
      I3 => state_next1,
      O => \temp_tdata_reg[47]_i_1_n_0\
    );
\temp_tdata_reg[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F002F2F00000000"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => segment_count_reg(0),
      I2 => \^q\(0),
      I3 => \^m_axis_tready_int_reg\,
      I4 => \^q\(1),
      I5 => state_next1,
      O => p_0_in(47)
    );
\temp_tdata_reg[47]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => segment_count_reg(0),
      I2 => \rFIFOData_reg[15]\(15),
      O => temp_tdata_next04_out(47)
    );
\temp_tdata_reg[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => \rFIFOData_reg[15]\(0),
      I2 => segment_count_reg(0),
      O => temp_tdata_next04_out(48)
    );
\temp_tdata_reg[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => \rFIFOData_reg[15]\(1),
      I2 => segment_count_reg(0),
      O => temp_tdata_next04_out(49)
    );
\temp_tdata_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => segment_count_reg(0),
      I1 => segment_count_reg(1),
      I2 => \^q\(0),
      I3 => \rFIFOData_reg[15]\(4),
      O => p_1_in(4)
    );
\temp_tdata_reg[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => \rFIFOData_reg[15]\(2),
      I2 => segment_count_reg(0),
      O => temp_tdata_next04_out(50)
    );
\temp_tdata_reg[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => \rFIFOData_reg[15]\(3),
      I2 => segment_count_reg(0),
      O => temp_tdata_next04_out(51)
    );
\temp_tdata_reg[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => \rFIFOData_reg[15]\(4),
      I2 => segment_count_reg(0),
      O => temp_tdata_next04_out(52)
    );
\temp_tdata_reg[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => \rFIFOData_reg[15]\(5),
      I2 => segment_count_reg(0),
      O => temp_tdata_next04_out(53)
    );
\temp_tdata_reg[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => \rFIFOData_reg[15]\(6),
      I2 => segment_count_reg(0),
      O => temp_tdata_next04_out(54)
    );
\temp_tdata_reg[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => \rFIFOData_reg[15]\(7),
      I2 => segment_count_reg(0),
      O => temp_tdata_next04_out(55)
    );
\temp_tdata_reg[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => \rFIFOData_reg[15]\(8),
      I2 => segment_count_reg(0),
      O => temp_tdata_next04_out(56)
    );
\temp_tdata_reg[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => \rFIFOData_reg[15]\(9),
      I2 => segment_count_reg(0),
      O => temp_tdata_next04_out(57)
    );
\temp_tdata_reg[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => \rFIFOData_reg[15]\(10),
      I2 => segment_count_reg(0),
      O => temp_tdata_next04_out(58)
    );
\temp_tdata_reg[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => \rFIFOData_reg[15]\(11),
      I2 => segment_count_reg(0),
      O => temp_tdata_next04_out(59)
    );
\temp_tdata_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => segment_count_reg(0),
      I1 => segment_count_reg(1),
      I2 => \^q\(0),
      I3 => \rFIFOData_reg[15]\(5),
      O => p_1_in(5)
    );
\temp_tdata_reg[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => \rFIFOData_reg[15]\(12),
      I2 => segment_count_reg(0),
      O => temp_tdata_next04_out(60)
    );
\temp_tdata_reg[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => \rFIFOData_reg[15]\(13),
      I2 => segment_count_reg(0),
      O => temp_tdata_next04_out(61)
    );
\temp_tdata_reg[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => \rFIFOData_reg[15]\(14),
      I2 => segment_count_reg(0),
      O => temp_tdata_next04_out(62)
    );
\temp_tdata_reg[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4500"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^m_axis_tready_int_reg\,
      I2 => \^q\(1),
      I3 => state_next1,
      O => \temp_tdata_reg[63]_i_1_n_0\
    );
\temp_tdata_reg[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F008F8F00000000"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => segment_count_reg(0),
      I2 => \^q\(0),
      I3 => \^m_axis_tready_int_reg\,
      I4 => \^q\(1),
      I5 => state_next1,
      O => p_0_in(63)
    );
\temp_tdata_reg[63]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => \rFIFOData_reg[15]\(15),
      I2 => segment_count_reg(0),
      O => temp_tdata_next04_out(63)
    );
\temp_tdata_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => segment_count_reg(0),
      I1 => segment_count_reg(1),
      I2 => \^q\(0),
      I3 => \rFIFOData_reg[15]\(6),
      O => p_1_in(6)
    );
\temp_tdata_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => segment_count_reg(0),
      I1 => segment_count_reg(1),
      I2 => \^q\(0),
      I3 => \rFIFOData_reg[15]\(7),
      O => p_1_in(7)
    );
\temp_tdata_reg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => segment_count_reg(0),
      I1 => segment_count_reg(1),
      I2 => \^q\(0),
      I3 => \rFIFOData_reg[15]\(8),
      O => p_1_in(8)
    );
\temp_tdata_reg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => segment_count_reg(0),
      I1 => segment_count_reg(1),
      I2 => \^q\(0),
      I3 => \rFIFOData_reg[15]\(9),
      O => p_1_in(9)
    );
\temp_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(15),
      D => p_1_in(0),
      Q => temp_tdata_reg(0),
      R => '0'
    );
\temp_tdata_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(15),
      D => p_1_in(10),
      Q => temp_tdata_reg(10),
      R => '0'
    );
\temp_tdata_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(15),
      D => p_1_in(11),
      Q => temp_tdata_reg(11),
      R => '0'
    );
\temp_tdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(15),
      D => p_1_in(12),
      Q => temp_tdata_reg(12),
      R => '0'
    );
\temp_tdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(15),
      D => p_1_in(13),
      Q => temp_tdata_reg(13),
      R => '0'
    );
\temp_tdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(15),
      D => p_1_in(14),
      Q => temp_tdata_reg(14),
      R => '0'
    );
\temp_tdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(15),
      D => p_1_in(15),
      Q => temp_tdata_reg(15),
      R => '0'
    );
\temp_tdata_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(31),
      D => \temp_tdata_reg[16]_i_1_n_0\,
      Q => temp_tdata_reg(16),
      R => \temp_tdata_reg[31]_i_1_n_0\
    );
\temp_tdata_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(31),
      D => \temp_tdata_reg[17]_i_1_n_0\,
      Q => temp_tdata_reg(17),
      R => \temp_tdata_reg[31]_i_1_n_0\
    );
\temp_tdata_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(31),
      D => \temp_tdata_reg[18]_i_1_n_0\,
      Q => temp_tdata_reg(18),
      R => \temp_tdata_reg[31]_i_1_n_0\
    );
\temp_tdata_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(31),
      D => \temp_tdata_reg[19]_i_1_n_0\,
      Q => temp_tdata_reg(19),
      R => \temp_tdata_reg[31]_i_1_n_0\
    );
\temp_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(15),
      D => p_1_in(1),
      Q => temp_tdata_reg(1),
      R => '0'
    );
\temp_tdata_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(31),
      D => \temp_tdata_reg[20]_i_1_n_0\,
      Q => temp_tdata_reg(20),
      R => \temp_tdata_reg[31]_i_1_n_0\
    );
\temp_tdata_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(31),
      D => \temp_tdata_reg[21]_i_1_n_0\,
      Q => temp_tdata_reg(21),
      R => \temp_tdata_reg[31]_i_1_n_0\
    );
\temp_tdata_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(31),
      D => \temp_tdata_reg[22]_i_1_n_0\,
      Q => temp_tdata_reg(22),
      R => \temp_tdata_reg[31]_i_1_n_0\
    );
\temp_tdata_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(31),
      D => \temp_tdata_reg[23]_i_1_n_0\,
      Q => temp_tdata_reg(23),
      R => \temp_tdata_reg[31]_i_1_n_0\
    );
\temp_tdata_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(31),
      D => \temp_tdata_reg[24]_i_1_n_0\,
      Q => temp_tdata_reg(24),
      R => \temp_tdata_reg[31]_i_1_n_0\
    );
\temp_tdata_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(31),
      D => \temp_tdata_reg[25]_i_1_n_0\,
      Q => temp_tdata_reg(25),
      R => \temp_tdata_reg[31]_i_1_n_0\
    );
\temp_tdata_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(31),
      D => \temp_tdata_reg[26]_i_1_n_0\,
      Q => temp_tdata_reg(26),
      R => \temp_tdata_reg[31]_i_1_n_0\
    );
\temp_tdata_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(31),
      D => \temp_tdata_reg[27]_i_1_n_0\,
      Q => temp_tdata_reg(27),
      R => \temp_tdata_reg[31]_i_1_n_0\
    );
\temp_tdata_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(31),
      D => \temp_tdata_reg[28]_i_1_n_0\,
      Q => temp_tdata_reg(28),
      R => \temp_tdata_reg[31]_i_1_n_0\
    );
\temp_tdata_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(31),
      D => \temp_tdata_reg[29]_i_1_n_0\,
      Q => temp_tdata_reg(29),
      R => \temp_tdata_reg[31]_i_1_n_0\
    );
\temp_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(15),
      D => p_1_in(2),
      Q => temp_tdata_reg(2),
      R => '0'
    );
\temp_tdata_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(31),
      D => \temp_tdata_reg[30]_i_1_n_0\,
      Q => temp_tdata_reg(30),
      R => \temp_tdata_reg[31]_i_1_n_0\
    );
\temp_tdata_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(31),
      D => \temp_tdata_reg[31]_i_3_n_0\,
      Q => temp_tdata_reg(31),
      R => \temp_tdata_reg[31]_i_1_n_0\
    );
\temp_tdata_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(47),
      D => temp_tdata_next04_out(32),
      Q => temp_tdata_reg(32),
      R => \temp_tdata_reg[47]_i_1_n_0\
    );
\temp_tdata_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(47),
      D => temp_tdata_next04_out(33),
      Q => temp_tdata_reg(33),
      R => \temp_tdata_reg[47]_i_1_n_0\
    );
\temp_tdata_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(47),
      D => temp_tdata_next04_out(34),
      Q => temp_tdata_reg(34),
      R => \temp_tdata_reg[47]_i_1_n_0\
    );
\temp_tdata_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(47),
      D => temp_tdata_next04_out(35),
      Q => temp_tdata_reg(35),
      R => \temp_tdata_reg[47]_i_1_n_0\
    );
\temp_tdata_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(47),
      D => temp_tdata_next04_out(36),
      Q => temp_tdata_reg(36),
      R => \temp_tdata_reg[47]_i_1_n_0\
    );
\temp_tdata_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(47),
      D => temp_tdata_next04_out(37),
      Q => temp_tdata_reg(37),
      R => \temp_tdata_reg[47]_i_1_n_0\
    );
\temp_tdata_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(47),
      D => temp_tdata_next04_out(38),
      Q => temp_tdata_reg(38),
      R => \temp_tdata_reg[47]_i_1_n_0\
    );
\temp_tdata_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(47),
      D => temp_tdata_next04_out(39),
      Q => temp_tdata_reg(39),
      R => \temp_tdata_reg[47]_i_1_n_0\
    );
\temp_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(15),
      D => p_1_in(3),
      Q => temp_tdata_reg(3),
      R => '0'
    );
\temp_tdata_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(47),
      D => temp_tdata_next04_out(40),
      Q => temp_tdata_reg(40),
      R => \temp_tdata_reg[47]_i_1_n_0\
    );
\temp_tdata_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(47),
      D => temp_tdata_next04_out(41),
      Q => temp_tdata_reg(41),
      R => \temp_tdata_reg[47]_i_1_n_0\
    );
\temp_tdata_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(47),
      D => temp_tdata_next04_out(42),
      Q => temp_tdata_reg(42),
      R => \temp_tdata_reg[47]_i_1_n_0\
    );
\temp_tdata_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(47),
      D => temp_tdata_next04_out(43),
      Q => temp_tdata_reg(43),
      R => \temp_tdata_reg[47]_i_1_n_0\
    );
\temp_tdata_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(47),
      D => temp_tdata_next04_out(44),
      Q => temp_tdata_reg(44),
      R => \temp_tdata_reg[47]_i_1_n_0\
    );
\temp_tdata_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(47),
      D => temp_tdata_next04_out(45),
      Q => temp_tdata_reg(45),
      R => \temp_tdata_reg[47]_i_1_n_0\
    );
\temp_tdata_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(47),
      D => temp_tdata_next04_out(46),
      Q => temp_tdata_reg(46),
      R => \temp_tdata_reg[47]_i_1_n_0\
    );
\temp_tdata_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(47),
      D => temp_tdata_next04_out(47),
      Q => temp_tdata_reg(47),
      R => \temp_tdata_reg[47]_i_1_n_0\
    );
\temp_tdata_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(63),
      D => temp_tdata_next04_out(48),
      Q => temp_tdata_reg(48),
      R => \temp_tdata_reg[63]_i_1_n_0\
    );
\temp_tdata_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(63),
      D => temp_tdata_next04_out(49),
      Q => temp_tdata_reg(49),
      R => \temp_tdata_reg[63]_i_1_n_0\
    );
\temp_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(15),
      D => p_1_in(4),
      Q => temp_tdata_reg(4),
      R => '0'
    );
\temp_tdata_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(63),
      D => temp_tdata_next04_out(50),
      Q => temp_tdata_reg(50),
      R => \temp_tdata_reg[63]_i_1_n_0\
    );
\temp_tdata_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(63),
      D => temp_tdata_next04_out(51),
      Q => temp_tdata_reg(51),
      R => \temp_tdata_reg[63]_i_1_n_0\
    );
\temp_tdata_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(63),
      D => temp_tdata_next04_out(52),
      Q => temp_tdata_reg(52),
      R => \temp_tdata_reg[63]_i_1_n_0\
    );
\temp_tdata_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(63),
      D => temp_tdata_next04_out(53),
      Q => temp_tdata_reg(53),
      R => \temp_tdata_reg[63]_i_1_n_0\
    );
\temp_tdata_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(63),
      D => temp_tdata_next04_out(54),
      Q => temp_tdata_reg(54),
      R => \temp_tdata_reg[63]_i_1_n_0\
    );
\temp_tdata_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(63),
      D => temp_tdata_next04_out(55),
      Q => temp_tdata_reg(55),
      R => \temp_tdata_reg[63]_i_1_n_0\
    );
\temp_tdata_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(63),
      D => temp_tdata_next04_out(56),
      Q => temp_tdata_reg(56),
      R => \temp_tdata_reg[63]_i_1_n_0\
    );
\temp_tdata_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(63),
      D => temp_tdata_next04_out(57),
      Q => temp_tdata_reg(57),
      R => \temp_tdata_reg[63]_i_1_n_0\
    );
\temp_tdata_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(63),
      D => temp_tdata_next04_out(58),
      Q => temp_tdata_reg(58),
      R => \temp_tdata_reg[63]_i_1_n_0\
    );
\temp_tdata_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(63),
      D => temp_tdata_next04_out(59),
      Q => temp_tdata_reg(59),
      R => \temp_tdata_reg[63]_i_1_n_0\
    );
\temp_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(15),
      D => p_1_in(5),
      Q => temp_tdata_reg(5),
      R => '0'
    );
\temp_tdata_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(63),
      D => temp_tdata_next04_out(60),
      Q => temp_tdata_reg(60),
      R => \temp_tdata_reg[63]_i_1_n_0\
    );
\temp_tdata_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(63),
      D => temp_tdata_next04_out(61),
      Q => temp_tdata_reg(61),
      R => \temp_tdata_reg[63]_i_1_n_0\
    );
\temp_tdata_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(63),
      D => temp_tdata_next04_out(62),
      Q => temp_tdata_reg(62),
      R => \temp_tdata_reg[63]_i_1_n_0\
    );
\temp_tdata_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(63),
      D => temp_tdata_next04_out(63),
      Q => temp_tdata_reg(63),
      R => \temp_tdata_reg[63]_i_1_n_0\
    );
\temp_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(15),
      D => p_1_in(6),
      Q => temp_tdata_reg(6),
      R => '0'
    );
\temp_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(15),
      D => p_1_in(7),
      Q => temp_tdata_reg(7),
      R => '0'
    );
\temp_tdata_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(15),
      D => p_1_in(8),
      Q => temp_tdata_reg(8),
      R => '0'
    );
\temp_tdata_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(15),
      D => p_1_in(9),
      Q => temp_tdata_reg(9),
      R => '0'
    );
\temp_tid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1_n_0\,
      D => \rFIFOAddress_reg[22]\(0),
      Q => temp_tid_reg(0),
      R => '0'
    );
\temp_tid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1_n_0\,
      D => \rFIFOAddress_reg[22]\(10),
      Q => temp_tid_reg(10),
      R => '0'
    );
\temp_tid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1_n_0\,
      D => \rFIFOAddress_reg[22]\(11),
      Q => temp_tid_reg(11),
      R => '0'
    );
\temp_tid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1_n_0\,
      D => \rFIFOAddress_reg[22]\(12),
      Q => temp_tid_reg(12),
      R => '0'
    );
\temp_tid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1_n_0\,
      D => \rFIFOAddress_reg[22]\(13),
      Q => temp_tid_reg(13),
      R => '0'
    );
\temp_tid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1_n_0\,
      D => \rFIFOAddress_reg[22]\(14),
      Q => temp_tid_reg(14),
      R => '0'
    );
\temp_tid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1_n_0\,
      D => \rFIFOAddress_reg[22]\(15),
      Q => temp_tid_reg(15),
      R => '0'
    );
\temp_tid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1_n_0\,
      D => \rFIFOAddress_reg[22]\(16),
      Q => temp_tid_reg(16),
      R => '0'
    );
\temp_tid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1_n_0\,
      D => \rFIFOAddress_reg[22]\(17),
      Q => temp_tid_reg(17),
      R => '0'
    );
\temp_tid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1_n_0\,
      D => \rFIFOAddress_reg[22]\(18),
      Q => temp_tid_reg(18),
      R => '0'
    );
\temp_tid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1_n_0\,
      D => \rFIFOAddress_reg[22]\(19),
      Q => temp_tid_reg(19),
      R => '0'
    );
\temp_tid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1_n_0\,
      D => \rFIFOAddress_reg[22]\(1),
      Q => temp_tid_reg(1),
      R => '0'
    );
\temp_tid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1_n_0\,
      D => \rFIFOAddress_reg[22]\(20),
      Q => temp_tid_reg(20),
      R => '0'
    );
\temp_tid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1_n_0\,
      D => \rFIFOAddress_reg[22]\(2),
      Q => temp_tid_reg(2),
      R => '0'
    );
\temp_tid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1_n_0\,
      D => \rFIFOAddress_reg[22]\(3),
      Q => temp_tid_reg(3),
      R => '0'
    );
\temp_tid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1_n_0\,
      D => \rFIFOAddress_reg[22]\(4),
      Q => temp_tid_reg(4),
      R => '0'
    );
\temp_tid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1_n_0\,
      D => \rFIFOAddress_reg[22]\(5),
      Q => temp_tid_reg(5),
      R => '0'
    );
\temp_tid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1_n_0\,
      D => \rFIFOAddress_reg[22]\(6),
      Q => temp_tid_reg(6),
      R => '0'
    );
\temp_tid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1_n_0\,
      D => \rFIFOAddress_reg[22]\(7),
      Q => temp_tid_reg(7),
      R => '0'
    );
\temp_tid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1_n_0\,
      D => \rFIFOAddress_reg[22]\(8),
      Q => temp_tid_reg(8),
      R => '0'
    );
\temp_tid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1_n_0\,
      D => \rFIFOAddress_reg[22]\(9),
      Q => temp_tid_reg(9),
      R => '0'
    );
\temp_tkeep_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"001F"
    )
        port map (
      I0 => segment_count_reg(0),
      I1 => segment_count_reg(1),
      I2 => \^q\(0),
      I3 => \rFIFOAddress_reg[22]\(5),
      O => \temp_tkeep_reg[1]_i_1_n_0\
    );
\temp_tkeep_reg[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \rFIFOAddress_reg[22]\(5),
      I1 => segment_count_reg(0),
      I2 => segment_count_reg(1),
      O => \temp_tkeep_reg[3]_i_1__0_n_0\
    );
\temp_tkeep_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => segment_count_reg(0),
      I2 => \rFIFOAddress_reg[22]\(5),
      O => temp_tkeep_next04_out(5)
    );
\temp_tkeep_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => \rFIFOAddress_reg[22]\(5),
      I2 => segment_count_reg(0),
      O => temp_tkeep_next04_out(7)
    );
\temp_tkeep_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(15),
      D => \temp_tkeep_reg[1]_i_1_n_0\,
      Q => temp_tkeep_reg(1),
      R => '0'
    );
\temp_tkeep_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(31),
      D => \temp_tkeep_reg[3]_i_1__0_n_0\,
      Q => temp_tkeep_reg(3),
      R => \temp_tdata_reg[31]_i_1_n_0\
    );
\temp_tkeep_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(47),
      D => temp_tkeep_next04_out(5),
      Q => temp_tkeep_reg(5),
      R => \temp_tdata_reg[47]_i_1_n_0\
    );
\temp_tkeep_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(63),
      D => temp_tkeep_next04_out(7),
      Q => temp_tkeep_reg(7),
      R => \temp_tdata_reg[63]_i_1_n_0\
    );
temp_tlast_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => wFIFOEOF,
      I1 => \rFIFOAddress_reg[22]\(5),
      I2 => rFIFOValid,
      O => temp_tlast_reg_i_1_n_0
    );
temp_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1_n_0\,
      D => temp_tlast_reg_i_1_n_0,
      Q => temp_tlast_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_adapter__parameterized0\ is
  port (
    m_axis_tready_int_reg : out STD_LOGIC;
    pre_fifo_axis_tlast : out STD_LOGIC;
    temp_m_axis_tvalid_reg : out STD_LOGIC;
    pre_fifo_axis_tvalid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    temp_tlast_reg_reg_0 : out STD_LOGIC;
    s_axis : out STD_LOGIC_VECTOR ( 88 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    iTrigClk : in STD_LOGIC;
    \state_reg_reg[1]_0\ : in STD_LOGIC;
    \rFIFOData_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rFIFOAddress_reg[22]\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    rFIFOValid : in STD_LOGIC;
    pre_fifo_axis_tready : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \roTrigResetn_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_adapter__parameterized0\ : entity is "axis_adapter";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_adapter__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_adapter__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \m_axis_tdata_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[32]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[33]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[34]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[35]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[36]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[37]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[38]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[39]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[40]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[41]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[42]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[43]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[44]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[45]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[46]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[47]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[48]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[49]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[50]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[51]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[52]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[53]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[54]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[55]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[56]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[57]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[58]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[59]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[60]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[61]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[62]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[63]_i_2__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[9]_i_1__0_n_0\ : STD_LOGIC;
  signal m_axis_tid_reg : STD_LOGIC;
  signal \m_axis_tid_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tlast_reg_i_1__0_n_0\ : STD_LOGIC;
  signal m_axis_tready_int_early : STD_LOGIC;
  signal \^m_axis_tready_int_reg\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 63 downto 15 );
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^pre_fifo_axis_tvalid\ : STD_LOGIC;
  signal \s_axis_tready_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \s_axis_tready_reg_i_2__0_n_0\ : STD_LOGIC;
  signal s_axis_tready_reg_reg_n_0 : STD_LOGIC;
  signal segment_count_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \segment_count_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \segment_count_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \segment_count_reg[1]_i_2__0_n_0\ : STD_LOGIC;
  signal state_next1 : STD_LOGIC;
  signal \state_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \state_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \state_reg[1]_i_2__0_n_0\ : STD_LOGIC;
  signal temp_m_axis_tdata_reg : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \temp_m_axis_tdata_reg[63]_i_1__0_n_0\ : STD_LOGIC;
  signal temp_m_axis_tid_reg : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal temp_m_axis_tkeep_reg : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal temp_m_axis_tlast_reg : STD_LOGIC;
  signal \^temp_m_axis_tvalid_reg\ : STD_LOGIC;
  signal \temp_m_axis_tvalid_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \temp_m_axis_tvalid_reg_i_2__0_n_0\ : STD_LOGIC;
  signal temp_tdata_next04_out : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal temp_tdata_reg : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \temp_tdata_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \temp_tdata_reg[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \temp_tdata_reg[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \temp_tdata_reg[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \temp_tdata_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \temp_tdata_reg[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \temp_tdata_reg[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \temp_tdata_reg[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \temp_tdata_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \temp_tdata_reg[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \temp_tdata_reg[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \temp_tdata_reg[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \temp_tdata_reg[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \temp_tdata_reg[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \temp_tdata_reg[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \temp_tdata_reg[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \temp_tdata_reg[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \temp_tdata_reg[47]_i_1__0_n_0\ : STD_LOGIC;
  signal \temp_tdata_reg[63]_i_1__0_n_0\ : STD_LOGIC;
  signal temp_tid_reg : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal temp_tkeep_next04_out : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal temp_tkeep_reg : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \temp_tkeep_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \temp_tkeep_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal temp_tlast_reg : STD_LOGIC;
  signal \temp_tlast_reg_i_1__0_n_0\ : STD_LOGIC;
  signal temp_tlast_reg_i_3_n_0 : STD_LOGIC;
  signal \^temp_tlast_reg_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_tready_int_reg_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \segment_count_reg[0]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \segment_count_reg[1]_i_2__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \state_reg[1]_i_2__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \state_reg[1]_i_3__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \temp_m_axis_tvalid_reg_i_2__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \temp_tdata_reg[0]_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \temp_tdata_reg[10]_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \temp_tdata_reg[11]_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \temp_tdata_reg[12]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \temp_tdata_reg[14]_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \temp_tdata_reg[15]_i_2__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \temp_tdata_reg[16]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \temp_tdata_reg[17]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \temp_tdata_reg[18]_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \temp_tdata_reg[19]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \temp_tdata_reg[1]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \temp_tdata_reg[20]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \temp_tdata_reg[21]_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \temp_tdata_reg[22]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \temp_tdata_reg[23]_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \temp_tdata_reg[24]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \temp_tdata_reg[25]_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \temp_tdata_reg[26]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \temp_tdata_reg[27]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \temp_tdata_reg[28]_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \temp_tdata_reg[29]_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \temp_tdata_reg[2]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \temp_tdata_reg[30]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \temp_tdata_reg[31]_i_3__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \temp_tdata_reg[32]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \temp_tdata_reg[33]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \temp_tdata_reg[34]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \temp_tdata_reg[35]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \temp_tdata_reg[36]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \temp_tdata_reg[37]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \temp_tdata_reg[38]_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \temp_tdata_reg[39]_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \temp_tdata_reg[3]_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \temp_tdata_reg[40]_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \temp_tdata_reg[41]_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \temp_tdata_reg[42]_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \temp_tdata_reg[43]_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \temp_tdata_reg[44]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \temp_tdata_reg[45]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \temp_tdata_reg[46]_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \temp_tdata_reg[47]_i_3__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \temp_tdata_reg[48]_i_1__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \temp_tdata_reg[49]_i_1__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \temp_tdata_reg[4]_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \temp_tdata_reg[50]_i_1__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \temp_tdata_reg[51]_i_1__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \temp_tdata_reg[52]_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \temp_tdata_reg[53]_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \temp_tdata_reg[54]_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \temp_tdata_reg[55]_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \temp_tdata_reg[56]_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \temp_tdata_reg[57]_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \temp_tdata_reg[58]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \temp_tdata_reg[59]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \temp_tdata_reg[5]_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \temp_tdata_reg[60]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \temp_tdata_reg[61]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \temp_tdata_reg[62]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \temp_tdata_reg[63]_i_3__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \temp_tdata_reg[6]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \temp_tdata_reg[7]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \temp_tdata_reg[8]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \temp_tdata_reg[9]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \temp_tkeep_reg[1]_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \temp_tkeep_reg[3]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \temp_tlast_reg_i_1__0\ : label is "soft_lutpair96";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  m_axis_tready_int_reg <= \^m_axis_tready_int_reg\;
  pre_fifo_axis_tvalid <= \^pre_fifo_axis_tvalid\;
  temp_m_axis_tvalid_reg <= \^temp_m_axis_tvalid_reg\;
  temp_tlast_reg_reg_0 <= \^temp_tlast_reg_reg_0\;
\m_axis_tdata_reg[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(0),
      I4 => temp_m_axis_tdata_reg(0),
      O => \m_axis_tdata_reg[0]_i_1__0_n_0\
    );
\m_axis_tdata_reg[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(10),
      I4 => temp_m_axis_tdata_reg(10),
      O => \m_axis_tdata_reg[10]_i_1__0_n_0\
    );
\m_axis_tdata_reg[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(11),
      I4 => temp_m_axis_tdata_reg(11),
      O => \m_axis_tdata_reg[11]_i_1__0_n_0\
    );
\m_axis_tdata_reg[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(12),
      I4 => temp_m_axis_tdata_reg(12),
      O => \m_axis_tdata_reg[12]_i_1__0_n_0\
    );
\m_axis_tdata_reg[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(13),
      I4 => temp_m_axis_tdata_reg(13),
      O => \m_axis_tdata_reg[13]_i_1__0_n_0\
    );
\m_axis_tdata_reg[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(14),
      I4 => temp_m_axis_tdata_reg(14),
      O => \m_axis_tdata_reg[14]_i_1__0_n_0\
    );
\m_axis_tdata_reg[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(15),
      I4 => temp_m_axis_tdata_reg(15),
      O => \m_axis_tdata_reg[15]_i_1__0_n_0\
    );
\m_axis_tdata_reg[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(16),
      I4 => temp_m_axis_tdata_reg(16),
      O => \m_axis_tdata_reg[16]_i_1__0_n_0\
    );
\m_axis_tdata_reg[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(17),
      I4 => temp_m_axis_tdata_reg(17),
      O => \m_axis_tdata_reg[17]_i_1__0_n_0\
    );
\m_axis_tdata_reg[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(18),
      I4 => temp_m_axis_tdata_reg(18),
      O => \m_axis_tdata_reg[18]_i_1__0_n_0\
    );
\m_axis_tdata_reg[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(19),
      I4 => temp_m_axis_tdata_reg(19),
      O => \m_axis_tdata_reg[19]_i_1__0_n_0\
    );
\m_axis_tdata_reg[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(1),
      I4 => temp_m_axis_tdata_reg(1),
      O => \m_axis_tdata_reg[1]_i_1__0_n_0\
    );
\m_axis_tdata_reg[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(20),
      I4 => temp_m_axis_tdata_reg(20),
      O => \m_axis_tdata_reg[20]_i_1__0_n_0\
    );
\m_axis_tdata_reg[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(21),
      I4 => temp_m_axis_tdata_reg(21),
      O => \m_axis_tdata_reg[21]_i_1__0_n_0\
    );
\m_axis_tdata_reg[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(22),
      I4 => temp_m_axis_tdata_reg(22),
      O => \m_axis_tdata_reg[22]_i_1__0_n_0\
    );
\m_axis_tdata_reg[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(23),
      I4 => temp_m_axis_tdata_reg(23),
      O => \m_axis_tdata_reg[23]_i_1__0_n_0\
    );
\m_axis_tdata_reg[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(24),
      I4 => temp_m_axis_tdata_reg(24),
      O => \m_axis_tdata_reg[24]_i_1__0_n_0\
    );
\m_axis_tdata_reg[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(25),
      I4 => temp_m_axis_tdata_reg(25),
      O => \m_axis_tdata_reg[25]_i_1__0_n_0\
    );
\m_axis_tdata_reg[26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(26),
      I4 => temp_m_axis_tdata_reg(26),
      O => \m_axis_tdata_reg[26]_i_1__0_n_0\
    );
\m_axis_tdata_reg[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(27),
      I4 => temp_m_axis_tdata_reg(27),
      O => \m_axis_tdata_reg[27]_i_1__0_n_0\
    );
\m_axis_tdata_reg[28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(28),
      I4 => temp_m_axis_tdata_reg(28),
      O => \m_axis_tdata_reg[28]_i_1__0_n_0\
    );
\m_axis_tdata_reg[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(29),
      I4 => temp_m_axis_tdata_reg(29),
      O => \m_axis_tdata_reg[29]_i_1__0_n_0\
    );
\m_axis_tdata_reg[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(2),
      I4 => temp_m_axis_tdata_reg(2),
      O => \m_axis_tdata_reg[2]_i_1__0_n_0\
    );
\m_axis_tdata_reg[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(30),
      I4 => temp_m_axis_tdata_reg(30),
      O => \m_axis_tdata_reg[30]_i_1__0_n_0\
    );
\m_axis_tdata_reg[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(31),
      I4 => temp_m_axis_tdata_reg(31),
      O => \m_axis_tdata_reg[31]_i_1__0_n_0\
    );
\m_axis_tdata_reg[32]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(32),
      I4 => temp_m_axis_tdata_reg(32),
      O => \m_axis_tdata_reg[32]_i_1__0_n_0\
    );
\m_axis_tdata_reg[33]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(33),
      I4 => temp_m_axis_tdata_reg(33),
      O => \m_axis_tdata_reg[33]_i_1__0_n_0\
    );
\m_axis_tdata_reg[34]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(34),
      I4 => temp_m_axis_tdata_reg(34),
      O => \m_axis_tdata_reg[34]_i_1__0_n_0\
    );
\m_axis_tdata_reg[35]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(35),
      I4 => temp_m_axis_tdata_reg(35),
      O => \m_axis_tdata_reg[35]_i_1__0_n_0\
    );
\m_axis_tdata_reg[36]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(36),
      I4 => temp_m_axis_tdata_reg(36),
      O => \m_axis_tdata_reg[36]_i_1__0_n_0\
    );
\m_axis_tdata_reg[37]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(37),
      I4 => temp_m_axis_tdata_reg(37),
      O => \m_axis_tdata_reg[37]_i_1__0_n_0\
    );
\m_axis_tdata_reg[38]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(38),
      I4 => temp_m_axis_tdata_reg(38),
      O => \m_axis_tdata_reg[38]_i_1__0_n_0\
    );
\m_axis_tdata_reg[39]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(39),
      I4 => temp_m_axis_tdata_reg(39),
      O => \m_axis_tdata_reg[39]_i_1__0_n_0\
    );
\m_axis_tdata_reg[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(3),
      I4 => temp_m_axis_tdata_reg(3),
      O => \m_axis_tdata_reg[3]_i_1__0_n_0\
    );
\m_axis_tdata_reg[40]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(40),
      I4 => temp_m_axis_tdata_reg(40),
      O => \m_axis_tdata_reg[40]_i_1__0_n_0\
    );
\m_axis_tdata_reg[41]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(41),
      I4 => temp_m_axis_tdata_reg(41),
      O => \m_axis_tdata_reg[41]_i_1__0_n_0\
    );
\m_axis_tdata_reg[42]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(42),
      I4 => temp_m_axis_tdata_reg(42),
      O => \m_axis_tdata_reg[42]_i_1__0_n_0\
    );
\m_axis_tdata_reg[43]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(43),
      I4 => temp_m_axis_tdata_reg(43),
      O => \m_axis_tdata_reg[43]_i_1__0_n_0\
    );
\m_axis_tdata_reg[44]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(44),
      I4 => temp_m_axis_tdata_reg(44),
      O => \m_axis_tdata_reg[44]_i_1__0_n_0\
    );
\m_axis_tdata_reg[45]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(45),
      I4 => temp_m_axis_tdata_reg(45),
      O => \m_axis_tdata_reg[45]_i_1__0_n_0\
    );
\m_axis_tdata_reg[46]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(46),
      I4 => temp_m_axis_tdata_reg(46),
      O => \m_axis_tdata_reg[46]_i_1__0_n_0\
    );
\m_axis_tdata_reg[47]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(47),
      I4 => temp_m_axis_tdata_reg(47),
      O => \m_axis_tdata_reg[47]_i_1__0_n_0\
    );
\m_axis_tdata_reg[48]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(48),
      I4 => temp_m_axis_tdata_reg(48),
      O => \m_axis_tdata_reg[48]_i_1__0_n_0\
    );
\m_axis_tdata_reg[49]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(49),
      I4 => temp_m_axis_tdata_reg(49),
      O => \m_axis_tdata_reg[49]_i_1__0_n_0\
    );
\m_axis_tdata_reg[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(4),
      I4 => temp_m_axis_tdata_reg(4),
      O => \m_axis_tdata_reg[4]_i_1__0_n_0\
    );
\m_axis_tdata_reg[50]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(50),
      I4 => temp_m_axis_tdata_reg(50),
      O => \m_axis_tdata_reg[50]_i_1__0_n_0\
    );
\m_axis_tdata_reg[51]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(51),
      I4 => temp_m_axis_tdata_reg(51),
      O => \m_axis_tdata_reg[51]_i_1__0_n_0\
    );
\m_axis_tdata_reg[52]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(52),
      I4 => temp_m_axis_tdata_reg(52),
      O => \m_axis_tdata_reg[52]_i_1__0_n_0\
    );
\m_axis_tdata_reg[53]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(53),
      I4 => temp_m_axis_tdata_reg(53),
      O => \m_axis_tdata_reg[53]_i_1__0_n_0\
    );
\m_axis_tdata_reg[54]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(54),
      I4 => temp_m_axis_tdata_reg(54),
      O => \m_axis_tdata_reg[54]_i_1__0_n_0\
    );
\m_axis_tdata_reg[55]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(55),
      I4 => temp_m_axis_tdata_reg(55),
      O => \m_axis_tdata_reg[55]_i_1__0_n_0\
    );
\m_axis_tdata_reg[56]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(56),
      I4 => temp_m_axis_tdata_reg(56),
      O => \m_axis_tdata_reg[56]_i_1__0_n_0\
    );
\m_axis_tdata_reg[57]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(57),
      I4 => temp_m_axis_tdata_reg(57),
      O => \m_axis_tdata_reg[57]_i_1__0_n_0\
    );
\m_axis_tdata_reg[58]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(58),
      I4 => temp_m_axis_tdata_reg(58),
      O => \m_axis_tdata_reg[58]_i_1__0_n_0\
    );
\m_axis_tdata_reg[59]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(59),
      I4 => temp_m_axis_tdata_reg(59),
      O => \m_axis_tdata_reg[59]_i_1__0_n_0\
    );
\m_axis_tdata_reg[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(5),
      I4 => temp_m_axis_tdata_reg(5),
      O => \m_axis_tdata_reg[5]_i_1__0_n_0\
    );
\m_axis_tdata_reg[60]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(60),
      I4 => temp_m_axis_tdata_reg(60),
      O => \m_axis_tdata_reg[60]_i_1__0_n_0\
    );
\m_axis_tdata_reg[61]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(61),
      I4 => temp_m_axis_tdata_reg(61),
      O => \m_axis_tdata_reg[61]_i_1__0_n_0\
    );
\m_axis_tdata_reg[62]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(62),
      I4 => temp_m_axis_tdata_reg(62),
      O => \m_axis_tdata_reg[62]_i_1__0_n_0\
    );
\m_axis_tdata_reg[63]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      O => m_axis_tid_reg
    );
\m_axis_tdata_reg[63]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(63),
      I4 => temp_m_axis_tdata_reg(63),
      O => \m_axis_tdata_reg[63]_i_2__0_n_0\
    );
\m_axis_tdata_reg[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(6),
      I4 => temp_m_axis_tdata_reg(6),
      O => \m_axis_tdata_reg[6]_i_1__0_n_0\
    );
\m_axis_tdata_reg[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(7),
      I4 => temp_m_axis_tdata_reg(7),
      O => \m_axis_tdata_reg[7]_i_1__0_n_0\
    );
\m_axis_tdata_reg[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(8),
      I4 => temp_m_axis_tdata_reg(8),
      O => \m_axis_tdata_reg[8]_i_1__0_n_0\
    );
\m_axis_tdata_reg[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tdata_reg(9),
      I4 => temp_m_axis_tdata_reg(9),
      O => \m_axis_tdata_reg[9]_i_1__0_n_0\
    );
\m_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[0]_i_1__0_n_0\,
      Q => s_axis(0),
      R => '0'
    );
\m_axis_tdata_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[10]_i_1__0_n_0\,
      Q => s_axis(10),
      R => '0'
    );
\m_axis_tdata_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[11]_i_1__0_n_0\,
      Q => s_axis(11),
      R => '0'
    );
\m_axis_tdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[12]_i_1__0_n_0\,
      Q => s_axis(12),
      R => '0'
    );
\m_axis_tdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[13]_i_1__0_n_0\,
      Q => s_axis(13),
      R => '0'
    );
\m_axis_tdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[14]_i_1__0_n_0\,
      Q => s_axis(14),
      R => '0'
    );
\m_axis_tdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[15]_i_1__0_n_0\,
      Q => s_axis(15),
      R => '0'
    );
\m_axis_tdata_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[16]_i_1__0_n_0\,
      Q => s_axis(16),
      R => '0'
    );
\m_axis_tdata_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[17]_i_1__0_n_0\,
      Q => s_axis(17),
      R => '0'
    );
\m_axis_tdata_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[18]_i_1__0_n_0\,
      Q => s_axis(18),
      R => '0'
    );
\m_axis_tdata_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[19]_i_1__0_n_0\,
      Q => s_axis(19),
      R => '0'
    );
\m_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[1]_i_1__0_n_0\,
      Q => s_axis(1),
      R => '0'
    );
\m_axis_tdata_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[20]_i_1__0_n_0\,
      Q => s_axis(20),
      R => '0'
    );
\m_axis_tdata_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[21]_i_1__0_n_0\,
      Q => s_axis(21),
      R => '0'
    );
\m_axis_tdata_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[22]_i_1__0_n_0\,
      Q => s_axis(22),
      R => '0'
    );
\m_axis_tdata_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[23]_i_1__0_n_0\,
      Q => s_axis(23),
      R => '0'
    );
\m_axis_tdata_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[24]_i_1__0_n_0\,
      Q => s_axis(24),
      R => '0'
    );
\m_axis_tdata_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[25]_i_1__0_n_0\,
      Q => s_axis(25),
      R => '0'
    );
\m_axis_tdata_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[26]_i_1__0_n_0\,
      Q => s_axis(26),
      R => '0'
    );
\m_axis_tdata_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[27]_i_1__0_n_0\,
      Q => s_axis(27),
      R => '0'
    );
\m_axis_tdata_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[28]_i_1__0_n_0\,
      Q => s_axis(28),
      R => '0'
    );
\m_axis_tdata_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[29]_i_1__0_n_0\,
      Q => s_axis(29),
      R => '0'
    );
\m_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[2]_i_1__0_n_0\,
      Q => s_axis(2),
      R => '0'
    );
\m_axis_tdata_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[30]_i_1__0_n_0\,
      Q => s_axis(30),
      R => '0'
    );
\m_axis_tdata_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[31]_i_1__0_n_0\,
      Q => s_axis(31),
      R => '0'
    );
\m_axis_tdata_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[32]_i_1__0_n_0\,
      Q => s_axis(32),
      R => '0'
    );
\m_axis_tdata_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[33]_i_1__0_n_0\,
      Q => s_axis(33),
      R => '0'
    );
\m_axis_tdata_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[34]_i_1__0_n_0\,
      Q => s_axis(34),
      R => '0'
    );
\m_axis_tdata_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[35]_i_1__0_n_0\,
      Q => s_axis(35),
      R => '0'
    );
\m_axis_tdata_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[36]_i_1__0_n_0\,
      Q => s_axis(36),
      R => '0'
    );
\m_axis_tdata_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[37]_i_1__0_n_0\,
      Q => s_axis(37),
      R => '0'
    );
\m_axis_tdata_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[38]_i_1__0_n_0\,
      Q => s_axis(38),
      R => '0'
    );
\m_axis_tdata_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[39]_i_1__0_n_0\,
      Q => s_axis(39),
      R => '0'
    );
\m_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[3]_i_1__0_n_0\,
      Q => s_axis(3),
      R => '0'
    );
\m_axis_tdata_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[40]_i_1__0_n_0\,
      Q => s_axis(40),
      R => '0'
    );
\m_axis_tdata_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[41]_i_1__0_n_0\,
      Q => s_axis(41),
      R => '0'
    );
\m_axis_tdata_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[42]_i_1__0_n_0\,
      Q => s_axis(42),
      R => '0'
    );
\m_axis_tdata_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[43]_i_1__0_n_0\,
      Q => s_axis(43),
      R => '0'
    );
\m_axis_tdata_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[44]_i_1__0_n_0\,
      Q => s_axis(44),
      R => '0'
    );
\m_axis_tdata_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[45]_i_1__0_n_0\,
      Q => s_axis(45),
      R => '0'
    );
\m_axis_tdata_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[46]_i_1__0_n_0\,
      Q => s_axis(46),
      R => '0'
    );
\m_axis_tdata_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[47]_i_1__0_n_0\,
      Q => s_axis(47),
      R => '0'
    );
\m_axis_tdata_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[48]_i_1__0_n_0\,
      Q => s_axis(48),
      R => '0'
    );
\m_axis_tdata_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[49]_i_1__0_n_0\,
      Q => s_axis(49),
      R => '0'
    );
\m_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[4]_i_1__0_n_0\,
      Q => s_axis(4),
      R => '0'
    );
\m_axis_tdata_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[50]_i_1__0_n_0\,
      Q => s_axis(50),
      R => '0'
    );
\m_axis_tdata_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[51]_i_1__0_n_0\,
      Q => s_axis(51),
      R => '0'
    );
\m_axis_tdata_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[52]_i_1__0_n_0\,
      Q => s_axis(52),
      R => '0'
    );
\m_axis_tdata_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[53]_i_1__0_n_0\,
      Q => s_axis(53),
      R => '0'
    );
\m_axis_tdata_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[54]_i_1__0_n_0\,
      Q => s_axis(54),
      R => '0'
    );
\m_axis_tdata_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[55]_i_1__0_n_0\,
      Q => s_axis(55),
      R => '0'
    );
\m_axis_tdata_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[56]_i_1__0_n_0\,
      Q => s_axis(56),
      R => '0'
    );
\m_axis_tdata_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[57]_i_1__0_n_0\,
      Q => s_axis(57),
      R => '0'
    );
\m_axis_tdata_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[58]_i_1__0_n_0\,
      Q => s_axis(58),
      R => '0'
    );
\m_axis_tdata_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[59]_i_1__0_n_0\,
      Q => s_axis(59),
      R => '0'
    );
\m_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[5]_i_1__0_n_0\,
      Q => s_axis(5),
      R => '0'
    );
\m_axis_tdata_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[60]_i_1__0_n_0\,
      Q => s_axis(60),
      R => '0'
    );
\m_axis_tdata_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[61]_i_1__0_n_0\,
      Q => s_axis(61),
      R => '0'
    );
\m_axis_tdata_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[62]_i_1__0_n_0\,
      Q => s_axis(62),
      R => '0'
    );
\m_axis_tdata_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[63]_i_2__0_n_0\,
      Q => s_axis(63),
      R => '0'
    );
\m_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[6]_i_1__0_n_0\,
      Q => s_axis(6),
      R => '0'
    );
\m_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[7]_i_1__0_n_0\,
      Q => s_axis(7),
      R => '0'
    );
\m_axis_tdata_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[8]_i_1__0_n_0\,
      Q => s_axis(8),
      R => '0'
    );
\m_axis_tdata_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tdata_reg[9]_i_1__0_n_0\,
      Q => s_axis(9),
      R => '0'
    );
\m_axis_tid_reg[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(0),
      I4 => temp_m_axis_tid_reg(0),
      O => \m_axis_tid_reg[0]_i_1__0_n_0\
    );
\m_axis_tid_reg[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(10),
      I4 => temp_m_axis_tid_reg(10),
      O => \m_axis_tid_reg[10]_i_1__0_n_0\
    );
\m_axis_tid_reg[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(11),
      I4 => temp_m_axis_tid_reg(11),
      O => \m_axis_tid_reg[11]_i_1__0_n_0\
    );
\m_axis_tid_reg[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(12),
      I4 => temp_m_axis_tid_reg(12),
      O => \m_axis_tid_reg[12]_i_1__0_n_0\
    );
\m_axis_tid_reg[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(13),
      I4 => temp_m_axis_tid_reg(13),
      O => \m_axis_tid_reg[13]_i_1__0_n_0\
    );
\m_axis_tid_reg[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(14),
      I4 => temp_m_axis_tid_reg(14),
      O => \m_axis_tid_reg[14]_i_1__0_n_0\
    );
\m_axis_tid_reg[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(15),
      I4 => temp_m_axis_tid_reg(15),
      O => \m_axis_tid_reg[15]_i_1__0_n_0\
    );
\m_axis_tid_reg[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(16),
      I4 => temp_m_axis_tid_reg(16),
      O => \m_axis_tid_reg[16]_i_1__0_n_0\
    );
\m_axis_tid_reg[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(17),
      I4 => temp_m_axis_tid_reg(17),
      O => \m_axis_tid_reg[17]_i_1__0_n_0\
    );
\m_axis_tid_reg[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(18),
      I4 => temp_m_axis_tid_reg(18),
      O => \m_axis_tid_reg[18]_i_1__0_n_0\
    );
\m_axis_tid_reg[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(19),
      I4 => temp_m_axis_tid_reg(19),
      O => \m_axis_tid_reg[19]_i_1__0_n_0\
    );
\m_axis_tid_reg[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(1),
      I4 => temp_m_axis_tid_reg(1),
      O => \m_axis_tid_reg[1]_i_1__0_n_0\
    );
\m_axis_tid_reg[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(20),
      I4 => temp_m_axis_tid_reg(20),
      O => \m_axis_tid_reg[20]_i_1__0_n_0\
    );
\m_axis_tid_reg[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(2),
      I4 => temp_m_axis_tid_reg(2),
      O => \m_axis_tid_reg[2]_i_1__0_n_0\
    );
\m_axis_tid_reg[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(3),
      I4 => temp_m_axis_tid_reg(3),
      O => \m_axis_tid_reg[3]_i_1__0_n_0\
    );
\m_axis_tid_reg[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(4),
      I4 => temp_m_axis_tid_reg(4),
      O => \m_axis_tid_reg[4]_i_1__0_n_0\
    );
\m_axis_tid_reg[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(5),
      I4 => temp_m_axis_tid_reg(5),
      O => \m_axis_tid_reg[5]_i_1__0_n_0\
    );
\m_axis_tid_reg[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(6),
      I4 => temp_m_axis_tid_reg(6),
      O => \m_axis_tid_reg[6]_i_1__0_n_0\
    );
\m_axis_tid_reg[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(7),
      I4 => temp_m_axis_tid_reg(7),
      O => \m_axis_tid_reg[7]_i_1__0_n_0\
    );
\m_axis_tid_reg[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(8),
      I4 => temp_m_axis_tid_reg(8),
      O => \m_axis_tid_reg[8]_i_1__0_n_0\
    );
\m_axis_tid_reg[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tid_reg(9),
      I4 => temp_m_axis_tid_reg(9),
      O => \m_axis_tid_reg[9]_i_1__0_n_0\
    );
\m_axis_tid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tid_reg[0]_i_1__0_n_0\,
      Q => s_axis(68),
      R => '0'
    );
\m_axis_tid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tid_reg[10]_i_1__0_n_0\,
      Q => s_axis(78),
      R => '0'
    );
\m_axis_tid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tid_reg[11]_i_1__0_n_0\,
      Q => s_axis(79),
      R => '0'
    );
\m_axis_tid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tid_reg[12]_i_1__0_n_0\,
      Q => s_axis(80),
      R => '0'
    );
\m_axis_tid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tid_reg[13]_i_1__0_n_0\,
      Q => s_axis(81),
      R => '0'
    );
\m_axis_tid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tid_reg[14]_i_1__0_n_0\,
      Q => s_axis(82),
      R => '0'
    );
\m_axis_tid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tid_reg[15]_i_1__0_n_0\,
      Q => s_axis(83),
      R => '0'
    );
\m_axis_tid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tid_reg[16]_i_1__0_n_0\,
      Q => s_axis(84),
      R => '0'
    );
\m_axis_tid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tid_reg[17]_i_1__0_n_0\,
      Q => s_axis(85),
      R => '0'
    );
\m_axis_tid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tid_reg[18]_i_1__0_n_0\,
      Q => s_axis(86),
      R => '0'
    );
\m_axis_tid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tid_reg[19]_i_1__0_n_0\,
      Q => s_axis(87),
      R => '0'
    );
\m_axis_tid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tid_reg[1]_i_1__0_n_0\,
      Q => s_axis(69),
      R => '0'
    );
\m_axis_tid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tid_reg[20]_i_1__0_n_0\,
      Q => s_axis(88),
      R => '0'
    );
\m_axis_tid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tid_reg[2]_i_1__0_n_0\,
      Q => s_axis(70),
      R => '0'
    );
\m_axis_tid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tid_reg[3]_i_1__0_n_0\,
      Q => s_axis(71),
      R => '0'
    );
\m_axis_tid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tid_reg[4]_i_1__0_n_0\,
      Q => s_axis(72),
      R => '0'
    );
\m_axis_tid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tid_reg[5]_i_1__0_n_0\,
      Q => s_axis(73),
      R => '0'
    );
\m_axis_tid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tid_reg[6]_i_1__0_n_0\,
      Q => s_axis(74),
      R => '0'
    );
\m_axis_tid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tid_reg[7]_i_1__0_n_0\,
      Q => s_axis(75),
      R => '0'
    );
\m_axis_tid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tid_reg[8]_i_1__0_n_0\,
      Q => s_axis(76),
      R => '0'
    );
\m_axis_tid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tid_reg[9]_i_1__0_n_0\,
      Q => s_axis(77),
      R => '0'
    );
\m_axis_tkeep_reg[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tkeep_reg(1),
      I4 => temp_m_axis_tkeep_reg(1),
      O => \m_axis_tkeep_reg[1]_i_1__0_n_0\
    );
\m_axis_tkeep_reg[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tkeep_reg(3),
      I4 => temp_m_axis_tkeep_reg(3),
      O => \m_axis_tkeep_reg[3]_i_1__0_n_0\
    );
\m_axis_tkeep_reg[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tkeep_reg(5),
      I4 => temp_m_axis_tkeep_reg(5),
      O => \m_axis_tkeep_reg[5]_i_1__0_n_0\
    );
\m_axis_tkeep_reg[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tkeep_reg(7),
      I4 => temp_m_axis_tkeep_reg(7),
      O => \m_axis_tkeep_reg[7]_i_1__0_n_0\
    );
\m_axis_tkeep_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tkeep_reg[1]_i_1__0_n_0\,
      Q => s_axis(64),
      R => '0'
    );
\m_axis_tkeep_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tkeep_reg[3]_i_1__0_n_0\,
      Q => s_axis(65),
      R => '0'
    );
\m_axis_tkeep_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tkeep_reg[5]_i_1__0_n_0\,
      Q => s_axis(66),
      R => '0'
    );
\m_axis_tkeep_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tkeep_reg[7]_i_1__0_n_0\,
      Q => s_axis(67),
      R => '0'
    );
\m_axis_tlast_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => pre_fifo_axis_tready,
      I3 => temp_tlast_reg,
      I4 => temp_m_axis_tlast_reg,
      O => \m_axis_tlast_reg_i_1__0_n_0\
    );
m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => m_axis_tid_reg,
      D => \m_axis_tlast_reg_i_1__0_n_0\,
      Q => pre_fifo_axis_tlast,
      R => '0'
    );
\m_axis_tready_int_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEFFF"
    )
        port map (
      I0 => pre_fifo_axis_tready,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^pre_fifo_axis_tvalid\,
      I4 => \^temp_m_axis_tvalid_reg\,
      O => m_axis_tready_int_early
    );
m_axis_tready_int_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => m_axis_tready_int_early,
      Q => \^m_axis_tready_int_reg\,
      R => SR(0)
    );
m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => \state_reg_reg[1]_0\,
      Q => \^pre_fifo_axis_tvalid\,
      R => SR(0)
    );
\s_axis_tready_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DFFFFF00DF0000"
    )
        port map (
      I0 => state_next1,
      I1 => m_axis_tready_int_early,
      I2 => \state_reg[1]_i_2__0_n_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \s_axis_tready_reg_i_2__0_n_0\,
      O => \s_axis_tready_reg_i_1__0_n_0\
    );
\s_axis_tready_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BBBBBBBBBBBBBBB"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^q\(1),
      I2 => \^temp_tlast_reg_reg_0\,
      I3 => \rFIFOAddress_reg[22]\(7),
      I4 => rFIFOValid,
      I5 => s_axis_tready_reg_reg_n_0,
      O => \s_axis_tready_reg_i_2__0_n_0\
    );
s_axis_tready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => \s_axis_tready_reg_i_1__0_n_0\,
      Q => s_axis_tready_reg_reg_n_0,
      R => SR(0)
    );
\segment_count_reg[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => segment_count_reg(0),
      O => \segment_count_reg[0]_i_1__0_n_0\
    );
\segment_count_reg[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F00000000000000"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => s_axis_tready_reg_reg_n_0,
      I4 => \rFIFOAddress_reg[22]\(7),
      I5 => rFIFOValid,
      O => \segment_count_reg[1]_i_1__0_n_0\
    );
\segment_count_reg[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^q\(0),
      I1 => segment_count_reg(1),
      I2 => segment_count_reg(0),
      O => \segment_count_reg[1]_i_2__0_n_0\
    );
\segment_count_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1__0_n_0\,
      D => \segment_count_reg[0]_i_1__0_n_0\,
      Q => segment_count_reg(0),
      R => '0'
    );
\segment_count_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1__0_n_0\,
      D => \segment_count_reg[1]_i_2__0_n_0\,
      Q => segment_count_reg(1),
      R => '0'
    );
\state_reg[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0051335133003300"
    )
        port map (
      I0 => \temp_tlast_reg_i_1__0_n_0\,
      I1 => \^q\(1),
      I2 => \^m_axis_tready_int_reg\,
      I3 => \^q\(0),
      I4 => \state_reg[1]_i_2__0_n_0\,
      I5 => state_next1,
      O => \state_reg[0]_i_1__1_n_0\
    );
\state_reg[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30FF004430440044"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => \^q\(1),
      I2 => \state_reg[1]_i_2__0_n_0\,
      I3 => \^q\(0),
      I4 => state_next1,
      I5 => \temp_tlast_reg_i_1__0_n_0\,
      O => \state_reg[1]_i_1__0_n_0\
    );
\state_reg[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => rFIFOValid,
      I1 => \rFIFOAddress_reg[22]\(7),
      I2 => \^temp_tlast_reg_reg_0\,
      I3 => segment_count_reg(1),
      I4 => segment_count_reg(0),
      O => \state_reg[1]_i_2__0_n_0\
    );
\state_reg[1]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tready_reg_reg_n_0,
      I1 => \rFIFOAddress_reg[22]\(7),
      I2 => rFIFOValid,
      O => state_next1
    );
\state_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => \state_reg[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => \state_reg[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\temp_m_axis_tdata_reg[63]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => pre_fifo_axis_tready,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => \^m_axis_tready_int_reg\,
      O => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\
    );
\temp_m_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(0),
      Q => temp_m_axis_tdata_reg(0),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(10),
      Q => temp_m_axis_tdata_reg(10),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(11),
      Q => temp_m_axis_tdata_reg(11),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(12),
      Q => temp_m_axis_tdata_reg(12),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(13),
      Q => temp_m_axis_tdata_reg(13),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(14),
      Q => temp_m_axis_tdata_reg(14),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(15),
      Q => temp_m_axis_tdata_reg(15),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(16),
      Q => temp_m_axis_tdata_reg(16),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(17),
      Q => temp_m_axis_tdata_reg(17),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(18),
      Q => temp_m_axis_tdata_reg(18),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(19),
      Q => temp_m_axis_tdata_reg(19),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(1),
      Q => temp_m_axis_tdata_reg(1),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(20),
      Q => temp_m_axis_tdata_reg(20),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(21),
      Q => temp_m_axis_tdata_reg(21),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(22),
      Q => temp_m_axis_tdata_reg(22),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(23),
      Q => temp_m_axis_tdata_reg(23),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(24),
      Q => temp_m_axis_tdata_reg(24),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(25),
      Q => temp_m_axis_tdata_reg(25),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(26),
      Q => temp_m_axis_tdata_reg(26),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(27),
      Q => temp_m_axis_tdata_reg(27),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(28),
      Q => temp_m_axis_tdata_reg(28),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(29),
      Q => temp_m_axis_tdata_reg(29),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(2),
      Q => temp_m_axis_tdata_reg(2),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(30),
      Q => temp_m_axis_tdata_reg(30),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(31),
      Q => temp_m_axis_tdata_reg(31),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(32),
      Q => temp_m_axis_tdata_reg(32),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(33),
      Q => temp_m_axis_tdata_reg(33),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(34),
      Q => temp_m_axis_tdata_reg(34),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(35),
      Q => temp_m_axis_tdata_reg(35),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(36),
      Q => temp_m_axis_tdata_reg(36),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(37),
      Q => temp_m_axis_tdata_reg(37),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(38),
      Q => temp_m_axis_tdata_reg(38),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(39),
      Q => temp_m_axis_tdata_reg(39),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(3),
      Q => temp_m_axis_tdata_reg(3),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(40),
      Q => temp_m_axis_tdata_reg(40),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(41),
      Q => temp_m_axis_tdata_reg(41),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(42),
      Q => temp_m_axis_tdata_reg(42),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(43),
      Q => temp_m_axis_tdata_reg(43),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(44),
      Q => temp_m_axis_tdata_reg(44),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(45),
      Q => temp_m_axis_tdata_reg(45),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(46),
      Q => temp_m_axis_tdata_reg(46),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(47),
      Q => temp_m_axis_tdata_reg(47),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(48),
      Q => temp_m_axis_tdata_reg(48),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(49),
      Q => temp_m_axis_tdata_reg(49),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(4),
      Q => temp_m_axis_tdata_reg(4),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(50),
      Q => temp_m_axis_tdata_reg(50),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(51),
      Q => temp_m_axis_tdata_reg(51),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(52),
      Q => temp_m_axis_tdata_reg(52),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(53),
      Q => temp_m_axis_tdata_reg(53),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(54),
      Q => temp_m_axis_tdata_reg(54),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(55),
      Q => temp_m_axis_tdata_reg(55),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(56),
      Q => temp_m_axis_tdata_reg(56),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(57),
      Q => temp_m_axis_tdata_reg(57),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(58),
      Q => temp_m_axis_tdata_reg(58),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(59),
      Q => temp_m_axis_tdata_reg(59),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(5),
      Q => temp_m_axis_tdata_reg(5),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(60),
      Q => temp_m_axis_tdata_reg(60),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(61),
      Q => temp_m_axis_tdata_reg(61),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(62),
      Q => temp_m_axis_tdata_reg(62),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(63),
      Q => temp_m_axis_tdata_reg(63),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(6),
      Q => temp_m_axis_tdata_reg(6),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(7),
      Q => temp_m_axis_tdata_reg(7),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(8),
      Q => temp_m_axis_tdata_reg(8),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tdata_reg(9),
      Q => temp_m_axis_tdata_reg(9),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tid_reg(0),
      Q => temp_m_axis_tid_reg(0),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tid_reg(10),
      Q => temp_m_axis_tid_reg(10),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tid_reg(11),
      Q => temp_m_axis_tid_reg(11),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tid_reg(12),
      Q => temp_m_axis_tid_reg(12),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tid_reg(13),
      Q => temp_m_axis_tid_reg(13),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tid_reg(14),
      Q => temp_m_axis_tid_reg(14),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tid_reg(15),
      Q => temp_m_axis_tid_reg(15),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tid_reg(16),
      Q => temp_m_axis_tid_reg(16),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tid_reg(17),
      Q => temp_m_axis_tid_reg(17),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tid_reg(18),
      Q => temp_m_axis_tid_reg(18),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tid_reg(19),
      Q => temp_m_axis_tid_reg(19),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tid_reg(1),
      Q => temp_m_axis_tid_reg(1),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tid_reg(20),
      Q => temp_m_axis_tid_reg(20),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tid_reg(2),
      Q => temp_m_axis_tid_reg(2),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tid_reg(3),
      Q => temp_m_axis_tid_reg(3),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tid_reg(4),
      Q => temp_m_axis_tid_reg(4),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tid_reg(5),
      Q => temp_m_axis_tid_reg(5),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tid_reg(6),
      Q => temp_m_axis_tid_reg(6),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tid_reg(7),
      Q => temp_m_axis_tid_reg(7),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tid_reg(8),
      Q => temp_m_axis_tid_reg(8),
      R => '0'
    );
\temp_m_axis_tid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tid_reg(9),
      Q => temp_m_axis_tid_reg(9),
      R => '0'
    );
\temp_m_axis_tkeep_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tkeep_reg(1),
      Q => temp_m_axis_tkeep_reg(1),
      R => '0'
    );
\temp_m_axis_tkeep_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tkeep_reg(3),
      Q => temp_m_axis_tkeep_reg(3),
      R => '0'
    );
\temp_m_axis_tkeep_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tkeep_reg(5),
      Q => temp_m_axis_tkeep_reg(5),
      R => '0'
    );
\temp_m_axis_tkeep_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tkeep_reg(7),
      Q => temp_m_axis_tkeep_reg(7),
      R => '0'
    );
temp_m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \temp_m_axis_tdata_reg[63]_i_1__0_n_0\,
      D => temp_tlast_reg,
      Q => temp_m_axis_tlast_reg,
      R => '0'
    );
\temp_m_axis_tvalid_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00E2000000AA00"
    )
        port map (
      I0 => \^temp_m_axis_tvalid_reg\,
      I1 => \^pre_fifo_axis_tvalid\,
      I2 => \temp_m_axis_tvalid_reg_i_2__0_n_0\,
      I3 => \roTrigResetn_reg[0]\,
      I4 => pre_fifo_axis_tready,
      I5 => \^m_axis_tready_int_reg\,
      O => \temp_m_axis_tvalid_reg_i_1__0_n_0\
    );
\temp_m_axis_tvalid_reg_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \temp_m_axis_tvalid_reg_i_2__0_n_0\
    );
temp_m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => \temp_m_axis_tvalid_reg_i_1__0_n_0\,
      Q => \^temp_m_axis_tvalid_reg\,
      R => '0'
    );
\temp_tdata_reg[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => segment_count_reg(0),
      I1 => segment_count_reg(1),
      I2 => \^q\(0),
      I3 => \rFIFOData_reg[15]\(0),
      O => p_1_in(0)
    );
\temp_tdata_reg[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => segment_count_reg(0),
      I1 => segment_count_reg(1),
      I2 => \^q\(0),
      I3 => \rFIFOData_reg[15]\(10),
      O => p_1_in(10)
    );
\temp_tdata_reg[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => segment_count_reg(0),
      I1 => segment_count_reg(1),
      I2 => \^q\(0),
      I3 => \rFIFOData_reg[15]\(11),
      O => p_1_in(11)
    );
\temp_tdata_reg[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => segment_count_reg(0),
      I1 => segment_count_reg(1),
      I2 => \^q\(0),
      I3 => \rFIFOData_reg[15]\(12),
      O => p_1_in(12)
    );
\temp_tdata_reg[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => segment_count_reg(0),
      I1 => segment_count_reg(1),
      I2 => \^q\(0),
      I3 => \rFIFOData_reg[15]\(13),
      O => p_1_in(13)
    );
\temp_tdata_reg[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => segment_count_reg(0),
      I1 => segment_count_reg(1),
      I2 => \^q\(0),
      I3 => \rFIFOData_reg[15]\(14),
      O => p_1_in(14)
    );
\temp_tdata_reg[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F001F1F00000000"
    )
        port map (
      I0 => segment_count_reg(0),
      I1 => segment_count_reg(1),
      I2 => \^q\(0),
      I3 => \^m_axis_tready_int_reg\,
      I4 => \^q\(1),
      I5 => state_next1,
      O => p_0_in(15)
    );
\temp_tdata_reg[15]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => segment_count_reg(0),
      I1 => segment_count_reg(1),
      I2 => \^q\(0),
      I3 => \rFIFOData_reg[15]\(15),
      O => p_1_in(15)
    );
\temp_tdata_reg[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \rFIFOData_reg[15]\(0),
      I1 => segment_count_reg(0),
      I2 => segment_count_reg(1),
      O => \temp_tdata_reg[16]_i_1__0_n_0\
    );
\temp_tdata_reg[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \rFIFOData_reg[15]\(1),
      I1 => segment_count_reg(0),
      I2 => segment_count_reg(1),
      O => \temp_tdata_reg[17]_i_1__0_n_0\
    );
\temp_tdata_reg[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \rFIFOData_reg[15]\(2),
      I1 => segment_count_reg(0),
      I2 => segment_count_reg(1),
      O => \temp_tdata_reg[18]_i_1__0_n_0\
    );
\temp_tdata_reg[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \rFIFOData_reg[15]\(3),
      I1 => segment_count_reg(0),
      I2 => segment_count_reg(1),
      O => \temp_tdata_reg[19]_i_1__0_n_0\
    );
\temp_tdata_reg[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => segment_count_reg(0),
      I1 => segment_count_reg(1),
      I2 => \^q\(0),
      I3 => \rFIFOData_reg[15]\(1),
      O => p_1_in(1)
    );
\temp_tdata_reg[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \rFIFOData_reg[15]\(4),
      I1 => segment_count_reg(0),
      I2 => segment_count_reg(1),
      O => \temp_tdata_reg[20]_i_1__0_n_0\
    );
\temp_tdata_reg[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \rFIFOData_reg[15]\(5),
      I1 => segment_count_reg(0),
      I2 => segment_count_reg(1),
      O => \temp_tdata_reg[21]_i_1__0_n_0\
    );
\temp_tdata_reg[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \rFIFOData_reg[15]\(6),
      I1 => segment_count_reg(0),
      I2 => segment_count_reg(1),
      O => \temp_tdata_reg[22]_i_1__0_n_0\
    );
\temp_tdata_reg[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \rFIFOData_reg[15]\(7),
      I1 => segment_count_reg(0),
      I2 => segment_count_reg(1),
      O => \temp_tdata_reg[23]_i_1__0_n_0\
    );
\temp_tdata_reg[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \rFIFOData_reg[15]\(8),
      I1 => segment_count_reg(0),
      I2 => segment_count_reg(1),
      O => \temp_tdata_reg[24]_i_1__0_n_0\
    );
\temp_tdata_reg[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \rFIFOData_reg[15]\(9),
      I1 => segment_count_reg(0),
      I2 => segment_count_reg(1),
      O => \temp_tdata_reg[25]_i_1__0_n_0\
    );
\temp_tdata_reg[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \rFIFOData_reg[15]\(10),
      I1 => segment_count_reg(0),
      I2 => segment_count_reg(1),
      O => \temp_tdata_reg[26]_i_1__0_n_0\
    );
\temp_tdata_reg[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \rFIFOData_reg[15]\(11),
      I1 => segment_count_reg(0),
      I2 => segment_count_reg(1),
      O => \temp_tdata_reg[27]_i_1__0_n_0\
    );
\temp_tdata_reg[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \rFIFOData_reg[15]\(12),
      I1 => segment_count_reg(0),
      I2 => segment_count_reg(1),
      O => \temp_tdata_reg[28]_i_1__0_n_0\
    );
\temp_tdata_reg[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \rFIFOData_reg[15]\(13),
      I1 => segment_count_reg(0),
      I2 => segment_count_reg(1),
      O => \temp_tdata_reg[29]_i_1__0_n_0\
    );
\temp_tdata_reg[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => segment_count_reg(0),
      I1 => segment_count_reg(1),
      I2 => \^q\(0),
      I3 => \rFIFOData_reg[15]\(2),
      O => p_1_in(2)
    );
\temp_tdata_reg[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \rFIFOData_reg[15]\(14),
      I1 => segment_count_reg(0),
      I2 => segment_count_reg(1),
      O => \temp_tdata_reg[30]_i_1__0_n_0\
    );
\temp_tdata_reg[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4500"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^m_axis_tready_int_reg\,
      I2 => \^q\(1),
      I3 => state_next1,
      O => \temp_tdata_reg[31]_i_1__0_n_0\
    );
\temp_tdata_reg[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F002F2F00000000"
    )
        port map (
      I0 => segment_count_reg(0),
      I1 => segment_count_reg(1),
      I2 => \^q\(0),
      I3 => \^m_axis_tready_int_reg\,
      I4 => \^q\(1),
      I5 => state_next1,
      O => p_0_in(31)
    );
\temp_tdata_reg[31]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \rFIFOData_reg[15]\(15),
      I1 => segment_count_reg(0),
      I2 => segment_count_reg(1),
      O => \temp_tdata_reg[31]_i_3__0_n_0\
    );
\temp_tdata_reg[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => segment_count_reg(0),
      I2 => \rFIFOData_reg[15]\(0),
      O => temp_tdata_next04_out(32)
    );
\temp_tdata_reg[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => segment_count_reg(0),
      I2 => \rFIFOData_reg[15]\(1),
      O => temp_tdata_next04_out(33)
    );
\temp_tdata_reg[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => segment_count_reg(0),
      I2 => \rFIFOData_reg[15]\(2),
      O => temp_tdata_next04_out(34)
    );
\temp_tdata_reg[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => segment_count_reg(0),
      I2 => \rFIFOData_reg[15]\(3),
      O => temp_tdata_next04_out(35)
    );
\temp_tdata_reg[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => segment_count_reg(0),
      I2 => \rFIFOData_reg[15]\(4),
      O => temp_tdata_next04_out(36)
    );
\temp_tdata_reg[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => segment_count_reg(0),
      I2 => \rFIFOData_reg[15]\(5),
      O => temp_tdata_next04_out(37)
    );
\temp_tdata_reg[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => segment_count_reg(0),
      I2 => \rFIFOData_reg[15]\(6),
      O => temp_tdata_next04_out(38)
    );
\temp_tdata_reg[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => segment_count_reg(0),
      I2 => \rFIFOData_reg[15]\(7),
      O => temp_tdata_next04_out(39)
    );
\temp_tdata_reg[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => segment_count_reg(0),
      I1 => segment_count_reg(1),
      I2 => \^q\(0),
      I3 => \rFIFOData_reg[15]\(3),
      O => p_1_in(3)
    );
\temp_tdata_reg[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => segment_count_reg(0),
      I2 => \rFIFOData_reg[15]\(8),
      O => temp_tdata_next04_out(40)
    );
\temp_tdata_reg[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => segment_count_reg(0),
      I2 => \rFIFOData_reg[15]\(9),
      O => temp_tdata_next04_out(41)
    );
\temp_tdata_reg[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => segment_count_reg(0),
      I2 => \rFIFOData_reg[15]\(10),
      O => temp_tdata_next04_out(42)
    );
\temp_tdata_reg[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => segment_count_reg(0),
      I2 => \rFIFOData_reg[15]\(11),
      O => temp_tdata_next04_out(43)
    );
\temp_tdata_reg[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => segment_count_reg(0),
      I2 => \rFIFOData_reg[15]\(12),
      O => temp_tdata_next04_out(44)
    );
\temp_tdata_reg[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => segment_count_reg(0),
      I2 => \rFIFOData_reg[15]\(13),
      O => temp_tdata_next04_out(45)
    );
\temp_tdata_reg[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => segment_count_reg(0),
      I2 => \rFIFOData_reg[15]\(14),
      O => temp_tdata_next04_out(46)
    );
\temp_tdata_reg[47]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4500"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^m_axis_tready_int_reg\,
      I2 => \^q\(1),
      I3 => state_next1,
      O => \temp_tdata_reg[47]_i_1__0_n_0\
    );
\temp_tdata_reg[47]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F002F2F00000000"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => segment_count_reg(0),
      I2 => \^q\(0),
      I3 => \^m_axis_tready_int_reg\,
      I4 => \^q\(1),
      I5 => state_next1,
      O => p_0_in(47)
    );
\temp_tdata_reg[47]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => segment_count_reg(0),
      I2 => \rFIFOData_reg[15]\(15),
      O => temp_tdata_next04_out(47)
    );
\temp_tdata_reg[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => \rFIFOData_reg[15]\(0),
      I2 => segment_count_reg(0),
      O => temp_tdata_next04_out(48)
    );
\temp_tdata_reg[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => \rFIFOData_reg[15]\(1),
      I2 => segment_count_reg(0),
      O => temp_tdata_next04_out(49)
    );
\temp_tdata_reg[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => segment_count_reg(0),
      I1 => segment_count_reg(1),
      I2 => \^q\(0),
      I3 => \rFIFOData_reg[15]\(4),
      O => p_1_in(4)
    );
\temp_tdata_reg[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => \rFIFOData_reg[15]\(2),
      I2 => segment_count_reg(0),
      O => temp_tdata_next04_out(50)
    );
\temp_tdata_reg[51]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => \rFIFOData_reg[15]\(3),
      I2 => segment_count_reg(0),
      O => temp_tdata_next04_out(51)
    );
\temp_tdata_reg[52]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => \rFIFOData_reg[15]\(4),
      I2 => segment_count_reg(0),
      O => temp_tdata_next04_out(52)
    );
\temp_tdata_reg[53]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => \rFIFOData_reg[15]\(5),
      I2 => segment_count_reg(0),
      O => temp_tdata_next04_out(53)
    );
\temp_tdata_reg[54]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => \rFIFOData_reg[15]\(6),
      I2 => segment_count_reg(0),
      O => temp_tdata_next04_out(54)
    );
\temp_tdata_reg[55]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => \rFIFOData_reg[15]\(7),
      I2 => segment_count_reg(0),
      O => temp_tdata_next04_out(55)
    );
\temp_tdata_reg[56]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => \rFIFOData_reg[15]\(8),
      I2 => segment_count_reg(0),
      O => temp_tdata_next04_out(56)
    );
\temp_tdata_reg[57]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => \rFIFOData_reg[15]\(9),
      I2 => segment_count_reg(0),
      O => temp_tdata_next04_out(57)
    );
\temp_tdata_reg[58]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => \rFIFOData_reg[15]\(10),
      I2 => segment_count_reg(0),
      O => temp_tdata_next04_out(58)
    );
\temp_tdata_reg[59]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => \rFIFOData_reg[15]\(11),
      I2 => segment_count_reg(0),
      O => temp_tdata_next04_out(59)
    );
\temp_tdata_reg[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => segment_count_reg(0),
      I1 => segment_count_reg(1),
      I2 => \^q\(0),
      I3 => \rFIFOData_reg[15]\(5),
      O => p_1_in(5)
    );
\temp_tdata_reg[60]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => \rFIFOData_reg[15]\(12),
      I2 => segment_count_reg(0),
      O => temp_tdata_next04_out(60)
    );
\temp_tdata_reg[61]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => \rFIFOData_reg[15]\(13),
      I2 => segment_count_reg(0),
      O => temp_tdata_next04_out(61)
    );
\temp_tdata_reg[62]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => \rFIFOData_reg[15]\(14),
      I2 => segment_count_reg(0),
      O => temp_tdata_next04_out(62)
    );
\temp_tdata_reg[63]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4500"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^m_axis_tready_int_reg\,
      I2 => \^q\(1),
      I3 => state_next1,
      O => \temp_tdata_reg[63]_i_1__0_n_0\
    );
\temp_tdata_reg[63]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F008F8F00000000"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => segment_count_reg(0),
      I2 => \^q\(0),
      I3 => \^m_axis_tready_int_reg\,
      I4 => \^q\(1),
      I5 => state_next1,
      O => p_0_in(63)
    );
\temp_tdata_reg[63]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => \rFIFOData_reg[15]\(15),
      I2 => segment_count_reg(0),
      O => temp_tdata_next04_out(63)
    );
\temp_tdata_reg[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => segment_count_reg(0),
      I1 => segment_count_reg(1),
      I2 => \^q\(0),
      I3 => \rFIFOData_reg[15]\(6),
      O => p_1_in(6)
    );
\temp_tdata_reg[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => segment_count_reg(0),
      I1 => segment_count_reg(1),
      I2 => \^q\(0),
      I3 => \rFIFOData_reg[15]\(7),
      O => p_1_in(7)
    );
\temp_tdata_reg[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => segment_count_reg(0),
      I1 => segment_count_reg(1),
      I2 => \^q\(0),
      I3 => \rFIFOData_reg[15]\(8),
      O => p_1_in(8)
    );
\temp_tdata_reg[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => segment_count_reg(0),
      I1 => segment_count_reg(1),
      I2 => \^q\(0),
      I3 => \rFIFOData_reg[15]\(9),
      O => p_1_in(9)
    );
\temp_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(15),
      D => p_1_in(0),
      Q => temp_tdata_reg(0),
      R => '0'
    );
\temp_tdata_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(15),
      D => p_1_in(10),
      Q => temp_tdata_reg(10),
      R => '0'
    );
\temp_tdata_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(15),
      D => p_1_in(11),
      Q => temp_tdata_reg(11),
      R => '0'
    );
\temp_tdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(15),
      D => p_1_in(12),
      Q => temp_tdata_reg(12),
      R => '0'
    );
\temp_tdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(15),
      D => p_1_in(13),
      Q => temp_tdata_reg(13),
      R => '0'
    );
\temp_tdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(15),
      D => p_1_in(14),
      Q => temp_tdata_reg(14),
      R => '0'
    );
\temp_tdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(15),
      D => p_1_in(15),
      Q => temp_tdata_reg(15),
      R => '0'
    );
\temp_tdata_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(31),
      D => \temp_tdata_reg[16]_i_1__0_n_0\,
      Q => temp_tdata_reg(16),
      R => \temp_tdata_reg[31]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(31),
      D => \temp_tdata_reg[17]_i_1__0_n_0\,
      Q => temp_tdata_reg(17),
      R => \temp_tdata_reg[31]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(31),
      D => \temp_tdata_reg[18]_i_1__0_n_0\,
      Q => temp_tdata_reg(18),
      R => \temp_tdata_reg[31]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(31),
      D => \temp_tdata_reg[19]_i_1__0_n_0\,
      Q => temp_tdata_reg(19),
      R => \temp_tdata_reg[31]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(15),
      D => p_1_in(1),
      Q => temp_tdata_reg(1),
      R => '0'
    );
\temp_tdata_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(31),
      D => \temp_tdata_reg[20]_i_1__0_n_0\,
      Q => temp_tdata_reg(20),
      R => \temp_tdata_reg[31]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(31),
      D => \temp_tdata_reg[21]_i_1__0_n_0\,
      Q => temp_tdata_reg(21),
      R => \temp_tdata_reg[31]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(31),
      D => \temp_tdata_reg[22]_i_1__0_n_0\,
      Q => temp_tdata_reg(22),
      R => \temp_tdata_reg[31]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(31),
      D => \temp_tdata_reg[23]_i_1__0_n_0\,
      Q => temp_tdata_reg(23),
      R => \temp_tdata_reg[31]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(31),
      D => \temp_tdata_reg[24]_i_1__0_n_0\,
      Q => temp_tdata_reg(24),
      R => \temp_tdata_reg[31]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(31),
      D => \temp_tdata_reg[25]_i_1__0_n_0\,
      Q => temp_tdata_reg(25),
      R => \temp_tdata_reg[31]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(31),
      D => \temp_tdata_reg[26]_i_1__0_n_0\,
      Q => temp_tdata_reg(26),
      R => \temp_tdata_reg[31]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(31),
      D => \temp_tdata_reg[27]_i_1__0_n_0\,
      Q => temp_tdata_reg(27),
      R => \temp_tdata_reg[31]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(31),
      D => \temp_tdata_reg[28]_i_1__0_n_0\,
      Q => temp_tdata_reg(28),
      R => \temp_tdata_reg[31]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(31),
      D => \temp_tdata_reg[29]_i_1__0_n_0\,
      Q => temp_tdata_reg(29),
      R => \temp_tdata_reg[31]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(15),
      D => p_1_in(2),
      Q => temp_tdata_reg(2),
      R => '0'
    );
\temp_tdata_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(31),
      D => \temp_tdata_reg[30]_i_1__0_n_0\,
      Q => temp_tdata_reg(30),
      R => \temp_tdata_reg[31]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(31),
      D => \temp_tdata_reg[31]_i_3__0_n_0\,
      Q => temp_tdata_reg(31),
      R => \temp_tdata_reg[31]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(47),
      D => temp_tdata_next04_out(32),
      Q => temp_tdata_reg(32),
      R => \temp_tdata_reg[47]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(47),
      D => temp_tdata_next04_out(33),
      Q => temp_tdata_reg(33),
      R => \temp_tdata_reg[47]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(47),
      D => temp_tdata_next04_out(34),
      Q => temp_tdata_reg(34),
      R => \temp_tdata_reg[47]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(47),
      D => temp_tdata_next04_out(35),
      Q => temp_tdata_reg(35),
      R => \temp_tdata_reg[47]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(47),
      D => temp_tdata_next04_out(36),
      Q => temp_tdata_reg(36),
      R => \temp_tdata_reg[47]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(47),
      D => temp_tdata_next04_out(37),
      Q => temp_tdata_reg(37),
      R => \temp_tdata_reg[47]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(47),
      D => temp_tdata_next04_out(38),
      Q => temp_tdata_reg(38),
      R => \temp_tdata_reg[47]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(47),
      D => temp_tdata_next04_out(39),
      Q => temp_tdata_reg(39),
      R => \temp_tdata_reg[47]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(15),
      D => p_1_in(3),
      Q => temp_tdata_reg(3),
      R => '0'
    );
\temp_tdata_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(47),
      D => temp_tdata_next04_out(40),
      Q => temp_tdata_reg(40),
      R => \temp_tdata_reg[47]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(47),
      D => temp_tdata_next04_out(41),
      Q => temp_tdata_reg(41),
      R => \temp_tdata_reg[47]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(47),
      D => temp_tdata_next04_out(42),
      Q => temp_tdata_reg(42),
      R => \temp_tdata_reg[47]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(47),
      D => temp_tdata_next04_out(43),
      Q => temp_tdata_reg(43),
      R => \temp_tdata_reg[47]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(47),
      D => temp_tdata_next04_out(44),
      Q => temp_tdata_reg(44),
      R => \temp_tdata_reg[47]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(47),
      D => temp_tdata_next04_out(45),
      Q => temp_tdata_reg(45),
      R => \temp_tdata_reg[47]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(47),
      D => temp_tdata_next04_out(46),
      Q => temp_tdata_reg(46),
      R => \temp_tdata_reg[47]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(47),
      D => temp_tdata_next04_out(47),
      Q => temp_tdata_reg(47),
      R => \temp_tdata_reg[47]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(63),
      D => temp_tdata_next04_out(48),
      Q => temp_tdata_reg(48),
      R => \temp_tdata_reg[63]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(63),
      D => temp_tdata_next04_out(49),
      Q => temp_tdata_reg(49),
      R => \temp_tdata_reg[63]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(15),
      D => p_1_in(4),
      Q => temp_tdata_reg(4),
      R => '0'
    );
\temp_tdata_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(63),
      D => temp_tdata_next04_out(50),
      Q => temp_tdata_reg(50),
      R => \temp_tdata_reg[63]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(63),
      D => temp_tdata_next04_out(51),
      Q => temp_tdata_reg(51),
      R => \temp_tdata_reg[63]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(63),
      D => temp_tdata_next04_out(52),
      Q => temp_tdata_reg(52),
      R => \temp_tdata_reg[63]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(63),
      D => temp_tdata_next04_out(53),
      Q => temp_tdata_reg(53),
      R => \temp_tdata_reg[63]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(63),
      D => temp_tdata_next04_out(54),
      Q => temp_tdata_reg(54),
      R => \temp_tdata_reg[63]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(63),
      D => temp_tdata_next04_out(55),
      Q => temp_tdata_reg(55),
      R => \temp_tdata_reg[63]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(63),
      D => temp_tdata_next04_out(56),
      Q => temp_tdata_reg(56),
      R => \temp_tdata_reg[63]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(63),
      D => temp_tdata_next04_out(57),
      Q => temp_tdata_reg(57),
      R => \temp_tdata_reg[63]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(63),
      D => temp_tdata_next04_out(58),
      Q => temp_tdata_reg(58),
      R => \temp_tdata_reg[63]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(63),
      D => temp_tdata_next04_out(59),
      Q => temp_tdata_reg(59),
      R => \temp_tdata_reg[63]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(15),
      D => p_1_in(5),
      Q => temp_tdata_reg(5),
      R => '0'
    );
\temp_tdata_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(63),
      D => temp_tdata_next04_out(60),
      Q => temp_tdata_reg(60),
      R => \temp_tdata_reg[63]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(63),
      D => temp_tdata_next04_out(61),
      Q => temp_tdata_reg(61),
      R => \temp_tdata_reg[63]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(63),
      D => temp_tdata_next04_out(62),
      Q => temp_tdata_reg(62),
      R => \temp_tdata_reg[63]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(63),
      D => temp_tdata_next04_out(63),
      Q => temp_tdata_reg(63),
      R => \temp_tdata_reg[63]_i_1__0_n_0\
    );
\temp_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(15),
      D => p_1_in(6),
      Q => temp_tdata_reg(6),
      R => '0'
    );
\temp_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(15),
      D => p_1_in(7),
      Q => temp_tdata_reg(7),
      R => '0'
    );
\temp_tdata_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(15),
      D => p_1_in(8),
      Q => temp_tdata_reg(8),
      R => '0'
    );
\temp_tdata_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(15),
      D => p_1_in(9),
      Q => temp_tdata_reg(9),
      R => '0'
    );
\temp_tid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1__0_n_0\,
      D => \rFIFOAddress_reg[22]\(2),
      Q => temp_tid_reg(0),
      R => '0'
    );
\temp_tid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1__0_n_0\,
      D => \rFIFOAddress_reg[22]\(12),
      Q => temp_tid_reg(10),
      R => '0'
    );
\temp_tid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1__0_n_0\,
      D => \rFIFOAddress_reg[22]\(13),
      Q => temp_tid_reg(11),
      R => '0'
    );
\temp_tid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1__0_n_0\,
      D => \rFIFOAddress_reg[22]\(14),
      Q => temp_tid_reg(12),
      R => '0'
    );
\temp_tid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1__0_n_0\,
      D => \rFIFOAddress_reg[22]\(15),
      Q => temp_tid_reg(13),
      R => '0'
    );
\temp_tid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1__0_n_0\,
      D => \rFIFOAddress_reg[22]\(16),
      Q => temp_tid_reg(14),
      R => '0'
    );
\temp_tid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1__0_n_0\,
      D => \rFIFOAddress_reg[22]\(17),
      Q => temp_tid_reg(15),
      R => '0'
    );
\temp_tid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1__0_n_0\,
      D => \rFIFOAddress_reg[22]\(18),
      Q => temp_tid_reg(16),
      R => '0'
    );
\temp_tid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1__0_n_0\,
      D => \rFIFOAddress_reg[22]\(19),
      Q => temp_tid_reg(17),
      R => '0'
    );
\temp_tid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1__0_n_0\,
      D => \rFIFOAddress_reg[22]\(20),
      Q => temp_tid_reg(18),
      R => '0'
    );
\temp_tid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1__0_n_0\,
      D => \rFIFOAddress_reg[22]\(21),
      Q => temp_tid_reg(19),
      R => '0'
    );
\temp_tid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1__0_n_0\,
      D => \rFIFOAddress_reg[22]\(3),
      Q => temp_tid_reg(1),
      R => '0'
    );
\temp_tid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1__0_n_0\,
      D => \rFIFOAddress_reg[22]\(22),
      Q => temp_tid_reg(20),
      R => '0'
    );
\temp_tid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1__0_n_0\,
      D => \rFIFOAddress_reg[22]\(4),
      Q => temp_tid_reg(2),
      R => '0'
    );
\temp_tid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1__0_n_0\,
      D => \rFIFOAddress_reg[22]\(5),
      Q => temp_tid_reg(3),
      R => '0'
    );
\temp_tid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1__0_n_0\,
      D => \rFIFOAddress_reg[22]\(6),
      Q => temp_tid_reg(4),
      R => '0'
    );
\temp_tid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1__0_n_0\,
      D => \rFIFOAddress_reg[22]\(7),
      Q => temp_tid_reg(5),
      R => '0'
    );
\temp_tid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1__0_n_0\,
      D => \rFIFOAddress_reg[22]\(8),
      Q => temp_tid_reg(6),
      R => '0'
    );
\temp_tid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1__0_n_0\,
      D => \rFIFOAddress_reg[22]\(9),
      Q => temp_tid_reg(7),
      R => '0'
    );
\temp_tid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1__0_n_0\,
      D => \rFIFOAddress_reg[22]\(10),
      Q => temp_tid_reg(8),
      R => '0'
    );
\temp_tid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1__0_n_0\,
      D => \rFIFOAddress_reg[22]\(11),
      Q => temp_tid_reg(9),
      R => '0'
    );
\temp_tkeep_reg[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => segment_count_reg(0),
      I1 => segment_count_reg(1),
      I2 => \^q\(0),
      I3 => \rFIFOAddress_reg[22]\(7),
      O => \temp_tkeep_reg[1]_i_1__0_n_0\
    );
\temp_tkeep_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \rFIFOAddress_reg[22]\(7),
      I1 => segment_count_reg(0),
      I2 => segment_count_reg(1),
      O => \temp_tkeep_reg[3]_i_1_n_0\
    );
\temp_tkeep_reg[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => segment_count_reg(0),
      I2 => \rFIFOAddress_reg[22]\(7),
      O => temp_tkeep_next04_out(5)
    );
\temp_tkeep_reg[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => segment_count_reg(1),
      I1 => \rFIFOAddress_reg[22]\(7),
      I2 => segment_count_reg(0),
      O => temp_tkeep_next04_out(7)
    );
\temp_tkeep_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(15),
      D => \temp_tkeep_reg[1]_i_1__0_n_0\,
      Q => temp_tkeep_reg(1),
      R => '0'
    );
\temp_tkeep_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(31),
      D => \temp_tkeep_reg[3]_i_1_n_0\,
      Q => temp_tkeep_reg(3),
      R => \temp_tdata_reg[31]_i_1__0_n_0\
    );
\temp_tkeep_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(47),
      D => temp_tkeep_next04_out(5),
      Q => temp_tkeep_reg(5),
      R => \temp_tdata_reg[47]_i_1__0_n_0\
    );
\temp_tkeep_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => p_0_in(63),
      D => temp_tkeep_next04_out(7),
      Q => temp_tkeep_reg(7),
      R => \temp_tdata_reg[63]_i_1__0_n_0\
    );
\temp_tlast_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^temp_tlast_reg_reg_0\,
      I1 => \rFIFOAddress_reg[22]\(7),
      I2 => rFIFOValid,
      O => \temp_tlast_reg_i_1__0_n_0\
    );
temp_tlast_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => CO(0),
      I1 => \rFIFOAddress_reg[22]\(5),
      I2 => \rFIFOAddress_reg[22]\(6),
      I3 => \rFIFOAddress_reg[22]\(4),
      I4 => temp_tlast_reg_i_3_n_0,
      O => \^temp_tlast_reg_reg_0\
    );
temp_tlast_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rFIFOAddress_reg[22]\(1),
      I1 => \rFIFOAddress_reg[22]\(0),
      I2 => \rFIFOAddress_reg[22]\(3),
      I3 => \rFIFOAddress_reg[22]\(2),
      O => temp_tlast_reg_i_3_n_0
    );
temp_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \segment_count_reg[1]_i_1__0_n_0\,
      D => \temp_tlast_reg_i_1__0_n_0\,
      Q => temp_tlast_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo is
  port (
    s_rst_sync1_reg : out STD_LOGIC;
    m_rst_sync1_reg : out STD_LOGIC;
    \wr_ptr_cur_reg_reg[0]_0\ : out STD_LOGIC;
    good_frame_sync4_reg_reg_0 : out STD_LOGIC;
    wr_ptr_update_reg : out STD_LOGIC;
    wr_ptr_update_sync2_reg : out STD_LOGIC;
    wr_ptr_update_sync3_reg : out STD_LOGIC;
    wr_ptr_update_ack_sync2_reg : out STD_LOGIC;
    good_frame_sync1_reg : out STD_LOGIC;
    good_frame_sync3_reg : out STD_LOGIC;
    good_frame_sync4_reg : out STD_LOGIC;
    wr_ptr_update_valid_reg : out STD_LOGIC;
    mem_read_data_valid_reg : out STD_LOGIC;
    mem_reg_0_0 : out STD_LOGIC;
    good_frame_sync1_reg_reg_0 : out STD_LOGIC;
    wr_ptr_next113_out : out STD_LOGIC;
    wr_ptr_next1 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg_reg[2]\ : out STD_LOGIC;
    mem_read_data_reg : out STD_LOGIC_VECTOR ( 101 downto 0 );
    pre_fifo_axis_tready : out STD_LOGIC;
    iTrigClk : in STD_LOGIC;
    \roTrigResetn_reg[0]\ : in STD_LOGIC;
    s_axil_clk : in STD_LOGIC;
    s_rst_sync2_reg0 : in STD_LOGIC;
    good_frame_sync1_reg0 : in STD_LOGIC;
    m_axis_tvalid_reg_reg_0 : in STD_LOGIC;
    mem_read_data_valid_reg_reg_0 : in STD_LOGIC;
    pre_fifo_axis_tlast : in STD_LOGIC;
    s_axis_write_data_tready : in STD_LOGIC;
    rDMAFIFOSel : in STD_LOGIC;
    rDMAFIFOSel_reg : in STD_LOGIC;
    mem_reg_1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wm_axis_tvalid_1 : in STD_LOGIC;
    s_axis : in STD_LOGIC_VECTOR ( 88 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_ptr_update_valid_reg_reg_0 : in STD_LOGIC;
    pre_fifo_axis_tvalid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal drop_frame_reg : STD_LOGIC;
  signal drop_frame_reg_i_1_n_0 : STD_LOGIC;
  signal full_cur : STD_LOGIC;
  signal full_cur14_out : STD_LOGIC;
  signal full_wr0 : STD_LOGIC;
  signal good_frame_reg_i_1_n_0 : STD_LOGIC;
  signal \^good_frame_sync1_reg\ : STD_LOGIC;
  signal good_frame_sync2_reg : STD_LOGIC;
  signal \^good_frame_sync3_reg\ : STD_LOGIC;
  signal \^good_frame_sync4_reg_reg_0\ : STD_LOGIC;
  signal m_rst_sync2_reg : STD_LOGIC;
  signal \^mem_read_data_reg\ : STD_LOGIC_VECTOR ( 101 downto 0 );
  signal \^mem_read_data_valid_reg\ : STD_LOGIC;
  signal \^mem_reg_0_0\ : STD_LOGIC;
  signal mem_reg_0_i_10_n_0 : STD_LOGIC;
  signal mem_reg_0_i_11_n_0 : STD_LOGIC;
  signal mem_reg_0_i_12_n_0 : STD_LOGIC;
  signal mem_reg_0_i_13_n_0 : STD_LOGIC;
  signal mem_reg_0_i_14_n_0 : STD_LOGIC;
  signal mem_reg_0_i_15_n_0 : STD_LOGIC;
  signal mem_reg_0_i_17_n_0 : STD_LOGIC;
  signal mem_reg_0_i_18_n_0 : STD_LOGIC;
  signal mem_reg_0_i_19_n_0 : STD_LOGIC;
  signal mem_reg_0_i_5_n_1 : STD_LOGIC;
  signal mem_reg_0_i_5_n_2 : STD_LOGIC;
  signal mem_reg_0_i_5_n_3 : STD_LOGIC;
  signal mem_reg_0_i_8_n_2 : STD_LOGIC;
  signal mem_reg_0_i_8_n_3 : STD_LOGIC;
  signal mem_reg_0_i_9_n_0 : STD_LOGIC;
  signal mem_reg_1_n_21 : STD_LOGIC;
  signal mem_reg_1_n_22 : STD_LOGIC;
  signal mem_reg_1_n_53 : STD_LOGIC;
  signal mem_reg_1_n_54 : STD_LOGIC;
  signal mem_reg_1_n_55 : STD_LOGIC;
  signal mem_reg_1_n_56 : STD_LOGIC;
  signal mem_reg_1_n_57 : STD_LOGIC;
  signal mem_reg_1_n_58 : STD_LOGIC;
  signal mem_reg_1_n_59 : STD_LOGIC;
  signal mem_reg_1_n_60 : STD_LOGIC;
  signal mem_reg_1_n_61 : STD_LOGIC;
  signal mem_reg_1_n_62 : STD_LOGIC;
  signal mem_reg_1_n_63 : STD_LOGIC;
  signal mem_reg_1_n_64 : STD_LOGIC;
  signal mem_reg_1_n_65 : STD_LOGIC;
  signal mem_reg_1_n_66 : STD_LOGIC;
  signal mem_reg_1_n_67 : STD_LOGIC;
  signal mem_reg_1_n_68 : STD_LOGIC;
  signal mem_reg_1_n_69 : STD_LOGIC;
  signal mem_reg_1_n_70 : STD_LOGIC;
  signal mem_reg_1_n_71 : STD_LOGIC;
  signal mem_reg_1_n_72 : STD_LOGIC;
  signal mem_reg_1_n_73 : STD_LOGIC;
  signal mem_reg_1_n_74 : STD_LOGIC;
  signal mem_reg_1_n_75 : STD_LOGIC;
  signal mem_reg_1_n_76 : STD_LOGIC;
  signal mem_reg_1_n_77 : STD_LOGIC;
  signal mem_reg_1_n_78 : STD_LOGIC;
  signal mem_reg_1_n_79 : STD_LOGIC;
  signal mem_reg_1_n_80 : STD_LOGIC;
  signal mem_reg_1_n_81 : STD_LOGIC;
  signal mem_reg_1_n_82 : STD_LOGIC;
  signal mem_reg_1_n_83 : STD_LOGIC;
  signal mem_reg_1_n_84 : STD_LOGIC;
  signal mem_reg_1_n_88 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_1_in3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal rd_addr_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \rd_addr_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \rd_addr_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \rd_addr_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal rd_ptr_gray_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rd_ptr_gray_reg0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_ptr_gray_sync1_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rd_ptr_gray_sync2_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync2_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync2_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync2_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync2_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync2_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync2_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync2_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal rd_ptr_next : STD_LOGIC_VECTOR ( 9 to 9 );
  signal rd_ptr_next0 : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \rd_ptr_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal read3_out : STD_LOGIC;
  signal s_rst_sync2_reg : STD_LOGIC;
  signal wr_addr_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \wr_addr_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \wr_addr_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal wr_ptr0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal wr_ptr_cur_gray_next : STD_LOGIC;
  signal wr_ptr_cur_gray_next1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \wr_ptr_cur_gray_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \^wr_ptr_cur_reg_reg[0]_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_ptr_cur_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_ptr_cur_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_ptr_cur_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_ptr_cur_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_ptr_cur_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \wr_ptr_cur_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \wr_ptr_cur_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \wr_ptr_cur_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal wr_ptr_gray_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_ptr_gray_reg0 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \wr_ptr_gray_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_gray_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal wr_ptr_gray_sync1_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^wr_ptr_next1\ : STD_LOGIC;
  signal \^wr_ptr_next113_out\ : STD_LOGIC;
  signal \wr_ptr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal wr_ptr_sync_gray_next : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal wr_ptr_sync_gray_next1 : STD_LOGIC;
  signal wr_ptr_sync_gray_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \wr_ptr_sync_gray_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal wr_ptr_update_ack_sync1_reg : STD_LOGIC;
  signal \^wr_ptr_update_ack_sync2_reg\ : STD_LOGIC;
  signal \^wr_ptr_update_reg\ : STD_LOGIC;
  signal wr_ptr_update_reg_i_1_n_0 : STD_LOGIC;
  signal wr_ptr_update_sync1_reg : STD_LOGIC;
  signal \^wr_ptr_update_sync2_reg\ : STD_LOGIC;
  signal \^wr_ptr_update_sync3_reg\ : STD_LOGIC;
  signal \^wr_ptr_update_valid_reg\ : STD_LOGIC;
  signal wr_ptr_update_valid_reg_i_1_n_0 : STD_LOGIC;
  signal NLW_mem_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_mem_reg_0_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_0_i_8_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mem_reg_0_i_8_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mem_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of drop_frame_reg_i_1 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of good_frame_reg_i_1 : label is "soft_lutpair81";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_0 : label is "p8_d64";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_0 : label is "p8_d64";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0 : label is 70144;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0 : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg_0 : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg_0 : label is 71;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_1 : label is "p1_d64";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_1 : label is "p1_d64";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_1 : label is "";
  attribute RTL_RAM_BITS of mem_reg_1 : label is 70144;
  attribute RTL_RAM_NAME of mem_reg_1 : label is "mem";
  attribute bram_addr_begin of mem_reg_1 : label is 0;
  attribute bram_addr_end of mem_reg_1 : label is 511;
  attribute bram_slice_begin of mem_reg_1 : label is 72;
  attribute bram_slice_end of mem_reg_1 : label is 136;
  attribute SOFT_HLUTNM of \rd_addr_reg[1]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \rd_addr_reg[3]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \rd_addr_reg[5]_i_2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \rd_addr_reg[8]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[0]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[2]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[3]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[5]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[6]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[7]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[8]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[9]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \wr_ptr_cur_gray_reg[8]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \wr_ptr_cur_gray_reg[9]_i_2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[1]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[2]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[3]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[5]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[5]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[6]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[7]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[8]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \wr_ptr_reg[1]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \wr_ptr_reg[2]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \wr_ptr_reg[3]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \wr_ptr_reg[4]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \wr_ptr_reg[6]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \wr_ptr_reg[7]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \wr_ptr_reg[8]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \wr_ptr_reg[9]_i_1\ : label is "soft_lutpair87";
begin
  CO(0) <= \^co\(0);
  good_frame_sync1_reg <= \^good_frame_sync1_reg\;
  good_frame_sync3_reg <= \^good_frame_sync3_reg\;
  good_frame_sync4_reg_reg_0 <= \^good_frame_sync4_reg_reg_0\;
  mem_read_data_reg(101 downto 0) <= \^mem_read_data_reg\(101 downto 0);
  mem_read_data_valid_reg <= \^mem_read_data_valid_reg\;
  mem_reg_0_0 <= \^mem_reg_0_0\;
  \wr_ptr_cur_reg_reg[0]_0\ <= \^wr_ptr_cur_reg_reg[0]_0\;
  wr_ptr_next1 <= \^wr_ptr_next1\;
  wr_ptr_next113_out <= \^wr_ptr_next113_out\;
  wr_ptr_update_ack_sync2_reg <= \^wr_ptr_update_ack_sync2_reg\;
  wr_ptr_update_reg <= \^wr_ptr_update_reg\;
  wr_ptr_update_sync2_reg <= \^wr_ptr_update_sync2_reg\;
  wr_ptr_update_sync3_reg <= \^wr_ptr_update_sync3_reg\;
  wr_ptr_update_valid_reg <= \^wr_ptr_update_valid_reg\;
drop_frame_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002AEA"
    )
        port map (
      I0 => drop_frame_reg,
      I1 => \^wr_ptr_next113_out\,
      I2 => \^wr_ptr_next1\,
      I3 => pre_fifo_axis_tlast,
      I4 => \^wr_ptr_cur_reg_reg[0]_0\,
      O => drop_frame_reg_i_1_n_0
    );
drop_frame_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => drop_frame_reg_i_1_n_0,
      Q => drop_frame_reg,
      R => '0'
    );
good_frame_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => pre_fifo_axis_tlast,
      I1 => \^wr_ptr_next1\,
      I2 => \^wr_ptr_next113_out\,
      I3 => \^wr_ptr_cur_reg_reg[0]_0\,
      O => good_frame_reg_i_1_n_0
    );
good_frame_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => good_frame_reg_i_1_n_0,
      Q => good_frame_sync1_reg_reg_0,
      R => '0'
    );
good_frame_sync1_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => good_frame_sync1_reg0,
      Q => \^good_frame_sync1_reg\,
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
good_frame_sync2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \^good_frame_sync1_reg\,
      Q => good_frame_sync2_reg,
      R => \^good_frame_sync4_reg_reg_0\
    );
good_frame_sync3_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => good_frame_sync2_reg,
      Q => \^good_frame_sync3_reg\,
      R => \^good_frame_sync4_reg_reg_0\
    );
good_frame_sync4_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \^good_frame_sync3_reg\,
      Q => good_frame_sync4_reg,
      R => \^good_frame_sync4_reg_reg_0\
    );
m_axis_tready_int_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04405555"
    )
        port map (
      I0 => \^wr_ptr_cur_reg_reg[0]_0\,
      I1 => full_wr0,
      I2 => p_1_in,
      I3 => p_0_in,
      I4 => full_cur,
      O => pre_fifo_axis_tready
    );
m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => mem_read_data_valid_reg_reg_0,
      Q => \^mem_reg_0_0\,
      R => \^good_frame_sync4_reg_reg_0\
    );
m_rst_sync1_reg_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => '0',
      PRE => \roTrigResetn_reg[0]\,
      Q => m_rst_sync1_reg
    );
m_rst_sync2_reg_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => s_rst_sync2_reg0,
      PRE => \roTrigResetn_reg[0]\,
      Q => m_rst_sync2_reg
    );
m_rst_sync3_reg_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => m_rst_sync2_reg,
      PRE => \roTrigResetn_reg[0]\,
      Q => \^good_frame_sync4_reg_reg_0\
    );
mem_read_data_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => m_axis_tvalid_reg_reg_0,
      Q => \^mem_read_data_valid_reg\,
      R => \^good_frame_sync4_reg_reg_0\
    );
mem_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => rd_addr_reg(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => wr_addr_reg(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_mem_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => s_axil_clk,
      CLKBWRCLK => iTrigClk,
      DBITERR => NLW_mem_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => s_axis(31 downto 0),
      DIBDI(31 downto 0) => s_axis(63 downto 32),
      DIPADIP(3) => s_axis(65),
      DIPADIP(2 downto 1) => s_axis(65 downto 64),
      DIPADIP(0) => s_axis(64),
      DIPBDIP(3) => s_axis(67),
      DIPBDIP(2 downto 1) => s_axis(67 downto 66),
      DIPBDIP(0) => s_axis(66),
      DOADO(31 downto 0) => \^mem_read_data_reg\(31 downto 0),
      DOBDO(31 downto 0) => \^mem_read_data_reg\(63 downto 32),
      DOPADOP(3 downto 0) => \^mem_read_data_reg\(67 downto 64),
      DOPBDOP(3 downto 0) => \^mem_read_data_reg\(71 downto 68),
      ECCPARITY(7 downto 0) => NLW_mem_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => read3_out,
      ENBWREN => p_4_in,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mem_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => rDMAFIFOSel_reg,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => \^wr_ptr_next113_out\,
      WEBWE(6) => \^wr_ptr_next113_out\,
      WEBWE(5) => \^wr_ptr_next113_out\,
      WEBWE(4) => \^wr_ptr_next113_out\,
      WEBWE(3) => \^wr_ptr_next113_out\,
      WEBWE(2) => \^wr_ptr_next113_out\,
      WEBWE(1) => \^wr_ptr_next113_out\,
      WEBWE(0) => \^wr_ptr_next113_out\
    );
mem_reg_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005DFF"
    )
        port map (
      I0 => \^mem_reg_0_0\,
      I1 => s_axis_write_data_tready,
      I2 => rDMAFIFOSel,
      I3 => \^mem_read_data_valid_reg\,
      I4 => \^co\(0),
      O => read3_out
    );
mem_reg_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_ptr_gray_sync1_reg(8),
      I1 => rd_ptr_gray_reg(8),
      I2 => wr_ptr_gray_sync1_reg(7),
      I3 => rd_ptr_gray_reg(7),
      I4 => rd_ptr_gray_reg(6),
      I5 => wr_ptr_gray_sync1_reg(6),
      O => mem_reg_0_i_10_n_0
    );
mem_reg_0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_ptr_gray_sync1_reg(5),
      I1 => rd_ptr_gray_reg(5),
      I2 => wr_ptr_gray_sync1_reg(4),
      I3 => rd_ptr_gray_reg(4),
      I4 => rd_ptr_gray_reg(3),
      I5 => wr_ptr_gray_sync1_reg(3),
      O => mem_reg_0_i_11_n_0
    );
mem_reg_0_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_ptr_gray_sync1_reg(2),
      I1 => rd_ptr_gray_reg(2),
      I2 => wr_ptr_gray_sync1_reg(1),
      I3 => rd_ptr_gray_reg(1),
      I4 => rd_ptr_gray_reg(0),
      I5 => wr_ptr_gray_sync1_reg(0),
      O => mem_reg_0_i_12_n_0
    );
mem_reg_0_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \wr_ptr_cur_gray_reg_reg_n_0_[6]\,
      I1 => \rd_ptr_gray_sync2_reg_reg_n_0_[6]\,
      I2 => \wr_ptr_cur_gray_reg_reg_n_0_[7]\,
      I3 => \rd_ptr_gray_sync2_reg_reg_n_0_[7]\,
      O => mem_reg_0_i_13_n_0
    );
mem_reg_0_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wr_ptr_cur_gray_reg_reg_n_0_[3]\,
      I1 => \rd_ptr_gray_sync2_reg_reg_n_0_[3]\,
      I2 => \rd_ptr_gray_sync2_reg_reg_n_0_[5]\,
      I3 => \wr_ptr_cur_gray_reg_reg_n_0_[5]\,
      I4 => \rd_ptr_gray_sync2_reg_reg_n_0_[4]\,
      I5 => \wr_ptr_cur_gray_reg_reg_n_0_[4]\,
      O => mem_reg_0_i_14_n_0
    );
mem_reg_0_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wr_ptr_cur_gray_reg_reg_n_0_[0]\,
      I1 => \rd_ptr_gray_sync2_reg_reg_n_0_[0]\,
      I2 => \rd_ptr_gray_sync2_reg_reg_n_0_[2]\,
      I3 => \wr_ptr_cur_gray_reg_reg_n_0_[2]\,
      I4 => \rd_ptr_gray_sync2_reg_reg_n_0_[1]\,
      I5 => \wr_ptr_cur_gray_reg_reg_n_0_[1]\,
      O => mem_reg_0_i_15_n_0
    );
mem_reg_0_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in,
      I1 => p_1_in3_in,
      O => full_cur14_out
    );
mem_reg_0_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(5),
      I1 => \wr_ptr_cur_reg_reg_n_0_[6]\,
      I2 => \wr_ptr_cur_reg_reg_n_0_[8]\,
      I3 => wr_ptr_cur_gray_next1(7),
      I4 => \wr_ptr_cur_reg_reg_n_0_[7]\,
      I5 => wr_ptr_cur_gray_next1(6),
      O => mem_reg_0_i_17_n_0
    );
mem_reg_0_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(2),
      I1 => \wr_ptr_cur_reg_reg_n_0_[3]\,
      I2 => \wr_ptr_cur_reg_reg_n_0_[5]\,
      I3 => wr_ptr_cur_gray_next1(4),
      I4 => \wr_ptr_cur_reg_reg_n_0_[4]\,
      I5 => wr_ptr_cur_gray_next1(3),
      O => mem_reg_0_i_18_n_0
    );
mem_reg_0_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wr_ptr_reg_reg_n_0_[0]\,
      I1 => \wr_ptr_cur_reg_reg_n_0_[0]\,
      I2 => \wr_ptr_cur_reg_reg_n_0_[2]\,
      I3 => wr_ptr_cur_gray_next1(1),
      I4 => \wr_ptr_cur_reg_reg_n_0_[1]\,
      I5 => wr_ptr_cur_gray_next1(0),
      O => mem_reg_0_i_19_n_0
    );
mem_reg_0_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^wr_ptr_next1\,
      O => p_4_in
    );
mem_reg_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AA22222"
    )
        port map (
      I0 => pre_fifo_axis_tvalid,
      I1 => full_cur,
      I2 => p_0_in,
      I3 => p_1_in,
      I4 => full_wr0,
      I5 => \^wr_ptr_cur_reg_reg[0]_0\,
      O => \^wr_ptr_next113_out\
    );
mem_reg_0_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => mem_reg_0_i_5_n_1,
      CO(1) => mem_reg_0_i_5_n_2,
      CO(0) => mem_reg_0_i_5_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_mem_reg_0_i_5_O_UNCONNECTED(3 downto 0),
      S(3) => mem_reg_0_i_9_n_0,
      S(2) => mem_reg_0_i_10_n_0,
      S(1) => mem_reg_0_i_11_n_0,
      S(0) => mem_reg_0_i_12_n_0
    );
mem_reg_0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFEFEEE"
    )
        port map (
      I0 => drop_frame_reg,
      I1 => full_cur,
      I2 => full_wr0,
      I3 => p_1_in,
      I4 => p_0_in,
      O => \^wr_ptr_next1\
    );
mem_reg_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
        port map (
      I0 => p_1_in1_in,
      I1 => p_0_in0_in,
      I2 => mem_reg_0_i_13_n_0,
      I3 => mem_reg_0_i_14_n_0,
      I4 => mem_reg_0_i_15_n_0,
      I5 => full_cur14_out,
      O => full_cur
    );
mem_reg_0_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_mem_reg_0_i_8_CO_UNCONNECTED(3),
      CO(2) => full_wr0,
      CO(1) => mem_reg_0_i_8_n_2,
      CO(0) => mem_reg_0_i_8_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_mem_reg_0_i_8_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => mem_reg_0_i_17_n_0,
      S(1) => mem_reg_0_i_18_n_0,
      S(0) => mem_reg_0_i_19_n_0
    );
mem_reg_0_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_ptr_gray_sync1_reg(9),
      I1 => rd_ptr_gray_reg(9),
      O => mem_reg_0_i_9_n_0
    );
mem_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => rd_addr_reg(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => wr_addr_reg(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_mem_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => s_axil_clk,
      CLKBWRCLK => iTrigClk,
      DBITERR => NLW_mem_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 22) => B"0000000000",
      DIADI(21 downto 1) => s_axis(88 downto 68),
      DIADI(0) => pre_fifo_axis_tlast,
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"1110",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31) => mem_reg_1_n_21,
      DOADO(30) => mem_reg_1_n_22,
      DOADO(29 downto 0) => \^mem_read_data_reg\(101 downto 72),
      DOBDO(31) => mem_reg_1_n_53,
      DOBDO(30) => mem_reg_1_n_54,
      DOBDO(29) => mem_reg_1_n_55,
      DOBDO(28) => mem_reg_1_n_56,
      DOBDO(27) => mem_reg_1_n_57,
      DOBDO(26) => mem_reg_1_n_58,
      DOBDO(25) => mem_reg_1_n_59,
      DOBDO(24) => mem_reg_1_n_60,
      DOBDO(23) => mem_reg_1_n_61,
      DOBDO(22) => mem_reg_1_n_62,
      DOBDO(21) => mem_reg_1_n_63,
      DOBDO(20) => mem_reg_1_n_64,
      DOBDO(19) => mem_reg_1_n_65,
      DOBDO(18) => mem_reg_1_n_66,
      DOBDO(17) => mem_reg_1_n_67,
      DOBDO(16) => mem_reg_1_n_68,
      DOBDO(15) => mem_reg_1_n_69,
      DOBDO(14) => mem_reg_1_n_70,
      DOBDO(13) => mem_reg_1_n_71,
      DOBDO(12) => mem_reg_1_n_72,
      DOBDO(11) => mem_reg_1_n_73,
      DOBDO(10) => mem_reg_1_n_74,
      DOBDO(9) => mem_reg_1_n_75,
      DOBDO(8) => mem_reg_1_n_76,
      DOBDO(7) => mem_reg_1_n_77,
      DOBDO(6) => mem_reg_1_n_78,
      DOBDO(5) => mem_reg_1_n_79,
      DOBDO(4) => mem_reg_1_n_80,
      DOBDO(3) => mem_reg_1_n_81,
      DOBDO(2) => mem_reg_1_n_82,
      DOBDO(1) => mem_reg_1_n_83,
      DOBDO(0) => mem_reg_1_n_84,
      DOPADOP(3 downto 1) => NLW_mem_reg_1_DOPADOP_UNCONNECTED(3 downto 1),
      DOPADOP(0) => mem_reg_1_n_88,
      DOPBDOP(3 downto 0) => NLW_mem_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_mem_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => read3_out,
      ENBWREN => p_4_in,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mem_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => rDMAFIFOSel_reg,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_1_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => \^wr_ptr_next113_out\,
      WEBWE(6) => \^wr_ptr_next113_out\,
      WEBWE(5) => \^wr_ptr_next113_out\,
      WEBWE(4) => \^wr_ptr_next113_out\,
      WEBWE(3) => \^wr_ptr_next113_out\,
      WEBWE(2) => \^wr_ptr_next113_out\,
      WEBWE(1) => \^wr_ptr_next113_out\,
      WEBWE(0) => \^wr_ptr_next113_out\
    );
\rd_addr_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA20000005DFF"
    )
        port map (
      I0 => \^mem_reg_0_0\,
      I1 => s_axis_write_data_tready,
      I2 => rDMAFIFOSel,
      I3 => \^mem_read_data_valid_reg\,
      I4 => \^co\(0),
      I5 => \rd_ptr_reg_reg_n_0_[0]\,
      O => \rd_addr_reg[0]_i_1_n_0\
    );
\rd_addr_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFD2202"
    )
        port map (
      I0 => \rd_ptr_reg_reg_n_0_[0]\,
      I1 => \^co\(0),
      I2 => \^mem_read_data_valid_reg\,
      I3 => rDMAFIFOSel_reg,
      I4 => \rd_ptr_reg_reg_n_0_[1]\,
      O => \rd_addr_reg[1]_i_1_n_0\
    );
\rd_addr_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7FFF708080008"
    )
        port map (
      I0 => \rd_ptr_reg_reg_n_0_[0]\,
      I1 => \rd_ptr_reg_reg_n_0_[1]\,
      I2 => \^co\(0),
      I3 => \^mem_read_data_valid_reg\,
      I4 => rDMAFIFOSel_reg,
      I5 => \rd_ptr_reg_reg_n_0_[2]\,
      O => \rd_addr_reg[2]_i_1_n_0\
    );
\rd_addr_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0080"
    )
        port map (
      I0 => \rd_ptr_reg_reg_n_0_[1]\,
      I1 => \rd_ptr_reg_reg_n_0_[0]\,
      I2 => \rd_ptr_reg_reg_n_0_[2]\,
      I3 => \rd_addr_reg[8]_i_2_n_0\,
      I4 => \rd_ptr_reg_reg_n_0_[3]\,
      O => \rd_addr_reg[3]_i_1_n_0\
    );
\rd_addr_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00008000"
    )
        port map (
      I0 => \rd_ptr_reg_reg_n_0_[2]\,
      I1 => \rd_ptr_reg_reg_n_0_[0]\,
      I2 => \rd_ptr_reg_reg_n_0_[1]\,
      I3 => \rd_ptr_reg_reg_n_0_[3]\,
      I4 => \rd_addr_reg[8]_i_2_n_0\,
      I5 => \rd_ptr_reg_reg_n_0_[4]\,
      O => \rd_addr_reg[4]_i_1_n_0\
    );
\rd_addr_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFE1101"
    )
        port map (
      I0 => \rd_addr_reg[5]_i_2_n_0\,
      I1 => \^co\(0),
      I2 => \^mem_read_data_valid_reg\,
      I3 => rDMAFIFOSel_reg,
      I4 => \rd_ptr_reg_reg_n_0_[5]\,
      O => \rd_addr_reg[5]_i_1_n_0\
    );
\rd_addr_reg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rd_ptr_reg_reg_n_0_[3]\,
      I1 => \rd_ptr_reg_reg_n_0_[1]\,
      I2 => \rd_ptr_reg_reg_n_0_[0]\,
      I3 => \rd_ptr_reg_reg_n_0_[2]\,
      I4 => \rd_ptr_reg_reg_n_0_[4]\,
      O => \rd_addr_reg[5]_i_2_n_0\
    );
\rd_addr_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE0051"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^mem_read_data_valid_reg\,
      I2 => rDMAFIFOSel_reg,
      I3 => \rd_addr_reg[8]_i_3_n_0\,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      O => \rd_addr_reg[6]_i_1_n_0\
    );
\rd_addr_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFFF00510000"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^mem_read_data_valid_reg\,
      I2 => rDMAFIFOSel_reg,
      I3 => \rd_addr_reg[8]_i_3_n_0\,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => \rd_ptr_reg_reg_n_0_[7]\,
      O => \rd_addr_reg[7]_i_1_n_0\
    );
\rd_addr_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0400"
    )
        port map (
      I0 => \rd_addr_reg[8]_i_2_n_0\,
      I1 => \rd_ptr_reg_reg_n_0_[6]\,
      I2 => \rd_addr_reg[8]_i_3_n_0\,
      I3 => \rd_ptr_reg_reg_n_0_[7]\,
      I4 => \rd_ptr_reg_reg_n_0_[8]\,
      O => \rd_addr_reg[8]_i_1_n_0\
    );
\rd_addr_reg[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEEAAAA"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^mem_read_data_valid_reg\,
      I2 => rDMAFIFOSel,
      I3 => s_axis_write_data_tready,
      I4 => \^mem_reg_0_0\,
      O => \rd_addr_reg[8]_i_2_n_0\
    );
\rd_addr_reg[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rd_ptr_reg_reg_n_0_[4]\,
      I1 => \rd_ptr_reg_reg_n_0_[2]\,
      I2 => \rd_ptr_reg_reg_n_0_[0]\,
      I3 => \rd_ptr_reg_reg_n_0_[1]\,
      I4 => \rd_ptr_reg_reg_n_0_[3]\,
      I5 => \rd_ptr_reg_reg_n_0_[5]\,
      O => \rd_addr_reg[8]_i_3_n_0\
    );
\rd_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \rd_addr_reg[0]_i_1_n_0\,
      Q => rd_addr_reg(0),
      R => '0'
    );
\rd_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \rd_addr_reg[1]_i_1_n_0\,
      Q => rd_addr_reg(1),
      R => '0'
    );
\rd_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \rd_addr_reg[2]_i_1_n_0\,
      Q => rd_addr_reg(2),
      R => '0'
    );
\rd_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \rd_addr_reg[3]_i_1_n_0\,
      Q => rd_addr_reg(3),
      R => '0'
    );
\rd_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \rd_addr_reg[4]_i_1_n_0\,
      Q => rd_addr_reg(4),
      R => '0'
    );
\rd_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \rd_addr_reg[5]_i_1_n_0\,
      Q => rd_addr_reg(5),
      R => '0'
    );
\rd_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \rd_addr_reg[6]_i_1_n_0\,
      Q => rd_addr_reg(6),
      R => '0'
    );
\rd_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \rd_addr_reg[7]_i_1_n_0\,
      Q => rd_addr_reg(7),
      R => '0'
    );
\rd_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \rd_addr_reg[8]_i_1_n_0\,
      Q => rd_addr_reg(8),
      R => '0'
    );
\rd_ptr_gray_reg[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_ptr_reg_reg_n_0_[1]\,
      O => rd_ptr_gray_reg0(0)
    );
\rd_ptr_gray_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \rd_ptr_reg_reg_n_0_[1]\,
      I1 => \rd_ptr_reg_reg_n_0_[0]\,
      I2 => \rd_ptr_reg_reg_n_0_[2]\,
      O => rd_ptr_gray_reg0(1)
    );
\rd_ptr_gray_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => \rd_ptr_reg_reg_n_0_[0]\,
      I1 => \rd_ptr_reg_reg_n_0_[1]\,
      I2 => \rd_ptr_reg_reg_n_0_[2]\,
      I3 => \rd_ptr_reg_reg_n_0_[3]\,
      O => rd_ptr_gray_reg0(2)
    );
\rd_ptr_gray_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007FFF80"
    )
        port map (
      I0 => \rd_ptr_reg_reg_n_0_[1]\,
      I1 => \rd_ptr_reg_reg_n_0_[0]\,
      I2 => \rd_ptr_reg_reg_n_0_[2]\,
      I3 => \rd_ptr_reg_reg_n_0_[3]\,
      I4 => \rd_ptr_reg_reg_n_0_[4]\,
      O => rd_ptr_gray_reg0(3)
    );
\rd_ptr_gray_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFFFFFF8000"
    )
        port map (
      I0 => \rd_ptr_reg_reg_n_0_[2]\,
      I1 => \rd_ptr_reg_reg_n_0_[0]\,
      I2 => \rd_ptr_reg_reg_n_0_[1]\,
      I3 => \rd_ptr_reg_reg_n_0_[3]\,
      I4 => \rd_ptr_reg_reg_n_0_[4]\,
      I5 => \rd_ptr_reg_reg_n_0_[5]\,
      O => rd_ptr_gray_reg0(4)
    );
\rd_ptr_gray_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \rd_addr_reg[5]_i_2_n_0\,
      I1 => \rd_ptr_reg_reg_n_0_[5]\,
      I2 => \rd_ptr_reg_reg_n_0_[6]\,
      O => rd_ptr_gray_reg0(5)
    );
\rd_ptr_gray_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \rd_addr_reg[8]_i_3_n_0\,
      I1 => \rd_ptr_reg_reg_n_0_[6]\,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      O => rd_ptr_gray_reg0(6)
    );
\rd_ptr_gray_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BF4"
    )
        port map (
      I0 => \rd_addr_reg[8]_i_3_n_0\,
      I1 => \rd_ptr_reg_reg_n_0_[6]\,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => \rd_ptr_reg_reg_n_0_[8]\,
      O => rd_ptr_gray_reg0(7)
    );
\rd_ptr_gray_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00DFFF20"
    )
        port map (
      I0 => \rd_ptr_reg_reg_n_0_[6]\,
      I1 => \rd_addr_reg[8]_i_3_n_0\,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => \rd_ptr_reg_reg_n_0_[8]\,
      I4 => \rd_ptr_reg_reg_n_0_[9]\,
      O => rd_ptr_gray_reg0(8)
    );
\rd_ptr_gray_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \rd_ptr_reg_reg_n_0_[8]\,
      I1 => \rd_ptr_reg_reg_n_0_[6]\,
      I2 => \rd_addr_reg[8]_i_3_n_0\,
      I3 => \rd_ptr_reg_reg_n_0_[7]\,
      I4 => \rd_ptr_reg_reg_n_0_[9]\,
      O => rd_ptr_next0(9)
    );
\rd_ptr_gray_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => read3_out,
      D => rd_ptr_gray_reg0(0),
      Q => rd_ptr_gray_reg(0),
      R => \^good_frame_sync4_reg_reg_0\
    );
\rd_ptr_gray_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => read3_out,
      D => rd_ptr_gray_reg0(1),
      Q => rd_ptr_gray_reg(1),
      R => \^good_frame_sync4_reg_reg_0\
    );
\rd_ptr_gray_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => read3_out,
      D => rd_ptr_gray_reg0(2),
      Q => rd_ptr_gray_reg(2),
      R => \^good_frame_sync4_reg_reg_0\
    );
\rd_ptr_gray_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => read3_out,
      D => rd_ptr_gray_reg0(3),
      Q => rd_ptr_gray_reg(3),
      R => \^good_frame_sync4_reg_reg_0\
    );
\rd_ptr_gray_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => read3_out,
      D => rd_ptr_gray_reg0(4),
      Q => rd_ptr_gray_reg(4),
      R => \^good_frame_sync4_reg_reg_0\
    );
\rd_ptr_gray_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => read3_out,
      D => rd_ptr_gray_reg0(5),
      Q => rd_ptr_gray_reg(5),
      R => \^good_frame_sync4_reg_reg_0\
    );
\rd_ptr_gray_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => read3_out,
      D => rd_ptr_gray_reg0(6),
      Q => rd_ptr_gray_reg(6),
      R => \^good_frame_sync4_reg_reg_0\
    );
\rd_ptr_gray_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => read3_out,
      D => rd_ptr_gray_reg0(7),
      Q => rd_ptr_gray_reg(7),
      R => \^good_frame_sync4_reg_reg_0\
    );
\rd_ptr_gray_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => read3_out,
      D => rd_ptr_gray_reg0(8),
      Q => rd_ptr_gray_reg(8),
      R => \^good_frame_sync4_reg_reg_0\
    );
\rd_ptr_gray_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => read3_out,
      D => rd_ptr_next0(9),
      Q => rd_ptr_gray_reg(9),
      R => \^good_frame_sync4_reg_reg_0\
    );
\rd_ptr_gray_sync1_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_reg(0),
      Q => rd_ptr_gray_sync1_reg(0),
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\rd_ptr_gray_sync1_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_reg(1),
      Q => rd_ptr_gray_sync1_reg(1),
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\rd_ptr_gray_sync1_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_reg(2),
      Q => rd_ptr_gray_sync1_reg(2),
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\rd_ptr_gray_sync1_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_reg(3),
      Q => rd_ptr_gray_sync1_reg(3),
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\rd_ptr_gray_sync1_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_reg(4),
      Q => rd_ptr_gray_sync1_reg(4),
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\rd_ptr_gray_sync1_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_reg(5),
      Q => rd_ptr_gray_sync1_reg(5),
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\rd_ptr_gray_sync1_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_reg(6),
      Q => rd_ptr_gray_sync1_reg(6),
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\rd_ptr_gray_sync1_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_reg(7),
      Q => rd_ptr_gray_sync1_reg(7),
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\rd_ptr_gray_sync1_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_reg(8),
      Q => rd_ptr_gray_sync1_reg(8),
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\rd_ptr_gray_sync1_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_reg(9),
      Q => rd_ptr_gray_sync1_reg(9),
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\rd_ptr_gray_sync2_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(0),
      Q => \rd_ptr_gray_sync2_reg_reg_n_0_[0]\,
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\rd_ptr_gray_sync2_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(1),
      Q => \rd_ptr_gray_sync2_reg_reg_n_0_[1]\,
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\rd_ptr_gray_sync2_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(2),
      Q => \rd_ptr_gray_sync2_reg_reg_n_0_[2]\,
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\rd_ptr_gray_sync2_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(3),
      Q => \rd_ptr_gray_sync2_reg_reg_n_0_[3]\,
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\rd_ptr_gray_sync2_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(4),
      Q => \rd_ptr_gray_sync2_reg_reg_n_0_[4]\,
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\rd_ptr_gray_sync2_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(5),
      Q => \rd_ptr_gray_sync2_reg_reg_n_0_[5]\,
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\rd_ptr_gray_sync2_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(6),
      Q => \rd_ptr_gray_sync2_reg_reg_n_0_[6]\,
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\rd_ptr_gray_sync2_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(7),
      Q => \rd_ptr_gray_sync2_reg_reg_n_0_[7]\,
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\rd_ptr_gray_sync2_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(8),
      Q => p_0_in0_in,
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\rd_ptr_gray_sync2_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(9),
      Q => p_0_in2_in,
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\rd_ptr_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF04000000"
    )
        port map (
      I0 => \rd_addr_reg[8]_i_2_n_0\,
      I1 => \rd_ptr_reg_reg_n_0_[7]\,
      I2 => \rd_addr_reg[8]_i_3_n_0\,
      I3 => \rd_ptr_reg_reg_n_0_[6]\,
      I4 => \rd_ptr_reg_reg_n_0_[8]\,
      I5 => \rd_ptr_reg_reg_n_0_[9]\,
      O => rd_ptr_next(9)
    );
\rd_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \rd_addr_reg[0]_i_1_n_0\,
      Q => \rd_ptr_reg_reg_n_0_[0]\,
      R => \^good_frame_sync4_reg_reg_0\
    );
\rd_ptr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \rd_addr_reg[1]_i_1_n_0\,
      Q => \rd_ptr_reg_reg_n_0_[1]\,
      R => \^good_frame_sync4_reg_reg_0\
    );
\rd_ptr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \rd_addr_reg[2]_i_1_n_0\,
      Q => \rd_ptr_reg_reg_n_0_[2]\,
      R => \^good_frame_sync4_reg_reg_0\
    );
\rd_ptr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \rd_addr_reg[3]_i_1_n_0\,
      Q => \rd_ptr_reg_reg_n_0_[3]\,
      R => \^good_frame_sync4_reg_reg_0\
    );
\rd_ptr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \rd_addr_reg[4]_i_1_n_0\,
      Q => \rd_ptr_reg_reg_n_0_[4]\,
      R => \^good_frame_sync4_reg_reg_0\
    );
\rd_ptr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \rd_addr_reg[5]_i_1_n_0\,
      Q => \rd_ptr_reg_reg_n_0_[5]\,
      R => \^good_frame_sync4_reg_reg_0\
    );
\rd_ptr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \rd_addr_reg[6]_i_1_n_0\,
      Q => \rd_ptr_reg_reg_n_0_[6]\,
      R => \^good_frame_sync4_reg_reg_0\
    );
\rd_ptr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \rd_addr_reg[7]_i_1_n_0\,
      Q => \rd_ptr_reg_reg_n_0_[7]\,
      R => \^good_frame_sync4_reg_reg_0\
    );
\rd_ptr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \rd_addr_reg[8]_i_1_n_0\,
      Q => \rd_ptr_reg_reg_n_0_[8]\,
      R => \^good_frame_sync4_reg_reg_0\
    );
\rd_ptr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => rd_ptr_next(9),
      Q => \rd_ptr_reg_reg_n_0_[9]\,
      R => \^good_frame_sync4_reg_reg_0\
    );
s_rst_sync1_reg_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => '0',
      PRE => \roTrigResetn_reg[0]\,
      Q => s_rst_sync1_reg
    );
s_rst_sync2_reg_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => s_rst_sync2_reg0,
      PRE => \roTrigResetn_reg[0]\,
      Q => s_rst_sync2_reg
    );
s_rst_sync3_reg_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => s_rst_sync2_reg,
      PRE => \roTrigResetn_reg[0]\,
      Q => \^wr_ptr_cur_reg_reg[0]_0\
    );
\state_reg[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353FF5FF"
    )
        port map (
      I0 => \^mem_read_data_reg\(72),
      I1 => mem_reg_1_0(0),
      I2 => rDMAFIFOSel,
      I3 => \^mem_reg_0_0\,
      I4 => wm_axis_tvalid_1,
      O => \state_reg_reg[2]\
    );
\wr_addr_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FF8F00"
    )
        port map (
      I0 => \wr_ptr_reg_reg_n_0_[0]\,
      I1 => pre_fifo_axis_tlast,
      I2 => \^wr_ptr_next1\,
      I3 => \^wr_ptr_next113_out\,
      I4 => \wr_ptr_cur_reg_reg_n_0_[0]\,
      O => \wr_addr_reg[0]_i_1_n_0\
    );
\wr_addr_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BFFFFF8F800000"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(0),
      I1 => pre_fifo_axis_tlast,
      I2 => \^wr_ptr_next1\,
      I3 => \wr_ptr_cur_reg_reg_n_0_[0]\,
      I4 => \^wr_ptr_next113_out\,
      I5 => \wr_ptr_cur_reg_reg_n_0_[1]\,
      O => \wr_addr_reg[1]_i_1_n_0\
    );
\wr_addr_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0FFFF8F800000"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(1),
      I1 => pre_fifo_axis_tlast,
      I2 => \^wr_ptr_next1\,
      I3 => wr_ptr0(2),
      I4 => \^wr_ptr_next113_out\,
      I5 => \wr_ptr_cur_reg_reg_n_0_[2]\,
      O => \wr_addr_reg[2]_i_1_n_0\
    );
\wr_addr_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0FFFF8F800000"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(2),
      I1 => pre_fifo_axis_tlast,
      I2 => \^wr_ptr_next1\,
      I3 => wr_ptr0(3),
      I4 => \^wr_ptr_next113_out\,
      I5 => \wr_ptr_cur_reg_reg_n_0_[3]\,
      O => \wr_addr_reg[3]_i_1_n_0\
    );
\wr_addr_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0FFFF8F800000"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(3),
      I1 => pre_fifo_axis_tlast,
      I2 => \^wr_ptr_next1\,
      I3 => wr_ptr0(4),
      I4 => \^wr_ptr_next113_out\,
      I5 => \wr_ptr_cur_reg_reg_n_0_[4]\,
      O => \wr_addr_reg[4]_i_1_n_0\
    );
\wr_addr_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0FFFF8F800000"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(4),
      I1 => pre_fifo_axis_tlast,
      I2 => \^wr_ptr_next1\,
      I3 => wr_ptr0(5),
      I4 => \^wr_ptr_next113_out\,
      I5 => \wr_ptr_cur_reg_reg_n_0_[5]\,
      O => \wr_addr_reg[5]_i_1_n_0\
    );
\wr_addr_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CC6666CCCCCCCC"
    )
        port map (
      I0 => \wr_addr_reg[6]_i_2_n_0\,
      I1 => \wr_ptr_cur_reg_reg_n_0_[6]\,
      I2 => wr_ptr_cur_gray_next1(5),
      I3 => pre_fifo_axis_tlast,
      I4 => \^wr_ptr_next1\,
      I5 => \^wr_ptr_next113_out\,
      O => \wr_addr_reg[6]_i_1_n_0\
    );
\wr_addr_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \wr_ptr_cur_reg_reg_n_0_[5]\,
      I1 => \wr_ptr_cur_reg_reg_n_0_[3]\,
      I2 => \wr_ptr_cur_reg_reg_n_0_[1]\,
      I3 => \wr_ptr_cur_reg_reg_n_0_[0]\,
      I4 => \wr_ptr_cur_reg_reg_n_0_[2]\,
      I5 => \wr_ptr_cur_reg_reg_n_0_[4]\,
      O => \wr_addr_reg[6]_i_2_n_0\
    );
\wr_addr_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0FFFF8F800000"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(6),
      I1 => pre_fifo_axis_tlast,
      I2 => \^wr_ptr_next1\,
      I3 => wr_ptr0(7),
      I4 => \^wr_ptr_next113_out\,
      I5 => \wr_ptr_cur_reg_reg_n_0_[7]\,
      O => \wr_addr_reg[7]_i_1_n_0\
    );
\wr_addr_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0FFFF8F800000"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(7),
      I1 => pre_fifo_axis_tlast,
      I2 => \^wr_ptr_next1\,
      I3 => wr_ptr0(8),
      I4 => \^wr_ptr_next113_out\,
      I5 => \wr_ptr_cur_reg_reg_n_0_[8]\,
      O => \wr_addr_reg[8]_i_1_n_0\
    );
\wr_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => \wr_addr_reg[0]_i_1_n_0\,
      Q => wr_addr_reg(0),
      R => '0'
    );
\wr_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => \wr_addr_reg[1]_i_1_n_0\,
      Q => wr_addr_reg(1),
      R => '0'
    );
\wr_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => \wr_addr_reg[2]_i_1_n_0\,
      Q => wr_addr_reg(2),
      R => '0'
    );
\wr_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => \wr_addr_reg[3]_i_1_n_0\,
      Q => wr_addr_reg(3),
      R => '0'
    );
\wr_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => \wr_addr_reg[4]_i_1_n_0\,
      Q => wr_addr_reg(4),
      R => '0'
    );
\wr_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => \wr_addr_reg[5]_i_1_n_0\,
      Q => wr_addr_reg(5),
      R => '0'
    );
\wr_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => \wr_addr_reg[6]_i_1_n_0\,
      Q => wr_addr_reg(6),
      R => '0'
    );
\wr_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => \wr_addr_reg[7]_i_1_n_0\,
      Q => wr_addr_reg(7),
      R => '0'
    );
\wr_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => \wr_addr_reg[8]_i_1_n_0\,
      Q => wr_addr_reg(8),
      R => '0'
    );
\wr_ptr_cur_gray_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"660F"
    )
        port map (
      I0 => \wr_ptr_reg_reg_n_0_[0]\,
      I1 => wr_ptr_cur_gray_next1(0),
      I2 => \wr_ptr_cur_reg_reg_n_0_[1]\,
      I3 => \^wr_ptr_next1\,
      O => \wr_ptr_cur_gray_reg[0]_i_1_n_0\
    );
\wr_ptr_cur_gray_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666666660F0F0FF0"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(0),
      I1 => wr_ptr_cur_gray_next1(1),
      I2 => \wr_ptr_cur_reg_reg_n_0_[2]\,
      I3 => \wr_ptr_cur_reg_reg_n_0_[1]\,
      I4 => \wr_ptr_cur_reg_reg_n_0_[0]\,
      I5 => \^wr_ptr_next1\,
      O => \wr_ptr_cur_gray_reg[1]_i_1_n_0\
    );
\wr_ptr_cur_gray_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"66F0"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(1),
      I1 => wr_ptr_cur_gray_next1(2),
      I2 => wr_ptr_gray_reg0(2),
      I3 => \^wr_ptr_next1\,
      O => \wr_ptr_cur_gray_reg[2]_i_1_n_0\
    );
\wr_ptr_cur_gray_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"66F0"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(2),
      I1 => wr_ptr_cur_gray_next1(3),
      I2 => wr_ptr_gray_reg0(3),
      I3 => \^wr_ptr_next1\,
      O => \wr_ptr_cur_gray_reg[3]_i_1_n_0\
    );
\wr_ptr_cur_gray_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"66F0"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(3),
      I1 => wr_ptr_cur_gray_next1(4),
      I2 => wr_ptr_gray_reg0(4),
      I3 => \^wr_ptr_next1\,
      O => \wr_ptr_cur_gray_reg[4]_i_1_n_0\
    );
\wr_ptr_cur_gray_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"66F0"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(4),
      I1 => wr_ptr_cur_gray_next1(5),
      I2 => wr_ptr_gray_reg0(5),
      I3 => \^wr_ptr_next1\,
      O => \wr_ptr_cur_gray_reg[5]_i_1_n_0\
    );
\wr_ptr_cur_gray_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"66F0"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(5),
      I1 => wr_ptr_cur_gray_next1(6),
      I2 => wr_ptr_gray_reg0(6),
      I3 => \^wr_ptr_next1\,
      O => \wr_ptr_cur_gray_reg[6]_i_1_n_0\
    );
\wr_ptr_cur_gray_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"66F0"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(6),
      I1 => wr_ptr_cur_gray_next1(7),
      I2 => wr_ptr_gray_reg0(7),
      I3 => \^wr_ptr_next1\,
      O => \wr_ptr_cur_gray_reg[7]_i_1_n_0\
    );
\wr_ptr_cur_gray_reg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"66F0"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(7),
      I1 => p_1_in,
      I2 => wr_ptr_gray_reg0(8),
      I3 => \^wr_ptr_next1\,
      O => \wr_ptr_cur_gray_reg[8]_i_1_n_0\
    );
\wr_ptr_cur_gray_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \^wr_ptr_next113_out\,
      I1 => \^wr_ptr_next1\,
      I2 => pre_fifo_axis_tlast,
      O => wr_ptr_cur_gray_next
    );
\wr_ptr_cur_gray_reg[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_1_in,
      I1 => wr_ptr0(9),
      I2 => \^wr_ptr_next1\,
      O => \wr_ptr_cur_gray_reg[9]_i_2_n_0\
    );
\wr_ptr_cur_gray_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => wr_ptr_cur_gray_next,
      D => \wr_ptr_cur_gray_reg[0]_i_1_n_0\,
      Q => \wr_ptr_cur_gray_reg_reg_n_0_[0]\,
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_cur_gray_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => wr_ptr_cur_gray_next,
      D => \wr_ptr_cur_gray_reg[1]_i_1_n_0\,
      Q => \wr_ptr_cur_gray_reg_reg_n_0_[1]\,
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_cur_gray_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => wr_ptr_cur_gray_next,
      D => \wr_ptr_cur_gray_reg[2]_i_1_n_0\,
      Q => \wr_ptr_cur_gray_reg_reg_n_0_[2]\,
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_cur_gray_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => wr_ptr_cur_gray_next,
      D => \wr_ptr_cur_gray_reg[3]_i_1_n_0\,
      Q => \wr_ptr_cur_gray_reg_reg_n_0_[3]\,
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_cur_gray_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => wr_ptr_cur_gray_next,
      D => \wr_ptr_cur_gray_reg[4]_i_1_n_0\,
      Q => \wr_ptr_cur_gray_reg_reg_n_0_[4]\,
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_cur_gray_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => wr_ptr_cur_gray_next,
      D => \wr_ptr_cur_gray_reg[5]_i_1_n_0\,
      Q => \wr_ptr_cur_gray_reg_reg_n_0_[5]\,
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_cur_gray_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => wr_ptr_cur_gray_next,
      D => \wr_ptr_cur_gray_reg[6]_i_1_n_0\,
      Q => \wr_ptr_cur_gray_reg_reg_n_0_[6]\,
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_cur_gray_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => wr_ptr_cur_gray_next,
      D => \wr_ptr_cur_gray_reg[7]_i_1_n_0\,
      Q => \wr_ptr_cur_gray_reg_reg_n_0_[7]\,
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_cur_gray_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => wr_ptr_cur_gray_next,
      D => \wr_ptr_cur_gray_reg[8]_i_1_n_0\,
      Q => p_1_in1_in,
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_cur_gray_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => wr_ptr_cur_gray_next,
      D => \wr_ptr_cur_gray_reg[9]_i_2_n_0\,
      Q => p_1_in3_in,
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_cur_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B08F"
    )
        port map (
      I0 => \wr_ptr_reg_reg_n_0_[0]\,
      I1 => pre_fifo_axis_tlast,
      I2 => \^wr_ptr_next1\,
      I3 => \wr_ptr_cur_reg_reg_n_0_[0]\,
      O => \wr_ptr_cur_reg[0]_i_1_n_0\
    );
\wr_ptr_cur_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0BF8F80"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(0),
      I1 => pre_fifo_axis_tlast,
      I2 => \^wr_ptr_next1\,
      I3 => \wr_ptr_cur_reg_reg_n_0_[0]\,
      I4 => \wr_ptr_cur_reg_reg_n_0_[1]\,
      O => \wr_ptr_cur_reg[1]_i_1_n_0\
    );
\wr_ptr_cur_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BFBFBF8F808080"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(1),
      I1 => pre_fifo_axis_tlast,
      I2 => \^wr_ptr_next1\,
      I3 => \wr_ptr_cur_reg_reg_n_0_[0]\,
      I4 => \wr_ptr_cur_reg_reg_n_0_[1]\,
      I5 => \wr_ptr_cur_reg_reg_n_0_[2]\,
      O => \wr_ptr_cur_reg[2]_i_1_n_0\
    );
\wr_ptr_cur_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(2),
      I1 => pre_fifo_axis_tlast,
      I2 => \wr_ptr_cur_reg_reg_n_0_[3]\,
      I3 => \^wr_ptr_next1\,
      I4 => wr_ptr0(3),
      O => \wr_ptr_cur_reg[3]_i_1_n_0\
    );
\wr_ptr_cur_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(3),
      I1 => pre_fifo_axis_tlast,
      I2 => \wr_ptr_cur_reg_reg_n_0_[4]\,
      I3 => \^wr_ptr_next1\,
      I4 => wr_ptr0(4),
      O => \wr_ptr_cur_reg[4]_i_1_n_0\
    );
\wr_ptr_cur_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(4),
      I1 => pre_fifo_axis_tlast,
      I2 => \wr_ptr_cur_reg_reg_n_0_[5]\,
      I3 => \^wr_ptr_next1\,
      I4 => wr_ptr0(5),
      O => \wr_ptr_cur_reg[5]_i_1_n_0\
    );
\wr_ptr_cur_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CC6666"
    )
        port map (
      I0 => \wr_addr_reg[6]_i_2_n_0\,
      I1 => \wr_ptr_cur_reg_reg_n_0_[6]\,
      I2 => wr_ptr_cur_gray_next1(5),
      I3 => pre_fifo_axis_tlast,
      I4 => \^wr_ptr_next1\,
      O => \wr_ptr_cur_reg[6]_i_1_n_0\
    );
\wr_ptr_cur_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(6),
      I1 => pre_fifo_axis_tlast,
      I2 => \wr_ptr_cur_reg_reg_n_0_[7]\,
      I3 => \^wr_ptr_next1\,
      I4 => wr_ptr0(7),
      O => \wr_ptr_cur_reg[7]_i_1_n_0\
    );
\wr_ptr_cur_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(7),
      I1 => pre_fifo_axis_tlast,
      I2 => \wr_ptr_cur_reg_reg_n_0_[8]\,
      I3 => \^wr_ptr_next1\,
      I4 => wr_ptr0(8),
      O => \wr_ptr_cur_reg[8]_i_1_n_0\
    );
\wr_ptr_cur_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_1_in,
      I1 => pre_fifo_axis_tlast,
      I2 => p_0_in,
      I3 => \^wr_ptr_next1\,
      I4 => wr_ptr0(9),
      O => \wr_ptr_cur_reg[9]_i_1_n_0\
    );
\wr_ptr_cur_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \^wr_ptr_next113_out\,
      D => \wr_ptr_cur_reg[0]_i_1_n_0\,
      Q => \wr_ptr_cur_reg_reg_n_0_[0]\,
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_cur_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \^wr_ptr_next113_out\,
      D => \wr_ptr_cur_reg[1]_i_1_n_0\,
      Q => \wr_ptr_cur_reg_reg_n_0_[1]\,
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_cur_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \^wr_ptr_next113_out\,
      D => \wr_ptr_cur_reg[2]_i_1_n_0\,
      Q => \wr_ptr_cur_reg_reg_n_0_[2]\,
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_cur_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \^wr_ptr_next113_out\,
      D => \wr_ptr_cur_reg[3]_i_1_n_0\,
      Q => \wr_ptr_cur_reg_reg_n_0_[3]\,
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_cur_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \^wr_ptr_next113_out\,
      D => \wr_ptr_cur_reg[4]_i_1_n_0\,
      Q => \wr_ptr_cur_reg_reg_n_0_[4]\,
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_cur_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \^wr_ptr_next113_out\,
      D => \wr_ptr_cur_reg[5]_i_1_n_0\,
      Q => \wr_ptr_cur_reg_reg_n_0_[5]\,
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_cur_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \^wr_ptr_next113_out\,
      D => \wr_ptr_cur_reg[6]_i_1_n_0\,
      Q => \wr_ptr_cur_reg_reg_n_0_[6]\,
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_cur_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \^wr_ptr_next113_out\,
      D => \wr_ptr_cur_reg[7]_i_1_n_0\,
      Q => \wr_ptr_cur_reg_reg_n_0_[7]\,
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_cur_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \^wr_ptr_next113_out\,
      D => \wr_ptr_cur_reg[8]_i_1_n_0\,
      Q => \wr_ptr_cur_reg_reg_n_0_[8]\,
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_cur_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \^wr_ptr_next113_out\,
      D => \wr_ptr_cur_reg[9]_i_1_n_0\,
      Q => p_0_in,
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_gray_reg[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wr_ptr_cur_reg_reg_n_0_[1]\,
      O => \wr_ptr_gray_reg[0]_i_1_n_0\
    );
\wr_ptr_gray_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \wr_ptr_cur_reg_reg_n_0_[2]\,
      I1 => \wr_ptr_cur_reg_reg_n_0_[1]\,
      I2 => \wr_ptr_cur_reg_reg_n_0_[0]\,
      O => wr_ptr_gray_reg0(1)
    );
\wr_ptr_gray_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5666"
    )
        port map (
      I0 => \wr_ptr_cur_reg_reg_n_0_[3]\,
      I1 => \wr_ptr_cur_reg_reg_n_0_[2]\,
      I2 => \wr_ptr_cur_reg_reg_n_0_[0]\,
      I3 => \wr_ptr_cur_reg_reg_n_0_[1]\,
      O => wr_ptr_gray_reg0(2)
    );
\wr_ptr_gray_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56666666"
    )
        port map (
      I0 => \wr_ptr_cur_reg_reg_n_0_[4]\,
      I1 => \wr_ptr_cur_reg_reg_n_0_[3]\,
      I2 => \wr_ptr_cur_reg_reg_n_0_[1]\,
      I3 => \wr_ptr_cur_reg_reg_n_0_[0]\,
      I4 => \wr_ptr_cur_reg_reg_n_0_[2]\,
      O => wr_ptr_gray_reg0(3)
    );
\wr_ptr_gray_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5666666666666666"
    )
        port map (
      I0 => \wr_ptr_cur_reg_reg_n_0_[5]\,
      I1 => \wr_ptr_cur_reg_reg_n_0_[4]\,
      I2 => \wr_ptr_cur_reg_reg_n_0_[2]\,
      I3 => \wr_ptr_cur_reg_reg_n_0_[0]\,
      I4 => \wr_ptr_cur_reg_reg_n_0_[1]\,
      I5 => \wr_ptr_cur_reg_reg_n_0_[3]\,
      O => wr_ptr_gray_reg0(4)
    );
\wr_ptr_gray_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \wr_ptr_cur_reg_reg_n_0_[6]\,
      I1 => \wr_ptr_cur_reg_reg_n_0_[5]\,
      I2 => \wr_ptr_gray_reg[5]_i_2_n_0\,
      O => wr_ptr_gray_reg0(5)
    );
\wr_ptr_gray_reg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \wr_ptr_cur_reg_reg_n_0_[4]\,
      I1 => \wr_ptr_cur_reg_reg_n_0_[2]\,
      I2 => \wr_ptr_cur_reg_reg_n_0_[0]\,
      I3 => \wr_ptr_cur_reg_reg_n_0_[1]\,
      I4 => \wr_ptr_cur_reg_reg_n_0_[3]\,
      O => \wr_ptr_gray_reg[5]_i_2_n_0\
    );
\wr_ptr_gray_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \wr_ptr_cur_reg_reg_n_0_[7]\,
      I1 => \wr_ptr_cur_reg_reg_n_0_[6]\,
      I2 => \wr_addr_reg[6]_i_2_n_0\,
      O => wr_ptr_gray_reg0(6)
    );
\wr_ptr_gray_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5666"
    )
        port map (
      I0 => \wr_ptr_cur_reg_reg_n_0_[8]\,
      I1 => \wr_ptr_cur_reg_reg_n_0_[7]\,
      I2 => \wr_addr_reg[6]_i_2_n_0\,
      I3 => \wr_ptr_cur_reg_reg_n_0_[6]\,
      O => wr_ptr_gray_reg0(7)
    );
\wr_ptr_gray_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56666666"
    )
        port map (
      I0 => p_0_in,
      I1 => \wr_ptr_cur_reg_reg_n_0_[8]\,
      I2 => \wr_ptr_cur_reg_reg_n_0_[6]\,
      I3 => \wr_addr_reg[6]_i_2_n_0\,
      I4 => \wr_ptr_cur_reg_reg_n_0_[7]\,
      O => wr_ptr_gray_reg0(8)
    );
\wr_ptr_gray_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_reg[8]_i_1_n_0\,
      D => \wr_ptr_gray_reg[0]_i_1_n_0\,
      Q => wr_ptr_gray_reg(0),
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_gray_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_reg[8]_i_1_n_0\,
      D => wr_ptr_gray_reg0(1),
      Q => wr_ptr_gray_reg(1),
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_gray_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_reg[8]_i_1_n_0\,
      D => wr_ptr_gray_reg0(2),
      Q => wr_ptr_gray_reg(2),
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_gray_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_reg[8]_i_1_n_0\,
      D => wr_ptr_gray_reg0(3),
      Q => wr_ptr_gray_reg(3),
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_gray_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_reg[8]_i_1_n_0\,
      D => wr_ptr_gray_reg0(4),
      Q => wr_ptr_gray_reg(4),
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_gray_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_reg[8]_i_1_n_0\,
      D => wr_ptr_gray_reg0(5),
      Q => wr_ptr_gray_reg(5),
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_gray_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_reg[8]_i_1_n_0\,
      D => wr_ptr_gray_reg0(6),
      Q => wr_ptr_gray_reg(6),
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_gray_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_reg[8]_i_1_n_0\,
      D => wr_ptr_gray_reg0(7),
      Q => wr_ptr_gray_reg(7),
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_gray_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_reg[8]_i_1_n_0\,
      D => wr_ptr_gray_reg0(8),
      Q => wr_ptr_gray_reg(8),
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_gray_sync1_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => E(0),
      D => wr_ptr_sync_gray_reg(0),
      Q => wr_ptr_gray_sync1_reg(0),
      R => \^good_frame_sync4_reg_reg_0\
    );
\wr_ptr_gray_sync1_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => E(0),
      D => wr_ptr_sync_gray_reg(1),
      Q => wr_ptr_gray_sync1_reg(1),
      R => \^good_frame_sync4_reg_reg_0\
    );
\wr_ptr_gray_sync1_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => E(0),
      D => wr_ptr_sync_gray_reg(2),
      Q => wr_ptr_gray_sync1_reg(2),
      R => \^good_frame_sync4_reg_reg_0\
    );
\wr_ptr_gray_sync1_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => E(0),
      D => wr_ptr_sync_gray_reg(3),
      Q => wr_ptr_gray_sync1_reg(3),
      R => \^good_frame_sync4_reg_reg_0\
    );
\wr_ptr_gray_sync1_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => E(0),
      D => wr_ptr_sync_gray_reg(4),
      Q => wr_ptr_gray_sync1_reg(4),
      R => \^good_frame_sync4_reg_reg_0\
    );
\wr_ptr_gray_sync1_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => E(0),
      D => wr_ptr_sync_gray_reg(5),
      Q => wr_ptr_gray_sync1_reg(5),
      R => \^good_frame_sync4_reg_reg_0\
    );
\wr_ptr_gray_sync1_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => E(0),
      D => wr_ptr_sync_gray_reg(6),
      Q => wr_ptr_gray_sync1_reg(6),
      R => \^good_frame_sync4_reg_reg_0\
    );
\wr_ptr_gray_sync1_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => E(0),
      D => wr_ptr_sync_gray_reg(7),
      Q => wr_ptr_gray_sync1_reg(7),
      R => \^good_frame_sync4_reg_reg_0\
    );
\wr_ptr_gray_sync1_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => E(0),
      D => wr_ptr_sync_gray_reg(8),
      Q => wr_ptr_gray_sync1_reg(8),
      R => \^good_frame_sync4_reg_reg_0\
    );
\wr_ptr_gray_sync1_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => E(0),
      D => wr_ptr_sync_gray_reg(9),
      Q => wr_ptr_gray_sync1_reg(9),
      R => \^good_frame_sync4_reg_reg_0\
    );
\wr_ptr_reg[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wr_ptr_cur_reg_reg_n_0_[0]\,
      O => wr_ptr0(0)
    );
\wr_ptr_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_ptr_cur_reg_reg_n_0_[0]\,
      I1 => \wr_ptr_cur_reg_reg_n_0_[1]\,
      O => wr_ptr0(1)
    );
\wr_ptr_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wr_ptr_cur_reg_reg_n_0_[0]\,
      I1 => \wr_ptr_cur_reg_reg_n_0_[1]\,
      I2 => \wr_ptr_cur_reg_reg_n_0_[2]\,
      O => wr_ptr0(2)
    );
\wr_ptr_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \wr_ptr_cur_reg_reg_n_0_[1]\,
      I1 => \wr_ptr_cur_reg_reg_n_0_[0]\,
      I2 => \wr_ptr_cur_reg_reg_n_0_[2]\,
      I3 => \wr_ptr_cur_reg_reg_n_0_[3]\,
      O => wr_ptr0(3)
    );
\wr_ptr_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \wr_ptr_cur_reg_reg_n_0_[2]\,
      I1 => \wr_ptr_cur_reg_reg_n_0_[0]\,
      I2 => \wr_ptr_cur_reg_reg_n_0_[1]\,
      I3 => \wr_ptr_cur_reg_reg_n_0_[3]\,
      I4 => \wr_ptr_cur_reg_reg_n_0_[4]\,
      O => wr_ptr0(4)
    );
\wr_ptr_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \wr_ptr_cur_reg_reg_n_0_[3]\,
      I1 => \wr_ptr_cur_reg_reg_n_0_[1]\,
      I2 => \wr_ptr_cur_reg_reg_n_0_[0]\,
      I3 => \wr_ptr_cur_reg_reg_n_0_[2]\,
      I4 => \wr_ptr_cur_reg_reg_n_0_[4]\,
      I5 => \wr_ptr_cur_reg_reg_n_0_[5]\,
      O => wr_ptr0(5)
    );
\wr_ptr_reg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_addr_reg[6]_i_2_n_0\,
      I1 => \wr_ptr_cur_reg_reg_n_0_[6]\,
      O => wr_ptr0(6)
    );
\wr_ptr_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wr_addr_reg[6]_i_2_n_0\,
      I1 => \wr_ptr_cur_reg_reg_n_0_[6]\,
      I2 => \wr_ptr_cur_reg_reg_n_0_[7]\,
      O => wr_ptr0(7)
    );
\wr_ptr_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^wr_ptr_next113_out\,
      I1 => pre_fifo_axis_tlast,
      I2 => \^wr_ptr_next1\,
      O => \wr_ptr_reg[8]_i_1_n_0\
    );
\wr_ptr_reg[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \wr_ptr_cur_reg_reg_n_0_[6]\,
      I1 => \wr_addr_reg[6]_i_2_n_0\,
      I2 => \wr_ptr_cur_reg_reg_n_0_[7]\,
      I3 => \wr_ptr_cur_reg_reg_n_0_[8]\,
      O => wr_ptr0(8)
    );
\wr_ptr_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \wr_ptr_cur_reg_reg_n_0_[7]\,
      I1 => \wr_addr_reg[6]_i_2_n_0\,
      I2 => \wr_ptr_cur_reg_reg_n_0_[6]\,
      I3 => \wr_ptr_cur_reg_reg_n_0_[8]\,
      I4 => p_0_in,
      O => wr_ptr0(9)
    );
\wr_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_reg[8]_i_1_n_0\,
      D => wr_ptr0(0),
      Q => \wr_ptr_reg_reg_n_0_[0]\,
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_reg[8]_i_1_n_0\,
      D => wr_ptr0(1),
      Q => wr_ptr_cur_gray_next1(0),
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_reg[8]_i_1_n_0\,
      D => wr_ptr0(2),
      Q => wr_ptr_cur_gray_next1(1),
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_reg[8]_i_1_n_0\,
      D => wr_ptr0(3),
      Q => wr_ptr_cur_gray_next1(2),
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_reg[8]_i_1_n_0\,
      D => wr_ptr0(4),
      Q => wr_ptr_cur_gray_next1(3),
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_reg[8]_i_1_n_0\,
      D => wr_ptr0(5),
      Q => wr_ptr_cur_gray_next1(4),
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_reg[8]_i_1_n_0\,
      D => wr_ptr0(6),
      Q => wr_ptr_cur_gray_next1(5),
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_reg[8]_i_1_n_0\,
      D => wr_ptr0(7),
      Q => wr_ptr_cur_gray_next1(6),
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_reg[8]_i_1_n_0\,
      D => wr_ptr0(8),
      Q => wr_ptr_cur_gray_next1(7),
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_reg[8]_i_1_n_0\,
      D => wr_ptr0(9),
      Q => p_1_in,
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_sync_gray_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF10000000"
    )
        port map (
      I0 => \wr_ptr_cur_reg_reg_n_0_[1]\,
      I1 => \^wr_ptr_next1\,
      I2 => wr_ptr_sync_gray_next1,
      I3 => pre_fifo_axis_tlast,
      I4 => \^wr_ptr_next113_out\,
      I5 => wr_ptr_gray_reg(0),
      O => wr_ptr_sync_gray_next(0)
    );
\wr_ptr_sync_gray_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF40000000"
    )
        port map (
      I0 => \^wr_ptr_next1\,
      I1 => wr_ptr_gray_reg0(1),
      I2 => wr_ptr_sync_gray_next1,
      I3 => pre_fifo_axis_tlast,
      I4 => \^wr_ptr_next113_out\,
      I5 => wr_ptr_gray_reg(1),
      O => wr_ptr_sync_gray_next(1)
    );
\wr_ptr_sync_gray_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF40000000"
    )
        port map (
      I0 => \^wr_ptr_next1\,
      I1 => wr_ptr_gray_reg0(2),
      I2 => wr_ptr_sync_gray_next1,
      I3 => pre_fifo_axis_tlast,
      I4 => \^wr_ptr_next113_out\,
      I5 => wr_ptr_gray_reg(2),
      O => wr_ptr_sync_gray_next(2)
    );
\wr_ptr_sync_gray_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF40000000"
    )
        port map (
      I0 => \^wr_ptr_next1\,
      I1 => wr_ptr_gray_reg0(3),
      I2 => wr_ptr_sync_gray_next1,
      I3 => pre_fifo_axis_tlast,
      I4 => \^wr_ptr_next113_out\,
      I5 => wr_ptr_gray_reg(3),
      O => wr_ptr_sync_gray_next(3)
    );
\wr_ptr_sync_gray_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF40000000"
    )
        port map (
      I0 => \^wr_ptr_next1\,
      I1 => wr_ptr_gray_reg0(4),
      I2 => wr_ptr_sync_gray_next1,
      I3 => pre_fifo_axis_tlast,
      I4 => \^wr_ptr_next113_out\,
      I5 => wr_ptr_gray_reg(4),
      O => wr_ptr_sync_gray_next(4)
    );
\wr_ptr_sync_gray_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF40000000"
    )
        port map (
      I0 => \^wr_ptr_next1\,
      I1 => wr_ptr_gray_reg0(5),
      I2 => wr_ptr_sync_gray_next1,
      I3 => pre_fifo_axis_tlast,
      I4 => \^wr_ptr_next113_out\,
      I5 => wr_ptr_gray_reg(5),
      O => wr_ptr_sync_gray_next(5)
    );
\wr_ptr_sync_gray_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF40000000"
    )
        port map (
      I0 => \^wr_ptr_next1\,
      I1 => wr_ptr_gray_reg0(6),
      I2 => wr_ptr_sync_gray_next1,
      I3 => pre_fifo_axis_tlast,
      I4 => \^wr_ptr_next113_out\,
      I5 => wr_ptr_gray_reg(6),
      O => wr_ptr_sync_gray_next(6)
    );
\wr_ptr_sync_gray_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF40000000"
    )
        port map (
      I0 => \^wr_ptr_next1\,
      I1 => wr_ptr_gray_reg0(7),
      I2 => wr_ptr_sync_gray_next1,
      I3 => pre_fifo_axis_tlast,
      I4 => \^wr_ptr_next113_out\,
      I5 => wr_ptr_gray_reg(7),
      O => wr_ptr_sync_gray_next(7)
    );
\wr_ptr_sync_gray_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF40000000"
    )
        port map (
      I0 => \^wr_ptr_next1\,
      I1 => wr_ptr_gray_reg0(8),
      I2 => wr_ptr_sync_gray_next1,
      I3 => pre_fifo_axis_tlast,
      I4 => \^wr_ptr_next113_out\,
      I5 => wr_ptr_gray_reg(8),
      O => wr_ptr_sync_gray_next(8)
    );
\wr_ptr_sync_gray_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4000000000FF40"
    )
        port map (
      I0 => \^wr_ptr_next1\,
      I1 => pre_fifo_axis_tlast,
      I2 => \^wr_ptr_next113_out\,
      I3 => \^wr_ptr_update_valid_reg\,
      I4 => \^wr_ptr_update_reg\,
      I5 => \^wr_ptr_update_ack_sync2_reg\,
      O => \wr_ptr_sync_gray_reg[9]_i_1_n_0\
    );
\wr_ptr_sync_gray_reg[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF40000000"
    )
        port map (
      I0 => \^wr_ptr_next1\,
      I1 => wr_ptr0(9),
      I2 => wr_ptr_sync_gray_next1,
      I3 => pre_fifo_axis_tlast,
      I4 => \^wr_ptr_next113_out\,
      I5 => p_1_in,
      O => wr_ptr_sync_gray_next(9)
    );
\wr_ptr_sync_gray_reg[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => \^wr_ptr_update_reg\,
      I1 => \^wr_ptr_update_valid_reg\,
      I2 => \^wr_ptr_update_ack_sync2_reg\,
      O => wr_ptr_sync_gray_next1
    );
\wr_ptr_sync_gray_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_sync_gray_reg[9]_i_1_n_0\,
      D => wr_ptr_sync_gray_next(0),
      Q => wr_ptr_sync_gray_reg(0),
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_sync_gray_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_sync_gray_reg[9]_i_1_n_0\,
      D => wr_ptr_sync_gray_next(1),
      Q => wr_ptr_sync_gray_reg(1),
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_sync_gray_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_sync_gray_reg[9]_i_1_n_0\,
      D => wr_ptr_sync_gray_next(2),
      Q => wr_ptr_sync_gray_reg(2),
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_sync_gray_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_sync_gray_reg[9]_i_1_n_0\,
      D => wr_ptr_sync_gray_next(3),
      Q => wr_ptr_sync_gray_reg(3),
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_sync_gray_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_sync_gray_reg[9]_i_1_n_0\,
      D => wr_ptr_sync_gray_next(4),
      Q => wr_ptr_sync_gray_reg(4),
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_sync_gray_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_sync_gray_reg[9]_i_1_n_0\,
      D => wr_ptr_sync_gray_next(5),
      Q => wr_ptr_sync_gray_reg(5),
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_sync_gray_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_sync_gray_reg[9]_i_1_n_0\,
      D => wr_ptr_sync_gray_next(6),
      Q => wr_ptr_sync_gray_reg(6),
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_sync_gray_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_sync_gray_reg[9]_i_1_n_0\,
      D => wr_ptr_sync_gray_next(7),
      Q => wr_ptr_sync_gray_reg(7),
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_sync_gray_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_sync_gray_reg[9]_i_1_n_0\,
      D => wr_ptr_sync_gray_next(8),
      Q => wr_ptr_sync_gray_reg(8),
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
\wr_ptr_sync_gray_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_sync_gray_reg[9]_i_1_n_0\,
      D => wr_ptr_sync_gray_next(9),
      Q => wr_ptr_sync_gray_reg(9),
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
wr_ptr_update_ack_sync1_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => \^wr_ptr_update_sync3_reg\,
      Q => wr_ptr_update_ack_sync1_reg,
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
wr_ptr_update_ack_sync2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => wr_ptr_update_ack_sync1_reg,
      Q => \^wr_ptr_update_ack_sync2_reg\,
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
wr_ptr_update_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFBFFF00FF0040"
    )
        port map (
      I0 => \^wr_ptr_next1\,
      I1 => pre_fifo_axis_tlast,
      I2 => \^wr_ptr_next113_out\,
      I3 => \^wr_ptr_update_ack_sync2_reg\,
      I4 => \^wr_ptr_update_valid_reg\,
      I5 => \^wr_ptr_update_reg\,
      O => wr_ptr_update_reg_i_1_n_0
    );
wr_ptr_update_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => wr_ptr_update_reg_i_1_n_0,
      Q => \^wr_ptr_update_reg\,
      R => \^wr_ptr_cur_reg_reg[0]_0\
    );
wr_ptr_update_sync1_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \^wr_ptr_update_reg\,
      Q => wr_ptr_update_sync1_reg,
      R => \^good_frame_sync4_reg_reg_0\
    );
wr_ptr_update_sync2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => wr_ptr_update_sync1_reg,
      Q => \^wr_ptr_update_sync2_reg\,
      R => \^good_frame_sync4_reg_reg_0\
    );
wr_ptr_update_sync3_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \^wr_ptr_update_sync2_reg\,
      Q => \^wr_ptr_update_sync3_reg\,
      R => \^good_frame_sync4_reg_reg_0\
    );
wr_ptr_update_valid_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA2AAAAA"
    )
        port map (
      I0 => wr_ptr_update_valid_reg_reg_0,
      I1 => wr_ptr_sync_gray_next1,
      I2 => pre_fifo_axis_tlast,
      I3 => \^wr_ptr_next1\,
      I4 => \^wr_ptr_next113_out\,
      I5 => \^wr_ptr_cur_reg_reg[0]_0\,
      O => wr_ptr_update_valid_reg_i_1_n_0
    );
wr_ptr_update_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => wr_ptr_update_valid_reg_i_1_n_0,
      Q => \^wr_ptr_update_valid_reg\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo__parameterized0\ is
  port (
    wr_ptr_update_reg : out STD_LOGIC;
    wr_ptr_update_sync2_reg : out STD_LOGIC;
    wr_ptr_update_sync3_reg : out STD_LOGIC;
    wr_ptr_update_ack_sync2_reg : out STD_LOGIC;
    good_frame_sync1_reg : out STD_LOGIC;
    good_frame_sync3_reg : out STD_LOGIC;
    good_frame_sync4_reg : out STD_LOGIC;
    wr_ptr_update_valid_reg : out STD_LOGIC;
    mem_read_data_valid_reg : out STD_LOGIC;
    mem_reg_0_0 : out STD_LOGIC;
    good_frame_sync1_reg_reg_0 : out STD_LOGIC;
    wr_ptr_next113_out : out STD_LOGIC;
    wr_ptr_next1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 28 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \status_fifo_wr_ptr_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 72 downto 0 );
    s_axis_write_data_tvalid : out STD_LOGIC;
    s_axis_write_data_tlast : out STD_LOGIC;
    pre_fifo_axis_tready : out STD_LOGIC;
    s_rst_sync3_reg : in STD_LOGIC;
    iTrigClk : in STD_LOGIC;
    m_rst_sync3_reg : in STD_LOGIC;
    s_axil_clk : in STD_LOGIC;
    good_frame_sync1_reg0 : in STD_LOGIC;
    m_axis_tvalid_reg_reg_0 : in STD_LOGIC;
    mem_read_data_valid_reg_reg_0 : in STD_LOGIC;
    pre_fifo_axis_tlast : in STD_LOGIC;
    m_status_good_frame_0_cached_reg : in STD_LOGIC;
    s_axis_write_desc_ready : in STD_LOGIC;
    s_axis_write_desc_valid_reg : in STD_LOGIC;
    mem_read_data_reg : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \rTrigDMAStartAddr_reg[31]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    rDMAFIFOSel : in STD_LOGIC;
    s_axis_write_data_tready : in STD_LOGIC;
    s_axis_write_data_tready_reg_reg : in STD_LOGIC;
    s_axis : in STD_LOGIC_VECTOR ( 88 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wm_axis_tvalid_0 : in STD_LOGIC;
    wr_ptr_update_valid_reg_reg_0 : in STD_LOGIC;
    pre_fifo_axis_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo__parameterized0\ : entity is "axis_async_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo__parameterized0\ is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal drop_frame_reg : STD_LOGIC;
  signal \drop_frame_reg_i_1__0_n_0\ : STD_LOGIC;
  signal full_cur : STD_LOGIC;
  signal full_cur14_out : STD_LOGIC;
  signal full_wr0 : STD_LOGIC;
  signal \good_frame_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \^good_frame_sync1_reg\ : STD_LOGIC;
  signal good_frame_sync2_reg : STD_LOGIC;
  signal \^good_frame_sync3_reg\ : STD_LOGIC;
  signal \^mem_read_data_valid_reg\ : STD_LOGIC;
  signal \^mem_reg_0_0\ : STD_LOGIC;
  signal \mem_reg_0_i_10__0_n_0\ : STD_LOGIC;
  signal \mem_reg_0_i_11__0_n_0\ : STD_LOGIC;
  signal \mem_reg_0_i_12__0_n_0\ : STD_LOGIC;
  signal \mem_reg_0_i_13__0_n_0\ : STD_LOGIC;
  signal \mem_reg_0_i_14__0_n_0\ : STD_LOGIC;
  signal \mem_reg_0_i_15__0_n_0\ : STD_LOGIC;
  signal \mem_reg_0_i_17__0_n_0\ : STD_LOGIC;
  signal \mem_reg_0_i_18__0_n_0\ : STD_LOGIC;
  signal \mem_reg_0_i_19__0_n_0\ : STD_LOGIC;
  signal \mem_reg_0_i_5__0_n_1\ : STD_LOGIC;
  signal \mem_reg_0_i_5__0_n_2\ : STD_LOGIC;
  signal \mem_reg_0_i_5__0_n_3\ : STD_LOGIC;
  signal \mem_reg_0_i_8__0_n_2\ : STD_LOGIC;
  signal \mem_reg_0_i_8__0_n_3\ : STD_LOGIC;
  signal \mem_reg_0_i_9__0_n_0\ : STD_LOGIC;
  signal mem_reg_1_n_16 : STD_LOGIC;
  signal mem_reg_1_n_17 : STD_LOGIC;
  signal mem_reg_1_n_33 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_1_in3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal rd_addr_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \rd_addr_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_addr_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_addr_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_addr_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_addr_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_addr_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_addr_reg[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \rd_addr_reg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_addr_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_addr_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_addr_reg[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \rd_addr_reg[8]_i_3__0_n_0\ : STD_LOGIC;
  signal rd_ptr_gray_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rd_ptr_gray_reg0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_ptr_gray_sync1_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rd_ptr_gray_sync2_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync2_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync2_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync2_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync2_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync2_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync2_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync2_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal rd_ptr_next : STD_LOGIC_VECTOR ( 9 to 9 );
  signal rd_ptr_next0 : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \rd_ptr_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal read3_out : STD_LOGIC;
  signal \s_axis_write_desc_addr[13]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_write_desc_addr[13]_i_3_n_0\ : STD_LOGIC;
  signal \s_axis_write_desc_addr[13]_i_4_n_0\ : STD_LOGIC;
  signal \s_axis_write_desc_addr[13]_i_5_n_0\ : STD_LOGIC;
  signal \s_axis_write_desc_addr[17]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_write_desc_addr[17]_i_3_n_0\ : STD_LOGIC;
  signal \s_axis_write_desc_addr[17]_i_4_n_0\ : STD_LOGIC;
  signal \s_axis_write_desc_addr[17]_i_5_n_0\ : STD_LOGIC;
  signal \s_axis_write_desc_addr[21]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_write_desc_addr[21]_i_3_n_0\ : STD_LOGIC;
  signal \s_axis_write_desc_addr[21]_i_4_n_0\ : STD_LOGIC;
  signal \s_axis_write_desc_addr[21]_i_5_n_0\ : STD_LOGIC;
  signal \s_axis_write_desc_addr[25]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_write_desc_addr[25]_i_3_n_0\ : STD_LOGIC;
  signal \s_axis_write_desc_addr[25]_i_4_n_0\ : STD_LOGIC;
  signal \s_axis_write_desc_addr[25]_i_5_n_0\ : STD_LOGIC;
  signal \s_axis_write_desc_addr[29]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_write_desc_addr[29]_i_3_n_0\ : STD_LOGIC;
  signal \s_axis_write_desc_addr[29]_i_4_n_0\ : STD_LOGIC;
  signal \s_axis_write_desc_addr[29]_i_5_n_0\ : STD_LOGIC;
  signal \s_axis_write_desc_addr[31]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_write_desc_addr[31]_i_3_n_0\ : STD_LOGIC;
  signal \s_axis_write_desc_addr[5]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_write_desc_addr[5]_i_3_n_0\ : STD_LOGIC;
  signal \s_axis_write_desc_addr[5]_i_4_n_0\ : STD_LOGIC;
  signal \s_axis_write_desc_addr[9]_i_2_n_0\ : STD_LOGIC;
  signal \s_axis_write_desc_addr[9]_i_3_n_0\ : STD_LOGIC;
  signal \s_axis_write_desc_addr[9]_i_4_n_0\ : STD_LOGIC;
  signal \s_axis_write_desc_addr[9]_i_5_n_0\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg[29]_i_1_n_1\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \^status_fifo_wr_ptr_reg_reg[0]\ : STD_LOGIC_VECTOR ( 72 downto 0 );
  signal wm_axis_tuser_1 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal wr_addr_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \wr_addr_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_addr_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_addr_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_addr_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_addr_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_addr_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_addr_reg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_addr_reg[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \wr_addr_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_addr_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal wr_ptr0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal wr_ptr_cur_gray_next : STD_LOGIC;
  signal wr_ptr_cur_gray_next1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \wr_ptr_cur_gray_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_ptr_cur_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_ptr_cur_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_ptr_cur_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_ptr_cur_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_ptr_cur_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \wr_ptr_cur_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \wr_ptr_cur_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \wr_ptr_cur_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal wr_ptr_gray_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_ptr_gray_reg0 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \wr_ptr_gray_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_gray_reg[5]_i_2__0_n_0\ : STD_LOGIC;
  signal wr_ptr_gray_sync1_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^wr_ptr_next1\ : STD_LOGIC;
  signal \^wr_ptr_next113_out\ : STD_LOGIC;
  signal \wr_ptr_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal wr_ptr_sync_gray_next : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal wr_ptr_sync_gray_next1 : STD_LOGIC;
  signal wr_ptr_sync_gray_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \wr_ptr_sync_gray_reg[9]_i_1__0_n_0\ : STD_LOGIC;
  signal wr_ptr_update_ack_sync1_reg : STD_LOGIC;
  signal \^wr_ptr_update_ack_sync2_reg\ : STD_LOGIC;
  signal \^wr_ptr_update_reg\ : STD_LOGIC;
  signal \wr_ptr_update_reg_i_1__0_n_0\ : STD_LOGIC;
  signal wr_ptr_update_sync1_reg : STD_LOGIC;
  signal \^wr_ptr_update_sync2_reg\ : STD_LOGIC;
  signal \^wr_ptr_update_sync3_reg\ : STD_LOGIC;
  signal \^wr_ptr_update_valid_reg\ : STD_LOGIC;
  signal \wr_ptr_update_valid_reg_i_1__0_n_0\ : STD_LOGIC;
  signal NLW_mem_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_mem_reg_0_i_5__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mem_reg_0_i_8__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mem_reg_0_i_8__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_mem_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_s_axis_write_desc_addr_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_s_axis_write_desc_addr_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_s_axis_write_desc_addr_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \drop_frame_reg_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \good_frame_reg_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \input_cycle_count_reg[13]_i_4\ : label is "soft_lutpair148";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_0 : label is "p8_d64";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_0 : label is "p8_d64";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0 : label is 53760;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0 : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg_0 : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg_0 : label is 71;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_1 : label is "p1_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_1 : label is "p1_d32";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_1 : label is "";
  attribute RTL_RAM_BITS of mem_reg_1 : label is 53760;
  attribute RTL_RAM_NAME of mem_reg_1 : label is "mem";
  attribute bram_addr_begin of mem_reg_1 : label is 0;
  attribute bram_addr_end of mem_reg_1 : label is 511;
  attribute bram_slice_begin of mem_reg_1 : label is 72;
  attribute bram_slice_end of mem_reg_1 : label is 104;
  attribute SOFT_HLUTNM of \rd_addr_reg[1]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \rd_addr_reg[3]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \rd_addr_reg[5]_i_2__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \rd_addr_reg[8]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[0]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[2]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[3]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[5]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[6]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[7]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[8]_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[9]_i_1__0\ : label is "soft_lutpair138";
  attribute METHODOLOGY_DRC_VIOS of \s_axis_write_desc_addr_reg[13]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \s_axis_write_desc_addr_reg[17]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \s_axis_write_desc_addr_reg[21]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \s_axis_write_desc_addr_reg[25]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \s_axis_write_desc_addr_reg[29]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \s_axis_write_desc_addr_reg[31]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \s_axis_write_desc_addr_reg[5]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \s_axis_write_desc_addr_reg[9]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \status_fifo_wr_ptr_reg[5]_i_4\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \wr_ptr_cur_gray_reg[8]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \wr_ptr_cur_gray_reg[9]_i_2__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[1]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[2]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[3]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[5]_i_1__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[5]_i_2__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[6]_i_1__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[7]_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[8]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \wr_ptr_reg[1]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \wr_ptr_reg[2]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \wr_ptr_reg[3]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \wr_ptr_reg[4]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \wr_ptr_reg[6]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \wr_ptr_reg[7]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \wr_ptr_reg[8]_i_2__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \wr_ptr_reg[9]_i_1__0\ : label is "soft_lutpair140";
begin
  CO(0) <= \^co\(0);
  good_frame_sync1_reg <= \^good_frame_sync1_reg\;
  good_frame_sync3_reg <= \^good_frame_sync3_reg\;
  mem_read_data_valid_reg <= \^mem_read_data_valid_reg\;
  mem_reg_0_0 <= \^mem_reg_0_0\;
  \status_fifo_wr_ptr_reg_reg[0]\(72 downto 0) <= \^status_fifo_wr_ptr_reg_reg[0]\(72 downto 0);
  wr_ptr_next1 <= \^wr_ptr_next1\;
  wr_ptr_next113_out <= \^wr_ptr_next113_out\;
  wr_ptr_update_ack_sync2_reg <= \^wr_ptr_update_ack_sync2_reg\;
  wr_ptr_update_reg <= \^wr_ptr_update_reg\;
  wr_ptr_update_sync2_reg <= \^wr_ptr_update_sync2_reg\;
  wr_ptr_update_sync3_reg <= \^wr_ptr_update_sync3_reg\;
  wr_ptr_update_valid_reg <= \^wr_ptr_update_valid_reg\;
\drop_frame_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002AEA"
    )
        port map (
      I0 => drop_frame_reg,
      I1 => \^wr_ptr_next113_out\,
      I2 => \^wr_ptr_next1\,
      I3 => pre_fifo_axis_tlast,
      I4 => s_rst_sync3_reg,
      O => \drop_frame_reg_i_1__0_n_0\
    );
drop_frame_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => \drop_frame_reg_i_1__0_n_0\,
      Q => drop_frame_reg,
      R => '0'
    );
\good_frame_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => pre_fifo_axis_tlast,
      I1 => \^wr_ptr_next1\,
      I2 => \^wr_ptr_next113_out\,
      I3 => s_rst_sync3_reg,
      O => \good_frame_reg_i_1__0_n_0\
    );
good_frame_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => \good_frame_reg_i_1__0_n_0\,
      Q => good_frame_sync1_reg_reg_0,
      R => '0'
    );
good_frame_sync1_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => good_frame_sync1_reg0,
      Q => \^good_frame_sync1_reg\,
      R => s_rst_sync3_reg
    );
good_frame_sync2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \^good_frame_sync1_reg\,
      Q => good_frame_sync2_reg,
      R => m_rst_sync3_reg
    );
good_frame_sync3_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => good_frame_sync2_reg,
      Q => \^good_frame_sync3_reg\,
      R => m_rst_sync3_reg
    );
good_frame_sync4_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \^good_frame_sync3_reg\,
      Q => good_frame_sync4_reg,
      R => m_rst_sync3_reg
    );
\input_cycle_count_reg[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^mem_reg_0_0\,
      I1 => wm_axis_tvalid_0,
      I2 => rDMAFIFOSel,
      O => s_axis_write_data_tvalid
    );
\m_axis_tready_int_reg_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04405555"
    )
        port map (
      I0 => s_rst_sync3_reg,
      I1 => full_wr0,
      I2 => p_1_in,
      I3 => p_0_in,
      I4 => full_cur,
      O => pre_fifo_axis_tready
    );
m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => mem_read_data_valid_reg_reg_0,
      Q => \^mem_reg_0_0\,
      R => m_rst_sync3_reg
    );
mem_read_data_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => m_axis_tvalid_reg_reg_0,
      Q => \^mem_read_data_valid_reg\,
      R => m_rst_sync3_reg
    );
mem_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => rd_addr_reg(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => wr_addr_reg(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_mem_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => s_axil_clk,
      CLKBWRCLK => iTrigClk,
      DBITERR => NLW_mem_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => s_axis(31 downto 0),
      DIBDI(31 downto 0) => s_axis(63 downto 32),
      DIPADIP(3) => s_axis(65),
      DIPADIP(2 downto 1) => s_axis(65 downto 64),
      DIPADIP(0) => s_axis(64),
      DIPBDIP(3) => s_axis(67),
      DIPBDIP(2 downto 1) => s_axis(67 downto 66),
      DIPBDIP(0) => s_axis(66),
      DOADO(31 downto 0) => \^status_fifo_wr_ptr_reg_reg[0]\(31 downto 0),
      DOBDO(31 downto 0) => \^status_fifo_wr_ptr_reg_reg[0]\(63 downto 32),
      DOPADOP(3 downto 0) => \^status_fifo_wr_ptr_reg_reg[0]\(67 downto 64),
      DOPBDOP(3 downto 0) => \^status_fifo_wr_ptr_reg_reg[0]\(71 downto 68),
      ECCPARITY(7 downto 0) => NLW_mem_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => read3_out,
      ENBWREN => p_4_in,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mem_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => s_axis_write_data_tready_reg_reg,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => \^wr_ptr_next113_out\,
      WEBWE(6) => \^wr_ptr_next113_out\,
      WEBWE(5) => \^wr_ptr_next113_out\,
      WEBWE(4) => \^wr_ptr_next113_out\,
      WEBWE(3) => \^wr_ptr_next113_out\,
      WEBWE(2) => \^wr_ptr_next113_out\,
      WEBWE(1) => \^wr_ptr_next113_out\,
      WEBWE(0) => \^wr_ptr_next113_out\
    );
\mem_reg_0_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_ptr_gray_sync1_reg(8),
      I1 => rd_ptr_gray_reg(8),
      I2 => wr_ptr_gray_sync1_reg(7),
      I3 => rd_ptr_gray_reg(7),
      I4 => rd_ptr_gray_reg(6),
      I5 => wr_ptr_gray_sync1_reg(6),
      O => \mem_reg_0_i_10__0_n_0\
    );
\mem_reg_0_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_ptr_gray_sync1_reg(5),
      I1 => rd_ptr_gray_reg(5),
      I2 => wr_ptr_gray_sync1_reg(4),
      I3 => rd_ptr_gray_reg(4),
      I4 => rd_ptr_gray_reg(3),
      I5 => wr_ptr_gray_sync1_reg(3),
      O => \mem_reg_0_i_11__0_n_0\
    );
\mem_reg_0_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_ptr_gray_sync1_reg(2),
      I1 => rd_ptr_gray_reg(2),
      I2 => wr_ptr_gray_sync1_reg(1),
      I3 => rd_ptr_gray_reg(1),
      I4 => rd_ptr_gray_reg(0),
      I5 => wr_ptr_gray_sync1_reg(0),
      O => \mem_reg_0_i_12__0_n_0\
    );
\mem_reg_0_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \wr_ptr_cur_gray_reg_reg_n_0_[6]\,
      I1 => \rd_ptr_gray_sync2_reg_reg_n_0_[6]\,
      I2 => \wr_ptr_cur_gray_reg_reg_n_0_[7]\,
      I3 => \rd_ptr_gray_sync2_reg_reg_n_0_[7]\,
      O => \mem_reg_0_i_13__0_n_0\
    );
\mem_reg_0_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wr_ptr_cur_gray_reg_reg_n_0_[3]\,
      I1 => \rd_ptr_gray_sync2_reg_reg_n_0_[3]\,
      I2 => \rd_ptr_gray_sync2_reg_reg_n_0_[5]\,
      I3 => \wr_ptr_cur_gray_reg_reg_n_0_[5]\,
      I4 => \rd_ptr_gray_sync2_reg_reg_n_0_[4]\,
      I5 => \wr_ptr_cur_gray_reg_reg_n_0_[4]\,
      O => \mem_reg_0_i_14__0_n_0\
    );
\mem_reg_0_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wr_ptr_cur_gray_reg_reg_n_0_[0]\,
      I1 => \rd_ptr_gray_sync2_reg_reg_n_0_[0]\,
      I2 => \rd_ptr_gray_sync2_reg_reg_n_0_[2]\,
      I3 => \wr_ptr_cur_gray_reg_reg_n_0_[2]\,
      I4 => \rd_ptr_gray_sync2_reg_reg_n_0_[1]\,
      I5 => \wr_ptr_cur_gray_reg_reg_n_0_[1]\,
      O => \mem_reg_0_i_15__0_n_0\
    );
\mem_reg_0_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in,
      I1 => p_1_in3_in,
      O => full_cur14_out
    );
\mem_reg_0_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(5),
      I1 => \wr_ptr_cur_reg_reg_n_0_[6]\,
      I2 => \wr_ptr_cur_reg_reg_n_0_[8]\,
      I3 => wr_ptr_cur_gray_next1(7),
      I4 => \wr_ptr_cur_reg_reg_n_0_[7]\,
      I5 => wr_ptr_cur_gray_next1(6),
      O => \mem_reg_0_i_17__0_n_0\
    );
\mem_reg_0_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(2),
      I1 => \wr_ptr_cur_reg_reg_n_0_[3]\,
      I2 => \wr_ptr_cur_reg_reg_n_0_[5]\,
      I3 => wr_ptr_cur_gray_next1(4),
      I4 => \wr_ptr_cur_reg_reg_n_0_[4]\,
      I5 => wr_ptr_cur_gray_next1(3),
      O => \mem_reg_0_i_18__0_n_0\
    );
\mem_reg_0_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wr_ptr_reg_reg_n_0_[0]\,
      I1 => \wr_ptr_cur_reg_reg_n_0_[0]\,
      I2 => \wr_ptr_cur_reg_reg_n_0_[2]\,
      I3 => wr_ptr_cur_gray_next1(1),
      I4 => \wr_ptr_cur_reg_reg_n_0_[1]\,
      I5 => wr_ptr_cur_gray_next1(0),
      O => \mem_reg_0_i_19__0_n_0\
    );
\mem_reg_0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D5FF"
    )
        port map (
      I0 => \^mem_reg_0_0\,
      I1 => rDMAFIFOSel,
      I2 => s_axis_write_data_tready,
      I3 => \^mem_read_data_valid_reg\,
      I4 => \^co\(0),
      O => read3_out
    );
\mem_reg_0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^wr_ptr_next1\,
      O => p_4_in
    );
\mem_reg_0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AA22222"
    )
        port map (
      I0 => pre_fifo_axis_tvalid,
      I1 => full_cur,
      I2 => p_0_in,
      I3 => p_1_in,
      I4 => full_wr0,
      I5 => s_rst_sync3_reg,
      O => \^wr_ptr_next113_out\
    );
\mem_reg_0_i_5__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => \mem_reg_0_i_5__0_n_1\,
      CO(1) => \mem_reg_0_i_5__0_n_2\,
      CO(0) => \mem_reg_0_i_5__0_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_mem_reg_0_i_5__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \mem_reg_0_i_9__0_n_0\,
      S(2) => \mem_reg_0_i_10__0_n_0\,
      S(1) => \mem_reg_0_i_11__0_n_0\,
      S(0) => \mem_reg_0_i_12__0_n_0\
    );
\mem_reg_0_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFEFEEE"
    )
        port map (
      I0 => drop_frame_reg,
      I1 => full_cur,
      I2 => full_wr0,
      I3 => p_1_in,
      I4 => p_0_in,
      O => \^wr_ptr_next1\
    );
\mem_reg_0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
        port map (
      I0 => p_1_in1_in,
      I1 => p_0_in0_in,
      I2 => \mem_reg_0_i_13__0_n_0\,
      I3 => \mem_reg_0_i_14__0_n_0\,
      I4 => \mem_reg_0_i_15__0_n_0\,
      I5 => full_cur14_out,
      O => full_cur
    );
\mem_reg_0_i_8__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_mem_reg_0_i_8__0_CO_UNCONNECTED\(3),
      CO(2) => full_wr0,
      CO(1) => \mem_reg_0_i_8__0_n_2\,
      CO(0) => \mem_reg_0_i_8__0_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_mem_reg_0_i_8__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \mem_reg_0_i_17__0_n_0\,
      S(1) => \mem_reg_0_i_18__0_n_0\,
      S(0) => \mem_reg_0_i_19__0_n_0\
    );
\mem_reg_0_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_ptr_gray_sync1_reg(9),
      I1 => rd_ptr_gray_reg(9),
      O => \mem_reg_0_i_9__0_n_0\
    );
mem_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => rd_addr_reg(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 5) => wr_addr_reg(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => s_axil_clk,
      CLKBWRCLK => iTrigClk,
      DIADI(15 downto 1) => s_axis(82 downto 68),
      DIADI(0) => pre_fifo_axis_tlast,
      DIBDI(15 downto 6) => B"0000000000",
      DIBDI(5 downto 0) => s_axis(88 downto 83),
      DIPADIP(1 downto 0) => B"10",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 1) => wm_axis_tuser_1(14 downto 0),
      DOADO(0) => \^status_fifo_wr_ptr_reg_reg[0]\(72),
      DOBDO(15) => mem_reg_1_n_16,
      DOBDO(14) => mem_reg_1_n_17,
      DOBDO(13 downto 0) => wm_axis_tuser_1(28 downto 15),
      DOPADOP(1) => NLW_mem_reg_1_DOPADOP_UNCONNECTED(1),
      DOPADOP(0) => mem_reg_1_n_33,
      DOPBDOP(1 downto 0) => NLW_mem_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => read3_out,
      ENBWREN => p_4_in,
      REGCEAREGCE => s_axis_write_data_tready_reg_reg,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => \^wr_ptr_next113_out\,
      WEBWE(2) => \^wr_ptr_next113_out\,
      WEBWE(1) => \^wr_ptr_next113_out\,
      WEBWE(0) => \^wr_ptr_next113_out\
    );
\rd_addr_reg[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2A000000D5FF"
    )
        port map (
      I0 => \^mem_reg_0_0\,
      I1 => rDMAFIFOSel,
      I2 => s_axis_write_data_tready,
      I3 => \^mem_read_data_valid_reg\,
      I4 => \^co\(0),
      I5 => \rd_ptr_reg_reg_n_0_[0]\,
      O => \rd_addr_reg[0]_i_1__0_n_0\
    );
\rd_addr_reg[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFD2202"
    )
        port map (
      I0 => \rd_ptr_reg_reg_n_0_[0]\,
      I1 => \^co\(0),
      I2 => \^mem_read_data_valid_reg\,
      I3 => s_axis_write_data_tready_reg_reg,
      I4 => \rd_ptr_reg_reg_n_0_[1]\,
      O => \rd_addr_reg[1]_i_1__0_n_0\
    );
\rd_addr_reg[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7FFF708080008"
    )
        port map (
      I0 => \rd_ptr_reg_reg_n_0_[0]\,
      I1 => \rd_ptr_reg_reg_n_0_[1]\,
      I2 => \^co\(0),
      I3 => \^mem_read_data_valid_reg\,
      I4 => s_axis_write_data_tready_reg_reg,
      I5 => \rd_ptr_reg_reg_n_0_[2]\,
      O => \rd_addr_reg[2]_i_1__0_n_0\
    );
\rd_addr_reg[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0080"
    )
        port map (
      I0 => \rd_ptr_reg_reg_n_0_[1]\,
      I1 => \rd_ptr_reg_reg_n_0_[0]\,
      I2 => \rd_ptr_reg_reg_n_0_[2]\,
      I3 => \rd_addr_reg[8]_i_2__0_n_0\,
      I4 => \rd_ptr_reg_reg_n_0_[3]\,
      O => \rd_addr_reg[3]_i_1__0_n_0\
    );
\rd_addr_reg[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00008000"
    )
        port map (
      I0 => \rd_ptr_reg_reg_n_0_[2]\,
      I1 => \rd_ptr_reg_reg_n_0_[0]\,
      I2 => \rd_ptr_reg_reg_n_0_[1]\,
      I3 => \rd_ptr_reg_reg_n_0_[3]\,
      I4 => \rd_addr_reg[8]_i_2__0_n_0\,
      I5 => \rd_ptr_reg_reg_n_0_[4]\,
      O => \rd_addr_reg[4]_i_1__0_n_0\
    );
\rd_addr_reg[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFE1101"
    )
        port map (
      I0 => \rd_addr_reg[5]_i_2__0_n_0\,
      I1 => \^co\(0),
      I2 => \^mem_read_data_valid_reg\,
      I3 => s_axis_write_data_tready_reg_reg,
      I4 => \rd_ptr_reg_reg_n_0_[5]\,
      O => \rd_addr_reg[5]_i_1__0_n_0\
    );
\rd_addr_reg[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rd_ptr_reg_reg_n_0_[3]\,
      I1 => \rd_ptr_reg_reg_n_0_[1]\,
      I2 => \rd_ptr_reg_reg_n_0_[0]\,
      I3 => \rd_ptr_reg_reg_n_0_[2]\,
      I4 => \rd_ptr_reg_reg_n_0_[4]\,
      O => \rd_addr_reg[5]_i_2__0_n_0\
    );
\rd_addr_reg[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE0051"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^mem_read_data_valid_reg\,
      I2 => s_axis_write_data_tready_reg_reg,
      I3 => \rd_addr_reg[8]_i_3__0_n_0\,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      O => \rd_addr_reg[6]_i_1__0_n_0\
    );
\rd_addr_reg[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFFF00510000"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^mem_read_data_valid_reg\,
      I2 => s_axis_write_data_tready_reg_reg,
      I3 => \rd_addr_reg[8]_i_3__0_n_0\,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => \rd_ptr_reg_reg_n_0_[7]\,
      O => \rd_addr_reg[7]_i_1__0_n_0\
    );
\rd_addr_reg[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0400"
    )
        port map (
      I0 => \rd_addr_reg[8]_i_2__0_n_0\,
      I1 => \rd_ptr_reg_reg_n_0_[6]\,
      I2 => \rd_addr_reg[8]_i_3__0_n_0\,
      I3 => \rd_ptr_reg_reg_n_0_[7]\,
      I4 => \rd_ptr_reg_reg_n_0_[8]\,
      O => \rd_addr_reg[8]_i_1__0_n_0\
    );
\rd_addr_reg[8]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEAAAA"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^mem_read_data_valid_reg\,
      I2 => s_axis_write_data_tready,
      I3 => rDMAFIFOSel,
      I4 => \^mem_reg_0_0\,
      O => \rd_addr_reg[8]_i_2__0_n_0\
    );
\rd_addr_reg[8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rd_ptr_reg_reg_n_0_[4]\,
      I1 => \rd_ptr_reg_reg_n_0_[2]\,
      I2 => \rd_ptr_reg_reg_n_0_[0]\,
      I3 => \rd_ptr_reg_reg_n_0_[1]\,
      I4 => \rd_ptr_reg_reg_n_0_[3]\,
      I5 => \rd_ptr_reg_reg_n_0_[5]\,
      O => \rd_addr_reg[8]_i_3__0_n_0\
    );
\rd_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \rd_addr_reg[0]_i_1__0_n_0\,
      Q => rd_addr_reg(0),
      R => '0'
    );
\rd_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \rd_addr_reg[1]_i_1__0_n_0\,
      Q => rd_addr_reg(1),
      R => '0'
    );
\rd_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \rd_addr_reg[2]_i_1__0_n_0\,
      Q => rd_addr_reg(2),
      R => '0'
    );
\rd_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \rd_addr_reg[3]_i_1__0_n_0\,
      Q => rd_addr_reg(3),
      R => '0'
    );
\rd_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \rd_addr_reg[4]_i_1__0_n_0\,
      Q => rd_addr_reg(4),
      R => '0'
    );
\rd_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \rd_addr_reg[5]_i_1__0_n_0\,
      Q => rd_addr_reg(5),
      R => '0'
    );
\rd_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \rd_addr_reg[6]_i_1__0_n_0\,
      Q => rd_addr_reg(6),
      R => '0'
    );
\rd_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \rd_addr_reg[7]_i_1__0_n_0\,
      Q => rd_addr_reg(7),
      R => '0'
    );
\rd_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \rd_addr_reg[8]_i_1__0_n_0\,
      Q => rd_addr_reg(8),
      R => '0'
    );
\rd_ptr_gray_reg[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_ptr_reg_reg_n_0_[1]\,
      O => rd_ptr_gray_reg0(0)
    );
\rd_ptr_gray_reg[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \rd_ptr_reg_reg_n_0_[1]\,
      I1 => \rd_ptr_reg_reg_n_0_[0]\,
      I2 => \rd_ptr_reg_reg_n_0_[2]\,
      O => rd_ptr_gray_reg0(1)
    );
\rd_ptr_gray_reg[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => \rd_ptr_reg_reg_n_0_[0]\,
      I1 => \rd_ptr_reg_reg_n_0_[1]\,
      I2 => \rd_ptr_reg_reg_n_0_[2]\,
      I3 => \rd_ptr_reg_reg_n_0_[3]\,
      O => rd_ptr_gray_reg0(2)
    );
\rd_ptr_gray_reg[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007FFF80"
    )
        port map (
      I0 => \rd_ptr_reg_reg_n_0_[1]\,
      I1 => \rd_ptr_reg_reg_n_0_[0]\,
      I2 => \rd_ptr_reg_reg_n_0_[2]\,
      I3 => \rd_ptr_reg_reg_n_0_[3]\,
      I4 => \rd_ptr_reg_reg_n_0_[4]\,
      O => rd_ptr_gray_reg0(3)
    );
\rd_ptr_gray_reg[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFFFFFF8000"
    )
        port map (
      I0 => \rd_ptr_reg_reg_n_0_[2]\,
      I1 => \rd_ptr_reg_reg_n_0_[0]\,
      I2 => \rd_ptr_reg_reg_n_0_[1]\,
      I3 => \rd_ptr_reg_reg_n_0_[3]\,
      I4 => \rd_ptr_reg_reg_n_0_[4]\,
      I5 => \rd_ptr_reg_reg_n_0_[5]\,
      O => rd_ptr_gray_reg0(4)
    );
\rd_ptr_gray_reg[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \rd_addr_reg[5]_i_2__0_n_0\,
      I1 => \rd_ptr_reg_reg_n_0_[5]\,
      I2 => \rd_ptr_reg_reg_n_0_[6]\,
      O => rd_ptr_gray_reg0(5)
    );
\rd_ptr_gray_reg[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \rd_addr_reg[8]_i_3__0_n_0\,
      I1 => \rd_ptr_reg_reg_n_0_[6]\,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      O => rd_ptr_gray_reg0(6)
    );
\rd_ptr_gray_reg[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BF4"
    )
        port map (
      I0 => \rd_addr_reg[8]_i_3__0_n_0\,
      I1 => \rd_ptr_reg_reg_n_0_[6]\,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => \rd_ptr_reg_reg_n_0_[8]\,
      O => rd_ptr_gray_reg0(7)
    );
\rd_ptr_gray_reg[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00DFFF20"
    )
        port map (
      I0 => \rd_ptr_reg_reg_n_0_[6]\,
      I1 => \rd_addr_reg[8]_i_3__0_n_0\,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => \rd_ptr_reg_reg_n_0_[8]\,
      I4 => \rd_ptr_reg_reg_n_0_[9]\,
      O => rd_ptr_gray_reg0(8)
    );
\rd_ptr_gray_reg[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \rd_ptr_reg_reg_n_0_[8]\,
      I1 => \rd_ptr_reg_reg_n_0_[6]\,
      I2 => \rd_addr_reg[8]_i_3__0_n_0\,
      I3 => \rd_ptr_reg_reg_n_0_[7]\,
      I4 => \rd_ptr_reg_reg_n_0_[9]\,
      O => rd_ptr_next0(9)
    );
\rd_ptr_gray_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => read3_out,
      D => rd_ptr_gray_reg0(0),
      Q => rd_ptr_gray_reg(0),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => read3_out,
      D => rd_ptr_gray_reg0(1),
      Q => rd_ptr_gray_reg(1),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => read3_out,
      D => rd_ptr_gray_reg0(2),
      Q => rd_ptr_gray_reg(2),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => read3_out,
      D => rd_ptr_gray_reg0(3),
      Q => rd_ptr_gray_reg(3),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => read3_out,
      D => rd_ptr_gray_reg0(4),
      Q => rd_ptr_gray_reg(4),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => read3_out,
      D => rd_ptr_gray_reg0(5),
      Q => rd_ptr_gray_reg(5),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => read3_out,
      D => rd_ptr_gray_reg0(6),
      Q => rd_ptr_gray_reg(6),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => read3_out,
      D => rd_ptr_gray_reg0(7),
      Q => rd_ptr_gray_reg(7),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => read3_out,
      D => rd_ptr_gray_reg0(8),
      Q => rd_ptr_gray_reg(8),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => read3_out,
      D => rd_ptr_next0(9),
      Q => rd_ptr_gray_reg(9),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_sync1_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_reg(0),
      Q => rd_ptr_gray_sync1_reg(0),
      R => s_rst_sync3_reg
    );
\rd_ptr_gray_sync1_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_reg(1),
      Q => rd_ptr_gray_sync1_reg(1),
      R => s_rst_sync3_reg
    );
\rd_ptr_gray_sync1_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_reg(2),
      Q => rd_ptr_gray_sync1_reg(2),
      R => s_rst_sync3_reg
    );
\rd_ptr_gray_sync1_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_reg(3),
      Q => rd_ptr_gray_sync1_reg(3),
      R => s_rst_sync3_reg
    );
\rd_ptr_gray_sync1_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_reg(4),
      Q => rd_ptr_gray_sync1_reg(4),
      R => s_rst_sync3_reg
    );
\rd_ptr_gray_sync1_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_reg(5),
      Q => rd_ptr_gray_sync1_reg(5),
      R => s_rst_sync3_reg
    );
\rd_ptr_gray_sync1_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_reg(6),
      Q => rd_ptr_gray_sync1_reg(6),
      R => s_rst_sync3_reg
    );
\rd_ptr_gray_sync1_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_reg(7),
      Q => rd_ptr_gray_sync1_reg(7),
      R => s_rst_sync3_reg
    );
\rd_ptr_gray_sync1_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_reg(8),
      Q => rd_ptr_gray_sync1_reg(8),
      R => s_rst_sync3_reg
    );
\rd_ptr_gray_sync1_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_reg(9),
      Q => rd_ptr_gray_sync1_reg(9),
      R => s_rst_sync3_reg
    );
\rd_ptr_gray_sync2_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(0),
      Q => \rd_ptr_gray_sync2_reg_reg_n_0_[0]\,
      R => s_rst_sync3_reg
    );
\rd_ptr_gray_sync2_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(1),
      Q => \rd_ptr_gray_sync2_reg_reg_n_0_[1]\,
      R => s_rst_sync3_reg
    );
\rd_ptr_gray_sync2_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(2),
      Q => \rd_ptr_gray_sync2_reg_reg_n_0_[2]\,
      R => s_rst_sync3_reg
    );
\rd_ptr_gray_sync2_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(3),
      Q => \rd_ptr_gray_sync2_reg_reg_n_0_[3]\,
      R => s_rst_sync3_reg
    );
\rd_ptr_gray_sync2_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(4),
      Q => \rd_ptr_gray_sync2_reg_reg_n_0_[4]\,
      R => s_rst_sync3_reg
    );
\rd_ptr_gray_sync2_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(5),
      Q => \rd_ptr_gray_sync2_reg_reg_n_0_[5]\,
      R => s_rst_sync3_reg
    );
\rd_ptr_gray_sync2_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(6),
      Q => \rd_ptr_gray_sync2_reg_reg_n_0_[6]\,
      R => s_rst_sync3_reg
    );
\rd_ptr_gray_sync2_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(7),
      Q => \rd_ptr_gray_sync2_reg_reg_n_0_[7]\,
      R => s_rst_sync3_reg
    );
\rd_ptr_gray_sync2_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(8),
      Q => p_0_in0_in,
      R => s_rst_sync3_reg
    );
\rd_ptr_gray_sync2_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(9),
      Q => p_0_in2_in,
      R => s_rst_sync3_reg
    );
\rd_ptr_reg[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF04000000"
    )
        port map (
      I0 => \rd_addr_reg[8]_i_2__0_n_0\,
      I1 => \rd_ptr_reg_reg_n_0_[7]\,
      I2 => \rd_addr_reg[8]_i_3__0_n_0\,
      I3 => \rd_ptr_reg_reg_n_0_[6]\,
      I4 => \rd_ptr_reg_reg_n_0_[8]\,
      I5 => \rd_ptr_reg_reg_n_0_[9]\,
      O => rd_ptr_next(9)
    );
\rd_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \rd_addr_reg[0]_i_1__0_n_0\,
      Q => \rd_ptr_reg_reg_n_0_[0]\,
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \rd_addr_reg[1]_i_1__0_n_0\,
      Q => \rd_ptr_reg_reg_n_0_[1]\,
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \rd_addr_reg[2]_i_1__0_n_0\,
      Q => \rd_ptr_reg_reg_n_0_[2]\,
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \rd_addr_reg[3]_i_1__0_n_0\,
      Q => \rd_ptr_reg_reg_n_0_[3]\,
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \rd_addr_reg[4]_i_1__0_n_0\,
      Q => \rd_ptr_reg_reg_n_0_[4]\,
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \rd_addr_reg[5]_i_1__0_n_0\,
      Q => \rd_ptr_reg_reg_n_0_[5]\,
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \rd_addr_reg[6]_i_1__0_n_0\,
      Q => \rd_ptr_reg_reg_n_0_[6]\,
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \rd_addr_reg[7]_i_1__0_n_0\,
      Q => \rd_ptr_reg_reg_n_0_[7]\,
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \rd_addr_reg[8]_i_1__0_n_0\,
      Q => \rd_ptr_reg_reg_n_0_[8]\,
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => rd_ptr_next(9),
      Q => \rd_ptr_reg_reg_n_0_[9]\,
      R => m_rst_sync3_reg
    );
\s_axis_write_desc_addr[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"551555D5AAEAAA2A"
    )
        port map (
      I0 => wm_axis_tuser_1(10),
      I1 => m_status_good_frame_0_cached_reg,
      I2 => s_axis_write_desc_ready,
      I3 => s_axis_write_desc_valid_reg,
      I4 => mem_read_data_reg(11),
      I5 => \rTrigDMAStartAddr_reg[31]\(11),
      O => \s_axis_write_desc_addr[13]_i_2_n_0\
    );
\s_axis_write_desc_addr[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"551555D5AAEAAA2A"
    )
        port map (
      I0 => wm_axis_tuser_1(9),
      I1 => m_status_good_frame_0_cached_reg,
      I2 => s_axis_write_desc_ready,
      I3 => s_axis_write_desc_valid_reg,
      I4 => mem_read_data_reg(10),
      I5 => \rTrigDMAStartAddr_reg[31]\(10),
      O => \s_axis_write_desc_addr[13]_i_3_n_0\
    );
\s_axis_write_desc_addr[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"551555D5AAEAAA2A"
    )
        port map (
      I0 => wm_axis_tuser_1(8),
      I1 => m_status_good_frame_0_cached_reg,
      I2 => s_axis_write_desc_ready,
      I3 => s_axis_write_desc_valid_reg,
      I4 => mem_read_data_reg(9),
      I5 => \rTrigDMAStartAddr_reg[31]\(9),
      O => \s_axis_write_desc_addr[13]_i_4_n_0\
    );
\s_axis_write_desc_addr[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"551555D5AAEAAA2A"
    )
        port map (
      I0 => wm_axis_tuser_1(7),
      I1 => m_status_good_frame_0_cached_reg,
      I2 => s_axis_write_desc_ready,
      I3 => s_axis_write_desc_valid_reg,
      I4 => mem_read_data_reg(8),
      I5 => \rTrigDMAStartAddr_reg[31]\(8),
      O => \s_axis_write_desc_addr[13]_i_5_n_0\
    );
\s_axis_write_desc_addr[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"551555D5AAEAAA2A"
    )
        port map (
      I0 => wm_axis_tuser_1(14),
      I1 => m_status_good_frame_0_cached_reg,
      I2 => s_axis_write_desc_ready,
      I3 => s_axis_write_desc_valid_reg,
      I4 => mem_read_data_reg(15),
      I5 => \rTrigDMAStartAddr_reg[31]\(15),
      O => \s_axis_write_desc_addr[17]_i_2_n_0\
    );
\s_axis_write_desc_addr[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"551555D5AAEAAA2A"
    )
        port map (
      I0 => wm_axis_tuser_1(13),
      I1 => m_status_good_frame_0_cached_reg,
      I2 => s_axis_write_desc_ready,
      I3 => s_axis_write_desc_valid_reg,
      I4 => mem_read_data_reg(14),
      I5 => \rTrigDMAStartAddr_reg[31]\(14),
      O => \s_axis_write_desc_addr[17]_i_3_n_0\
    );
\s_axis_write_desc_addr[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"551555D5AAEAAA2A"
    )
        port map (
      I0 => wm_axis_tuser_1(12),
      I1 => m_status_good_frame_0_cached_reg,
      I2 => s_axis_write_desc_ready,
      I3 => s_axis_write_desc_valid_reg,
      I4 => mem_read_data_reg(13),
      I5 => \rTrigDMAStartAddr_reg[31]\(13),
      O => \s_axis_write_desc_addr[17]_i_4_n_0\
    );
\s_axis_write_desc_addr[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"551555D5AAEAAA2A"
    )
        port map (
      I0 => wm_axis_tuser_1(11),
      I1 => m_status_good_frame_0_cached_reg,
      I2 => s_axis_write_desc_ready,
      I3 => s_axis_write_desc_valid_reg,
      I4 => mem_read_data_reg(12),
      I5 => \rTrigDMAStartAddr_reg[31]\(12),
      O => \s_axis_write_desc_addr[17]_i_5_n_0\
    );
\s_axis_write_desc_addr[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"551555D5AAEAAA2A"
    )
        port map (
      I0 => wm_axis_tuser_1(18),
      I1 => m_status_good_frame_0_cached_reg,
      I2 => s_axis_write_desc_ready,
      I3 => s_axis_write_desc_valid_reg,
      I4 => mem_read_data_reg(19),
      I5 => \rTrigDMAStartAddr_reg[31]\(19),
      O => \s_axis_write_desc_addr[21]_i_2_n_0\
    );
\s_axis_write_desc_addr[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"551555D5AAEAAA2A"
    )
        port map (
      I0 => wm_axis_tuser_1(17),
      I1 => m_status_good_frame_0_cached_reg,
      I2 => s_axis_write_desc_ready,
      I3 => s_axis_write_desc_valid_reg,
      I4 => mem_read_data_reg(18),
      I5 => \rTrigDMAStartAddr_reg[31]\(18),
      O => \s_axis_write_desc_addr[21]_i_3_n_0\
    );
\s_axis_write_desc_addr[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"551555D5AAEAAA2A"
    )
        port map (
      I0 => wm_axis_tuser_1(16),
      I1 => m_status_good_frame_0_cached_reg,
      I2 => s_axis_write_desc_ready,
      I3 => s_axis_write_desc_valid_reg,
      I4 => mem_read_data_reg(17),
      I5 => \rTrigDMAStartAddr_reg[31]\(17),
      O => \s_axis_write_desc_addr[21]_i_4_n_0\
    );
\s_axis_write_desc_addr[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"551555D5AAEAAA2A"
    )
        port map (
      I0 => wm_axis_tuser_1(15),
      I1 => m_status_good_frame_0_cached_reg,
      I2 => s_axis_write_desc_ready,
      I3 => s_axis_write_desc_valid_reg,
      I4 => mem_read_data_reg(16),
      I5 => \rTrigDMAStartAddr_reg[31]\(16),
      O => \s_axis_write_desc_addr[21]_i_5_n_0\
    );
\s_axis_write_desc_addr[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"551555D5AAEAAA2A"
    )
        port map (
      I0 => wm_axis_tuser_1(22),
      I1 => m_status_good_frame_0_cached_reg,
      I2 => s_axis_write_desc_ready,
      I3 => s_axis_write_desc_valid_reg,
      I4 => mem_read_data_reg(23),
      I5 => \rTrigDMAStartAddr_reg[31]\(23),
      O => \s_axis_write_desc_addr[25]_i_2_n_0\
    );
\s_axis_write_desc_addr[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"551555D5AAEAAA2A"
    )
        port map (
      I0 => wm_axis_tuser_1(21),
      I1 => m_status_good_frame_0_cached_reg,
      I2 => s_axis_write_desc_ready,
      I3 => s_axis_write_desc_valid_reg,
      I4 => mem_read_data_reg(22),
      I5 => \rTrigDMAStartAddr_reg[31]\(22),
      O => \s_axis_write_desc_addr[25]_i_3_n_0\
    );
\s_axis_write_desc_addr[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"551555D5AAEAAA2A"
    )
        port map (
      I0 => wm_axis_tuser_1(20),
      I1 => m_status_good_frame_0_cached_reg,
      I2 => s_axis_write_desc_ready,
      I3 => s_axis_write_desc_valid_reg,
      I4 => mem_read_data_reg(21),
      I5 => \rTrigDMAStartAddr_reg[31]\(21),
      O => \s_axis_write_desc_addr[25]_i_4_n_0\
    );
\s_axis_write_desc_addr[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"551555D5AAEAAA2A"
    )
        port map (
      I0 => wm_axis_tuser_1(19),
      I1 => m_status_good_frame_0_cached_reg,
      I2 => s_axis_write_desc_ready,
      I3 => s_axis_write_desc_valid_reg,
      I4 => mem_read_data_reg(20),
      I5 => \rTrigDMAStartAddr_reg[31]\(20),
      O => \s_axis_write_desc_addr[25]_i_5_n_0\
    );
\s_axis_write_desc_addr[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"551555D5AAEAAA2A"
    )
        port map (
      I0 => wm_axis_tuser_1(26),
      I1 => m_status_good_frame_0_cached_reg,
      I2 => s_axis_write_desc_ready,
      I3 => s_axis_write_desc_valid_reg,
      I4 => mem_read_data_reg(27),
      I5 => \rTrigDMAStartAddr_reg[31]\(27),
      O => \s_axis_write_desc_addr[29]_i_2_n_0\
    );
\s_axis_write_desc_addr[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"551555D5AAEAAA2A"
    )
        port map (
      I0 => wm_axis_tuser_1(25),
      I1 => m_status_good_frame_0_cached_reg,
      I2 => s_axis_write_desc_ready,
      I3 => s_axis_write_desc_valid_reg,
      I4 => mem_read_data_reg(26),
      I5 => \rTrigDMAStartAddr_reg[31]\(26),
      O => \s_axis_write_desc_addr[29]_i_3_n_0\
    );
\s_axis_write_desc_addr[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"551555D5AAEAAA2A"
    )
        port map (
      I0 => wm_axis_tuser_1(24),
      I1 => m_status_good_frame_0_cached_reg,
      I2 => s_axis_write_desc_ready,
      I3 => s_axis_write_desc_valid_reg,
      I4 => mem_read_data_reg(25),
      I5 => \rTrigDMAStartAddr_reg[31]\(25),
      O => \s_axis_write_desc_addr[29]_i_4_n_0\
    );
\s_axis_write_desc_addr[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"551555D5AAEAAA2A"
    )
        port map (
      I0 => wm_axis_tuser_1(23),
      I1 => m_status_good_frame_0_cached_reg,
      I2 => s_axis_write_desc_ready,
      I3 => s_axis_write_desc_valid_reg,
      I4 => mem_read_data_reg(24),
      I5 => \rTrigDMAStartAddr_reg[31]\(24),
      O => \s_axis_write_desc_addr[29]_i_5_n_0\
    );
\s_axis_write_desc_addr[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"551555D5AAEAAA2A"
    )
        port map (
      I0 => wm_axis_tuser_1(28),
      I1 => m_status_good_frame_0_cached_reg,
      I2 => s_axis_write_desc_ready,
      I3 => s_axis_write_desc_valid_reg,
      I4 => mem_read_data_reg(29),
      I5 => \rTrigDMAStartAddr_reg[31]\(29),
      O => \s_axis_write_desc_addr[31]_i_2_n_0\
    );
\s_axis_write_desc_addr[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"551555D5AAEAAA2A"
    )
        port map (
      I0 => wm_axis_tuser_1(27),
      I1 => m_status_good_frame_0_cached_reg,
      I2 => s_axis_write_desc_ready,
      I3 => s_axis_write_desc_valid_reg,
      I4 => mem_read_data_reg(28),
      I5 => \rTrigDMAStartAddr_reg[31]\(28),
      O => \s_axis_write_desc_addr[31]_i_3_n_0\
    );
\s_axis_write_desc_addr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"551555D5AAEAAA2A"
    )
        port map (
      I0 => wm_axis_tuser_1(2),
      I1 => m_status_good_frame_0_cached_reg,
      I2 => s_axis_write_desc_ready,
      I3 => s_axis_write_desc_valid_reg,
      I4 => mem_read_data_reg(3),
      I5 => \rTrigDMAStartAddr_reg[31]\(3),
      O => \s_axis_write_desc_addr[5]_i_2_n_0\
    );
\s_axis_write_desc_addr[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"551555D5AAEAAA2A"
    )
        port map (
      I0 => wm_axis_tuser_1(1),
      I1 => m_status_good_frame_0_cached_reg,
      I2 => s_axis_write_desc_ready,
      I3 => s_axis_write_desc_valid_reg,
      I4 => mem_read_data_reg(2),
      I5 => \rTrigDMAStartAddr_reg[31]\(2),
      O => \s_axis_write_desc_addr[5]_i_3_n_0\
    );
\s_axis_write_desc_addr[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"551555D5AAEAAA2A"
    )
        port map (
      I0 => wm_axis_tuser_1(0),
      I1 => m_status_good_frame_0_cached_reg,
      I2 => s_axis_write_desc_ready,
      I3 => s_axis_write_desc_valid_reg,
      I4 => mem_read_data_reg(1),
      I5 => \rTrigDMAStartAddr_reg[31]\(1),
      O => \s_axis_write_desc_addr[5]_i_4_n_0\
    );
\s_axis_write_desc_addr[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"551555D5AAEAAA2A"
    )
        port map (
      I0 => wm_axis_tuser_1(6),
      I1 => m_status_good_frame_0_cached_reg,
      I2 => s_axis_write_desc_ready,
      I3 => s_axis_write_desc_valid_reg,
      I4 => mem_read_data_reg(7),
      I5 => \rTrigDMAStartAddr_reg[31]\(7),
      O => \s_axis_write_desc_addr[9]_i_2_n_0\
    );
\s_axis_write_desc_addr[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"551555D5AAEAAA2A"
    )
        port map (
      I0 => wm_axis_tuser_1(5),
      I1 => m_status_good_frame_0_cached_reg,
      I2 => s_axis_write_desc_ready,
      I3 => s_axis_write_desc_valid_reg,
      I4 => mem_read_data_reg(6),
      I5 => \rTrigDMAStartAddr_reg[31]\(6),
      O => \s_axis_write_desc_addr[9]_i_3_n_0\
    );
\s_axis_write_desc_addr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"551555D5AAEAAA2A"
    )
        port map (
      I0 => wm_axis_tuser_1(4),
      I1 => m_status_good_frame_0_cached_reg,
      I2 => s_axis_write_desc_ready,
      I3 => s_axis_write_desc_valid_reg,
      I4 => mem_read_data_reg(5),
      I5 => \rTrigDMAStartAddr_reg[31]\(5),
      O => \s_axis_write_desc_addr[9]_i_4_n_0\
    );
\s_axis_write_desc_addr[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"551555D5AAEAAA2A"
    )
        port map (
      I0 => wm_axis_tuser_1(3),
      I1 => m_status_good_frame_0_cached_reg,
      I2 => s_axis_write_desc_ready,
      I3 => s_axis_write_desc_valid_reg,
      I4 => mem_read_data_reg(4),
      I5 => \rTrigDMAStartAddr_reg[31]\(4),
      O => \s_axis_write_desc_addr[9]_i_5_n_0\
    );
\s_axis_write_desc_addr_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_axis_write_desc_addr_reg[9]_i_1_n_0\,
      CO(3) => \s_axis_write_desc_addr_reg[13]_i_1_n_0\,
      CO(2) => \s_axis_write_desc_addr_reg[13]_i_1_n_1\,
      CO(1) => \s_axis_write_desc_addr_reg[13]_i_1_n_2\,
      CO(0) => \s_axis_write_desc_addr_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \rTrigDMAStartAddr_reg[31]\(11 downto 8),
      O(3 downto 0) => D(10 downto 7),
      S(3) => \s_axis_write_desc_addr[13]_i_2_n_0\,
      S(2) => \s_axis_write_desc_addr[13]_i_3_n_0\,
      S(1) => \s_axis_write_desc_addr[13]_i_4_n_0\,
      S(0) => \s_axis_write_desc_addr[13]_i_5_n_0\
    );
\s_axis_write_desc_addr_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_axis_write_desc_addr_reg[13]_i_1_n_0\,
      CO(3) => \s_axis_write_desc_addr_reg[17]_i_1_n_0\,
      CO(2) => \s_axis_write_desc_addr_reg[17]_i_1_n_1\,
      CO(1) => \s_axis_write_desc_addr_reg[17]_i_1_n_2\,
      CO(0) => \s_axis_write_desc_addr_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \rTrigDMAStartAddr_reg[31]\(15 downto 12),
      O(3 downto 0) => D(14 downto 11),
      S(3) => \s_axis_write_desc_addr[17]_i_2_n_0\,
      S(2) => \s_axis_write_desc_addr[17]_i_3_n_0\,
      S(1) => \s_axis_write_desc_addr[17]_i_4_n_0\,
      S(0) => \s_axis_write_desc_addr[17]_i_5_n_0\
    );
\s_axis_write_desc_addr_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_axis_write_desc_addr_reg[17]_i_1_n_0\,
      CO(3) => \s_axis_write_desc_addr_reg[21]_i_1_n_0\,
      CO(2) => \s_axis_write_desc_addr_reg[21]_i_1_n_1\,
      CO(1) => \s_axis_write_desc_addr_reg[21]_i_1_n_2\,
      CO(0) => \s_axis_write_desc_addr_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \rTrigDMAStartAddr_reg[31]\(19 downto 16),
      O(3 downto 0) => D(18 downto 15),
      S(3) => \s_axis_write_desc_addr[21]_i_2_n_0\,
      S(2) => \s_axis_write_desc_addr[21]_i_3_n_0\,
      S(1) => \s_axis_write_desc_addr[21]_i_4_n_0\,
      S(0) => \s_axis_write_desc_addr[21]_i_5_n_0\
    );
\s_axis_write_desc_addr_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_axis_write_desc_addr_reg[21]_i_1_n_0\,
      CO(3) => \s_axis_write_desc_addr_reg[25]_i_1_n_0\,
      CO(2) => \s_axis_write_desc_addr_reg[25]_i_1_n_1\,
      CO(1) => \s_axis_write_desc_addr_reg[25]_i_1_n_2\,
      CO(0) => \s_axis_write_desc_addr_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \rTrigDMAStartAddr_reg[31]\(23 downto 20),
      O(3 downto 0) => D(22 downto 19),
      S(3) => \s_axis_write_desc_addr[25]_i_2_n_0\,
      S(2) => \s_axis_write_desc_addr[25]_i_3_n_0\,
      S(1) => \s_axis_write_desc_addr[25]_i_4_n_0\,
      S(0) => \s_axis_write_desc_addr[25]_i_5_n_0\
    );
\s_axis_write_desc_addr_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_axis_write_desc_addr_reg[25]_i_1_n_0\,
      CO(3) => \s_axis_write_desc_addr_reg[29]_i_1_n_0\,
      CO(2) => \s_axis_write_desc_addr_reg[29]_i_1_n_1\,
      CO(1) => \s_axis_write_desc_addr_reg[29]_i_1_n_2\,
      CO(0) => \s_axis_write_desc_addr_reg[29]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \rTrigDMAStartAddr_reg[31]\(27 downto 24),
      O(3 downto 0) => D(26 downto 23),
      S(3) => \s_axis_write_desc_addr[29]_i_2_n_0\,
      S(2) => \s_axis_write_desc_addr[29]_i_3_n_0\,
      S(1) => \s_axis_write_desc_addr[29]_i_4_n_0\,
      S(0) => \s_axis_write_desc_addr[29]_i_5_n_0\
    );
\s_axis_write_desc_addr_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_axis_write_desc_addr_reg[29]_i_1_n_0\,
      CO(3 downto 1) => \NLW_s_axis_write_desc_addr_reg[31]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \s_axis_write_desc_addr_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rTrigDMAStartAddr_reg[31]\(28),
      O(3 downto 2) => \NLW_s_axis_write_desc_addr_reg[31]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(28 downto 27),
      S(3 downto 2) => B"00",
      S(1) => \s_axis_write_desc_addr[31]_i_2_n_0\,
      S(0) => \s_axis_write_desc_addr[31]_i_3_n_0\
    );
\s_axis_write_desc_addr_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \s_axis_write_desc_addr_reg[5]_i_1_n_0\,
      CO(2) => \s_axis_write_desc_addr_reg[5]_i_1_n_1\,
      CO(1) => \s_axis_write_desc_addr_reg[5]_i_1_n_2\,
      CO(0) => \s_axis_write_desc_addr_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \rTrigDMAStartAddr_reg[31]\(3 downto 1),
      DI(0) => '0',
      O(3 downto 1) => D(2 downto 0),
      O(0) => \NLW_s_axis_write_desc_addr_reg[5]_i_1_O_UNCONNECTED\(0),
      S(3) => \s_axis_write_desc_addr[5]_i_2_n_0\,
      S(2) => \s_axis_write_desc_addr[5]_i_3_n_0\,
      S(1) => \s_axis_write_desc_addr[5]_i_4_n_0\,
      S(0) => \rTrigDMAStartAddr_reg[31]\(0)
    );
\s_axis_write_desc_addr_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_axis_write_desc_addr_reg[5]_i_1_n_0\,
      CO(3) => \s_axis_write_desc_addr_reg[9]_i_1_n_0\,
      CO(2) => \s_axis_write_desc_addr_reg[9]_i_1_n_1\,
      CO(1) => \s_axis_write_desc_addr_reg[9]_i_1_n_2\,
      CO(0) => \s_axis_write_desc_addr_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \rTrigDMAStartAddr_reg[31]\(7 downto 4),
      O(3 downto 0) => D(6 downto 3),
      S(3) => \s_axis_write_desc_addr[9]_i_2_n_0\,
      S(2) => \s_axis_write_desc_addr[9]_i_3_n_0\,
      S(1) => \s_axis_write_desc_addr[9]_i_4_n_0\,
      S(0) => \s_axis_write_desc_addr[9]_i_5_n_0\
    );
\status_fifo_wr_ptr_reg[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^status_fifo_wr_ptr_reg_reg[0]\(72),
      I1 => mem_read_data_reg(0),
      I2 => rDMAFIFOSel,
      O => s_axis_write_data_tlast
    );
\wr_addr_reg[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FF8F00"
    )
        port map (
      I0 => \wr_ptr_reg_reg_n_0_[0]\,
      I1 => pre_fifo_axis_tlast,
      I2 => \^wr_ptr_next1\,
      I3 => \^wr_ptr_next113_out\,
      I4 => \wr_ptr_cur_reg_reg_n_0_[0]\,
      O => \wr_addr_reg[0]_i_1__0_n_0\
    );
\wr_addr_reg[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BFFFFF8F800000"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(0),
      I1 => pre_fifo_axis_tlast,
      I2 => \^wr_ptr_next1\,
      I3 => \wr_ptr_cur_reg_reg_n_0_[0]\,
      I4 => \^wr_ptr_next113_out\,
      I5 => \wr_ptr_cur_reg_reg_n_0_[1]\,
      O => \wr_addr_reg[1]_i_1__0_n_0\
    );
\wr_addr_reg[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0FFFF8F800000"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(1),
      I1 => pre_fifo_axis_tlast,
      I2 => \^wr_ptr_next1\,
      I3 => wr_ptr0(2),
      I4 => \^wr_ptr_next113_out\,
      I5 => \wr_ptr_cur_reg_reg_n_0_[2]\,
      O => \wr_addr_reg[2]_i_1__0_n_0\
    );
\wr_addr_reg[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0FFFF8F800000"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(2),
      I1 => pre_fifo_axis_tlast,
      I2 => \^wr_ptr_next1\,
      I3 => wr_ptr0(3),
      I4 => \^wr_ptr_next113_out\,
      I5 => \wr_ptr_cur_reg_reg_n_0_[3]\,
      O => \wr_addr_reg[3]_i_1__0_n_0\
    );
\wr_addr_reg[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0FFFF8F800000"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(3),
      I1 => pre_fifo_axis_tlast,
      I2 => \^wr_ptr_next1\,
      I3 => wr_ptr0(4),
      I4 => \^wr_ptr_next113_out\,
      I5 => \wr_ptr_cur_reg_reg_n_0_[4]\,
      O => \wr_addr_reg[4]_i_1__0_n_0\
    );
\wr_addr_reg[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0FFFF8F800000"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(4),
      I1 => pre_fifo_axis_tlast,
      I2 => \^wr_ptr_next1\,
      I3 => wr_ptr0(5),
      I4 => \^wr_ptr_next113_out\,
      I5 => \wr_ptr_cur_reg_reg_n_0_[5]\,
      O => \wr_addr_reg[5]_i_1__0_n_0\
    );
\wr_addr_reg[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CC6666CCCCCCCC"
    )
        port map (
      I0 => \wr_addr_reg[6]_i_2__0_n_0\,
      I1 => \wr_ptr_cur_reg_reg_n_0_[6]\,
      I2 => wr_ptr_cur_gray_next1(5),
      I3 => pre_fifo_axis_tlast,
      I4 => \^wr_ptr_next1\,
      I5 => \^wr_ptr_next113_out\,
      O => \wr_addr_reg[6]_i_1__0_n_0\
    );
\wr_addr_reg[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \wr_ptr_cur_reg_reg_n_0_[5]\,
      I1 => \wr_ptr_cur_reg_reg_n_0_[3]\,
      I2 => \wr_ptr_cur_reg_reg_n_0_[1]\,
      I3 => \wr_ptr_cur_reg_reg_n_0_[0]\,
      I4 => \wr_ptr_cur_reg_reg_n_0_[2]\,
      I5 => \wr_ptr_cur_reg_reg_n_0_[4]\,
      O => \wr_addr_reg[6]_i_2__0_n_0\
    );
\wr_addr_reg[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0FFFF8F800000"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(6),
      I1 => pre_fifo_axis_tlast,
      I2 => \^wr_ptr_next1\,
      I3 => wr_ptr0(7),
      I4 => \^wr_ptr_next113_out\,
      I5 => \wr_ptr_cur_reg_reg_n_0_[7]\,
      O => \wr_addr_reg[7]_i_1__0_n_0\
    );
\wr_addr_reg[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0FFFF8F800000"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(7),
      I1 => pre_fifo_axis_tlast,
      I2 => \^wr_ptr_next1\,
      I3 => wr_ptr0(8),
      I4 => \^wr_ptr_next113_out\,
      I5 => \wr_ptr_cur_reg_reg_n_0_[8]\,
      O => \wr_addr_reg[8]_i_1__0_n_0\
    );
\wr_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => \wr_addr_reg[0]_i_1__0_n_0\,
      Q => wr_addr_reg(0),
      R => '0'
    );
\wr_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => \wr_addr_reg[1]_i_1__0_n_0\,
      Q => wr_addr_reg(1),
      R => '0'
    );
\wr_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => \wr_addr_reg[2]_i_1__0_n_0\,
      Q => wr_addr_reg(2),
      R => '0'
    );
\wr_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => \wr_addr_reg[3]_i_1__0_n_0\,
      Q => wr_addr_reg(3),
      R => '0'
    );
\wr_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => \wr_addr_reg[4]_i_1__0_n_0\,
      Q => wr_addr_reg(4),
      R => '0'
    );
\wr_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => \wr_addr_reg[5]_i_1__0_n_0\,
      Q => wr_addr_reg(5),
      R => '0'
    );
\wr_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => \wr_addr_reg[6]_i_1__0_n_0\,
      Q => wr_addr_reg(6),
      R => '0'
    );
\wr_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => \wr_addr_reg[7]_i_1__0_n_0\,
      Q => wr_addr_reg(7),
      R => '0'
    );
\wr_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => \wr_addr_reg[8]_i_1__0_n_0\,
      Q => wr_addr_reg(8),
      R => '0'
    );
\wr_ptr_cur_gray_reg[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"660F"
    )
        port map (
      I0 => \wr_ptr_reg_reg_n_0_[0]\,
      I1 => wr_ptr_cur_gray_next1(0),
      I2 => \wr_ptr_cur_reg_reg_n_0_[1]\,
      I3 => \^wr_ptr_next1\,
      O => \wr_ptr_cur_gray_reg[0]_i_1__0_n_0\
    );
\wr_ptr_cur_gray_reg[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666666660F0F0FF0"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(0),
      I1 => wr_ptr_cur_gray_next1(1),
      I2 => \wr_ptr_cur_reg_reg_n_0_[2]\,
      I3 => \wr_ptr_cur_reg_reg_n_0_[1]\,
      I4 => \wr_ptr_cur_reg_reg_n_0_[0]\,
      I5 => \^wr_ptr_next1\,
      O => \wr_ptr_cur_gray_reg[1]_i_1__0_n_0\
    );
\wr_ptr_cur_gray_reg[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"66F0"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(1),
      I1 => wr_ptr_cur_gray_next1(2),
      I2 => wr_ptr_gray_reg0(2),
      I3 => \^wr_ptr_next1\,
      O => \wr_ptr_cur_gray_reg[2]_i_1__0_n_0\
    );
\wr_ptr_cur_gray_reg[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"66F0"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(2),
      I1 => wr_ptr_cur_gray_next1(3),
      I2 => wr_ptr_gray_reg0(3),
      I3 => \^wr_ptr_next1\,
      O => \wr_ptr_cur_gray_reg[3]_i_1__0_n_0\
    );
\wr_ptr_cur_gray_reg[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"66F0"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(3),
      I1 => wr_ptr_cur_gray_next1(4),
      I2 => wr_ptr_gray_reg0(4),
      I3 => \^wr_ptr_next1\,
      O => \wr_ptr_cur_gray_reg[4]_i_1__0_n_0\
    );
\wr_ptr_cur_gray_reg[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"66F0"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(4),
      I1 => wr_ptr_cur_gray_next1(5),
      I2 => wr_ptr_gray_reg0(5),
      I3 => \^wr_ptr_next1\,
      O => \wr_ptr_cur_gray_reg[5]_i_1__0_n_0\
    );
\wr_ptr_cur_gray_reg[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"66F0"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(5),
      I1 => wr_ptr_cur_gray_next1(6),
      I2 => wr_ptr_gray_reg0(6),
      I3 => \^wr_ptr_next1\,
      O => \wr_ptr_cur_gray_reg[6]_i_1__0_n_0\
    );
\wr_ptr_cur_gray_reg[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"66F0"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(6),
      I1 => wr_ptr_cur_gray_next1(7),
      I2 => wr_ptr_gray_reg0(7),
      I3 => \^wr_ptr_next1\,
      O => \wr_ptr_cur_gray_reg[7]_i_1__0_n_0\
    );
\wr_ptr_cur_gray_reg[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"66F0"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(7),
      I1 => p_1_in,
      I2 => wr_ptr_gray_reg0(8),
      I3 => \^wr_ptr_next1\,
      O => \wr_ptr_cur_gray_reg[8]_i_1__0_n_0\
    );
\wr_ptr_cur_gray_reg[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \^wr_ptr_next113_out\,
      I1 => \^wr_ptr_next1\,
      I2 => pre_fifo_axis_tlast,
      O => wr_ptr_cur_gray_next
    );
\wr_ptr_cur_gray_reg[9]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_1_in,
      I1 => wr_ptr0(9),
      I2 => \^wr_ptr_next1\,
      O => \wr_ptr_cur_gray_reg[9]_i_2__0_n_0\
    );
\wr_ptr_cur_gray_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => wr_ptr_cur_gray_next,
      D => \wr_ptr_cur_gray_reg[0]_i_1__0_n_0\,
      Q => \wr_ptr_cur_gray_reg_reg_n_0_[0]\,
      R => s_rst_sync3_reg
    );
\wr_ptr_cur_gray_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => wr_ptr_cur_gray_next,
      D => \wr_ptr_cur_gray_reg[1]_i_1__0_n_0\,
      Q => \wr_ptr_cur_gray_reg_reg_n_0_[1]\,
      R => s_rst_sync3_reg
    );
\wr_ptr_cur_gray_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => wr_ptr_cur_gray_next,
      D => \wr_ptr_cur_gray_reg[2]_i_1__0_n_0\,
      Q => \wr_ptr_cur_gray_reg_reg_n_0_[2]\,
      R => s_rst_sync3_reg
    );
\wr_ptr_cur_gray_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => wr_ptr_cur_gray_next,
      D => \wr_ptr_cur_gray_reg[3]_i_1__0_n_0\,
      Q => \wr_ptr_cur_gray_reg_reg_n_0_[3]\,
      R => s_rst_sync3_reg
    );
\wr_ptr_cur_gray_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => wr_ptr_cur_gray_next,
      D => \wr_ptr_cur_gray_reg[4]_i_1__0_n_0\,
      Q => \wr_ptr_cur_gray_reg_reg_n_0_[4]\,
      R => s_rst_sync3_reg
    );
\wr_ptr_cur_gray_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => wr_ptr_cur_gray_next,
      D => \wr_ptr_cur_gray_reg[5]_i_1__0_n_0\,
      Q => \wr_ptr_cur_gray_reg_reg_n_0_[5]\,
      R => s_rst_sync3_reg
    );
\wr_ptr_cur_gray_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => wr_ptr_cur_gray_next,
      D => \wr_ptr_cur_gray_reg[6]_i_1__0_n_0\,
      Q => \wr_ptr_cur_gray_reg_reg_n_0_[6]\,
      R => s_rst_sync3_reg
    );
\wr_ptr_cur_gray_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => wr_ptr_cur_gray_next,
      D => \wr_ptr_cur_gray_reg[7]_i_1__0_n_0\,
      Q => \wr_ptr_cur_gray_reg_reg_n_0_[7]\,
      R => s_rst_sync3_reg
    );
\wr_ptr_cur_gray_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => wr_ptr_cur_gray_next,
      D => \wr_ptr_cur_gray_reg[8]_i_1__0_n_0\,
      Q => p_1_in1_in,
      R => s_rst_sync3_reg
    );
\wr_ptr_cur_gray_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => wr_ptr_cur_gray_next,
      D => \wr_ptr_cur_gray_reg[9]_i_2__0_n_0\,
      Q => p_1_in3_in,
      R => s_rst_sync3_reg
    );
\wr_ptr_cur_reg[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B08F"
    )
        port map (
      I0 => \wr_ptr_reg_reg_n_0_[0]\,
      I1 => pre_fifo_axis_tlast,
      I2 => \^wr_ptr_next1\,
      I3 => \wr_ptr_cur_reg_reg_n_0_[0]\,
      O => \wr_ptr_cur_reg[0]_i_1__0_n_0\
    );
\wr_ptr_cur_reg[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0BF8F80"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(0),
      I1 => pre_fifo_axis_tlast,
      I2 => \^wr_ptr_next1\,
      I3 => \wr_ptr_cur_reg_reg_n_0_[0]\,
      I4 => \wr_ptr_cur_reg_reg_n_0_[1]\,
      O => \wr_ptr_cur_reg[1]_i_1__0_n_0\
    );
\wr_ptr_cur_reg[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BFBFBF8F808080"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(1),
      I1 => pre_fifo_axis_tlast,
      I2 => \^wr_ptr_next1\,
      I3 => \wr_ptr_cur_reg_reg_n_0_[0]\,
      I4 => \wr_ptr_cur_reg_reg_n_0_[1]\,
      I5 => \wr_ptr_cur_reg_reg_n_0_[2]\,
      O => \wr_ptr_cur_reg[2]_i_1__0_n_0\
    );
\wr_ptr_cur_reg[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(2),
      I1 => pre_fifo_axis_tlast,
      I2 => \wr_ptr_cur_reg_reg_n_0_[3]\,
      I3 => \^wr_ptr_next1\,
      I4 => wr_ptr0(3),
      O => \wr_ptr_cur_reg[3]_i_1__0_n_0\
    );
\wr_ptr_cur_reg[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(3),
      I1 => pre_fifo_axis_tlast,
      I2 => \wr_ptr_cur_reg_reg_n_0_[4]\,
      I3 => \^wr_ptr_next1\,
      I4 => wr_ptr0(4),
      O => \wr_ptr_cur_reg[4]_i_1__0_n_0\
    );
\wr_ptr_cur_reg[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(4),
      I1 => pre_fifo_axis_tlast,
      I2 => \wr_ptr_cur_reg_reg_n_0_[5]\,
      I3 => \^wr_ptr_next1\,
      I4 => wr_ptr0(5),
      O => \wr_ptr_cur_reg[5]_i_1__0_n_0\
    );
\wr_ptr_cur_reg[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CC6666"
    )
        port map (
      I0 => \wr_addr_reg[6]_i_2__0_n_0\,
      I1 => \wr_ptr_cur_reg_reg_n_0_[6]\,
      I2 => wr_ptr_cur_gray_next1(5),
      I3 => pre_fifo_axis_tlast,
      I4 => \^wr_ptr_next1\,
      O => \wr_ptr_cur_reg[6]_i_1__0_n_0\
    );
\wr_ptr_cur_reg[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(6),
      I1 => pre_fifo_axis_tlast,
      I2 => \wr_ptr_cur_reg_reg_n_0_[7]\,
      I3 => \^wr_ptr_next1\,
      I4 => wr_ptr0(7),
      O => \wr_ptr_cur_reg[7]_i_1__0_n_0\
    );
\wr_ptr_cur_reg[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => wr_ptr_cur_gray_next1(7),
      I1 => pre_fifo_axis_tlast,
      I2 => \wr_ptr_cur_reg_reg_n_0_[8]\,
      I3 => \^wr_ptr_next1\,
      I4 => wr_ptr0(8),
      O => \wr_ptr_cur_reg[8]_i_1__0_n_0\
    );
\wr_ptr_cur_reg[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_1_in,
      I1 => pre_fifo_axis_tlast,
      I2 => p_0_in,
      I3 => \^wr_ptr_next1\,
      I4 => wr_ptr0(9),
      O => \wr_ptr_cur_reg[9]_i_1__0_n_0\
    );
\wr_ptr_cur_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \^wr_ptr_next113_out\,
      D => \wr_ptr_cur_reg[0]_i_1__0_n_0\,
      Q => \wr_ptr_cur_reg_reg_n_0_[0]\,
      R => s_rst_sync3_reg
    );
\wr_ptr_cur_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \^wr_ptr_next113_out\,
      D => \wr_ptr_cur_reg[1]_i_1__0_n_0\,
      Q => \wr_ptr_cur_reg_reg_n_0_[1]\,
      R => s_rst_sync3_reg
    );
\wr_ptr_cur_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \^wr_ptr_next113_out\,
      D => \wr_ptr_cur_reg[2]_i_1__0_n_0\,
      Q => \wr_ptr_cur_reg_reg_n_0_[2]\,
      R => s_rst_sync3_reg
    );
\wr_ptr_cur_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \^wr_ptr_next113_out\,
      D => \wr_ptr_cur_reg[3]_i_1__0_n_0\,
      Q => \wr_ptr_cur_reg_reg_n_0_[3]\,
      R => s_rst_sync3_reg
    );
\wr_ptr_cur_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \^wr_ptr_next113_out\,
      D => \wr_ptr_cur_reg[4]_i_1__0_n_0\,
      Q => \wr_ptr_cur_reg_reg_n_0_[4]\,
      R => s_rst_sync3_reg
    );
\wr_ptr_cur_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \^wr_ptr_next113_out\,
      D => \wr_ptr_cur_reg[5]_i_1__0_n_0\,
      Q => \wr_ptr_cur_reg_reg_n_0_[5]\,
      R => s_rst_sync3_reg
    );
\wr_ptr_cur_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \^wr_ptr_next113_out\,
      D => \wr_ptr_cur_reg[6]_i_1__0_n_0\,
      Q => \wr_ptr_cur_reg_reg_n_0_[6]\,
      R => s_rst_sync3_reg
    );
\wr_ptr_cur_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \^wr_ptr_next113_out\,
      D => \wr_ptr_cur_reg[7]_i_1__0_n_0\,
      Q => \wr_ptr_cur_reg_reg_n_0_[7]\,
      R => s_rst_sync3_reg
    );
\wr_ptr_cur_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \^wr_ptr_next113_out\,
      D => \wr_ptr_cur_reg[8]_i_1__0_n_0\,
      Q => \wr_ptr_cur_reg_reg_n_0_[8]\,
      R => s_rst_sync3_reg
    );
\wr_ptr_cur_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \^wr_ptr_next113_out\,
      D => \wr_ptr_cur_reg[9]_i_1__0_n_0\,
      Q => p_0_in,
      R => s_rst_sync3_reg
    );
\wr_ptr_gray_reg[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wr_ptr_cur_reg_reg_n_0_[1]\,
      O => \wr_ptr_gray_reg[0]_i_1__0_n_0\
    );
\wr_ptr_gray_reg[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \wr_ptr_cur_reg_reg_n_0_[2]\,
      I1 => \wr_ptr_cur_reg_reg_n_0_[1]\,
      I2 => \wr_ptr_cur_reg_reg_n_0_[0]\,
      O => wr_ptr_gray_reg0(1)
    );
\wr_ptr_gray_reg[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5666"
    )
        port map (
      I0 => \wr_ptr_cur_reg_reg_n_0_[3]\,
      I1 => \wr_ptr_cur_reg_reg_n_0_[2]\,
      I2 => \wr_ptr_cur_reg_reg_n_0_[0]\,
      I3 => \wr_ptr_cur_reg_reg_n_0_[1]\,
      O => wr_ptr_gray_reg0(2)
    );
\wr_ptr_gray_reg[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56666666"
    )
        port map (
      I0 => \wr_ptr_cur_reg_reg_n_0_[4]\,
      I1 => \wr_ptr_cur_reg_reg_n_0_[3]\,
      I2 => \wr_ptr_cur_reg_reg_n_0_[1]\,
      I3 => \wr_ptr_cur_reg_reg_n_0_[0]\,
      I4 => \wr_ptr_cur_reg_reg_n_0_[2]\,
      O => wr_ptr_gray_reg0(3)
    );
\wr_ptr_gray_reg[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5666666666666666"
    )
        port map (
      I0 => \wr_ptr_cur_reg_reg_n_0_[5]\,
      I1 => \wr_ptr_cur_reg_reg_n_0_[4]\,
      I2 => \wr_ptr_cur_reg_reg_n_0_[2]\,
      I3 => \wr_ptr_cur_reg_reg_n_0_[0]\,
      I4 => \wr_ptr_cur_reg_reg_n_0_[1]\,
      I5 => \wr_ptr_cur_reg_reg_n_0_[3]\,
      O => wr_ptr_gray_reg0(4)
    );
\wr_ptr_gray_reg[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \wr_ptr_cur_reg_reg_n_0_[6]\,
      I1 => \wr_ptr_cur_reg_reg_n_0_[5]\,
      I2 => \wr_ptr_gray_reg[5]_i_2__0_n_0\,
      O => wr_ptr_gray_reg0(5)
    );
\wr_ptr_gray_reg[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \wr_ptr_cur_reg_reg_n_0_[4]\,
      I1 => \wr_ptr_cur_reg_reg_n_0_[2]\,
      I2 => \wr_ptr_cur_reg_reg_n_0_[0]\,
      I3 => \wr_ptr_cur_reg_reg_n_0_[1]\,
      I4 => \wr_ptr_cur_reg_reg_n_0_[3]\,
      O => \wr_ptr_gray_reg[5]_i_2__0_n_0\
    );
\wr_ptr_gray_reg[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \wr_ptr_cur_reg_reg_n_0_[7]\,
      I1 => \wr_ptr_cur_reg_reg_n_0_[6]\,
      I2 => \wr_addr_reg[6]_i_2__0_n_0\,
      O => wr_ptr_gray_reg0(6)
    );
\wr_ptr_gray_reg[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5666"
    )
        port map (
      I0 => \wr_ptr_cur_reg_reg_n_0_[8]\,
      I1 => \wr_ptr_cur_reg_reg_n_0_[7]\,
      I2 => \wr_addr_reg[6]_i_2__0_n_0\,
      I3 => \wr_ptr_cur_reg_reg_n_0_[6]\,
      O => wr_ptr_gray_reg0(7)
    );
\wr_ptr_gray_reg[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56666666"
    )
        port map (
      I0 => p_0_in,
      I1 => \wr_ptr_cur_reg_reg_n_0_[8]\,
      I2 => \wr_ptr_cur_reg_reg_n_0_[6]\,
      I3 => \wr_addr_reg[6]_i_2__0_n_0\,
      I4 => \wr_ptr_cur_reg_reg_n_0_[7]\,
      O => wr_ptr_gray_reg0(8)
    );
\wr_ptr_gray_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_reg[8]_i_1__0_n_0\,
      D => \wr_ptr_gray_reg[0]_i_1__0_n_0\,
      Q => wr_ptr_gray_reg(0),
      R => s_rst_sync3_reg
    );
\wr_ptr_gray_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_reg[8]_i_1__0_n_0\,
      D => wr_ptr_gray_reg0(1),
      Q => wr_ptr_gray_reg(1),
      R => s_rst_sync3_reg
    );
\wr_ptr_gray_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_reg[8]_i_1__0_n_0\,
      D => wr_ptr_gray_reg0(2),
      Q => wr_ptr_gray_reg(2),
      R => s_rst_sync3_reg
    );
\wr_ptr_gray_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_reg[8]_i_1__0_n_0\,
      D => wr_ptr_gray_reg0(3),
      Q => wr_ptr_gray_reg(3),
      R => s_rst_sync3_reg
    );
\wr_ptr_gray_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_reg[8]_i_1__0_n_0\,
      D => wr_ptr_gray_reg0(4),
      Q => wr_ptr_gray_reg(4),
      R => s_rst_sync3_reg
    );
\wr_ptr_gray_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_reg[8]_i_1__0_n_0\,
      D => wr_ptr_gray_reg0(5),
      Q => wr_ptr_gray_reg(5),
      R => s_rst_sync3_reg
    );
\wr_ptr_gray_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_reg[8]_i_1__0_n_0\,
      D => wr_ptr_gray_reg0(6),
      Q => wr_ptr_gray_reg(6),
      R => s_rst_sync3_reg
    );
\wr_ptr_gray_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_reg[8]_i_1__0_n_0\,
      D => wr_ptr_gray_reg0(7),
      Q => wr_ptr_gray_reg(7),
      R => s_rst_sync3_reg
    );
\wr_ptr_gray_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_reg[8]_i_1__0_n_0\,
      D => wr_ptr_gray_reg0(8),
      Q => wr_ptr_gray_reg(8),
      R => s_rst_sync3_reg
    );
\wr_ptr_gray_sync1_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => E(0),
      D => wr_ptr_sync_gray_reg(0),
      Q => wr_ptr_gray_sync1_reg(0),
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_sync1_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => E(0),
      D => wr_ptr_sync_gray_reg(1),
      Q => wr_ptr_gray_sync1_reg(1),
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_sync1_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => E(0),
      D => wr_ptr_sync_gray_reg(2),
      Q => wr_ptr_gray_sync1_reg(2),
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_sync1_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => E(0),
      D => wr_ptr_sync_gray_reg(3),
      Q => wr_ptr_gray_sync1_reg(3),
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_sync1_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => E(0),
      D => wr_ptr_sync_gray_reg(4),
      Q => wr_ptr_gray_sync1_reg(4),
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_sync1_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => E(0),
      D => wr_ptr_sync_gray_reg(5),
      Q => wr_ptr_gray_sync1_reg(5),
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_sync1_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => E(0),
      D => wr_ptr_sync_gray_reg(6),
      Q => wr_ptr_gray_sync1_reg(6),
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_sync1_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => E(0),
      D => wr_ptr_sync_gray_reg(7),
      Q => wr_ptr_gray_sync1_reg(7),
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_sync1_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => E(0),
      D => wr_ptr_sync_gray_reg(8),
      Q => wr_ptr_gray_sync1_reg(8),
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_sync1_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => E(0),
      D => wr_ptr_sync_gray_reg(9),
      Q => wr_ptr_gray_sync1_reg(9),
      R => m_rst_sync3_reg
    );
\wr_ptr_reg[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wr_ptr_cur_reg_reg_n_0_[0]\,
      O => wr_ptr0(0)
    );
\wr_ptr_reg[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_ptr_cur_reg_reg_n_0_[0]\,
      I1 => \wr_ptr_cur_reg_reg_n_0_[1]\,
      O => wr_ptr0(1)
    );
\wr_ptr_reg[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wr_ptr_cur_reg_reg_n_0_[0]\,
      I1 => \wr_ptr_cur_reg_reg_n_0_[1]\,
      I2 => \wr_ptr_cur_reg_reg_n_0_[2]\,
      O => wr_ptr0(2)
    );
\wr_ptr_reg[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \wr_ptr_cur_reg_reg_n_0_[1]\,
      I1 => \wr_ptr_cur_reg_reg_n_0_[0]\,
      I2 => \wr_ptr_cur_reg_reg_n_0_[2]\,
      I3 => \wr_ptr_cur_reg_reg_n_0_[3]\,
      O => wr_ptr0(3)
    );
\wr_ptr_reg[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \wr_ptr_cur_reg_reg_n_0_[2]\,
      I1 => \wr_ptr_cur_reg_reg_n_0_[0]\,
      I2 => \wr_ptr_cur_reg_reg_n_0_[1]\,
      I3 => \wr_ptr_cur_reg_reg_n_0_[3]\,
      I4 => \wr_ptr_cur_reg_reg_n_0_[4]\,
      O => wr_ptr0(4)
    );
\wr_ptr_reg[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \wr_ptr_cur_reg_reg_n_0_[3]\,
      I1 => \wr_ptr_cur_reg_reg_n_0_[1]\,
      I2 => \wr_ptr_cur_reg_reg_n_0_[0]\,
      I3 => \wr_ptr_cur_reg_reg_n_0_[2]\,
      I4 => \wr_ptr_cur_reg_reg_n_0_[4]\,
      I5 => \wr_ptr_cur_reg_reg_n_0_[5]\,
      O => wr_ptr0(5)
    );
\wr_ptr_reg[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_addr_reg[6]_i_2__0_n_0\,
      I1 => \wr_ptr_cur_reg_reg_n_0_[6]\,
      O => wr_ptr0(6)
    );
\wr_ptr_reg[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wr_addr_reg[6]_i_2__0_n_0\,
      I1 => \wr_ptr_cur_reg_reg_n_0_[6]\,
      I2 => \wr_ptr_cur_reg_reg_n_0_[7]\,
      O => wr_ptr0(7)
    );
\wr_ptr_reg[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^wr_ptr_next113_out\,
      I1 => pre_fifo_axis_tlast,
      I2 => \^wr_ptr_next1\,
      O => \wr_ptr_reg[8]_i_1__0_n_0\
    );
\wr_ptr_reg[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \wr_ptr_cur_reg_reg_n_0_[6]\,
      I1 => \wr_addr_reg[6]_i_2__0_n_0\,
      I2 => \wr_ptr_cur_reg_reg_n_0_[7]\,
      I3 => \wr_ptr_cur_reg_reg_n_0_[8]\,
      O => wr_ptr0(8)
    );
\wr_ptr_reg[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \wr_ptr_cur_reg_reg_n_0_[7]\,
      I1 => \wr_addr_reg[6]_i_2__0_n_0\,
      I2 => \wr_ptr_cur_reg_reg_n_0_[6]\,
      I3 => \wr_ptr_cur_reg_reg_n_0_[8]\,
      I4 => p_0_in,
      O => wr_ptr0(9)
    );
\wr_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_reg[8]_i_1__0_n_0\,
      D => wr_ptr0(0),
      Q => \wr_ptr_reg_reg_n_0_[0]\,
      R => s_rst_sync3_reg
    );
\wr_ptr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_reg[8]_i_1__0_n_0\,
      D => wr_ptr0(1),
      Q => wr_ptr_cur_gray_next1(0),
      R => s_rst_sync3_reg
    );
\wr_ptr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_reg[8]_i_1__0_n_0\,
      D => wr_ptr0(2),
      Q => wr_ptr_cur_gray_next1(1),
      R => s_rst_sync3_reg
    );
\wr_ptr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_reg[8]_i_1__0_n_0\,
      D => wr_ptr0(3),
      Q => wr_ptr_cur_gray_next1(2),
      R => s_rst_sync3_reg
    );
\wr_ptr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_reg[8]_i_1__0_n_0\,
      D => wr_ptr0(4),
      Q => wr_ptr_cur_gray_next1(3),
      R => s_rst_sync3_reg
    );
\wr_ptr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_reg[8]_i_1__0_n_0\,
      D => wr_ptr0(5),
      Q => wr_ptr_cur_gray_next1(4),
      R => s_rst_sync3_reg
    );
\wr_ptr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_reg[8]_i_1__0_n_0\,
      D => wr_ptr0(6),
      Q => wr_ptr_cur_gray_next1(5),
      R => s_rst_sync3_reg
    );
\wr_ptr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_reg[8]_i_1__0_n_0\,
      D => wr_ptr0(7),
      Q => wr_ptr_cur_gray_next1(6),
      R => s_rst_sync3_reg
    );
\wr_ptr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_reg[8]_i_1__0_n_0\,
      D => wr_ptr0(8),
      Q => wr_ptr_cur_gray_next1(7),
      R => s_rst_sync3_reg
    );
\wr_ptr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_reg[8]_i_1__0_n_0\,
      D => wr_ptr0(9),
      Q => p_1_in,
      R => s_rst_sync3_reg
    );
\wr_ptr_sync_gray_reg[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF10000000"
    )
        port map (
      I0 => \wr_ptr_cur_reg_reg_n_0_[1]\,
      I1 => \^wr_ptr_next1\,
      I2 => wr_ptr_sync_gray_next1,
      I3 => pre_fifo_axis_tlast,
      I4 => \^wr_ptr_next113_out\,
      I5 => wr_ptr_gray_reg(0),
      O => wr_ptr_sync_gray_next(0)
    );
\wr_ptr_sync_gray_reg[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF40000000"
    )
        port map (
      I0 => \^wr_ptr_next1\,
      I1 => wr_ptr_gray_reg0(1),
      I2 => wr_ptr_sync_gray_next1,
      I3 => pre_fifo_axis_tlast,
      I4 => \^wr_ptr_next113_out\,
      I5 => wr_ptr_gray_reg(1),
      O => wr_ptr_sync_gray_next(1)
    );
\wr_ptr_sync_gray_reg[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF40000000"
    )
        port map (
      I0 => \^wr_ptr_next1\,
      I1 => wr_ptr_gray_reg0(2),
      I2 => wr_ptr_sync_gray_next1,
      I3 => pre_fifo_axis_tlast,
      I4 => \^wr_ptr_next113_out\,
      I5 => wr_ptr_gray_reg(2),
      O => wr_ptr_sync_gray_next(2)
    );
\wr_ptr_sync_gray_reg[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF40000000"
    )
        port map (
      I0 => \^wr_ptr_next1\,
      I1 => wr_ptr_gray_reg0(3),
      I2 => wr_ptr_sync_gray_next1,
      I3 => pre_fifo_axis_tlast,
      I4 => \^wr_ptr_next113_out\,
      I5 => wr_ptr_gray_reg(3),
      O => wr_ptr_sync_gray_next(3)
    );
\wr_ptr_sync_gray_reg[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF40000000"
    )
        port map (
      I0 => \^wr_ptr_next1\,
      I1 => wr_ptr_gray_reg0(4),
      I2 => wr_ptr_sync_gray_next1,
      I3 => pre_fifo_axis_tlast,
      I4 => \^wr_ptr_next113_out\,
      I5 => wr_ptr_gray_reg(4),
      O => wr_ptr_sync_gray_next(4)
    );
\wr_ptr_sync_gray_reg[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF40000000"
    )
        port map (
      I0 => \^wr_ptr_next1\,
      I1 => wr_ptr_gray_reg0(5),
      I2 => wr_ptr_sync_gray_next1,
      I3 => pre_fifo_axis_tlast,
      I4 => \^wr_ptr_next113_out\,
      I5 => wr_ptr_gray_reg(5),
      O => wr_ptr_sync_gray_next(5)
    );
\wr_ptr_sync_gray_reg[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF40000000"
    )
        port map (
      I0 => \^wr_ptr_next1\,
      I1 => wr_ptr_gray_reg0(6),
      I2 => wr_ptr_sync_gray_next1,
      I3 => pre_fifo_axis_tlast,
      I4 => \^wr_ptr_next113_out\,
      I5 => wr_ptr_gray_reg(6),
      O => wr_ptr_sync_gray_next(6)
    );
\wr_ptr_sync_gray_reg[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF40000000"
    )
        port map (
      I0 => \^wr_ptr_next1\,
      I1 => wr_ptr_gray_reg0(7),
      I2 => wr_ptr_sync_gray_next1,
      I3 => pre_fifo_axis_tlast,
      I4 => \^wr_ptr_next113_out\,
      I5 => wr_ptr_gray_reg(7),
      O => wr_ptr_sync_gray_next(7)
    );
\wr_ptr_sync_gray_reg[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF40000000"
    )
        port map (
      I0 => \^wr_ptr_next1\,
      I1 => wr_ptr_gray_reg0(8),
      I2 => wr_ptr_sync_gray_next1,
      I3 => pre_fifo_axis_tlast,
      I4 => \^wr_ptr_next113_out\,
      I5 => wr_ptr_gray_reg(8),
      O => wr_ptr_sync_gray_next(8)
    );
\wr_ptr_sync_gray_reg[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4000000000FF40"
    )
        port map (
      I0 => \^wr_ptr_next1\,
      I1 => pre_fifo_axis_tlast,
      I2 => \^wr_ptr_next113_out\,
      I3 => \^wr_ptr_update_valid_reg\,
      I4 => \^wr_ptr_update_reg\,
      I5 => \^wr_ptr_update_ack_sync2_reg\,
      O => \wr_ptr_sync_gray_reg[9]_i_1__0_n_0\
    );
\wr_ptr_sync_gray_reg[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF40000000"
    )
        port map (
      I0 => \^wr_ptr_next1\,
      I1 => wr_ptr0(9),
      I2 => wr_ptr_sync_gray_next1,
      I3 => pre_fifo_axis_tlast,
      I4 => \^wr_ptr_next113_out\,
      I5 => p_1_in,
      O => wr_ptr_sync_gray_next(9)
    );
\wr_ptr_sync_gray_reg[9]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => \^wr_ptr_update_reg\,
      I1 => \^wr_ptr_update_valid_reg\,
      I2 => \^wr_ptr_update_ack_sync2_reg\,
      O => wr_ptr_sync_gray_next1
    );
\wr_ptr_sync_gray_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_sync_gray_reg[9]_i_1__0_n_0\,
      D => wr_ptr_sync_gray_next(0),
      Q => wr_ptr_sync_gray_reg(0),
      R => s_rst_sync3_reg
    );
\wr_ptr_sync_gray_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_sync_gray_reg[9]_i_1__0_n_0\,
      D => wr_ptr_sync_gray_next(1),
      Q => wr_ptr_sync_gray_reg(1),
      R => s_rst_sync3_reg
    );
\wr_ptr_sync_gray_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_sync_gray_reg[9]_i_1__0_n_0\,
      D => wr_ptr_sync_gray_next(2),
      Q => wr_ptr_sync_gray_reg(2),
      R => s_rst_sync3_reg
    );
\wr_ptr_sync_gray_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_sync_gray_reg[9]_i_1__0_n_0\,
      D => wr_ptr_sync_gray_next(3),
      Q => wr_ptr_sync_gray_reg(3),
      R => s_rst_sync3_reg
    );
\wr_ptr_sync_gray_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_sync_gray_reg[9]_i_1__0_n_0\,
      D => wr_ptr_sync_gray_next(4),
      Q => wr_ptr_sync_gray_reg(4),
      R => s_rst_sync3_reg
    );
\wr_ptr_sync_gray_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_sync_gray_reg[9]_i_1__0_n_0\,
      D => wr_ptr_sync_gray_next(5),
      Q => wr_ptr_sync_gray_reg(5),
      R => s_rst_sync3_reg
    );
\wr_ptr_sync_gray_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_sync_gray_reg[9]_i_1__0_n_0\,
      D => wr_ptr_sync_gray_next(6),
      Q => wr_ptr_sync_gray_reg(6),
      R => s_rst_sync3_reg
    );
\wr_ptr_sync_gray_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_sync_gray_reg[9]_i_1__0_n_0\,
      D => wr_ptr_sync_gray_next(7),
      Q => wr_ptr_sync_gray_reg(7),
      R => s_rst_sync3_reg
    );
\wr_ptr_sync_gray_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_sync_gray_reg[9]_i_1__0_n_0\,
      D => wr_ptr_sync_gray_next(8),
      Q => wr_ptr_sync_gray_reg(8),
      R => s_rst_sync3_reg
    );
\wr_ptr_sync_gray_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => \wr_ptr_sync_gray_reg[9]_i_1__0_n_0\,
      D => wr_ptr_sync_gray_next(9),
      Q => wr_ptr_sync_gray_reg(9),
      R => s_rst_sync3_reg
    );
wr_ptr_update_ack_sync1_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => \^wr_ptr_update_sync3_reg\,
      Q => wr_ptr_update_ack_sync1_reg,
      R => s_rst_sync3_reg
    );
wr_ptr_update_ack_sync2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => wr_ptr_update_ack_sync1_reg,
      Q => \^wr_ptr_update_ack_sync2_reg\,
      R => s_rst_sync3_reg
    );
\wr_ptr_update_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFBFFF00FF0040"
    )
        port map (
      I0 => \^wr_ptr_next1\,
      I1 => pre_fifo_axis_tlast,
      I2 => \^wr_ptr_next113_out\,
      I3 => \^wr_ptr_update_ack_sync2_reg\,
      I4 => \^wr_ptr_update_valid_reg\,
      I5 => \^wr_ptr_update_reg\,
      O => \wr_ptr_update_reg_i_1__0_n_0\
    );
wr_ptr_update_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => \wr_ptr_update_reg_i_1__0_n_0\,
      Q => \^wr_ptr_update_reg\,
      R => s_rst_sync3_reg
    );
wr_ptr_update_sync1_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \^wr_ptr_update_reg\,
      Q => wr_ptr_update_sync1_reg,
      R => m_rst_sync3_reg
    );
wr_ptr_update_sync2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => wr_ptr_update_sync1_reg,
      Q => \^wr_ptr_update_sync2_reg\,
      R => m_rst_sync3_reg
    );
wr_ptr_update_sync3_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => \^wr_ptr_update_sync2_reg\,
      Q => \^wr_ptr_update_sync3_reg\,
      R => m_rst_sync3_reg
    );
\wr_ptr_update_valid_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA2AAAAA"
    )
        port map (
      I0 => wr_ptr_update_valid_reg_reg_0,
      I1 => wr_ptr_sync_gray_next1,
      I2 => pre_fifo_axis_tlast,
      I3 => \^wr_ptr_next1\,
      I4 => \^wr_ptr_next113_out\,
      I5 => s_rst_sync3_reg,
      O => \wr_ptr_update_valid_reg_i_1__0_n_0\
    );
wr_ptr_update_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iTrigClk,
      CE => '1',
      D => \wr_ptr_update_valid_reg_i_1__0_n_0\,
      Q => \^wr_ptr_update_valid_reg\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TriggerInterface is
  port (
    s_axil_wready : out STD_LOGIC;
    SR : out STD_LOGIC;
    s_axil_arready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wTrigResetn : out STD_LOGIC;
    Q : out STD_LOGIC;
    m_rst_sync3_reg_reg : out STD_LOGIC;
    \rTrigOutOrigin_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rTrigDMAStart_reg[0]_0\ : out STD_LOGIC;
    s_axil_bvalid : out STD_LOGIC;
    \s_axil_rdata_reg_reg[0]_0\ : out STD_LOGIC;
    \rTrigMuxSel_reg[0]_0\ : out STD_LOGIC;
    \rTrigMuxOrMask_reg[1]_0\ : out STD_LOGIC;
    \rTrigMuxEnableMask_reg[1]_0\ : out STD_LOGIC;
    \s_axil_rdata_reg_reg[23]_0\ : out STD_LOGIC_VECTOR ( 22 downto 0 );
    s_axil_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rTrigDMAPosition_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rTrigDMALength_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rTrigDMAStartAddr_reg[31]_0\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    temp_m_axis_tvalid_reg_reg : out STD_LOGIC;
    iTrigClk : in STD_LOGIC;
    s_axil_clk : in STD_LOGIC;
    s_axil_rready : in STD_LOGIC;
    s_axil_arvalid : in STD_LOGIC;
    s_axil_rstn : in STD_LOGIC;
    iTrigRstn : in STD_LOGIC;
    s_axil_awaddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axil_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rTrigDMAStart_reg[0]_1\ : in STD_LOGIC;
    s_axil_bready : in STD_LOGIC;
    s_axil_wvalid : in STD_LOGIC;
    s_axil_awvalid : in STD_LOGIC;
    s_axil_araddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rTrigToggle_reg[23]\ : in STD_LOGIC;
    \rTrigToggle_reg[22]\ : in STD_LOGIC;
    \rTrigToggle_reg[21]\ : in STD_LOGIC;
    \rTrigToggle_reg[20]\ : in STD_LOGIC;
    \rTrigToggle_reg[19]\ : in STD_LOGIC;
    \rTrigToggle_reg[18]\ : in STD_LOGIC;
    \rTrigToggle_reg[17]\ : in STD_LOGIC;
    \rTrigToggle_reg[16]\ : in STD_LOGIC;
    \rTrigToggle_reg[15]\ : in STD_LOGIC;
    \rTrigToggle_reg[14]\ : in STD_LOGIC;
    \rTrigToggle_reg[13]\ : in STD_LOGIC;
    \rTrigToggle_reg[12]\ : in STD_LOGIC;
    \rTrigToggle_reg[11]\ : in STD_LOGIC;
    \rTrigToggle_reg[10]\ : in STD_LOGIC;
    \rTrigToggle_reg[9]\ : in STD_LOGIC;
    \rTrigToggle_reg[8]\ : in STD_LOGIC;
    \rTrigToggle_reg[7]\ : in STD_LOGIC;
    \rTrigToggle_reg[6]\ : in STD_LOGIC;
    \rTrigToggle_reg[5]\ : in STD_LOGIC;
    \rTrigToggle_reg[4]\ : in STD_LOGIC;
    \rTrigToggle_reg[3]\ : in STD_LOGIC;
    \rTrigToggle_reg[2]\ : in STD_LOGIC;
    \genblk1[1].rTrigVectorPending_reg[1]\ : in STD_LOGIC;
    \rTrigToggle_reg[1]\ : in STD_LOGIC;
    \genblk1[0].rTrigVectorPending_reg[0]\ : in STD_LOGIC;
    \rCAP_cur_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rTrigMuxSel : in STD_LOGIC;
    rTrigMuxOrMask : in STD_LOGIC_VECTOR ( 0 to 0 );
    rTrigMuxEnableMask : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TriggerInterface;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TriggerInterface is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC;
  signal data10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data11 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data9 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal inst_woTrigDMAUpdate_n_1 : STD_LOGIC;
  signal inst_woTrigMuxUpdate_n_1 : STD_LOGIC;
  signal inst_woTrigMuxUpdate_n_2 : STD_LOGIC;
  signal inst_woTrigMuxUpdate_n_3 : STD_LOGIC;
  signal inst_woTrigResetn_n_0 : STD_LOGIC;
  signal inst_woTrigResetn_n_2 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal rTrigDMADDRSpace : STD_LOGIC;
  signal \rTrigDMADDRSpace_reg_n_0_[0]\ : STD_LOGIC;
  signal \rTrigDMADDRSpace_reg_n_0_[24]\ : STD_LOGIC;
  signal \rTrigDMADDRSpace_reg_n_0_[25]\ : STD_LOGIC;
  signal \rTrigDMADDRSpace_reg_n_0_[26]\ : STD_LOGIC;
  signal \rTrigDMADDRSpace_reg_n_0_[27]\ : STD_LOGIC;
  signal \rTrigDMADDRSpace_reg_n_0_[28]\ : STD_LOGIC;
  signal \rTrigDMADDRSpace_reg_n_0_[29]\ : STD_LOGIC;
  signal \rTrigDMADDRSpace_reg_n_0_[30]\ : STD_LOGIC;
  signal \rTrigDMADDRSpace_reg_n_0_[31]\ : STD_LOGIC;
  signal rTrigDMALength : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rTrigDMALength[0]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMALength[10]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMALength[11]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMALength[12]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMALength[13]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMALength[14]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMALength[15]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMALength[16]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMALength[17]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMALength[18]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMALength[19]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMALength[1]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMALength[20]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMALength[21]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMALength[22]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMALength[23]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMALength[24]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMALength[25]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMALength[26]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMALength[27]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMALength[28]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMALength[29]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMALength[2]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMALength[30]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMALength[31]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMALength[31]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigDMALength[31]_i_3_n_0\ : STD_LOGIC;
  signal \rTrigDMALength[3]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMALength[4]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMALength[5]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMALength[6]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMALength[7]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMALength[8]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMALength[9]_i_1_n_0\ : STD_LOGIC;
  signal rTrigDMAPosition : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rTrigDMAPosition[0]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMAPosition[10]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMAPosition[11]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMAPosition[12]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMAPosition[13]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMAPosition[14]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMAPosition[15]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMAPosition[16]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMAPosition[17]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMAPosition[18]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMAPosition[19]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMAPosition[1]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMAPosition[20]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMAPosition[21]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMAPosition[22]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMAPosition[23]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMAPosition[24]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMAPosition[25]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMAPosition[26]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMAPosition[27]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMAPosition[28]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMAPosition[29]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMAPosition[2]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMAPosition[30]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMAPosition[31]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMAPosition[31]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigDMAPosition[31]_i_3_n_0\ : STD_LOGIC;
  signal \rTrigDMAPosition[3]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMAPosition[4]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMAPosition[5]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMAPosition[6]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMAPosition[7]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMAPosition[8]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMAPosition[9]_i_1_n_0\ : STD_LOGIC;
  signal rTrigDMAStartAddr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rTrigDMAStartAddr[31]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMAStartAddr[31]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigDMAStart[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rTrigDMAStart[0]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigDMAStart_reg_n_0_[0]\ : STD_LOGIC;
  signal \rTrigDMAUpdate[0]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDMAUpdate[0]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigDMAUpdate[0]_i_3_n_0\ : STD_LOGIC;
  signal \rTrigDMAUpdate_reg_n_0_[0]\ : STD_LOGIC;
  signal \rTrigGenAMPHIGHThreshold[0]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenAMPHIGHThreshold[10]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenAMPHIGHThreshold[11]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenAMPHIGHThreshold[12]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenAMPHIGHThreshold[13]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenAMPHIGHThreshold[14]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenAMPHIGHThreshold[15]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenAMPHIGHThreshold[15]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigGenAMPHIGHThreshold[15]_i_3_n_0\ : STD_LOGIC;
  signal \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\ : STD_LOGIC;
  signal \rTrigGenAMPHIGHThreshold[1]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenAMPHIGHThreshold[2]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenAMPHIGHThreshold[3]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenAMPHIGHThreshold[4]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenAMPHIGHThreshold[5]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenAMPHIGHThreshold[6]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenAMPHIGHThreshold[7]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenAMPHIGHThreshold[8]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenAMPHIGHThreshold[9]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenAMPHIGHThreshold_reg_n_0_[0]\ : STD_LOGIC;
  signal \rTrigGenAMPHIGHThreshold_reg_n_0_[10]\ : STD_LOGIC;
  signal \rTrigGenAMPHIGHThreshold_reg_n_0_[11]\ : STD_LOGIC;
  signal \rTrigGenAMPHIGHThreshold_reg_n_0_[12]\ : STD_LOGIC;
  signal \rTrigGenAMPHIGHThreshold_reg_n_0_[13]\ : STD_LOGIC;
  signal \rTrigGenAMPHIGHThreshold_reg_n_0_[14]\ : STD_LOGIC;
  signal \rTrigGenAMPHIGHThreshold_reg_n_0_[15]\ : STD_LOGIC;
  signal \rTrigGenAMPHIGHThreshold_reg_n_0_[1]\ : STD_LOGIC;
  signal \rTrigGenAMPHIGHThreshold_reg_n_0_[2]\ : STD_LOGIC;
  signal \rTrigGenAMPHIGHThreshold_reg_n_0_[3]\ : STD_LOGIC;
  signal \rTrigGenAMPHIGHThreshold_reg_n_0_[4]\ : STD_LOGIC;
  signal \rTrigGenAMPHIGHThreshold_reg_n_0_[5]\ : STD_LOGIC;
  signal \rTrigGenAMPHIGHThreshold_reg_n_0_[6]\ : STD_LOGIC;
  signal \rTrigGenAMPHIGHThreshold_reg_n_0_[7]\ : STD_LOGIC;
  signal \rTrigGenAMPHIGHThreshold_reg_n_0_[8]\ : STD_LOGIC;
  signal \rTrigGenAMPHIGHThreshold_reg_n_0_[9]\ : STD_LOGIC;
  signal rTrigGenAMPLOWHThreshold : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \rTrigGenAMPLOWHThreshold[0]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenAMPLOWHThreshold[10]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenAMPLOWHThreshold[11]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenAMPLOWHThreshold[12]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenAMPLOWHThreshold[13]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenAMPLOWHThreshold[14]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenAMPLOWHThreshold[15]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenAMPLOWHThreshold[15]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigGenAMPLOWHThreshold[15]_i_3_n_0\ : STD_LOGIC;
  signal \rTrigGenAMPLOWHThreshold[1]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenAMPLOWHThreshold[2]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenAMPLOWHThreshold[3]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenAMPLOWHThreshold[4]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenAMPLOWHThreshold[5]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenAMPLOWHThreshold[6]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenAMPLOWHThreshold[7]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenAMPLOWHThreshold[8]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenAMPLOWHThreshold[9]_i_1_n_0\ : STD_LOGIC;
  signal rTrigGenAMPLOWLThreshold : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \rTrigGenAMPLOWLThreshold[15]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenAMPLOWLThreshold[15]_i_2_n_0\ : STD_LOGIC;
  signal rTrigGenDemodThreshold : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \rTrigGenDemodThreshold[0]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenDemodThreshold[10]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenDemodThreshold[11]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenDemodThreshold[12]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenDemodThreshold[13]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenDemodThreshold[14]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenDemodThreshold[15]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenDemodThreshold[15]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigGenDemodThreshold[15]_i_3_n_0\ : STD_LOGIC;
  signal \rTrigGenDemodThreshold[15]_i_4_n_0\ : STD_LOGIC;
  signal \rTrigGenDemodThreshold[15]_i_5_n_0\ : STD_LOGIC;
  signal \rTrigGenDemodThreshold[1]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenDemodThreshold[2]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenDemodThreshold[3]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenDemodThreshold[4]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenDemodThreshold[5]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenDemodThreshold[6]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenDemodThreshold[7]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenDemodThreshold[8]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenDemodThreshold[9]_i_1_n_0\ : STD_LOGIC;
  signal rTrigGenFcode : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rTrigGenFcode[31]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenFcode[31]_i_2_n_0\ : STD_LOGIC;
  signal rTrigGenLOGTime : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rTrigGenLOGTime[0]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenLOGTime[10]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenLOGTime[11]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenLOGTime[12]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenLOGTime[13]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenLOGTime[14]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenLOGTime[15]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenLOGTime[16]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenLOGTime[17]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenLOGTime[18]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenLOGTime[19]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenLOGTime[1]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenLOGTime[20]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenLOGTime[21]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenLOGTime[22]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenLOGTime[23]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenLOGTime[24]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenLOGTime[25]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenLOGTime[26]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenLOGTime[27]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenLOGTime[28]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenLOGTime[29]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenLOGTime[2]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenLOGTime[30]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenLOGTime[31]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenLOGTime[31]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigGenLOGTime[31]_i_3_n_0\ : STD_LOGIC;
  signal \rTrigGenLOGTime[31]_i_4_n_0\ : STD_LOGIC;
  signal \rTrigGenLOGTime[3]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenLOGTime[4]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenLOGTime[5]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenLOGTime[6]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenLOGTime[7]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenLOGTime[8]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenLOGTime[9]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[100]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[101]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[102]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[103]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[104]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[105]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[106]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[107]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[108]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[109]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[110]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[111]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[112]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[113]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[114]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[115]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[116]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[117]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[118]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[119]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[120]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[121]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[122]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[123]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[124]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[125]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[126]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[127]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[127]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[127]_i_3_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[127]_i_4_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[31]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[31]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[63]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[63]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[64]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[65]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[66]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[67]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[68]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[69]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[70]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[71]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[72]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[73]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[74]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[75]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[76]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[77]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[78]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[79]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[80]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[81]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[82]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[83]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[84]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[85]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[86]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[87]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[88]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[89]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[90]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[91]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[92]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[93]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[94]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[95]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[95]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[95]_i_3_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[96]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[97]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[98]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR[99]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenMFADDR_reg_n_0_[0]\ : STD_LOGIC;
  signal \rTrigGenMFADDR_reg_n_0_[10]\ : STD_LOGIC;
  signal \rTrigGenMFADDR_reg_n_0_[11]\ : STD_LOGIC;
  signal \rTrigGenMFADDR_reg_n_0_[12]\ : STD_LOGIC;
  signal \rTrigGenMFADDR_reg_n_0_[13]\ : STD_LOGIC;
  signal \rTrigGenMFADDR_reg_n_0_[14]\ : STD_LOGIC;
  signal \rTrigGenMFADDR_reg_n_0_[15]\ : STD_LOGIC;
  signal \rTrigGenMFADDR_reg_n_0_[16]\ : STD_LOGIC;
  signal \rTrigGenMFADDR_reg_n_0_[17]\ : STD_LOGIC;
  signal \rTrigGenMFADDR_reg_n_0_[18]\ : STD_LOGIC;
  signal \rTrigGenMFADDR_reg_n_0_[19]\ : STD_LOGIC;
  signal \rTrigGenMFADDR_reg_n_0_[1]\ : STD_LOGIC;
  signal \rTrigGenMFADDR_reg_n_0_[20]\ : STD_LOGIC;
  signal \rTrigGenMFADDR_reg_n_0_[21]\ : STD_LOGIC;
  signal \rTrigGenMFADDR_reg_n_0_[22]\ : STD_LOGIC;
  signal \rTrigGenMFADDR_reg_n_0_[23]\ : STD_LOGIC;
  signal \rTrigGenMFADDR_reg_n_0_[24]\ : STD_LOGIC;
  signal \rTrigGenMFADDR_reg_n_0_[25]\ : STD_LOGIC;
  signal \rTrigGenMFADDR_reg_n_0_[26]\ : STD_LOGIC;
  signal \rTrigGenMFADDR_reg_n_0_[27]\ : STD_LOGIC;
  signal \rTrigGenMFADDR_reg_n_0_[28]\ : STD_LOGIC;
  signal \rTrigGenMFADDR_reg_n_0_[29]\ : STD_LOGIC;
  signal \rTrigGenMFADDR_reg_n_0_[2]\ : STD_LOGIC;
  signal \rTrigGenMFADDR_reg_n_0_[30]\ : STD_LOGIC;
  signal \rTrigGenMFADDR_reg_n_0_[31]\ : STD_LOGIC;
  signal \rTrigGenMFADDR_reg_n_0_[3]\ : STD_LOGIC;
  signal \rTrigGenMFADDR_reg_n_0_[4]\ : STD_LOGIC;
  signal \rTrigGenMFADDR_reg_n_0_[5]\ : STD_LOGIC;
  signal \rTrigGenMFADDR_reg_n_0_[6]\ : STD_LOGIC;
  signal \rTrigGenMFADDR_reg_n_0_[7]\ : STD_LOGIC;
  signal \rTrigGenMFADDR_reg_n_0_[8]\ : STD_LOGIC;
  signal \rTrigGenMFADDR_reg_n_0_[9]\ : STD_LOGIC;
  signal rTrigGenPulseThreshold : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \rTrigGenPulseThreshold[15]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenPulseThreshold[15]_i_2_n_0\ : STD_LOGIC;
  signal rTrigGenSFTimeout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rTrigGenSFTimeout[0]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenSFTimeout[10]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenSFTimeout[11]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenSFTimeout[12]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenSFTimeout[13]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenSFTimeout[14]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenSFTimeout[15]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenSFTimeout[16]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenSFTimeout[17]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenSFTimeout[18]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenSFTimeout[19]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenSFTimeout[1]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenSFTimeout[20]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenSFTimeout[21]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenSFTimeout[22]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenSFTimeout[23]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenSFTimeout[24]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenSFTimeout[25]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenSFTimeout[26]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenSFTimeout[27]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenSFTimeout[28]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenSFTimeout[29]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenSFTimeout[2]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenSFTimeout[30]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenSFTimeout[31]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenSFTimeout[31]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigGenSFTimeout[31]_i_3_n_0\ : STD_LOGIC;
  signal \rTrigGenSFTimeout[3]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenSFTimeout[4]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenSFTimeout[5]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenSFTimeout[6]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenSFTimeout[7]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenSFTimeout[8]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenSFTimeout[9]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenUpdate[0]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigGenUpdate[0]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigGenUpdate[0]_i_3_n_0\ : STD_LOGIC;
  signal \rTrigGenUpdate[0]_i_4_n_0\ : STD_LOGIC;
  signal \rTrigGenUpdate_reg_n_0_[0]\ : STD_LOGIC;
  signal rTrigMuxAndMask : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rTrigMuxAndMask[0]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigMuxAndMask[0]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigMuxAndMask[1]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigMuxAndMask[1]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigMuxAndMask[1]_i_3_n_0\ : STD_LOGIC;
  signal \rTrigMuxEnableMask[0]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigMuxEnableMask[0]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigMuxEnableMask[1]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigMuxEnableMask[1]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigMuxEnableMask[1]_i_3_n_0\ : STD_LOGIC;
  signal \rTrigMuxEnableMask[1]_i_4_n_0\ : STD_LOGIC;
  signal rTrigMuxEnableMask_0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rTrigMuxOrMask[0]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigMuxOrMask[1]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigMuxOrMask[1]_i_2_n_0\ : STD_LOGIC;
  signal rTrigMuxOrMask_1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rTrigMuxSel[0]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigMuxSel[0]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigMuxSel_reg_n_0_[0]\ : STD_LOGIC;
  signal \rTrigMuxUpdate[0]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigMuxUpdate[0]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigMuxUpdate[0]_i_3_n_0\ : STD_LOGIC;
  signal \rTrigMuxUpdate[0]_i_4_n_0\ : STD_LOGIC;
  signal \rTrigMuxUpdate[0]_i_5_n_0\ : STD_LOGIC;
  signal \rTrigMuxUpdate[0]_i_6_n_0\ : STD_LOGIC;
  signal \rTrigMuxUpdate_reg_n_0_[0]\ : STD_LOGIC;
  signal rTrigReset : STD_LOGIC;
  signal \rTrigReset[0]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigReset[0]_i_3_n_0\ : STD_LOGIC;
  signal \rTrigReset_reg_n_0_[0]\ : STD_LOGIC;
  signal raxiTrigDMALength : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal raxiTrigDMAPosition : STD_LOGIC;
  signal \raxiTrigDMAPosition_reg_n_0_[0]\ : STD_LOGIC;
  signal \raxiTrigDMAPosition_reg_n_0_[10]\ : STD_LOGIC;
  signal \raxiTrigDMAPosition_reg_n_0_[11]\ : STD_LOGIC;
  signal \raxiTrigDMAPosition_reg_n_0_[12]\ : STD_LOGIC;
  signal \raxiTrigDMAPosition_reg_n_0_[13]\ : STD_LOGIC;
  signal \raxiTrigDMAPosition_reg_n_0_[14]\ : STD_LOGIC;
  signal \raxiTrigDMAPosition_reg_n_0_[15]\ : STD_LOGIC;
  signal \raxiTrigDMAPosition_reg_n_0_[16]\ : STD_LOGIC;
  signal \raxiTrigDMAPosition_reg_n_0_[17]\ : STD_LOGIC;
  signal \raxiTrigDMAPosition_reg_n_0_[18]\ : STD_LOGIC;
  signal \raxiTrigDMAPosition_reg_n_0_[19]\ : STD_LOGIC;
  signal \raxiTrigDMAPosition_reg_n_0_[1]\ : STD_LOGIC;
  signal \raxiTrigDMAPosition_reg_n_0_[20]\ : STD_LOGIC;
  signal \raxiTrigDMAPosition_reg_n_0_[21]\ : STD_LOGIC;
  signal \raxiTrigDMAPosition_reg_n_0_[22]\ : STD_LOGIC;
  signal \raxiTrigDMAPosition_reg_n_0_[23]\ : STD_LOGIC;
  signal \raxiTrigDMAPosition_reg_n_0_[24]\ : STD_LOGIC;
  signal \raxiTrigDMAPosition_reg_n_0_[25]\ : STD_LOGIC;
  signal \raxiTrigDMAPosition_reg_n_0_[26]\ : STD_LOGIC;
  signal \raxiTrigDMAPosition_reg_n_0_[27]\ : STD_LOGIC;
  signal \raxiTrigDMAPosition_reg_n_0_[28]\ : STD_LOGIC;
  signal \raxiTrigDMAPosition_reg_n_0_[29]\ : STD_LOGIC;
  signal \raxiTrigDMAPosition_reg_n_0_[2]\ : STD_LOGIC;
  signal \raxiTrigDMAPosition_reg_n_0_[30]\ : STD_LOGIC;
  signal \raxiTrigDMAPosition_reg_n_0_[31]\ : STD_LOGIC;
  signal \raxiTrigDMAPosition_reg_n_0_[3]\ : STD_LOGIC;
  signal \raxiTrigDMAPosition_reg_n_0_[4]\ : STD_LOGIC;
  signal \raxiTrigDMAPosition_reg_n_0_[5]\ : STD_LOGIC;
  signal \raxiTrigDMAPosition_reg_n_0_[6]\ : STD_LOGIC;
  signal \raxiTrigDMAPosition_reg_n_0_[7]\ : STD_LOGIC;
  signal \raxiTrigDMAPosition_reg_n_0_[8]\ : STD_LOGIC;
  signal \raxiTrigDMAPosition_reg_n_0_[9]\ : STD_LOGIC;
  signal raxiTrigDMAStart0 : STD_LOGIC;
  signal raxiTrigDMAStartAddr : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \raxiTrigDMAStart[0]_i_1_n_0\ : STD_LOGIC;
  signal \raxiTrigDMAStart_reg_n_0_[0]\ : STD_LOGIC;
  signal \raxiTrigDMAUpdateCnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \raxiTrigDMAUpdateCnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \raxiTrigDMAUpdateCnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \raxiTrigDMAUpdateCnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \raxiTrigDMAUpdateCnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \raxiTrigDMAUpdateCnt_reg_n_0_[2]\ : STD_LOGIC;
  signal raxiTrigGenUpdateCnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \raxiTrigGenUpdateCnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \raxiTrigGenUpdateCnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \raxiTrigGenUpdateCnt[2]_i_1_n_0\ : STD_LOGIC;
  signal raxiTrigMuxEnableMask0 : STD_LOGIC;
  signal \raxiTrigMuxEnableMask[1]_i_1_n_0\ : STD_LOGIC;
  signal \raxiTrigMuxEnableMask[1]_i_2_n_0\ : STD_LOGIC;
  signal \raxiTrigMuxEnableMask_reg_n_0_[1]\ : STD_LOGIC;
  signal raxiTrigMuxOrMask : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \raxiTrigMuxOrMask[1]_i_1_n_0\ : STD_LOGIC;
  signal \raxiTrigMuxSel[0]_i_1_n_0\ : STD_LOGIC;
  signal \raxiTrigMuxSel_reg_n_0_[0]\ : STD_LOGIC;
  signal \roTrigResetnSLR_reg_n_0_[0]\ : STD_LOGIC;
  signal \roTrigResetnSLR_reg_n_0_[1]\ : STD_LOGIC;
  signal \roTrigResetnSLR_reg_n_0_[2]\ : STD_LOGIC;
  signal \roTrigResetnSLR_reg_n_0_[3]\ : STD_LOGIC;
  signal \roTrigResetnSLR_reg_n_0_[4]\ : STD_LOGIC;
  signal \roTrigResetnSLR_reg_n_0_[5]\ : STD_LOGIC;
  signal \roTrigResetnSLR_reg_n_0_[6]\ : STD_LOGIC;
  signal \^s_axil_arready\ : STD_LOGIC;
  signal s_axil_arready_next : STD_LOGIC;
  signal s_axil_awready_next : STD_LOGIC;
  signal \^s_axil_bvalid\ : STD_LOGIC;
  signal s_axil_bvalid_reg_i_1_n_0 : STD_LOGIC;
  signal \s_axil_rdata_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[10]_i_6_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[10]_i_7_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[10]_i_8_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[11]_i_8_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[12]_i_6_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[12]_i_7_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[12]_i_8_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[13]_i_4_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[13]_i_6_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[13]_i_7_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[13]_i_8_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[14]_i_4_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[14]_i_6_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[14]_i_7_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[14]_i_8_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[15]_i_8_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[16]_i_4_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[16]_i_6_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[16]_i_7_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[17]_i_4_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[17]_i_7_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[18]_i_3_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[18]_i_4_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[18]_i_6_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[18]_i_7_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[19]_i_4_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[19]_i_6_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[19]_i_7_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[20]_i_4_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[20]_i_6_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[20]_i_7_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[21]_i_3_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[21]_i_4_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[21]_i_6_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[21]_i_7_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[22]_i_3_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[22]_i_4_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[22]_i_6_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[22]_i_7_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[23]_i_6_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[23]_i_7_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[24]_i_4_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[24]_i_5_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[24]_i_6_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[24]_i_7_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[25]_i_3_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[25]_i_4_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[25]_i_5_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[25]_i_6_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[25]_i_7_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[26]_i_3_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[26]_i_4_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[26]_i_5_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[26]_i_6_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[26]_i_7_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[27]_i_4_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[27]_i_5_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[27]_i_6_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[27]_i_7_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[28]_i_3_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[28]_i_4_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[28]_i_5_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[28]_i_6_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[28]_i_7_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[29]_i_3_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[29]_i_4_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[29]_i_5_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[29]_i_6_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[29]_i_7_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[30]_i_4_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[30]_i_5_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[30]_i_6_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[30]_i_7_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[31]_i_5_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[31]_i_6_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[31]_i_7_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[31]_i_8_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg[9]_i_8_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \s_axil_rdata_reg_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal s_axil_rvalid_reg_i_1_n_0 : STD_LOGIC;
  signal \^s_axil_wready\ : STD_LOGIC;
  signal wTrigDMAStart : STD_LOGIC;
  signal wTrigMuxEnableMask : STD_LOGIC_VECTOR ( 1 to 1 );
  signal wTrigMuxOrMask : STD_LOGIC_VECTOR ( 1 to 1 );
  signal wTrigMuxSel : STD_LOGIC;
  signal wTrigMuxUpdate : STD_LOGIC;
  signal \^wtrigresetn\ : STD_LOGIC;
  signal woTrigDMAUpdate : STD_LOGIC;
  signal woTrigMuxUpdate : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rTrigDMALength[0]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \rTrigDMALength[10]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \rTrigDMALength[11]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \rTrigDMALength[12]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \rTrigDMALength[13]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \rTrigDMALength[14]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \rTrigDMALength[15]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \rTrigDMALength[16]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \rTrigDMALength[17]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \rTrigDMALength[18]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \rTrigDMALength[19]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \rTrigDMALength[1]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \rTrigDMALength[20]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \rTrigDMALength[21]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \rTrigDMALength[22]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \rTrigDMALength[23]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \rTrigDMALength[24]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \rTrigDMALength[25]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \rTrigDMALength[26]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \rTrigDMALength[27]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \rTrigDMALength[28]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \rTrigDMALength[29]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \rTrigDMALength[2]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \rTrigDMALength[30]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \rTrigDMALength[31]_i_3\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \rTrigDMALength[3]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \rTrigDMALength[4]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \rTrigDMALength[5]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \rTrigDMALength[6]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \rTrigDMALength[7]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \rTrigDMALength[8]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \rTrigDMALength[9]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \rTrigDMAPosition[0]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \rTrigDMAPosition[10]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \rTrigDMAPosition[11]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \rTrigDMAPosition[12]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \rTrigDMAPosition[13]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \rTrigDMAPosition[14]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \rTrigDMAPosition[15]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \rTrigDMAPosition[16]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \rTrigDMAPosition[17]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \rTrigDMAPosition[18]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \rTrigDMAPosition[19]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \rTrigDMAPosition[1]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \rTrigDMAPosition[20]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \rTrigDMAPosition[21]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \rTrigDMAPosition[22]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \rTrigDMAPosition[23]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \rTrigDMAPosition[24]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \rTrigDMAPosition[25]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \rTrigDMAPosition[26]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \rTrigDMAPosition[27]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \rTrigDMAPosition[28]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \rTrigDMAPosition[29]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \rTrigDMAPosition[2]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \rTrigDMAPosition[30]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \rTrigDMAPosition[31]_i_3\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \rTrigDMAPosition[3]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \rTrigDMAPosition[4]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \rTrigDMAPosition[5]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \rTrigDMAPosition[6]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \rTrigDMAPosition[7]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \rTrigDMAPosition[8]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \rTrigDMAPosition[9]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \rTrigDMAStart[0]_i_2\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \rTrigDMAUpdate[0]_i_2\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \rTrigGenAMPHIGHThreshold[0]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \rTrigGenAMPHIGHThreshold[10]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \rTrigGenAMPHIGHThreshold[11]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \rTrigGenAMPHIGHThreshold[12]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \rTrigGenAMPHIGHThreshold[13]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \rTrigGenAMPHIGHThreshold[14]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \rTrigGenAMPHIGHThreshold[15]_i_3\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \rTrigGenAMPHIGHThreshold[1]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \rTrigGenAMPHIGHThreshold[2]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \rTrigGenAMPHIGHThreshold[3]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \rTrigGenAMPHIGHThreshold[4]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \rTrigGenAMPHIGHThreshold[5]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \rTrigGenAMPHIGHThreshold[6]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \rTrigGenAMPHIGHThreshold[7]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \rTrigGenAMPHIGHThreshold[8]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \rTrigGenAMPHIGHThreshold[9]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \rTrigGenAMPLOWHThreshold[0]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \rTrigGenAMPLOWHThreshold[10]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \rTrigGenAMPLOWHThreshold[11]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \rTrigGenAMPLOWHThreshold[12]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \rTrigGenAMPLOWHThreshold[13]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \rTrigGenAMPLOWHThreshold[14]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \rTrigGenAMPLOWHThreshold[15]_i_3\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \rTrigGenAMPLOWHThreshold[1]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \rTrigGenAMPLOWHThreshold[2]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \rTrigGenAMPLOWHThreshold[3]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \rTrigGenAMPLOWHThreshold[4]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \rTrigGenAMPLOWHThreshold[5]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \rTrigGenAMPLOWHThreshold[6]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \rTrigGenAMPLOWHThreshold[7]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \rTrigGenAMPLOWHThreshold[8]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \rTrigGenAMPLOWHThreshold[9]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \rTrigGenDemodThreshold[0]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \rTrigGenDemodThreshold[10]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \rTrigGenDemodThreshold[11]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \rTrigGenDemodThreshold[12]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \rTrigGenDemodThreshold[14]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \rTrigGenDemodThreshold[15]_i_3\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \rTrigGenDemodThreshold[1]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \rTrigGenDemodThreshold[2]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \rTrigGenDemodThreshold[3]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \rTrigGenDemodThreshold[4]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \rTrigGenDemodThreshold[5]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \rTrigGenDemodThreshold[6]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \rTrigGenDemodThreshold[7]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \rTrigGenDemodThreshold[8]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \rTrigGenDemodThreshold[9]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \rTrigGenLOGTime[0]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \rTrigGenLOGTime[10]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \rTrigGenLOGTime[11]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \rTrigGenLOGTime[12]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \rTrigGenLOGTime[13]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \rTrigGenLOGTime[14]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \rTrigGenLOGTime[15]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \rTrigGenLOGTime[16]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \rTrigGenLOGTime[17]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \rTrigGenLOGTime[18]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \rTrigGenLOGTime[19]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \rTrigGenLOGTime[1]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \rTrigGenLOGTime[20]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \rTrigGenLOGTime[21]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \rTrigGenLOGTime[22]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \rTrigGenLOGTime[23]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \rTrigGenLOGTime[24]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \rTrigGenLOGTime[25]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \rTrigGenLOGTime[26]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \rTrigGenLOGTime[27]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \rTrigGenLOGTime[28]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \rTrigGenLOGTime[29]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \rTrigGenLOGTime[2]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \rTrigGenLOGTime[30]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \rTrigGenLOGTime[31]_i_3\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \rTrigGenLOGTime[3]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \rTrigGenLOGTime[4]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \rTrigGenLOGTime[5]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \rTrigGenLOGTime[6]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \rTrigGenLOGTime[7]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \rTrigGenLOGTime[8]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \rTrigGenLOGTime[9]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[100]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[101]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[102]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[103]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[104]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[105]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[106]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[107]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[108]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[109]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[110]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[111]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[112]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[113]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[114]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[115]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[116]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[117]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[118]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[119]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[120]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[121]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[122]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[123]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[124]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[125]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[126]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[127]_i_3\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[64]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[65]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[66]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[67]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[68]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[69]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[70]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[71]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[72]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[73]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[74]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[75]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[76]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[77]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[78]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[79]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[80]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[81]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[82]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[83]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[84]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[85]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[86]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[87]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[88]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[89]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[90]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[91]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[92]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[93]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[94]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[95]_i_3\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[96]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[97]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[98]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \rTrigGenMFADDR[99]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \rTrigGenSFTimeout[0]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \rTrigGenSFTimeout[10]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \rTrigGenSFTimeout[11]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \rTrigGenSFTimeout[12]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \rTrigGenSFTimeout[13]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \rTrigGenSFTimeout[14]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \rTrigGenSFTimeout[15]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \rTrigGenSFTimeout[16]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \rTrigGenSFTimeout[17]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \rTrigGenSFTimeout[18]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \rTrigGenSFTimeout[19]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \rTrigGenSFTimeout[1]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \rTrigGenSFTimeout[20]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \rTrigGenSFTimeout[21]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \rTrigGenSFTimeout[22]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \rTrigGenSFTimeout[23]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \rTrigGenSFTimeout[24]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \rTrigGenSFTimeout[25]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \rTrigGenSFTimeout[26]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \rTrigGenSFTimeout[27]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \rTrigGenSFTimeout[28]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \rTrigGenSFTimeout[29]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \rTrigGenSFTimeout[2]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \rTrigGenSFTimeout[30]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \rTrigGenSFTimeout[31]_i_3\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \rTrigGenSFTimeout[3]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \rTrigGenSFTimeout[4]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \rTrigGenSFTimeout[5]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \rTrigGenSFTimeout[6]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \rTrigGenSFTimeout[7]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \rTrigGenSFTimeout[8]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \rTrigGenSFTimeout[9]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \rTrigGenUpdate[0]_i_4\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \rTrigMuxAndMask[0]_i_2\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \rTrigMuxAndMask[1]_i_2\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \rTrigMuxAndMask[1]_i_3\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \rTrigMuxEnableMask[0]_i_2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \rTrigMuxEnableMask[1]_i_2\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \rTrigMuxEnableMask[1]_i_3\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \rTrigMuxOrMask[1]_i_1__0\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \rTrigMuxOrMask[1]_i_2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \rTrigMuxSel[0]_i_1__0\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \rTrigMuxSel[0]_i_2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \rTrigMuxUpdate[0]_i_5\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \rTrigMuxUpdate[0]_i_6\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \rTrigReset[0]_i_2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \raxiTrigDMAUpdateCnt[1]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \raxiTrigDMAUpdateCnt[2]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \raxiTrigGenUpdateCnt[0]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \raxiTrigGenUpdateCnt[1]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \raxiTrigGenUpdateCnt[2]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \raxiTrigMuxSel[0]_i_2\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of s_axil_bvalid_reg_i_1 : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \s_axil_rdata_reg[24]_i_5\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \s_axil_rdata_reg[25]_i_5\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \s_axil_rdata_reg[26]_i_5\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \s_axil_rdata_reg[27]_i_5\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \s_axil_rdata_reg[28]_i_5\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \s_axil_rdata_reg[29]_i_5\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \s_axil_rdata_reg[30]_i_5\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \s_axil_rdata_reg[31]_i_6\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of s_rst_sync1_reg_i_1 : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \state_reg[1]_i_1__1\ : label is "soft_lutpair323";
begin
  E(0) <= \^e\(0);
  Q <= \^q\;
  SR <= \^sr\;
  s_axil_arready <= \^s_axil_arready\;
  s_axil_bvalid <= \^s_axil_bvalid\;
  s_axil_wready <= \^s_axil_wready\;
  wTrigResetn <= \^wtrigresetn\;
inst_woTrigDMAUpdate: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PulseConvert
     port map (
      E(0) => woTrigDMAUpdate,
      SR(0) => inst_woTrigResetn_n_0,
      iTrigClk => iTrigClk,
      iTrigRstn => iTrigRstn,
      \rTrigDMAUpdate_reg[0]\ => \rTrigDMAUpdate_reg_n_0_[0]\,
      \raxiTrigDMAStart_reg[0]\ => \raxiTrigDMAStart_reg_n_0_[0]\,
      \roTrigDMAStart_reg[0]\ => inst_woTrigDMAUpdate_n_1,
      s_axil_clk => s_axil_clk,
      s_axil_rstn => \^sr\
    );
inst_woTrigMuxUpdate: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PulseConvert_0
     port map (
      SR(0) => inst_woTrigResetn_n_0,
      iTrigClk => iTrigClk,
      \rTrigMuxUpdate_reg[0]\ => \rTrigMuxUpdate_reg_n_0_[0]\,
      \raxiTrigMuxEnableMask_reg[1]\ => \raxiTrigMuxEnableMask_reg_n_0_[1]\,
      raxiTrigMuxOrMask(0) => raxiTrigMuxOrMask(1),
      \raxiTrigMuxSel_reg[0]\ => \raxiTrigMuxSel_reg_n_0_[0]\,
      \roTrigMuxEnableMask_reg[1]\ => inst_woTrigMuxUpdate_n_1,
      \roTrigMuxOrMask_reg[1]\ => inst_woTrigMuxUpdate_n_2,
      \roTrigMuxSel_reg[0]\ => inst_woTrigMuxUpdate_n_3,
      s_axil_clk => s_axil_clk,
      s_axil_rstn => \^sr\,
      wTrigMuxEnableMask(0) => wTrigMuxEnableMask(1),
      wTrigMuxOrMask(0) => wTrigMuxOrMask(1),
      wTrigMuxSel => wTrigMuxSel,
      woTrigMuxUpdate => woTrigMuxUpdate
    );
inst_woTrigResetn: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PulseConvert_1
     port map (
      D(0) => \rTrigReset_reg_n_0_[0]\,
      SR(0) => inst_woTrigResetn_n_0,
      \Signal_reg_reg[0]_0\ => \^sr\,
      iTrigClk => iTrigClk,
      iTrigRstn => iTrigRstn,
      \roTrigResetnSLR_reg[7]\(0) => inst_woTrigResetn_n_2,
      s_axil_clk => s_axil_clk,
      s_axil_rstn => s_axil_rstn
    );
\rTrigDMADDRSpace[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => s_axil_awaddr(0),
      I1 => \rTrigGenDemodThreshold[15]_i_4_n_0\,
      I2 => s_axil_awaddr(5),
      I3 => s_axil_awaddr(1),
      O => rTrigDMADDRSpace
    );
\rTrigDMADDRSpace_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => rTrigDMADDRSpace,
      D => s_axil_wdata(0),
      Q => \rTrigDMADDRSpace_reg_n_0_[0]\,
      R => '0'
    );
\rTrigDMADDRSpace_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => rTrigDMADDRSpace,
      D => s_axil_wdata(10),
      Q => \s_axil_rdata_reg_reg[23]_0\(9),
      R => '0'
    );
\rTrigDMADDRSpace_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => rTrigDMADDRSpace,
      D => s_axil_wdata(11),
      Q => \s_axil_rdata_reg_reg[23]_0\(10),
      R => '0'
    );
\rTrigDMADDRSpace_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => rTrigDMADDRSpace,
      D => s_axil_wdata(12),
      Q => \s_axil_rdata_reg_reg[23]_0\(11),
      R => '0'
    );
\rTrigDMADDRSpace_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => rTrigDMADDRSpace,
      D => s_axil_wdata(13),
      Q => \s_axil_rdata_reg_reg[23]_0\(12),
      R => '0'
    );
\rTrigDMADDRSpace_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => rTrigDMADDRSpace,
      D => s_axil_wdata(14),
      Q => \s_axil_rdata_reg_reg[23]_0\(13),
      R => '0'
    );
\rTrigDMADDRSpace_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => rTrigDMADDRSpace,
      D => s_axil_wdata(15),
      Q => \s_axil_rdata_reg_reg[23]_0\(14),
      R => '0'
    );
\rTrigDMADDRSpace_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => rTrigDMADDRSpace,
      D => s_axil_wdata(16),
      Q => \s_axil_rdata_reg_reg[23]_0\(15),
      R => '0'
    );
\rTrigDMADDRSpace_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => rTrigDMADDRSpace,
      D => s_axil_wdata(17),
      Q => \s_axil_rdata_reg_reg[23]_0\(16),
      R => '0'
    );
\rTrigDMADDRSpace_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => rTrigDMADDRSpace,
      D => s_axil_wdata(18),
      Q => \s_axil_rdata_reg_reg[23]_0\(17),
      R => '0'
    );
\rTrigDMADDRSpace_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => rTrigDMADDRSpace,
      D => s_axil_wdata(19),
      Q => \s_axil_rdata_reg_reg[23]_0\(18),
      R => '0'
    );
\rTrigDMADDRSpace_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => rTrigDMADDRSpace,
      D => s_axil_wdata(1),
      Q => \s_axil_rdata_reg_reg[23]_0\(0),
      R => '0'
    );
\rTrigDMADDRSpace_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => rTrigDMADDRSpace,
      D => s_axil_wdata(20),
      Q => \s_axil_rdata_reg_reg[23]_0\(19),
      R => '0'
    );
\rTrigDMADDRSpace_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => rTrigDMADDRSpace,
      D => s_axil_wdata(21),
      Q => \s_axil_rdata_reg_reg[23]_0\(20),
      R => '0'
    );
\rTrigDMADDRSpace_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => rTrigDMADDRSpace,
      D => s_axil_wdata(22),
      Q => \s_axil_rdata_reg_reg[23]_0\(21),
      R => '0'
    );
\rTrigDMADDRSpace_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => rTrigDMADDRSpace,
      D => s_axil_wdata(23),
      Q => \s_axil_rdata_reg_reg[23]_0\(22),
      R => '0'
    );
\rTrigDMADDRSpace_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => rTrigDMADDRSpace,
      D => s_axil_wdata(24),
      Q => \rTrigDMADDRSpace_reg_n_0_[24]\,
      R => '0'
    );
\rTrigDMADDRSpace_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => rTrigDMADDRSpace,
      D => s_axil_wdata(25),
      Q => \rTrigDMADDRSpace_reg_n_0_[25]\,
      R => '0'
    );
\rTrigDMADDRSpace_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => rTrigDMADDRSpace,
      D => s_axil_wdata(26),
      Q => \rTrigDMADDRSpace_reg_n_0_[26]\,
      R => '0'
    );
\rTrigDMADDRSpace_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => rTrigDMADDRSpace,
      D => s_axil_wdata(27),
      Q => \rTrigDMADDRSpace_reg_n_0_[27]\,
      R => '0'
    );
\rTrigDMADDRSpace_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => rTrigDMADDRSpace,
      D => s_axil_wdata(28),
      Q => \rTrigDMADDRSpace_reg_n_0_[28]\,
      R => '0'
    );
\rTrigDMADDRSpace_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => rTrigDMADDRSpace,
      D => s_axil_wdata(29),
      Q => \rTrigDMADDRSpace_reg_n_0_[29]\,
      R => '0'
    );
\rTrigDMADDRSpace_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => rTrigDMADDRSpace,
      D => s_axil_wdata(2),
      Q => \s_axil_rdata_reg_reg[23]_0\(1),
      R => '0'
    );
\rTrigDMADDRSpace_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => rTrigDMADDRSpace,
      D => s_axil_wdata(30),
      Q => \rTrigDMADDRSpace_reg_n_0_[30]\,
      R => '0'
    );
\rTrigDMADDRSpace_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => rTrigDMADDRSpace,
      D => s_axil_wdata(31),
      Q => \rTrigDMADDRSpace_reg_n_0_[31]\,
      R => '0'
    );
\rTrigDMADDRSpace_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => rTrigDMADDRSpace,
      D => s_axil_wdata(3),
      Q => \s_axil_rdata_reg_reg[23]_0\(2),
      R => '0'
    );
\rTrigDMADDRSpace_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => rTrigDMADDRSpace,
      D => s_axil_wdata(4),
      Q => \s_axil_rdata_reg_reg[23]_0\(3),
      R => '0'
    );
\rTrigDMADDRSpace_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => rTrigDMADDRSpace,
      D => s_axil_wdata(5),
      Q => \s_axil_rdata_reg_reg[23]_0\(4),
      R => '0'
    );
\rTrigDMADDRSpace_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => rTrigDMADDRSpace,
      D => s_axil_wdata(6),
      Q => \s_axil_rdata_reg_reg[23]_0\(5),
      R => '0'
    );
\rTrigDMADDRSpace_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => rTrigDMADDRSpace,
      D => s_axil_wdata(7),
      Q => \s_axil_rdata_reg_reg[23]_0\(6),
      R => '0'
    );
\rTrigDMADDRSpace_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => rTrigDMADDRSpace,
      D => s_axil_wdata(8),
      Q => \s_axil_rdata_reg_reg[23]_0\(7),
      R => '0'
    );
\rTrigDMADDRSpace_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => rTrigDMADDRSpace,
      D => s_axil_wdata(9),
      Q => \s_axil_rdata_reg_reg[23]_0\(8),
      R => '0'
    );
\rTrigDMALength[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(0),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMALength[0]_i_1_n_0\
    );
\rTrigDMALength[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(10),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMALength[10]_i_1_n_0\
    );
\rTrigDMALength[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(11),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMALength[11]_i_1_n_0\
    );
\rTrigDMALength[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(12),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMALength[12]_i_1_n_0\
    );
\rTrigDMALength[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(13),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMALength[13]_i_1_n_0\
    );
\rTrigDMALength[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(14),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMALength[14]_i_1_n_0\
    );
\rTrigDMALength[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(15),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMALength[15]_i_1_n_0\
    );
\rTrigDMALength[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(16),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMALength[16]_i_1_n_0\
    );
\rTrigDMALength[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(17),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMALength[17]_i_1_n_0\
    );
\rTrigDMALength[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(18),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMALength[18]_i_1_n_0\
    );
\rTrigDMALength[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(19),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMALength[19]_i_1_n_0\
    );
\rTrigDMALength[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(1),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMALength[1]_i_1_n_0\
    );
\rTrigDMALength[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(20),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMALength[20]_i_1_n_0\
    );
\rTrigDMALength[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(21),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMALength[21]_i_1_n_0\
    );
\rTrigDMALength[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(22),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMALength[22]_i_1_n_0\
    );
\rTrigDMALength[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(23),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMALength[23]_i_1_n_0\
    );
\rTrigDMALength[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(24),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMALength[24]_i_1_n_0\
    );
\rTrigDMALength[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(25),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMALength[25]_i_1_n_0\
    );
\rTrigDMALength[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(26),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMALength[26]_i_1_n_0\
    );
\rTrigDMALength[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(27),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMALength[27]_i_1_n_0\
    );
\rTrigDMALength[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(28),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMALength[28]_i_1_n_0\
    );
\rTrigDMALength[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(29),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMALength[29]_i_1_n_0\
    );
\rTrigDMALength[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(2),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMALength[2]_i_1_n_0\
    );
\rTrigDMALength[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(30),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMALength[30]_i_1_n_0\
    );
\rTrigDMALength[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axil_awaddr(1),
      I1 => s_axil_rstn,
      O => \rTrigDMALength[31]_i_1_n_0\
    );
\rTrigDMALength[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4000FFFF"
    )
        port map (
      I0 => s_axil_awaddr(0),
      I1 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I2 => s_axil_awaddr(5),
      I3 => s_axil_awaddr(1),
      I4 => s_axil_rstn,
      O => \rTrigDMALength[31]_i_2_n_0\
    );
\rTrigDMALength[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(31),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMALength[31]_i_3_n_0\
    );
\rTrigDMALength[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(3),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMALength[3]_i_1_n_0\
    );
\rTrigDMALength[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(4),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMALength[4]_i_1_n_0\
    );
\rTrigDMALength[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(5),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMALength[5]_i_1_n_0\
    );
\rTrigDMALength[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(6),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMALength[6]_i_1_n_0\
    );
\rTrigDMALength[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(7),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMALength[7]_i_1_n_0\
    );
\rTrigDMALength[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(8),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMALength[8]_i_1_n_0\
    );
\rTrigDMALength[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(9),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMALength[9]_i_1_n_0\
    );
\rTrigDMALength_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMALength[31]_i_2_n_0\,
      D => \rTrigDMALength[0]_i_1_n_0\,
      Q => rTrigDMALength(0),
      R => \rTrigDMALength[31]_i_1_n_0\
    );
\rTrigDMALength_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMALength[31]_i_2_n_0\,
      D => \rTrigDMALength[10]_i_1_n_0\,
      Q => rTrigDMALength(10),
      R => \rTrigDMALength[31]_i_1_n_0\
    );
\rTrigDMALength_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMALength[31]_i_2_n_0\,
      D => \rTrigDMALength[11]_i_1_n_0\,
      Q => rTrigDMALength(11),
      R => \rTrigDMALength[31]_i_1_n_0\
    );
\rTrigDMALength_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMALength[31]_i_2_n_0\,
      D => \rTrigDMALength[12]_i_1_n_0\,
      Q => rTrigDMALength(12),
      R => \rTrigDMALength[31]_i_1_n_0\
    );
\rTrigDMALength_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMALength[31]_i_2_n_0\,
      D => \rTrigDMALength[13]_i_1_n_0\,
      Q => rTrigDMALength(13),
      R => \rTrigDMALength[31]_i_1_n_0\
    );
\rTrigDMALength_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMALength[31]_i_2_n_0\,
      D => \rTrigDMALength[14]_i_1_n_0\,
      Q => rTrigDMALength(14),
      R => \rTrigDMALength[31]_i_1_n_0\
    );
\rTrigDMALength_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMALength[31]_i_2_n_0\,
      D => \rTrigDMALength[15]_i_1_n_0\,
      Q => rTrigDMALength(15),
      R => \rTrigDMALength[31]_i_1_n_0\
    );
\rTrigDMALength_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMALength[31]_i_2_n_0\,
      D => \rTrigDMALength[16]_i_1_n_0\,
      Q => rTrigDMALength(16),
      R => \rTrigDMALength[31]_i_1_n_0\
    );
\rTrigDMALength_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMALength[31]_i_2_n_0\,
      D => \rTrigDMALength[17]_i_1_n_0\,
      Q => rTrigDMALength(17),
      R => \rTrigDMALength[31]_i_1_n_0\
    );
\rTrigDMALength_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMALength[31]_i_2_n_0\,
      D => \rTrigDMALength[18]_i_1_n_0\,
      Q => rTrigDMALength(18),
      R => \rTrigDMALength[31]_i_1_n_0\
    );
\rTrigDMALength_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMALength[31]_i_2_n_0\,
      D => \rTrigDMALength[19]_i_1_n_0\,
      Q => rTrigDMALength(19),
      R => \rTrigDMALength[31]_i_1_n_0\
    );
\rTrigDMALength_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMALength[31]_i_2_n_0\,
      D => \rTrigDMALength[1]_i_1_n_0\,
      Q => rTrigDMALength(1),
      R => \rTrigDMALength[31]_i_1_n_0\
    );
\rTrigDMALength_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMALength[31]_i_2_n_0\,
      D => \rTrigDMALength[20]_i_1_n_0\,
      Q => rTrigDMALength(20),
      R => \rTrigDMALength[31]_i_1_n_0\
    );
\rTrigDMALength_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMALength[31]_i_2_n_0\,
      D => \rTrigDMALength[21]_i_1_n_0\,
      Q => rTrigDMALength(21),
      R => \rTrigDMALength[31]_i_1_n_0\
    );
\rTrigDMALength_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMALength[31]_i_2_n_0\,
      D => \rTrigDMALength[22]_i_1_n_0\,
      Q => rTrigDMALength(22),
      R => \rTrigDMALength[31]_i_1_n_0\
    );
\rTrigDMALength_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMALength[31]_i_2_n_0\,
      D => \rTrigDMALength[23]_i_1_n_0\,
      Q => rTrigDMALength(23),
      R => \rTrigDMALength[31]_i_1_n_0\
    );
\rTrigDMALength_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMALength[31]_i_2_n_0\,
      D => \rTrigDMALength[24]_i_1_n_0\,
      Q => rTrigDMALength(24),
      R => \rTrigDMALength[31]_i_1_n_0\
    );
\rTrigDMALength_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMALength[31]_i_2_n_0\,
      D => \rTrigDMALength[25]_i_1_n_0\,
      Q => rTrigDMALength(25),
      R => \rTrigDMALength[31]_i_1_n_0\
    );
\rTrigDMALength_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMALength[31]_i_2_n_0\,
      D => \rTrigDMALength[26]_i_1_n_0\,
      Q => rTrigDMALength(26),
      R => \rTrigDMALength[31]_i_1_n_0\
    );
\rTrigDMALength_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMALength[31]_i_2_n_0\,
      D => \rTrigDMALength[27]_i_1_n_0\,
      Q => rTrigDMALength(27),
      R => \rTrigDMALength[31]_i_1_n_0\
    );
\rTrigDMALength_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMALength[31]_i_2_n_0\,
      D => \rTrigDMALength[28]_i_1_n_0\,
      Q => rTrigDMALength(28),
      R => \rTrigDMALength[31]_i_1_n_0\
    );
\rTrigDMALength_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMALength[31]_i_2_n_0\,
      D => \rTrigDMALength[29]_i_1_n_0\,
      Q => rTrigDMALength(29),
      R => \rTrigDMALength[31]_i_1_n_0\
    );
\rTrigDMALength_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMALength[31]_i_2_n_0\,
      D => \rTrigDMALength[2]_i_1_n_0\,
      Q => rTrigDMALength(2),
      R => \rTrigDMALength[31]_i_1_n_0\
    );
\rTrigDMALength_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMALength[31]_i_2_n_0\,
      D => \rTrigDMALength[30]_i_1_n_0\,
      Q => rTrigDMALength(30),
      R => \rTrigDMALength[31]_i_1_n_0\
    );
\rTrigDMALength_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMALength[31]_i_2_n_0\,
      D => \rTrigDMALength[31]_i_3_n_0\,
      Q => rTrigDMALength(31),
      R => \rTrigDMALength[31]_i_1_n_0\
    );
\rTrigDMALength_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMALength[31]_i_2_n_0\,
      D => \rTrigDMALength[3]_i_1_n_0\,
      Q => rTrigDMALength(3),
      R => \rTrigDMALength[31]_i_1_n_0\
    );
\rTrigDMALength_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMALength[31]_i_2_n_0\,
      D => \rTrigDMALength[4]_i_1_n_0\,
      Q => rTrigDMALength(4),
      R => \rTrigDMALength[31]_i_1_n_0\
    );
\rTrigDMALength_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMALength[31]_i_2_n_0\,
      D => \rTrigDMALength[5]_i_1_n_0\,
      Q => rTrigDMALength(5),
      R => \rTrigDMALength[31]_i_1_n_0\
    );
\rTrigDMALength_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMALength[31]_i_2_n_0\,
      D => \rTrigDMALength[6]_i_1_n_0\,
      Q => rTrigDMALength(6),
      R => \rTrigDMALength[31]_i_1_n_0\
    );
\rTrigDMALength_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMALength[31]_i_2_n_0\,
      D => \rTrigDMALength[7]_i_1_n_0\,
      Q => rTrigDMALength(7),
      R => \rTrigDMALength[31]_i_1_n_0\
    );
\rTrigDMALength_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMALength[31]_i_2_n_0\,
      D => \rTrigDMALength[8]_i_1_n_0\,
      Q => rTrigDMALength(8),
      R => \rTrigDMALength[31]_i_1_n_0\
    );
\rTrigDMALength_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMALength[31]_i_2_n_0\,
      D => \rTrigDMALength[9]_i_1_n_0\,
      Q => rTrigDMALength(9),
      R => \rTrigDMALength[31]_i_1_n_0\
    );
\rTrigDMAPosition[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(0),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMAPosition[0]_i_1_n_0\
    );
\rTrigDMAPosition[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(10),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMAPosition[10]_i_1_n_0\
    );
\rTrigDMAPosition[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(11),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMAPosition[11]_i_1_n_0\
    );
\rTrigDMAPosition[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(12),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMAPosition[12]_i_1_n_0\
    );
\rTrigDMAPosition[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(13),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMAPosition[13]_i_1_n_0\
    );
\rTrigDMAPosition[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(14),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMAPosition[14]_i_1_n_0\
    );
\rTrigDMAPosition[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(15),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMAPosition[15]_i_1_n_0\
    );
\rTrigDMAPosition[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(16),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMAPosition[16]_i_1_n_0\
    );
\rTrigDMAPosition[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(17),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMAPosition[17]_i_1_n_0\
    );
\rTrigDMAPosition[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(18),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMAPosition[18]_i_1_n_0\
    );
\rTrigDMAPosition[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(19),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMAPosition[19]_i_1_n_0\
    );
\rTrigDMAPosition[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(1),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMAPosition[1]_i_1_n_0\
    );
\rTrigDMAPosition[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(20),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMAPosition[20]_i_1_n_0\
    );
\rTrigDMAPosition[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(21),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMAPosition[21]_i_1_n_0\
    );
\rTrigDMAPosition[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(22),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMAPosition[22]_i_1_n_0\
    );
\rTrigDMAPosition[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(23),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMAPosition[23]_i_1_n_0\
    );
\rTrigDMAPosition[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(24),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMAPosition[24]_i_1_n_0\
    );
\rTrigDMAPosition[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(25),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMAPosition[25]_i_1_n_0\
    );
\rTrigDMAPosition[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(26),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMAPosition[26]_i_1_n_0\
    );
\rTrigDMAPosition[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(27),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMAPosition[27]_i_1_n_0\
    );
\rTrigDMAPosition[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(28),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMAPosition[28]_i_1_n_0\
    );
\rTrigDMAPosition[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(29),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMAPosition[29]_i_1_n_0\
    );
\rTrigDMAPosition[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(2),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMAPosition[2]_i_1_n_0\
    );
\rTrigDMAPosition[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(30),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMAPosition[30]_i_1_n_0\
    );
\rTrigDMAPosition[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axil_awaddr(1),
      I1 => s_axil_rstn,
      O => \rTrigDMAPosition[31]_i_1_n_0\
    );
\rTrigDMAPosition[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4000FFFF"
    )
        port map (
      I0 => s_axil_awaddr(1),
      I1 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I2 => s_axil_awaddr(5),
      I3 => s_axil_awaddr(0),
      I4 => s_axil_rstn,
      O => \rTrigDMAPosition[31]_i_2_n_0\
    );
\rTrigDMAPosition[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(31),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMAPosition[31]_i_3_n_0\
    );
\rTrigDMAPosition[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(3),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMAPosition[3]_i_1_n_0\
    );
\rTrigDMAPosition[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(4),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMAPosition[4]_i_1_n_0\
    );
\rTrigDMAPosition[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(5),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMAPosition[5]_i_1_n_0\
    );
\rTrigDMAPosition[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(6),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMAPosition[6]_i_1_n_0\
    );
\rTrigDMAPosition[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(7),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMAPosition[7]_i_1_n_0\
    );
\rTrigDMAPosition[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(8),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMAPosition[8]_i_1_n_0\
    );
\rTrigDMAPosition[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(9),
      I3 => s_axil_awaddr(0),
      O => \rTrigDMAPosition[9]_i_1_n_0\
    );
\rTrigDMAPosition_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAPosition[31]_i_2_n_0\,
      D => \rTrigDMAPosition[0]_i_1_n_0\,
      Q => rTrigDMAPosition(0),
      R => \rTrigDMAPosition[31]_i_1_n_0\
    );
\rTrigDMAPosition_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAPosition[31]_i_2_n_0\,
      D => \rTrigDMAPosition[10]_i_1_n_0\,
      Q => rTrigDMAPosition(10),
      R => \rTrigDMAPosition[31]_i_1_n_0\
    );
\rTrigDMAPosition_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAPosition[31]_i_2_n_0\,
      D => \rTrigDMAPosition[11]_i_1_n_0\,
      Q => rTrigDMAPosition(11),
      R => \rTrigDMAPosition[31]_i_1_n_0\
    );
\rTrigDMAPosition_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAPosition[31]_i_2_n_0\,
      D => \rTrigDMAPosition[12]_i_1_n_0\,
      Q => rTrigDMAPosition(12),
      R => \rTrigDMAPosition[31]_i_1_n_0\
    );
\rTrigDMAPosition_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAPosition[31]_i_2_n_0\,
      D => \rTrigDMAPosition[13]_i_1_n_0\,
      Q => rTrigDMAPosition(13),
      R => \rTrigDMAPosition[31]_i_1_n_0\
    );
\rTrigDMAPosition_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAPosition[31]_i_2_n_0\,
      D => \rTrigDMAPosition[14]_i_1_n_0\,
      Q => rTrigDMAPosition(14),
      R => \rTrigDMAPosition[31]_i_1_n_0\
    );
\rTrigDMAPosition_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAPosition[31]_i_2_n_0\,
      D => \rTrigDMAPosition[15]_i_1_n_0\,
      Q => rTrigDMAPosition(15),
      R => \rTrigDMAPosition[31]_i_1_n_0\
    );
\rTrigDMAPosition_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAPosition[31]_i_2_n_0\,
      D => \rTrigDMAPosition[16]_i_1_n_0\,
      Q => rTrigDMAPosition(16),
      R => \rTrigDMAPosition[31]_i_1_n_0\
    );
\rTrigDMAPosition_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAPosition[31]_i_2_n_0\,
      D => \rTrigDMAPosition[17]_i_1_n_0\,
      Q => rTrigDMAPosition(17),
      R => \rTrigDMAPosition[31]_i_1_n_0\
    );
\rTrigDMAPosition_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAPosition[31]_i_2_n_0\,
      D => \rTrigDMAPosition[18]_i_1_n_0\,
      Q => rTrigDMAPosition(18),
      R => \rTrigDMAPosition[31]_i_1_n_0\
    );
\rTrigDMAPosition_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAPosition[31]_i_2_n_0\,
      D => \rTrigDMAPosition[19]_i_1_n_0\,
      Q => rTrigDMAPosition(19),
      R => \rTrigDMAPosition[31]_i_1_n_0\
    );
\rTrigDMAPosition_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAPosition[31]_i_2_n_0\,
      D => \rTrigDMAPosition[1]_i_1_n_0\,
      Q => rTrigDMAPosition(1),
      R => \rTrigDMAPosition[31]_i_1_n_0\
    );
\rTrigDMAPosition_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAPosition[31]_i_2_n_0\,
      D => \rTrigDMAPosition[20]_i_1_n_0\,
      Q => rTrigDMAPosition(20),
      R => \rTrigDMAPosition[31]_i_1_n_0\
    );
\rTrigDMAPosition_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAPosition[31]_i_2_n_0\,
      D => \rTrigDMAPosition[21]_i_1_n_0\,
      Q => rTrigDMAPosition(21),
      R => \rTrigDMAPosition[31]_i_1_n_0\
    );
\rTrigDMAPosition_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAPosition[31]_i_2_n_0\,
      D => \rTrigDMAPosition[22]_i_1_n_0\,
      Q => rTrigDMAPosition(22),
      R => \rTrigDMAPosition[31]_i_1_n_0\
    );
\rTrigDMAPosition_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAPosition[31]_i_2_n_0\,
      D => \rTrigDMAPosition[23]_i_1_n_0\,
      Q => rTrigDMAPosition(23),
      R => \rTrigDMAPosition[31]_i_1_n_0\
    );
\rTrigDMAPosition_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAPosition[31]_i_2_n_0\,
      D => \rTrigDMAPosition[24]_i_1_n_0\,
      Q => rTrigDMAPosition(24),
      R => \rTrigDMAPosition[31]_i_1_n_0\
    );
\rTrigDMAPosition_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAPosition[31]_i_2_n_0\,
      D => \rTrigDMAPosition[25]_i_1_n_0\,
      Q => rTrigDMAPosition(25),
      R => \rTrigDMAPosition[31]_i_1_n_0\
    );
\rTrigDMAPosition_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAPosition[31]_i_2_n_0\,
      D => \rTrigDMAPosition[26]_i_1_n_0\,
      Q => rTrigDMAPosition(26),
      R => \rTrigDMAPosition[31]_i_1_n_0\
    );
\rTrigDMAPosition_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAPosition[31]_i_2_n_0\,
      D => \rTrigDMAPosition[27]_i_1_n_0\,
      Q => rTrigDMAPosition(27),
      R => \rTrigDMAPosition[31]_i_1_n_0\
    );
\rTrigDMAPosition_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAPosition[31]_i_2_n_0\,
      D => \rTrigDMAPosition[28]_i_1_n_0\,
      Q => rTrigDMAPosition(28),
      R => \rTrigDMAPosition[31]_i_1_n_0\
    );
\rTrigDMAPosition_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAPosition[31]_i_2_n_0\,
      D => \rTrigDMAPosition[29]_i_1_n_0\,
      Q => rTrigDMAPosition(29),
      R => \rTrigDMAPosition[31]_i_1_n_0\
    );
\rTrigDMAPosition_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAPosition[31]_i_2_n_0\,
      D => \rTrigDMAPosition[2]_i_1_n_0\,
      Q => rTrigDMAPosition(2),
      R => \rTrigDMAPosition[31]_i_1_n_0\
    );
\rTrigDMAPosition_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAPosition[31]_i_2_n_0\,
      D => \rTrigDMAPosition[30]_i_1_n_0\,
      Q => rTrigDMAPosition(30),
      R => \rTrigDMAPosition[31]_i_1_n_0\
    );
\rTrigDMAPosition_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAPosition[31]_i_2_n_0\,
      D => \rTrigDMAPosition[31]_i_3_n_0\,
      Q => rTrigDMAPosition(31),
      R => \rTrigDMAPosition[31]_i_1_n_0\
    );
\rTrigDMAPosition_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAPosition[31]_i_2_n_0\,
      D => \rTrigDMAPosition[3]_i_1_n_0\,
      Q => rTrigDMAPosition(3),
      R => \rTrigDMAPosition[31]_i_1_n_0\
    );
\rTrigDMAPosition_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAPosition[31]_i_2_n_0\,
      D => \rTrigDMAPosition[4]_i_1_n_0\,
      Q => rTrigDMAPosition(4),
      R => \rTrigDMAPosition[31]_i_1_n_0\
    );
\rTrigDMAPosition_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAPosition[31]_i_2_n_0\,
      D => \rTrigDMAPosition[5]_i_1_n_0\,
      Q => rTrigDMAPosition(5),
      R => \rTrigDMAPosition[31]_i_1_n_0\
    );
\rTrigDMAPosition_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAPosition[31]_i_2_n_0\,
      D => \rTrigDMAPosition[6]_i_1_n_0\,
      Q => rTrigDMAPosition(6),
      R => \rTrigDMAPosition[31]_i_1_n_0\
    );
\rTrigDMAPosition_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAPosition[31]_i_2_n_0\,
      D => \rTrigDMAPosition[7]_i_1_n_0\,
      Q => rTrigDMAPosition(7),
      R => \rTrigDMAPosition[31]_i_1_n_0\
    );
\rTrigDMAPosition_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAPosition[31]_i_2_n_0\,
      D => \rTrigDMAPosition[8]_i_1_n_0\,
      Q => rTrigDMAPosition(8),
      R => \rTrigDMAPosition[31]_i_1_n_0\
    );
\rTrigDMAPosition_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAPosition[31]_i_2_n_0\,
      D => \rTrigDMAPosition[9]_i_1_n_0\,
      Q => rTrigDMAPosition(9),
      R => \rTrigDMAPosition[31]_i_1_n_0\
    );
\rTrigDMAStartAddr[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axil_awaddr(1),
      I1 => s_axil_rstn,
      O => \rTrigDMAStartAddr[31]_i_1_n_0\
    );
\rTrigDMAStartAddr[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFF"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_awaddr(0),
      I3 => s_axil_awaddr(1),
      I4 => s_axil_rstn,
      O => \rTrigDMAStartAddr[31]_i_2_n_0\
    );
\rTrigDMAStartAddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAStartAddr[31]_i_2_n_0\,
      D => \rTrigDMAPosition[0]_i_1_n_0\,
      Q => rTrigDMAStartAddr(0),
      R => \rTrigDMAStartAddr[31]_i_1_n_0\
    );
\rTrigDMAStartAddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAStartAddr[31]_i_2_n_0\,
      D => \rTrigDMAPosition[10]_i_1_n_0\,
      Q => rTrigDMAStartAddr(10),
      R => \rTrigDMAStartAddr[31]_i_1_n_0\
    );
\rTrigDMAStartAddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAStartAddr[31]_i_2_n_0\,
      D => \rTrigDMAPosition[11]_i_1_n_0\,
      Q => rTrigDMAStartAddr(11),
      R => \rTrigDMAStartAddr[31]_i_1_n_0\
    );
\rTrigDMAStartAddr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAStartAddr[31]_i_2_n_0\,
      D => \rTrigDMAPosition[12]_i_1_n_0\,
      Q => rTrigDMAStartAddr(12),
      R => \rTrigDMAStartAddr[31]_i_1_n_0\
    );
\rTrigDMAStartAddr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAStartAddr[31]_i_2_n_0\,
      D => \rTrigDMAPosition[13]_i_1_n_0\,
      Q => rTrigDMAStartAddr(13),
      R => \rTrigDMAStartAddr[31]_i_1_n_0\
    );
\rTrigDMAStartAddr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAStartAddr[31]_i_2_n_0\,
      D => \rTrigDMAPosition[14]_i_1_n_0\,
      Q => rTrigDMAStartAddr(14),
      R => \rTrigDMAStartAddr[31]_i_1_n_0\
    );
\rTrigDMAStartAddr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAStartAddr[31]_i_2_n_0\,
      D => \rTrigDMAPosition[15]_i_1_n_0\,
      Q => rTrigDMAStartAddr(15),
      R => \rTrigDMAStartAddr[31]_i_1_n_0\
    );
\rTrigDMAStartAddr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAStartAddr[31]_i_2_n_0\,
      D => \rTrigDMAPosition[16]_i_1_n_0\,
      Q => rTrigDMAStartAddr(16),
      R => \rTrigDMAStartAddr[31]_i_1_n_0\
    );
\rTrigDMAStartAddr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAStartAddr[31]_i_2_n_0\,
      D => \rTrigDMAPosition[17]_i_1_n_0\,
      Q => rTrigDMAStartAddr(17),
      R => \rTrigDMAStartAddr[31]_i_1_n_0\
    );
\rTrigDMAStartAddr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAStartAddr[31]_i_2_n_0\,
      D => \rTrigDMAPosition[18]_i_1_n_0\,
      Q => rTrigDMAStartAddr(18),
      R => \rTrigDMAStartAddr[31]_i_1_n_0\
    );
\rTrigDMAStartAddr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAStartAddr[31]_i_2_n_0\,
      D => \rTrigDMAPosition[19]_i_1_n_0\,
      Q => rTrigDMAStartAddr(19),
      R => \rTrigDMAStartAddr[31]_i_1_n_0\
    );
\rTrigDMAStartAddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAStartAddr[31]_i_2_n_0\,
      D => \rTrigDMAPosition[1]_i_1_n_0\,
      Q => rTrigDMAStartAddr(1),
      R => \rTrigDMAStartAddr[31]_i_1_n_0\
    );
\rTrigDMAStartAddr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAStartAddr[31]_i_2_n_0\,
      D => \rTrigDMAPosition[20]_i_1_n_0\,
      Q => rTrigDMAStartAddr(20),
      R => \rTrigDMAStartAddr[31]_i_1_n_0\
    );
\rTrigDMAStartAddr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAStartAddr[31]_i_2_n_0\,
      D => \rTrigDMAPosition[21]_i_1_n_0\,
      Q => rTrigDMAStartAddr(21),
      R => \rTrigDMAStartAddr[31]_i_1_n_0\
    );
\rTrigDMAStartAddr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAStartAddr[31]_i_2_n_0\,
      D => \rTrigDMAPosition[22]_i_1_n_0\,
      Q => rTrigDMAStartAddr(22),
      R => \rTrigDMAStartAddr[31]_i_1_n_0\
    );
\rTrigDMAStartAddr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAStartAddr[31]_i_2_n_0\,
      D => \rTrigDMAPosition[23]_i_1_n_0\,
      Q => rTrigDMAStartAddr(23),
      R => \rTrigDMAStartAddr[31]_i_1_n_0\
    );
\rTrigDMAStartAddr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAStartAddr[31]_i_2_n_0\,
      D => \rTrigDMAPosition[24]_i_1_n_0\,
      Q => rTrigDMAStartAddr(24),
      R => \rTrigDMAStartAddr[31]_i_1_n_0\
    );
\rTrigDMAStartAddr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAStartAddr[31]_i_2_n_0\,
      D => \rTrigDMAPosition[25]_i_1_n_0\,
      Q => rTrigDMAStartAddr(25),
      R => \rTrigDMAStartAddr[31]_i_1_n_0\
    );
\rTrigDMAStartAddr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAStartAddr[31]_i_2_n_0\,
      D => \rTrigDMAPosition[26]_i_1_n_0\,
      Q => rTrigDMAStartAddr(26),
      R => \rTrigDMAStartAddr[31]_i_1_n_0\
    );
\rTrigDMAStartAddr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAStartAddr[31]_i_2_n_0\,
      D => \rTrigDMAPosition[27]_i_1_n_0\,
      Q => rTrigDMAStartAddr(27),
      R => \rTrigDMAStartAddr[31]_i_1_n_0\
    );
\rTrigDMAStartAddr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAStartAddr[31]_i_2_n_0\,
      D => \rTrigDMAPosition[28]_i_1_n_0\,
      Q => rTrigDMAStartAddr(28),
      R => \rTrigDMAStartAddr[31]_i_1_n_0\
    );
\rTrigDMAStartAddr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAStartAddr[31]_i_2_n_0\,
      D => \rTrigDMAPosition[29]_i_1_n_0\,
      Q => rTrigDMAStartAddr(29),
      R => \rTrigDMAStartAddr[31]_i_1_n_0\
    );
\rTrigDMAStartAddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAStartAddr[31]_i_2_n_0\,
      D => \rTrigDMAPosition[2]_i_1_n_0\,
      Q => rTrigDMAStartAddr(2),
      R => \rTrigDMAStartAddr[31]_i_1_n_0\
    );
\rTrigDMAStartAddr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAStartAddr[31]_i_2_n_0\,
      D => \rTrigDMAPosition[30]_i_1_n_0\,
      Q => rTrigDMAStartAddr(30),
      R => \rTrigDMAStartAddr[31]_i_1_n_0\
    );
\rTrigDMAStartAddr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAStartAddr[31]_i_2_n_0\,
      D => \rTrigDMAPosition[31]_i_3_n_0\,
      Q => rTrigDMAStartAddr(31),
      R => \rTrigDMAStartAddr[31]_i_1_n_0\
    );
\rTrigDMAStartAddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAStartAddr[31]_i_2_n_0\,
      D => \rTrigDMAPosition[3]_i_1_n_0\,
      Q => rTrigDMAStartAddr(3),
      R => \rTrigDMAStartAddr[31]_i_1_n_0\
    );
\rTrigDMAStartAddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAStartAddr[31]_i_2_n_0\,
      D => \rTrigDMAPosition[4]_i_1_n_0\,
      Q => rTrigDMAStartAddr(4),
      R => \rTrigDMAStartAddr[31]_i_1_n_0\
    );
\rTrigDMAStartAddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAStartAddr[31]_i_2_n_0\,
      D => \rTrigDMAPosition[5]_i_1_n_0\,
      Q => rTrigDMAStartAddr(5),
      R => \rTrigDMAStartAddr[31]_i_1_n_0\
    );
\rTrigDMAStartAddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAStartAddr[31]_i_2_n_0\,
      D => \rTrigDMAPosition[6]_i_1_n_0\,
      Q => rTrigDMAStartAddr(6),
      R => \rTrigDMAStartAddr[31]_i_1_n_0\
    );
\rTrigDMAStartAddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAStartAddr[31]_i_2_n_0\,
      D => \rTrigDMAPosition[7]_i_1_n_0\,
      Q => rTrigDMAStartAddr(7),
      R => \rTrigDMAStartAddr[31]_i_1_n_0\
    );
\rTrigDMAStartAddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAStartAddr[31]_i_2_n_0\,
      D => \rTrigDMAPosition[8]_i_1_n_0\,
      Q => rTrigDMAStartAddr(8),
      R => \rTrigDMAStartAddr[31]_i_1_n_0\
    );
\rTrigDMAStartAddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigDMAStartAddr[31]_i_2_n_0\,
      D => \rTrigDMAPosition[9]_i_1_n_0\,
      Q => rTrigDMAStartAddr(9),
      R => \rTrigDMAStartAddr[31]_i_1_n_0\
    );
\rTrigDMAStart[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wTrigDMAStart,
      I1 => \^e\(0),
      I2 => \rTrigDMAStart_reg[0]_1\,
      O => \rTrigDMAStart_reg[0]_0\
    );
\rTrigDMAStart[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACF0A00"
    )
        port map (
      I0 => \rTrigDMALength[0]_i_1_n_0\,
      I1 => s_axil_rstn,
      I2 => s_axil_awaddr(1),
      I3 => \rTrigDMAStart[0]_i_2_n_0\,
      I4 => \rTrigDMAStart_reg_n_0_[0]\,
      O => \rTrigDMAStart[0]_i_1__0_n_0\
    );
\rTrigDMAStart[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => s_axil_awaddr(0),
      I1 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I2 => s_axil_awaddr(5),
      I3 => s_axil_rstn,
      O => \rTrigDMAStart[0]_i_2_n_0\
    );
\rTrigDMAStart_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \rTrigDMAStart[0]_i_1__0_n_0\,
      Q => \rTrigDMAStart_reg_n_0_[0]\,
      R => '0'
    );
\rTrigDMAUpdate[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
        port map (
      I0 => s_axil_awaddr(0),
      I1 => \rTrigDMAUpdate[0]_i_2_n_0\,
      I2 => s_axil_wdata(0),
      I3 => s_axil_awaddr(1),
      I4 => \rTrigDMAUpdate[0]_i_3_n_0\,
      I5 => \rTrigDMAUpdate_reg_n_0_[0]\,
      O => \rTrigDMAUpdate[0]_i_1_n_0\
    );
\rTrigDMAUpdate[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rTrigGenDemodThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      O => \rTrigDMAUpdate[0]_i_2_n_0\
    );
\rTrigDMAUpdate[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF3B333333"
    )
        port map (
      I0 => \rTrigGenUpdate[0]_i_3_n_0\,
      I1 => s_axil_rstn,
      I2 => s_axil_awaddr(1),
      I3 => s_axil_awaddr(5),
      I4 => s_axil_awaddr(0),
      I5 => \rTrigGenUpdate[0]_i_4_n_0\,
      O => \rTrigDMAUpdate[0]_i_3_n_0\
    );
\rTrigDMAUpdate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \rTrigDMAUpdate[0]_i_1_n_0\,
      Q => \rTrigDMAUpdate_reg_n_0_[0]\,
      R => '0'
    );
\rTrigGenAMPHIGHThreshold[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(0),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenAMPHIGHThreshold[0]_i_1_n_0\
    );
\rTrigGenAMPHIGHThreshold[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(10),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenAMPHIGHThreshold[10]_i_1_n_0\
    );
\rTrigGenAMPHIGHThreshold[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(11),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenAMPHIGHThreshold[11]_i_1_n_0\
    );
\rTrigGenAMPHIGHThreshold[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(12),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenAMPHIGHThreshold[12]_i_1_n_0\
    );
\rTrigGenAMPHIGHThreshold[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(13),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenAMPHIGHThreshold[13]_i_1_n_0\
    );
\rTrigGenAMPHIGHThreshold[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(14),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenAMPHIGHThreshold[14]_i_1_n_0\
    );
\rTrigGenAMPHIGHThreshold[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axil_awaddr(1),
      I1 => s_axil_rstn,
      O => \rTrigGenAMPHIGHThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPHIGHThreshold[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FFFF"
    )
        port map (
      I0 => s_axil_awaddr(1),
      I1 => s_axil_awaddr(0),
      I2 => s_axil_awaddr(5),
      I3 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I4 => s_axil_rstn,
      O => \rTrigGenAMPHIGHThreshold[15]_i_2_n_0\
    );
\rTrigGenAMPHIGHThreshold[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(15),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenAMPHIGHThreshold[15]_i_3_n_0\
    );
\rTrigGenAMPHIGHThreshold[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => s_axil_awaddr(2),
      I1 => s_axil_awaddr(6),
      I2 => s_axil_awready_next,
      I3 => s_axil_awaddr(4),
      I4 => s_axil_awaddr(7),
      I5 => s_axil_awaddr(3),
      O => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\
    );
\rTrigGenAMPHIGHThreshold[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(1),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenAMPHIGHThreshold[1]_i_1_n_0\
    );
\rTrigGenAMPHIGHThreshold[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(2),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenAMPHIGHThreshold[2]_i_1_n_0\
    );
\rTrigGenAMPHIGHThreshold[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(3),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenAMPHIGHThreshold[3]_i_1_n_0\
    );
\rTrigGenAMPHIGHThreshold[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(4),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenAMPHIGHThreshold[4]_i_1_n_0\
    );
\rTrigGenAMPHIGHThreshold[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(5),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenAMPHIGHThreshold[5]_i_1_n_0\
    );
\rTrigGenAMPHIGHThreshold[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(6),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenAMPHIGHThreshold[6]_i_1_n_0\
    );
\rTrigGenAMPHIGHThreshold[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(7),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenAMPHIGHThreshold[7]_i_1_n_0\
    );
\rTrigGenAMPHIGHThreshold[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(8),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenAMPHIGHThreshold[8]_i_1_n_0\
    );
\rTrigGenAMPHIGHThreshold[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(9),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenAMPHIGHThreshold[9]_i_1_n_0\
    );
\rTrigGenAMPHIGHThreshold_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPHIGHThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPHIGHThreshold[0]_i_1_n_0\,
      Q => \rTrigGenAMPHIGHThreshold_reg_n_0_[0]\,
      R => \rTrigGenAMPHIGHThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPHIGHThreshold_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPHIGHThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPHIGHThreshold[10]_i_1_n_0\,
      Q => \rTrigGenAMPHIGHThreshold_reg_n_0_[10]\,
      R => \rTrigGenAMPHIGHThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPHIGHThreshold_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPHIGHThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPHIGHThreshold[11]_i_1_n_0\,
      Q => \rTrigGenAMPHIGHThreshold_reg_n_0_[11]\,
      R => \rTrigGenAMPHIGHThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPHIGHThreshold_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPHIGHThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPHIGHThreshold[12]_i_1_n_0\,
      Q => \rTrigGenAMPHIGHThreshold_reg_n_0_[12]\,
      R => \rTrigGenAMPHIGHThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPHIGHThreshold_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPHIGHThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPHIGHThreshold[13]_i_1_n_0\,
      Q => \rTrigGenAMPHIGHThreshold_reg_n_0_[13]\,
      R => \rTrigGenAMPHIGHThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPHIGHThreshold_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPHIGHThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPHIGHThreshold[14]_i_1_n_0\,
      Q => \rTrigGenAMPHIGHThreshold_reg_n_0_[14]\,
      R => \rTrigGenAMPHIGHThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPHIGHThreshold_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPHIGHThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPHIGHThreshold[15]_i_3_n_0\,
      Q => \rTrigGenAMPHIGHThreshold_reg_n_0_[15]\,
      R => \rTrigGenAMPHIGHThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPHIGHThreshold_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPHIGHThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPHIGHThreshold[1]_i_1_n_0\,
      Q => \rTrigGenAMPHIGHThreshold_reg_n_0_[1]\,
      R => \rTrigGenAMPHIGHThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPHIGHThreshold_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPHIGHThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPHIGHThreshold[2]_i_1_n_0\,
      Q => \rTrigGenAMPHIGHThreshold_reg_n_0_[2]\,
      R => \rTrigGenAMPHIGHThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPHIGHThreshold_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPHIGHThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPHIGHThreshold[3]_i_1_n_0\,
      Q => \rTrigGenAMPHIGHThreshold_reg_n_0_[3]\,
      R => \rTrigGenAMPHIGHThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPHIGHThreshold_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPHIGHThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPHIGHThreshold[4]_i_1_n_0\,
      Q => \rTrigGenAMPHIGHThreshold_reg_n_0_[4]\,
      R => \rTrigGenAMPHIGHThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPHIGHThreshold_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPHIGHThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPHIGHThreshold[5]_i_1_n_0\,
      Q => \rTrigGenAMPHIGHThreshold_reg_n_0_[5]\,
      R => \rTrigGenAMPHIGHThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPHIGHThreshold_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPHIGHThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPHIGHThreshold[6]_i_1_n_0\,
      Q => \rTrigGenAMPHIGHThreshold_reg_n_0_[6]\,
      R => \rTrigGenAMPHIGHThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPHIGHThreshold_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPHIGHThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPHIGHThreshold[7]_i_1_n_0\,
      Q => \rTrigGenAMPHIGHThreshold_reg_n_0_[7]\,
      R => \rTrigGenAMPHIGHThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPHIGHThreshold_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPHIGHThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPHIGHThreshold[8]_i_1_n_0\,
      Q => \rTrigGenAMPHIGHThreshold_reg_n_0_[8]\,
      R => \rTrigGenAMPHIGHThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPHIGHThreshold_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPHIGHThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPHIGHThreshold[9]_i_1_n_0\,
      Q => \rTrigGenAMPHIGHThreshold_reg_n_0_[9]\,
      R => \rTrigGenAMPHIGHThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPLOWHThreshold[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(0),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenAMPLOWHThreshold[0]_i_1_n_0\
    );
\rTrigGenAMPLOWHThreshold[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(10),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenAMPLOWHThreshold[10]_i_1_n_0\
    );
\rTrigGenAMPLOWHThreshold[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(11),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenAMPLOWHThreshold[11]_i_1_n_0\
    );
\rTrigGenAMPLOWHThreshold[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(12),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenAMPLOWHThreshold[12]_i_1_n_0\
    );
\rTrigGenAMPLOWHThreshold[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(13),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenAMPLOWHThreshold[13]_i_1_n_0\
    );
\rTrigGenAMPLOWHThreshold[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(14),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenAMPLOWHThreshold[14]_i_1_n_0\
    );
\rTrigGenAMPLOWHThreshold[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axil_awaddr(1),
      I1 => s_axil_rstn,
      O => \rTrigGenAMPLOWHThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPLOWHThreshold[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000FFFF"
    )
        port map (
      I0 => s_axil_awaddr(1),
      I1 => s_axil_awaddr(5),
      I2 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I3 => s_axil_awaddr(0),
      I4 => s_axil_rstn,
      O => \rTrigGenAMPLOWHThreshold[15]_i_2_n_0\
    );
\rTrigGenAMPLOWHThreshold[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(15),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenAMPLOWHThreshold[15]_i_3_n_0\
    );
\rTrigGenAMPLOWHThreshold[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(1),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenAMPLOWHThreshold[1]_i_1_n_0\
    );
\rTrigGenAMPLOWHThreshold[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(2),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenAMPLOWHThreshold[2]_i_1_n_0\
    );
\rTrigGenAMPLOWHThreshold[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(3),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenAMPLOWHThreshold[3]_i_1_n_0\
    );
\rTrigGenAMPLOWHThreshold[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(4),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenAMPLOWHThreshold[4]_i_1_n_0\
    );
\rTrigGenAMPLOWHThreshold[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(5),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenAMPLOWHThreshold[5]_i_1_n_0\
    );
\rTrigGenAMPLOWHThreshold[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(6),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenAMPLOWHThreshold[6]_i_1_n_0\
    );
\rTrigGenAMPLOWHThreshold[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(7),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenAMPLOWHThreshold[7]_i_1_n_0\
    );
\rTrigGenAMPLOWHThreshold[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(8),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenAMPLOWHThreshold[8]_i_1_n_0\
    );
\rTrigGenAMPLOWHThreshold[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(9),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenAMPLOWHThreshold[9]_i_1_n_0\
    );
\rTrigGenAMPLOWHThreshold_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPLOWHThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPLOWHThreshold[0]_i_1_n_0\,
      Q => rTrigGenAMPLOWHThreshold(0),
      R => \rTrigGenAMPLOWHThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPLOWHThreshold_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPLOWHThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPLOWHThreshold[10]_i_1_n_0\,
      Q => rTrigGenAMPLOWHThreshold(10),
      R => \rTrigGenAMPLOWHThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPLOWHThreshold_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPLOWHThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPLOWHThreshold[11]_i_1_n_0\,
      Q => rTrigGenAMPLOWHThreshold(11),
      R => \rTrigGenAMPLOWHThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPLOWHThreshold_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPLOWHThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPLOWHThreshold[12]_i_1_n_0\,
      Q => rTrigGenAMPLOWHThreshold(12),
      R => \rTrigGenAMPLOWHThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPLOWHThreshold_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPLOWHThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPLOWHThreshold[13]_i_1_n_0\,
      Q => rTrigGenAMPLOWHThreshold(13),
      R => \rTrigGenAMPLOWHThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPLOWHThreshold_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPLOWHThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPLOWHThreshold[14]_i_1_n_0\,
      Q => rTrigGenAMPLOWHThreshold(14),
      R => \rTrigGenAMPLOWHThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPLOWHThreshold_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPLOWHThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPLOWHThreshold[15]_i_3_n_0\,
      Q => rTrigGenAMPLOWHThreshold(15),
      R => \rTrigGenAMPLOWHThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPLOWHThreshold_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPLOWHThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPLOWHThreshold[1]_i_1_n_0\,
      Q => rTrigGenAMPLOWHThreshold(1),
      R => \rTrigGenAMPLOWHThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPLOWHThreshold_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPLOWHThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPLOWHThreshold[2]_i_1_n_0\,
      Q => rTrigGenAMPLOWHThreshold(2),
      R => \rTrigGenAMPLOWHThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPLOWHThreshold_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPLOWHThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPLOWHThreshold[3]_i_1_n_0\,
      Q => rTrigGenAMPLOWHThreshold(3),
      R => \rTrigGenAMPLOWHThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPLOWHThreshold_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPLOWHThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPLOWHThreshold[4]_i_1_n_0\,
      Q => rTrigGenAMPLOWHThreshold(4),
      R => \rTrigGenAMPLOWHThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPLOWHThreshold_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPLOWHThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPLOWHThreshold[5]_i_1_n_0\,
      Q => rTrigGenAMPLOWHThreshold(5),
      R => \rTrigGenAMPLOWHThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPLOWHThreshold_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPLOWHThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPLOWHThreshold[6]_i_1_n_0\,
      Q => rTrigGenAMPLOWHThreshold(6),
      R => \rTrigGenAMPLOWHThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPLOWHThreshold_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPLOWHThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPLOWHThreshold[7]_i_1_n_0\,
      Q => rTrigGenAMPLOWHThreshold(7),
      R => \rTrigGenAMPLOWHThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPLOWHThreshold_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPLOWHThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPLOWHThreshold[8]_i_1_n_0\,
      Q => rTrigGenAMPLOWHThreshold(8),
      R => \rTrigGenAMPLOWHThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPLOWHThreshold_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPLOWHThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPLOWHThreshold[9]_i_1_n_0\,
      Q => rTrigGenAMPLOWHThreshold(9),
      R => \rTrigGenAMPLOWHThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPLOWLThreshold[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axil_awaddr(1),
      I1 => s_axil_rstn,
      O => \rTrigGenAMPLOWLThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPLOWLThreshold[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000FFFF"
    )
        port map (
      I0 => s_axil_awaddr(0),
      I1 => s_axil_awaddr(5),
      I2 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I3 => s_axil_awaddr(1),
      I4 => s_axil_rstn,
      O => \rTrigGenAMPLOWLThreshold[15]_i_2_n_0\
    );
\rTrigGenAMPLOWLThreshold_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPLOWLThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPHIGHThreshold[0]_i_1_n_0\,
      Q => rTrigGenAMPLOWLThreshold(0),
      R => \rTrigGenAMPLOWLThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPLOWLThreshold_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPLOWLThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPHIGHThreshold[10]_i_1_n_0\,
      Q => rTrigGenAMPLOWLThreshold(10),
      R => \rTrigGenAMPLOWLThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPLOWLThreshold_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPLOWLThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPHIGHThreshold[11]_i_1_n_0\,
      Q => rTrigGenAMPLOWLThreshold(11),
      R => \rTrigGenAMPLOWLThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPLOWLThreshold_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPLOWLThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPHIGHThreshold[12]_i_1_n_0\,
      Q => rTrigGenAMPLOWLThreshold(12),
      R => \rTrigGenAMPLOWLThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPLOWLThreshold_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPLOWLThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPHIGHThreshold[13]_i_1_n_0\,
      Q => rTrigGenAMPLOWLThreshold(13),
      R => \rTrigGenAMPLOWLThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPLOWLThreshold_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPLOWLThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPHIGHThreshold[14]_i_1_n_0\,
      Q => rTrigGenAMPLOWLThreshold(14),
      R => \rTrigGenAMPLOWLThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPLOWLThreshold_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPLOWLThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPHIGHThreshold[15]_i_3_n_0\,
      Q => rTrigGenAMPLOWLThreshold(15),
      R => \rTrigGenAMPLOWLThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPLOWLThreshold_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPLOWLThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPHIGHThreshold[1]_i_1_n_0\,
      Q => rTrigGenAMPLOWLThreshold(1),
      R => \rTrigGenAMPLOWLThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPLOWLThreshold_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPLOWLThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPHIGHThreshold[2]_i_1_n_0\,
      Q => rTrigGenAMPLOWLThreshold(2),
      R => \rTrigGenAMPLOWLThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPLOWLThreshold_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPLOWLThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPHIGHThreshold[3]_i_1_n_0\,
      Q => rTrigGenAMPLOWLThreshold(3),
      R => \rTrigGenAMPLOWLThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPLOWLThreshold_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPLOWLThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPHIGHThreshold[4]_i_1_n_0\,
      Q => rTrigGenAMPLOWLThreshold(4),
      R => \rTrigGenAMPLOWLThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPLOWLThreshold_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPLOWLThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPHIGHThreshold[5]_i_1_n_0\,
      Q => rTrigGenAMPLOWLThreshold(5),
      R => \rTrigGenAMPLOWLThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPLOWLThreshold_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPLOWLThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPHIGHThreshold[6]_i_1_n_0\,
      Q => rTrigGenAMPLOWLThreshold(6),
      R => \rTrigGenAMPLOWLThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPLOWLThreshold_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPLOWLThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPHIGHThreshold[7]_i_1_n_0\,
      Q => rTrigGenAMPLOWLThreshold(7),
      R => \rTrigGenAMPLOWLThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPLOWLThreshold_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPLOWLThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPHIGHThreshold[8]_i_1_n_0\,
      Q => rTrigGenAMPLOWLThreshold(8),
      R => \rTrigGenAMPLOWLThreshold[15]_i_1_n_0\
    );
\rTrigGenAMPLOWLThreshold_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenAMPLOWLThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPHIGHThreshold[9]_i_1_n_0\,
      Q => rTrigGenAMPLOWLThreshold(9),
      R => \rTrigGenAMPLOWLThreshold[15]_i_1_n_0\
    );
\rTrigGenDemodThreshold[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axil_wdata(0),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenDemodThreshold[0]_i_1_n_0\
    );
\rTrigGenDemodThreshold[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axil_wdata(10),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenDemodThreshold[10]_i_1_n_0\
    );
\rTrigGenDemodThreshold[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axil_wdata(11),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenDemodThreshold[11]_i_1_n_0\
    );
\rTrigGenDemodThreshold[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axil_wdata(12),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenDemodThreshold[12]_i_1_n_0\
    );
\rTrigGenDemodThreshold[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axil_wdata(13),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenDemodThreshold[13]_i_1_n_0\
    );
\rTrigGenDemodThreshold[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axil_wdata(14),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenDemodThreshold[14]_i_1_n_0\
    );
\rTrigGenDemodThreshold[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axil_awaddr(1),
      I1 => s_axil_rstn,
      O => \rTrigGenDemodThreshold[15]_i_1_n_0\
    );
\rTrigGenDemodThreshold[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FFFF"
    )
        port map (
      I0 => s_axil_awaddr(1),
      I1 => s_axil_awaddr(0),
      I2 => s_axil_awaddr(5),
      I3 => \rTrigGenDemodThreshold[15]_i_4_n_0\,
      I4 => s_axil_rstn,
      O => \rTrigGenDemodThreshold[15]_i_2_n_0\
    );
\rTrigGenDemodThreshold[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axil_wdata(15),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenDemodThreshold[15]_i_3_n_0\
    );
\rTrigGenDemodThreshold[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => s_axil_awaddr(2),
      I1 => s_axil_awaddr(6),
      I2 => s_axil_awready_next,
      I3 => s_axil_awaddr(4),
      I4 => s_axil_awaddr(7),
      I5 => s_axil_awaddr(3),
      O => \rTrigGenDemodThreshold[15]_i_4_n_0\
    );
\rTrigGenDemodThreshold[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rTrigGenDemodThreshold[15]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      O => \rTrigGenDemodThreshold[15]_i_5_n_0\
    );
\rTrigGenDemodThreshold[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axil_wdata(1),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenDemodThreshold[1]_i_1_n_0\
    );
\rTrigGenDemodThreshold[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axil_wdata(2),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenDemodThreshold[2]_i_1_n_0\
    );
\rTrigGenDemodThreshold[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axil_wdata(3),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenDemodThreshold[3]_i_1_n_0\
    );
\rTrigGenDemodThreshold[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axil_wdata(4),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenDemodThreshold[4]_i_1_n_0\
    );
\rTrigGenDemodThreshold[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axil_wdata(5),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenDemodThreshold[5]_i_1_n_0\
    );
\rTrigGenDemodThreshold[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axil_wdata(6),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenDemodThreshold[6]_i_1_n_0\
    );
\rTrigGenDemodThreshold[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axil_wdata(7),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenDemodThreshold[7]_i_1_n_0\
    );
\rTrigGenDemodThreshold[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axil_wdata(8),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenDemodThreshold[8]_i_1_n_0\
    );
\rTrigGenDemodThreshold[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axil_wdata(9),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenDemodThreshold[9]_i_1_n_0\
    );
\rTrigGenDemodThreshold_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenDemodThreshold[15]_i_2_n_0\,
      D => \rTrigGenDemodThreshold[0]_i_1_n_0\,
      Q => rTrigGenDemodThreshold(0),
      R => \rTrigGenDemodThreshold[15]_i_1_n_0\
    );
\rTrigGenDemodThreshold_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenDemodThreshold[15]_i_2_n_0\,
      D => \rTrigGenDemodThreshold[10]_i_1_n_0\,
      Q => rTrigGenDemodThreshold(10),
      R => \rTrigGenDemodThreshold[15]_i_1_n_0\
    );
\rTrigGenDemodThreshold_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenDemodThreshold[15]_i_2_n_0\,
      D => \rTrigGenDemodThreshold[11]_i_1_n_0\,
      Q => rTrigGenDemodThreshold(11),
      R => \rTrigGenDemodThreshold[15]_i_1_n_0\
    );
\rTrigGenDemodThreshold_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenDemodThreshold[15]_i_2_n_0\,
      D => \rTrigGenDemodThreshold[12]_i_1_n_0\,
      Q => rTrigGenDemodThreshold(12),
      R => \rTrigGenDemodThreshold[15]_i_1_n_0\
    );
\rTrigGenDemodThreshold_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenDemodThreshold[15]_i_2_n_0\,
      D => \rTrigGenDemodThreshold[13]_i_1_n_0\,
      Q => rTrigGenDemodThreshold(13),
      R => \rTrigGenDemodThreshold[15]_i_1_n_0\
    );
\rTrigGenDemodThreshold_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenDemodThreshold[15]_i_2_n_0\,
      D => \rTrigGenDemodThreshold[14]_i_1_n_0\,
      Q => rTrigGenDemodThreshold(14),
      R => \rTrigGenDemodThreshold[15]_i_1_n_0\
    );
\rTrigGenDemodThreshold_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenDemodThreshold[15]_i_2_n_0\,
      D => \rTrigGenDemodThreshold[15]_i_3_n_0\,
      Q => rTrigGenDemodThreshold(15),
      R => \rTrigGenDemodThreshold[15]_i_1_n_0\
    );
\rTrigGenDemodThreshold_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenDemodThreshold[15]_i_2_n_0\,
      D => \rTrigGenDemodThreshold[1]_i_1_n_0\,
      Q => rTrigGenDemodThreshold(1),
      R => \rTrigGenDemodThreshold[15]_i_1_n_0\
    );
\rTrigGenDemodThreshold_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenDemodThreshold[15]_i_2_n_0\,
      D => \rTrigGenDemodThreshold[2]_i_1_n_0\,
      Q => rTrigGenDemodThreshold(2),
      R => \rTrigGenDemodThreshold[15]_i_1_n_0\
    );
\rTrigGenDemodThreshold_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenDemodThreshold[15]_i_2_n_0\,
      D => \rTrigGenDemodThreshold[3]_i_1_n_0\,
      Q => rTrigGenDemodThreshold(3),
      R => \rTrigGenDemodThreshold[15]_i_1_n_0\
    );
\rTrigGenDemodThreshold_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenDemodThreshold[15]_i_2_n_0\,
      D => \rTrigGenDemodThreshold[4]_i_1_n_0\,
      Q => rTrigGenDemodThreshold(4),
      R => \rTrigGenDemodThreshold[15]_i_1_n_0\
    );
\rTrigGenDemodThreshold_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenDemodThreshold[15]_i_2_n_0\,
      D => \rTrigGenDemodThreshold[5]_i_1_n_0\,
      Q => rTrigGenDemodThreshold(5),
      R => \rTrigGenDemodThreshold[15]_i_1_n_0\
    );
\rTrigGenDemodThreshold_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenDemodThreshold[15]_i_2_n_0\,
      D => \rTrigGenDemodThreshold[6]_i_1_n_0\,
      Q => rTrigGenDemodThreshold(6),
      R => \rTrigGenDemodThreshold[15]_i_1_n_0\
    );
\rTrigGenDemodThreshold_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenDemodThreshold[15]_i_2_n_0\,
      D => \rTrigGenDemodThreshold[7]_i_1_n_0\,
      Q => rTrigGenDemodThreshold(7),
      R => \rTrigGenDemodThreshold[15]_i_1_n_0\
    );
\rTrigGenDemodThreshold_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenDemodThreshold[15]_i_2_n_0\,
      D => \rTrigGenDemodThreshold[8]_i_1_n_0\,
      Q => rTrigGenDemodThreshold(8),
      R => \rTrigGenDemodThreshold[15]_i_1_n_0\
    );
\rTrigGenDemodThreshold_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenDemodThreshold[15]_i_2_n_0\,
      D => \rTrigGenDemodThreshold[9]_i_1_n_0\,
      Q => rTrigGenDemodThreshold(9),
      R => \rTrigGenDemodThreshold[15]_i_1_n_0\
    );
\rTrigGenFcode[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axil_awaddr(1),
      I1 => s_axil_rstn,
      O => \rTrigGenFcode[31]_i_1_n_0\
    );
\rTrigGenFcode[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4000FFFF"
    )
        port map (
      I0 => s_axil_awaddr(5),
      I1 => \rTrigGenDemodThreshold[15]_i_4_n_0\,
      I2 => s_axil_awaddr(0),
      I3 => s_axil_awaddr(1),
      I4 => s_axil_rstn,
      O => \rTrigGenFcode[31]_i_2_n_0\
    );
\rTrigGenFcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenFcode[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[0]_i_1_n_0\,
      Q => rTrigGenFcode(0),
      R => \rTrigGenFcode[31]_i_1_n_0\
    );
\rTrigGenFcode_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenFcode[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[10]_i_1_n_0\,
      Q => rTrigGenFcode(10),
      R => \rTrigGenFcode[31]_i_1_n_0\
    );
\rTrigGenFcode_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenFcode[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[11]_i_1_n_0\,
      Q => rTrigGenFcode(11),
      R => \rTrigGenFcode[31]_i_1_n_0\
    );
\rTrigGenFcode_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenFcode[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[12]_i_1_n_0\,
      Q => rTrigGenFcode(12),
      R => \rTrigGenFcode[31]_i_1_n_0\
    );
\rTrigGenFcode_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenFcode[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[13]_i_1_n_0\,
      Q => rTrigGenFcode(13),
      R => \rTrigGenFcode[31]_i_1_n_0\
    );
\rTrigGenFcode_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenFcode[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[14]_i_1_n_0\,
      Q => rTrigGenFcode(14),
      R => \rTrigGenFcode[31]_i_1_n_0\
    );
\rTrigGenFcode_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenFcode[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[15]_i_1_n_0\,
      Q => rTrigGenFcode(15),
      R => \rTrigGenFcode[31]_i_1_n_0\
    );
\rTrigGenFcode_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenFcode[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[16]_i_1_n_0\,
      Q => rTrigGenFcode(16),
      R => \rTrigGenFcode[31]_i_1_n_0\
    );
\rTrigGenFcode_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenFcode[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[17]_i_1_n_0\,
      Q => rTrigGenFcode(17),
      R => \rTrigGenFcode[31]_i_1_n_0\
    );
\rTrigGenFcode_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenFcode[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[18]_i_1_n_0\,
      Q => rTrigGenFcode(18),
      R => \rTrigGenFcode[31]_i_1_n_0\
    );
\rTrigGenFcode_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenFcode[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[19]_i_1_n_0\,
      Q => rTrigGenFcode(19),
      R => \rTrigGenFcode[31]_i_1_n_0\
    );
\rTrigGenFcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenFcode[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[1]_i_1_n_0\,
      Q => rTrigGenFcode(1),
      R => \rTrigGenFcode[31]_i_1_n_0\
    );
\rTrigGenFcode_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenFcode[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[20]_i_1_n_0\,
      Q => rTrigGenFcode(20),
      R => \rTrigGenFcode[31]_i_1_n_0\
    );
\rTrigGenFcode_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenFcode[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[21]_i_1_n_0\,
      Q => rTrigGenFcode(21),
      R => \rTrigGenFcode[31]_i_1_n_0\
    );
\rTrigGenFcode_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenFcode[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[22]_i_1_n_0\,
      Q => rTrigGenFcode(22),
      R => \rTrigGenFcode[31]_i_1_n_0\
    );
\rTrigGenFcode_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenFcode[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[23]_i_1_n_0\,
      Q => rTrigGenFcode(23),
      R => \rTrigGenFcode[31]_i_1_n_0\
    );
\rTrigGenFcode_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenFcode[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[24]_i_1_n_0\,
      Q => rTrigGenFcode(24),
      R => \rTrigGenFcode[31]_i_1_n_0\
    );
\rTrigGenFcode_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenFcode[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[25]_i_1_n_0\,
      Q => rTrigGenFcode(25),
      R => \rTrigGenFcode[31]_i_1_n_0\
    );
\rTrigGenFcode_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenFcode[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[26]_i_1_n_0\,
      Q => rTrigGenFcode(26),
      R => \rTrigGenFcode[31]_i_1_n_0\
    );
\rTrigGenFcode_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenFcode[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[27]_i_1_n_0\,
      Q => rTrigGenFcode(27),
      R => \rTrigGenFcode[31]_i_1_n_0\
    );
\rTrigGenFcode_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenFcode[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[28]_i_1_n_0\,
      Q => rTrigGenFcode(28),
      R => \rTrigGenFcode[31]_i_1_n_0\
    );
\rTrigGenFcode_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenFcode[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[29]_i_1_n_0\,
      Q => rTrigGenFcode(29),
      R => \rTrigGenFcode[31]_i_1_n_0\
    );
\rTrigGenFcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenFcode[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[2]_i_1_n_0\,
      Q => rTrigGenFcode(2),
      R => \rTrigGenFcode[31]_i_1_n_0\
    );
\rTrigGenFcode_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenFcode[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[30]_i_1_n_0\,
      Q => rTrigGenFcode(30),
      R => \rTrigGenFcode[31]_i_1_n_0\
    );
\rTrigGenFcode_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenFcode[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[31]_i_3_n_0\,
      Q => rTrigGenFcode(31),
      R => \rTrigGenFcode[31]_i_1_n_0\
    );
\rTrigGenFcode_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenFcode[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[3]_i_1_n_0\,
      Q => rTrigGenFcode(3),
      R => \rTrigGenFcode[31]_i_1_n_0\
    );
\rTrigGenFcode_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenFcode[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[4]_i_1_n_0\,
      Q => rTrigGenFcode(4),
      R => \rTrigGenFcode[31]_i_1_n_0\
    );
\rTrigGenFcode_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenFcode[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[5]_i_1_n_0\,
      Q => rTrigGenFcode(5),
      R => \rTrigGenFcode[31]_i_1_n_0\
    );
\rTrigGenFcode_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenFcode[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[6]_i_1_n_0\,
      Q => rTrigGenFcode(6),
      R => \rTrigGenFcode[31]_i_1_n_0\
    );
\rTrigGenFcode_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenFcode[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[7]_i_1_n_0\,
      Q => rTrigGenFcode(7),
      R => \rTrigGenFcode[31]_i_1_n_0\
    );
\rTrigGenFcode_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenFcode[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[8]_i_1_n_0\,
      Q => rTrigGenFcode(8),
      R => \rTrigGenFcode[31]_i_1_n_0\
    );
\rTrigGenFcode_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenFcode[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[9]_i_1_n_0\,
      Q => rTrigGenFcode(9),
      R => \rTrigGenFcode[31]_i_1_n_0\
    );
\rTrigGenLOGTime[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenLOGTime[31]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(0),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenLOGTime[0]_i_1_n_0\
    );
\rTrigGenLOGTime[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenLOGTime[31]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(10),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenLOGTime[10]_i_1_n_0\
    );
\rTrigGenLOGTime[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenLOGTime[31]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(11),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenLOGTime[11]_i_1_n_0\
    );
\rTrigGenLOGTime[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenLOGTime[31]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(12),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenLOGTime[12]_i_1_n_0\
    );
\rTrigGenLOGTime[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenLOGTime[31]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(13),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenLOGTime[13]_i_1_n_0\
    );
\rTrigGenLOGTime[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenLOGTime[31]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(14),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenLOGTime[14]_i_1_n_0\
    );
\rTrigGenLOGTime[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenLOGTime[31]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(15),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenLOGTime[15]_i_1_n_0\
    );
\rTrigGenLOGTime[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenLOGTime[31]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(16),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenLOGTime[16]_i_1_n_0\
    );
\rTrigGenLOGTime[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenLOGTime[31]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(17),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenLOGTime[17]_i_1_n_0\
    );
\rTrigGenLOGTime[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenLOGTime[31]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(18),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenLOGTime[18]_i_1_n_0\
    );
\rTrigGenLOGTime[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenLOGTime[31]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(19),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenLOGTime[19]_i_1_n_0\
    );
\rTrigGenLOGTime[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenLOGTime[31]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(1),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenLOGTime[1]_i_1_n_0\
    );
\rTrigGenLOGTime[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenLOGTime[31]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(20),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenLOGTime[20]_i_1_n_0\
    );
\rTrigGenLOGTime[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenLOGTime[31]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(21),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenLOGTime[21]_i_1_n_0\
    );
\rTrigGenLOGTime[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenLOGTime[31]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(22),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenLOGTime[22]_i_1_n_0\
    );
\rTrigGenLOGTime[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenLOGTime[31]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(23),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenLOGTime[23]_i_1_n_0\
    );
\rTrigGenLOGTime[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenLOGTime[31]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(24),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenLOGTime[24]_i_1_n_0\
    );
\rTrigGenLOGTime[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenLOGTime[31]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(25),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenLOGTime[25]_i_1_n_0\
    );
\rTrigGenLOGTime[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenLOGTime[31]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(26),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenLOGTime[26]_i_1_n_0\
    );
\rTrigGenLOGTime[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenLOGTime[31]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(27),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenLOGTime[27]_i_1_n_0\
    );
\rTrigGenLOGTime[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenLOGTime[31]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(28),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenLOGTime[28]_i_1_n_0\
    );
\rTrigGenLOGTime[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenLOGTime[31]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(29),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenLOGTime[29]_i_1_n_0\
    );
\rTrigGenLOGTime[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenLOGTime[31]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(2),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenLOGTime[2]_i_1_n_0\
    );
\rTrigGenLOGTime[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenLOGTime[31]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(30),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenLOGTime[30]_i_1_n_0\
    );
\rTrigGenLOGTime[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axil_awaddr(1),
      I1 => s_axil_rstn,
      O => \rTrigGenLOGTime[31]_i_1_n_0\
    );
\rTrigGenLOGTime[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FFFF"
    )
        port map (
      I0 => s_axil_awaddr(1),
      I1 => s_axil_awaddr(0),
      I2 => s_axil_awaddr(5),
      I3 => \rTrigGenLOGTime[31]_i_4_n_0\,
      I4 => s_axil_rstn,
      O => \rTrigGenLOGTime[31]_i_2_n_0\
    );
\rTrigGenLOGTime[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenLOGTime[31]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(31),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenLOGTime[31]_i_3_n_0\
    );
\rTrigGenLOGTime[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => s_axil_awaddr(2),
      I1 => s_axil_awaddr(6),
      I2 => s_axil_awready_next,
      I3 => s_axil_awaddr(4),
      I4 => s_axil_awaddr(7),
      I5 => s_axil_awaddr(3),
      O => \rTrigGenLOGTime[31]_i_4_n_0\
    );
\rTrigGenLOGTime[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenLOGTime[31]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(3),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenLOGTime[3]_i_1_n_0\
    );
\rTrigGenLOGTime[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenLOGTime[31]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(4),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenLOGTime[4]_i_1_n_0\
    );
\rTrigGenLOGTime[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenLOGTime[31]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(5),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenLOGTime[5]_i_1_n_0\
    );
\rTrigGenLOGTime[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenLOGTime[31]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(6),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenLOGTime[6]_i_1_n_0\
    );
\rTrigGenLOGTime[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenLOGTime[31]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(7),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenLOGTime[7]_i_1_n_0\
    );
\rTrigGenLOGTime[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenLOGTime[31]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(8),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenLOGTime[8]_i_1_n_0\
    );
\rTrigGenLOGTime[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenLOGTime[31]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(9),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenLOGTime[9]_i_1_n_0\
    );
\rTrigGenLOGTime_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenLOGTime[31]_i_2_n_0\,
      D => \rTrigGenLOGTime[0]_i_1_n_0\,
      Q => rTrigGenLOGTime(0),
      R => \rTrigGenLOGTime[31]_i_1_n_0\
    );
\rTrigGenLOGTime_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenLOGTime[31]_i_2_n_0\,
      D => \rTrigGenLOGTime[10]_i_1_n_0\,
      Q => rTrigGenLOGTime(10),
      R => \rTrigGenLOGTime[31]_i_1_n_0\
    );
\rTrigGenLOGTime_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenLOGTime[31]_i_2_n_0\,
      D => \rTrigGenLOGTime[11]_i_1_n_0\,
      Q => rTrigGenLOGTime(11),
      R => \rTrigGenLOGTime[31]_i_1_n_0\
    );
\rTrigGenLOGTime_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenLOGTime[31]_i_2_n_0\,
      D => \rTrigGenLOGTime[12]_i_1_n_0\,
      Q => rTrigGenLOGTime(12),
      R => \rTrigGenLOGTime[31]_i_1_n_0\
    );
\rTrigGenLOGTime_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenLOGTime[31]_i_2_n_0\,
      D => \rTrigGenLOGTime[13]_i_1_n_0\,
      Q => rTrigGenLOGTime(13),
      R => \rTrigGenLOGTime[31]_i_1_n_0\
    );
\rTrigGenLOGTime_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenLOGTime[31]_i_2_n_0\,
      D => \rTrigGenLOGTime[14]_i_1_n_0\,
      Q => rTrigGenLOGTime(14),
      R => \rTrigGenLOGTime[31]_i_1_n_0\
    );
\rTrigGenLOGTime_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenLOGTime[31]_i_2_n_0\,
      D => \rTrigGenLOGTime[15]_i_1_n_0\,
      Q => rTrigGenLOGTime(15),
      R => \rTrigGenLOGTime[31]_i_1_n_0\
    );
\rTrigGenLOGTime_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenLOGTime[31]_i_2_n_0\,
      D => \rTrigGenLOGTime[16]_i_1_n_0\,
      Q => rTrigGenLOGTime(16),
      R => \rTrigGenLOGTime[31]_i_1_n_0\
    );
\rTrigGenLOGTime_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenLOGTime[31]_i_2_n_0\,
      D => \rTrigGenLOGTime[17]_i_1_n_0\,
      Q => rTrigGenLOGTime(17),
      R => \rTrigGenLOGTime[31]_i_1_n_0\
    );
\rTrigGenLOGTime_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenLOGTime[31]_i_2_n_0\,
      D => \rTrigGenLOGTime[18]_i_1_n_0\,
      Q => rTrigGenLOGTime(18),
      R => \rTrigGenLOGTime[31]_i_1_n_0\
    );
\rTrigGenLOGTime_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenLOGTime[31]_i_2_n_0\,
      D => \rTrigGenLOGTime[19]_i_1_n_0\,
      Q => rTrigGenLOGTime(19),
      R => \rTrigGenLOGTime[31]_i_1_n_0\
    );
\rTrigGenLOGTime_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenLOGTime[31]_i_2_n_0\,
      D => \rTrigGenLOGTime[1]_i_1_n_0\,
      Q => rTrigGenLOGTime(1),
      R => \rTrigGenLOGTime[31]_i_1_n_0\
    );
\rTrigGenLOGTime_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenLOGTime[31]_i_2_n_0\,
      D => \rTrigGenLOGTime[20]_i_1_n_0\,
      Q => rTrigGenLOGTime(20),
      R => \rTrigGenLOGTime[31]_i_1_n_0\
    );
\rTrigGenLOGTime_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenLOGTime[31]_i_2_n_0\,
      D => \rTrigGenLOGTime[21]_i_1_n_0\,
      Q => rTrigGenLOGTime(21),
      R => \rTrigGenLOGTime[31]_i_1_n_0\
    );
\rTrigGenLOGTime_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenLOGTime[31]_i_2_n_0\,
      D => \rTrigGenLOGTime[22]_i_1_n_0\,
      Q => rTrigGenLOGTime(22),
      R => \rTrigGenLOGTime[31]_i_1_n_0\
    );
\rTrigGenLOGTime_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenLOGTime[31]_i_2_n_0\,
      D => \rTrigGenLOGTime[23]_i_1_n_0\,
      Q => rTrigGenLOGTime(23),
      R => \rTrigGenLOGTime[31]_i_1_n_0\
    );
\rTrigGenLOGTime_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenLOGTime[31]_i_2_n_0\,
      D => \rTrigGenLOGTime[24]_i_1_n_0\,
      Q => rTrigGenLOGTime(24),
      R => \rTrigGenLOGTime[31]_i_1_n_0\
    );
\rTrigGenLOGTime_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenLOGTime[31]_i_2_n_0\,
      D => \rTrigGenLOGTime[25]_i_1_n_0\,
      Q => rTrigGenLOGTime(25),
      R => \rTrigGenLOGTime[31]_i_1_n_0\
    );
\rTrigGenLOGTime_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenLOGTime[31]_i_2_n_0\,
      D => \rTrigGenLOGTime[26]_i_1_n_0\,
      Q => rTrigGenLOGTime(26),
      R => \rTrigGenLOGTime[31]_i_1_n_0\
    );
\rTrigGenLOGTime_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenLOGTime[31]_i_2_n_0\,
      D => \rTrigGenLOGTime[27]_i_1_n_0\,
      Q => rTrigGenLOGTime(27),
      R => \rTrigGenLOGTime[31]_i_1_n_0\
    );
\rTrigGenLOGTime_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenLOGTime[31]_i_2_n_0\,
      D => \rTrigGenLOGTime[28]_i_1_n_0\,
      Q => rTrigGenLOGTime(28),
      R => \rTrigGenLOGTime[31]_i_1_n_0\
    );
\rTrigGenLOGTime_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenLOGTime[31]_i_2_n_0\,
      D => \rTrigGenLOGTime[29]_i_1_n_0\,
      Q => rTrigGenLOGTime(29),
      R => \rTrigGenLOGTime[31]_i_1_n_0\
    );
\rTrigGenLOGTime_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenLOGTime[31]_i_2_n_0\,
      D => \rTrigGenLOGTime[2]_i_1_n_0\,
      Q => rTrigGenLOGTime(2),
      R => \rTrigGenLOGTime[31]_i_1_n_0\
    );
\rTrigGenLOGTime_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenLOGTime[31]_i_2_n_0\,
      D => \rTrigGenLOGTime[30]_i_1_n_0\,
      Q => rTrigGenLOGTime(30),
      R => \rTrigGenLOGTime[31]_i_1_n_0\
    );
\rTrigGenLOGTime_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenLOGTime[31]_i_2_n_0\,
      D => \rTrigGenLOGTime[31]_i_3_n_0\,
      Q => rTrigGenLOGTime(31),
      R => \rTrigGenLOGTime[31]_i_1_n_0\
    );
\rTrigGenLOGTime_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenLOGTime[31]_i_2_n_0\,
      D => \rTrigGenLOGTime[3]_i_1_n_0\,
      Q => rTrigGenLOGTime(3),
      R => \rTrigGenLOGTime[31]_i_1_n_0\
    );
\rTrigGenLOGTime_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenLOGTime[31]_i_2_n_0\,
      D => \rTrigGenLOGTime[4]_i_1_n_0\,
      Q => rTrigGenLOGTime(4),
      R => \rTrigGenLOGTime[31]_i_1_n_0\
    );
\rTrigGenLOGTime_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenLOGTime[31]_i_2_n_0\,
      D => \rTrigGenLOGTime[5]_i_1_n_0\,
      Q => rTrigGenLOGTime(5),
      R => \rTrigGenLOGTime[31]_i_1_n_0\
    );
\rTrigGenLOGTime_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenLOGTime[31]_i_2_n_0\,
      D => \rTrigGenLOGTime[6]_i_1_n_0\,
      Q => rTrigGenLOGTime(6),
      R => \rTrigGenLOGTime[31]_i_1_n_0\
    );
\rTrigGenLOGTime_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenLOGTime[31]_i_2_n_0\,
      D => \rTrigGenLOGTime[7]_i_1_n_0\,
      Q => rTrigGenLOGTime(7),
      R => \rTrigGenLOGTime[31]_i_1_n_0\
    );
\rTrigGenLOGTime_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenLOGTime[31]_i_2_n_0\,
      D => \rTrigGenLOGTime[8]_i_1_n_0\,
      Q => rTrigGenLOGTime(8),
      R => \rTrigGenLOGTime[31]_i_1_n_0\
    );
\rTrigGenLOGTime_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenLOGTime[31]_i_2_n_0\,
      D => \rTrigGenLOGTime[9]_i_1_n_0\,
      Q => rTrigGenLOGTime(9),
      R => \rTrigGenLOGTime[31]_i_1_n_0\
    );
\rTrigGenMFADDR[100]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(4),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[100]_i_1_n_0\
    );
\rTrigGenMFADDR[101]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(5),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[101]_i_1_n_0\
    );
\rTrigGenMFADDR[102]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(6),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[102]_i_1_n_0\
    );
\rTrigGenMFADDR[103]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(7),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[103]_i_1_n_0\
    );
\rTrigGenMFADDR[104]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(8),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[104]_i_1_n_0\
    );
\rTrigGenMFADDR[105]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(9),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[105]_i_1_n_0\
    );
\rTrigGenMFADDR[106]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(10),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[106]_i_1_n_0\
    );
\rTrigGenMFADDR[107]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(11),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[107]_i_1_n_0\
    );
\rTrigGenMFADDR[108]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(12),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[108]_i_1_n_0\
    );
\rTrigGenMFADDR[109]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(13),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[109]_i_1_n_0\
    );
\rTrigGenMFADDR[110]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(14),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[110]_i_1_n_0\
    );
\rTrigGenMFADDR[111]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(15),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[111]_i_1_n_0\
    );
\rTrigGenMFADDR[112]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(16),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[112]_i_1_n_0\
    );
\rTrigGenMFADDR[113]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(17),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[113]_i_1_n_0\
    );
\rTrigGenMFADDR[114]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(18),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[114]_i_1_n_0\
    );
\rTrigGenMFADDR[115]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(19),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[115]_i_1_n_0\
    );
\rTrigGenMFADDR[116]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(20),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[116]_i_1_n_0\
    );
\rTrigGenMFADDR[117]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(21),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[117]_i_1_n_0\
    );
\rTrigGenMFADDR[118]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(22),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[118]_i_1_n_0\
    );
\rTrigGenMFADDR[119]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(23),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[119]_i_1_n_0\
    );
\rTrigGenMFADDR[120]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(24),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[120]_i_1_n_0\
    );
\rTrigGenMFADDR[121]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(25),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[121]_i_1_n_0\
    );
\rTrigGenMFADDR[122]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(26),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[122]_i_1_n_0\
    );
\rTrigGenMFADDR[123]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(27),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[123]_i_1_n_0\
    );
\rTrigGenMFADDR[124]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(28),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[124]_i_1_n_0\
    );
\rTrigGenMFADDR[125]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(29),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[125]_i_1_n_0\
    );
\rTrigGenMFADDR[126]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(30),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[126]_i_1_n_0\
    );
\rTrigGenMFADDR[127]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axil_awaddr(1),
      I1 => s_axil_rstn,
      O => \rTrigGenMFADDR[127]_i_1_n_0\
    );
\rTrigGenMFADDR[127]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4000FFFF"
    )
        port map (
      I0 => s_axil_awaddr(5),
      I1 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I2 => s_axil_awaddr(0),
      I3 => s_axil_awaddr(1),
      I4 => s_axil_rstn,
      O => \rTrigGenMFADDR[127]_i_2_n_0\
    );
\rTrigGenMFADDR[127]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(31),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[127]_i_3_n_0\
    );
\rTrigGenMFADDR[127]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => s_axil_awaddr(2),
      I1 => s_axil_awaddr(6),
      I2 => s_axil_awready_next,
      I3 => s_axil_awaddr(4),
      I4 => s_axil_awaddr(7),
      I5 => s_axil_awaddr(3),
      O => \rTrigGenMFADDR[127]_i_4_n_0\
    );
\rTrigGenMFADDR[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axil_awaddr(1),
      I1 => s_axil_rstn,
      O => \rTrigGenMFADDR[31]_i_1_n_0\
    );
\rTrigGenMFADDR[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FFFF"
    )
        port map (
      I0 => s_axil_awaddr(1),
      I1 => s_axil_awaddr(0),
      I2 => s_axil_awaddr(5),
      I3 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I4 => s_axil_rstn,
      O => \rTrigGenMFADDR[31]_i_2_n_0\
    );
\rTrigGenMFADDR[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axil_awaddr(1),
      I1 => s_axil_rstn,
      O => \rTrigGenMFADDR[63]_i_1_n_0\
    );
\rTrigGenMFADDR[63]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000FFFF"
    )
        port map (
      I0 => s_axil_awaddr(1),
      I1 => s_axil_awaddr(5),
      I2 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I3 => s_axil_awaddr(0),
      I4 => s_axil_rstn,
      O => \rTrigGenMFADDR[63]_i_2_n_0\
    );
\rTrigGenMFADDR[64]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(0),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[64]_i_1_n_0\
    );
\rTrigGenMFADDR[65]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(1),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[65]_i_1_n_0\
    );
\rTrigGenMFADDR[66]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(2),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[66]_i_1_n_0\
    );
\rTrigGenMFADDR[67]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(3),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[67]_i_1_n_0\
    );
\rTrigGenMFADDR[68]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(4),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[68]_i_1_n_0\
    );
\rTrigGenMFADDR[69]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(5),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[69]_i_1_n_0\
    );
\rTrigGenMFADDR[70]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(6),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[70]_i_1_n_0\
    );
\rTrigGenMFADDR[71]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(7),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[71]_i_1_n_0\
    );
\rTrigGenMFADDR[72]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(8),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[72]_i_1_n_0\
    );
\rTrigGenMFADDR[73]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(9),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[73]_i_1_n_0\
    );
\rTrigGenMFADDR[74]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(10),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[74]_i_1_n_0\
    );
\rTrigGenMFADDR[75]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(11),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[75]_i_1_n_0\
    );
\rTrigGenMFADDR[76]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(12),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[76]_i_1_n_0\
    );
\rTrigGenMFADDR[77]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(13),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[77]_i_1_n_0\
    );
\rTrigGenMFADDR[78]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(14),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[78]_i_1_n_0\
    );
\rTrigGenMFADDR[79]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(15),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[79]_i_1_n_0\
    );
\rTrigGenMFADDR[80]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(16),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[80]_i_1_n_0\
    );
\rTrigGenMFADDR[81]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(17),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[81]_i_1_n_0\
    );
\rTrigGenMFADDR[82]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(18),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[82]_i_1_n_0\
    );
\rTrigGenMFADDR[83]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(19),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[83]_i_1_n_0\
    );
\rTrigGenMFADDR[84]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(20),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[84]_i_1_n_0\
    );
\rTrigGenMFADDR[85]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(21),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[85]_i_1_n_0\
    );
\rTrigGenMFADDR[86]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(22),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[86]_i_1_n_0\
    );
\rTrigGenMFADDR[87]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(23),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[87]_i_1_n_0\
    );
\rTrigGenMFADDR[88]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(24),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[88]_i_1_n_0\
    );
\rTrigGenMFADDR[89]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(25),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[89]_i_1_n_0\
    );
\rTrigGenMFADDR[90]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(26),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[90]_i_1_n_0\
    );
\rTrigGenMFADDR[91]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(27),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[91]_i_1_n_0\
    );
\rTrigGenMFADDR[92]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(28),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[92]_i_1_n_0\
    );
\rTrigGenMFADDR[93]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(29),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[93]_i_1_n_0\
    );
\rTrigGenMFADDR[94]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(30),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[94]_i_1_n_0\
    );
\rTrigGenMFADDR[95]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axil_awaddr(1),
      I1 => s_axil_rstn,
      O => \rTrigGenMFADDR[95]_i_1_n_0\
    );
\rTrigGenMFADDR[95]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000FFFF"
    )
        port map (
      I0 => s_axil_awaddr(0),
      I1 => s_axil_awaddr(5),
      I2 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I3 => s_axil_awaddr(1),
      I4 => s_axil_rstn,
      O => \rTrigGenMFADDR[95]_i_2_n_0\
    );
\rTrigGenMFADDR[95]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(31),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[95]_i_3_n_0\
    );
\rTrigGenMFADDR[96]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(0),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[96]_i_1_n_0\
    );
\rTrigGenMFADDR[97]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(1),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[97]_i_1_n_0\
    );
\rTrigGenMFADDR[98]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(2),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[98]_i_1_n_0\
    );
\rTrigGenMFADDR[99]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rTrigGenMFADDR[127]_i_4_n_0\,
      I1 => s_axil_awaddr(5),
      I2 => s_axil_wdata(3),
      I3 => s_axil_awaddr(0),
      O => \rTrigGenMFADDR[99]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[31]_i_2_n_0\,
      D => \rTrigGenMFADDR[64]_i_1_n_0\,
      Q => \rTrigGenMFADDR_reg_n_0_[0]\,
      R => \rTrigGenMFADDR[31]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[127]_i_2_n_0\,
      D => \rTrigGenMFADDR[100]_i_1_n_0\,
      Q => data11(4),
      R => \rTrigGenMFADDR[127]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[127]_i_2_n_0\,
      D => \rTrigGenMFADDR[101]_i_1_n_0\,
      Q => data11(5),
      R => \rTrigGenMFADDR[127]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[127]_i_2_n_0\,
      D => \rTrigGenMFADDR[102]_i_1_n_0\,
      Q => data11(6),
      R => \rTrigGenMFADDR[127]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[127]_i_2_n_0\,
      D => \rTrigGenMFADDR[103]_i_1_n_0\,
      Q => data11(7),
      R => \rTrigGenMFADDR[127]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[127]_i_2_n_0\,
      D => \rTrigGenMFADDR[104]_i_1_n_0\,
      Q => data11(8),
      R => \rTrigGenMFADDR[127]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[127]_i_2_n_0\,
      D => \rTrigGenMFADDR[105]_i_1_n_0\,
      Q => data11(9),
      R => \rTrigGenMFADDR[127]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[127]_i_2_n_0\,
      D => \rTrigGenMFADDR[106]_i_1_n_0\,
      Q => data11(10),
      R => \rTrigGenMFADDR[127]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[127]_i_2_n_0\,
      D => \rTrigGenMFADDR[107]_i_1_n_0\,
      Q => data11(11),
      R => \rTrigGenMFADDR[127]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[127]_i_2_n_0\,
      D => \rTrigGenMFADDR[108]_i_1_n_0\,
      Q => data11(12),
      R => \rTrigGenMFADDR[127]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[127]_i_2_n_0\,
      D => \rTrigGenMFADDR[109]_i_1_n_0\,
      Q => data11(13),
      R => \rTrigGenMFADDR[127]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[31]_i_2_n_0\,
      D => \rTrigGenMFADDR[74]_i_1_n_0\,
      Q => \rTrigGenMFADDR_reg_n_0_[10]\,
      R => \rTrigGenMFADDR[31]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[127]_i_2_n_0\,
      D => \rTrigGenMFADDR[110]_i_1_n_0\,
      Q => data11(14),
      R => \rTrigGenMFADDR[127]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[127]_i_2_n_0\,
      D => \rTrigGenMFADDR[111]_i_1_n_0\,
      Q => data11(15),
      R => \rTrigGenMFADDR[127]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[127]_i_2_n_0\,
      D => \rTrigGenMFADDR[112]_i_1_n_0\,
      Q => data11(16),
      R => \rTrigGenMFADDR[127]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[127]_i_2_n_0\,
      D => \rTrigGenMFADDR[113]_i_1_n_0\,
      Q => data11(17),
      R => \rTrigGenMFADDR[127]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[127]_i_2_n_0\,
      D => \rTrigGenMFADDR[114]_i_1_n_0\,
      Q => data11(18),
      R => \rTrigGenMFADDR[127]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[127]_i_2_n_0\,
      D => \rTrigGenMFADDR[115]_i_1_n_0\,
      Q => data11(19),
      R => \rTrigGenMFADDR[127]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[127]_i_2_n_0\,
      D => \rTrigGenMFADDR[116]_i_1_n_0\,
      Q => data11(20),
      R => \rTrigGenMFADDR[127]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[127]_i_2_n_0\,
      D => \rTrigGenMFADDR[117]_i_1_n_0\,
      Q => data11(21),
      R => \rTrigGenMFADDR[127]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[127]_i_2_n_0\,
      D => \rTrigGenMFADDR[118]_i_1_n_0\,
      Q => data11(22),
      R => \rTrigGenMFADDR[127]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[127]_i_2_n_0\,
      D => \rTrigGenMFADDR[119]_i_1_n_0\,
      Q => data11(23),
      R => \rTrigGenMFADDR[127]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[31]_i_2_n_0\,
      D => \rTrigGenMFADDR[75]_i_1_n_0\,
      Q => \rTrigGenMFADDR_reg_n_0_[11]\,
      R => \rTrigGenMFADDR[31]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[127]_i_2_n_0\,
      D => \rTrigGenMFADDR[120]_i_1_n_0\,
      Q => data11(24),
      R => \rTrigGenMFADDR[127]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[127]_i_2_n_0\,
      D => \rTrigGenMFADDR[121]_i_1_n_0\,
      Q => data11(25),
      R => \rTrigGenMFADDR[127]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[127]_i_2_n_0\,
      D => \rTrigGenMFADDR[122]_i_1_n_0\,
      Q => data11(26),
      R => \rTrigGenMFADDR[127]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[127]_i_2_n_0\,
      D => \rTrigGenMFADDR[123]_i_1_n_0\,
      Q => data11(27),
      R => \rTrigGenMFADDR[127]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[127]_i_2_n_0\,
      D => \rTrigGenMFADDR[124]_i_1_n_0\,
      Q => data11(28),
      R => \rTrigGenMFADDR[127]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[127]_i_2_n_0\,
      D => \rTrigGenMFADDR[125]_i_1_n_0\,
      Q => data11(29),
      R => \rTrigGenMFADDR[127]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[127]_i_2_n_0\,
      D => \rTrigGenMFADDR[126]_i_1_n_0\,
      Q => data11(30),
      R => \rTrigGenMFADDR[127]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[127]_i_2_n_0\,
      D => \rTrigGenMFADDR[127]_i_3_n_0\,
      Q => data11(31),
      R => \rTrigGenMFADDR[127]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[31]_i_2_n_0\,
      D => \rTrigGenMFADDR[76]_i_1_n_0\,
      Q => \rTrigGenMFADDR_reg_n_0_[12]\,
      R => \rTrigGenMFADDR[31]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[31]_i_2_n_0\,
      D => \rTrigGenMFADDR[77]_i_1_n_0\,
      Q => \rTrigGenMFADDR_reg_n_0_[13]\,
      R => \rTrigGenMFADDR[31]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[31]_i_2_n_0\,
      D => \rTrigGenMFADDR[78]_i_1_n_0\,
      Q => \rTrigGenMFADDR_reg_n_0_[14]\,
      R => \rTrigGenMFADDR[31]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[31]_i_2_n_0\,
      D => \rTrigGenMFADDR[79]_i_1_n_0\,
      Q => \rTrigGenMFADDR_reg_n_0_[15]\,
      R => \rTrigGenMFADDR[31]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[31]_i_2_n_0\,
      D => \rTrigGenMFADDR[80]_i_1_n_0\,
      Q => \rTrigGenMFADDR_reg_n_0_[16]\,
      R => \rTrigGenMFADDR[31]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[31]_i_2_n_0\,
      D => \rTrigGenMFADDR[81]_i_1_n_0\,
      Q => \rTrigGenMFADDR_reg_n_0_[17]\,
      R => \rTrigGenMFADDR[31]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[31]_i_2_n_0\,
      D => \rTrigGenMFADDR[82]_i_1_n_0\,
      Q => \rTrigGenMFADDR_reg_n_0_[18]\,
      R => \rTrigGenMFADDR[31]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[31]_i_2_n_0\,
      D => \rTrigGenMFADDR[83]_i_1_n_0\,
      Q => \rTrigGenMFADDR_reg_n_0_[19]\,
      R => \rTrigGenMFADDR[31]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[31]_i_2_n_0\,
      D => \rTrigGenMFADDR[65]_i_1_n_0\,
      Q => \rTrigGenMFADDR_reg_n_0_[1]\,
      R => \rTrigGenMFADDR[31]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[31]_i_2_n_0\,
      D => \rTrigGenMFADDR[84]_i_1_n_0\,
      Q => \rTrigGenMFADDR_reg_n_0_[20]\,
      R => \rTrigGenMFADDR[31]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[31]_i_2_n_0\,
      D => \rTrigGenMFADDR[85]_i_1_n_0\,
      Q => \rTrigGenMFADDR_reg_n_0_[21]\,
      R => \rTrigGenMFADDR[31]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[31]_i_2_n_0\,
      D => \rTrigGenMFADDR[86]_i_1_n_0\,
      Q => \rTrigGenMFADDR_reg_n_0_[22]\,
      R => \rTrigGenMFADDR[31]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[31]_i_2_n_0\,
      D => \rTrigGenMFADDR[87]_i_1_n_0\,
      Q => \rTrigGenMFADDR_reg_n_0_[23]\,
      R => \rTrigGenMFADDR[31]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[31]_i_2_n_0\,
      D => \rTrigGenMFADDR[88]_i_1_n_0\,
      Q => \rTrigGenMFADDR_reg_n_0_[24]\,
      R => \rTrigGenMFADDR[31]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[31]_i_2_n_0\,
      D => \rTrigGenMFADDR[89]_i_1_n_0\,
      Q => \rTrigGenMFADDR_reg_n_0_[25]\,
      R => \rTrigGenMFADDR[31]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[31]_i_2_n_0\,
      D => \rTrigGenMFADDR[90]_i_1_n_0\,
      Q => \rTrigGenMFADDR_reg_n_0_[26]\,
      R => \rTrigGenMFADDR[31]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[31]_i_2_n_0\,
      D => \rTrigGenMFADDR[91]_i_1_n_0\,
      Q => \rTrigGenMFADDR_reg_n_0_[27]\,
      R => \rTrigGenMFADDR[31]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[31]_i_2_n_0\,
      D => \rTrigGenMFADDR[92]_i_1_n_0\,
      Q => \rTrigGenMFADDR_reg_n_0_[28]\,
      R => \rTrigGenMFADDR[31]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[31]_i_2_n_0\,
      D => \rTrigGenMFADDR[93]_i_1_n_0\,
      Q => \rTrigGenMFADDR_reg_n_0_[29]\,
      R => \rTrigGenMFADDR[31]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[31]_i_2_n_0\,
      D => \rTrigGenMFADDR[66]_i_1_n_0\,
      Q => \rTrigGenMFADDR_reg_n_0_[2]\,
      R => \rTrigGenMFADDR[31]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[31]_i_2_n_0\,
      D => \rTrigGenMFADDR[94]_i_1_n_0\,
      Q => \rTrigGenMFADDR_reg_n_0_[30]\,
      R => \rTrigGenMFADDR[31]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[31]_i_2_n_0\,
      D => \rTrigGenMFADDR[95]_i_3_n_0\,
      Q => \rTrigGenMFADDR_reg_n_0_[31]\,
      R => \rTrigGenMFADDR[31]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[63]_i_2_n_0\,
      D => \rTrigGenMFADDR[96]_i_1_n_0\,
      Q => data9(0),
      R => \rTrigGenMFADDR[63]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[63]_i_2_n_0\,
      D => \rTrigGenMFADDR[97]_i_1_n_0\,
      Q => data9(1),
      R => \rTrigGenMFADDR[63]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[63]_i_2_n_0\,
      D => \rTrigGenMFADDR[98]_i_1_n_0\,
      Q => data9(2),
      R => \rTrigGenMFADDR[63]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[63]_i_2_n_0\,
      D => \rTrigGenMFADDR[99]_i_1_n_0\,
      Q => data9(3),
      R => \rTrigGenMFADDR[63]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[63]_i_2_n_0\,
      D => \rTrigGenMFADDR[100]_i_1_n_0\,
      Q => data9(4),
      R => \rTrigGenMFADDR[63]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[63]_i_2_n_0\,
      D => \rTrigGenMFADDR[101]_i_1_n_0\,
      Q => data9(5),
      R => \rTrigGenMFADDR[63]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[63]_i_2_n_0\,
      D => \rTrigGenMFADDR[102]_i_1_n_0\,
      Q => data9(6),
      R => \rTrigGenMFADDR[63]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[63]_i_2_n_0\,
      D => \rTrigGenMFADDR[103]_i_1_n_0\,
      Q => data9(7),
      R => \rTrigGenMFADDR[63]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[31]_i_2_n_0\,
      D => \rTrigGenMFADDR[67]_i_1_n_0\,
      Q => \rTrigGenMFADDR_reg_n_0_[3]\,
      R => \rTrigGenMFADDR[31]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[63]_i_2_n_0\,
      D => \rTrigGenMFADDR[104]_i_1_n_0\,
      Q => data9(8),
      R => \rTrigGenMFADDR[63]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[63]_i_2_n_0\,
      D => \rTrigGenMFADDR[105]_i_1_n_0\,
      Q => data9(9),
      R => \rTrigGenMFADDR[63]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[63]_i_2_n_0\,
      D => \rTrigGenMFADDR[106]_i_1_n_0\,
      Q => data9(10),
      R => \rTrigGenMFADDR[63]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[63]_i_2_n_0\,
      D => \rTrigGenMFADDR[107]_i_1_n_0\,
      Q => data9(11),
      R => \rTrigGenMFADDR[63]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[63]_i_2_n_0\,
      D => \rTrigGenMFADDR[108]_i_1_n_0\,
      Q => data9(12),
      R => \rTrigGenMFADDR[63]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[63]_i_2_n_0\,
      D => \rTrigGenMFADDR[109]_i_1_n_0\,
      Q => data9(13),
      R => \rTrigGenMFADDR[63]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[63]_i_2_n_0\,
      D => \rTrigGenMFADDR[110]_i_1_n_0\,
      Q => data9(14),
      R => \rTrigGenMFADDR[63]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[63]_i_2_n_0\,
      D => \rTrigGenMFADDR[111]_i_1_n_0\,
      Q => data9(15),
      R => \rTrigGenMFADDR[63]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[63]_i_2_n_0\,
      D => \rTrigGenMFADDR[112]_i_1_n_0\,
      Q => data9(16),
      R => \rTrigGenMFADDR[63]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[63]_i_2_n_0\,
      D => \rTrigGenMFADDR[113]_i_1_n_0\,
      Q => data9(17),
      R => \rTrigGenMFADDR[63]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[31]_i_2_n_0\,
      D => \rTrigGenMFADDR[68]_i_1_n_0\,
      Q => \rTrigGenMFADDR_reg_n_0_[4]\,
      R => \rTrigGenMFADDR[31]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[63]_i_2_n_0\,
      D => \rTrigGenMFADDR[114]_i_1_n_0\,
      Q => data9(18),
      R => \rTrigGenMFADDR[63]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[63]_i_2_n_0\,
      D => \rTrigGenMFADDR[115]_i_1_n_0\,
      Q => data9(19),
      R => \rTrigGenMFADDR[63]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[63]_i_2_n_0\,
      D => \rTrigGenMFADDR[116]_i_1_n_0\,
      Q => data9(20),
      R => \rTrigGenMFADDR[63]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[63]_i_2_n_0\,
      D => \rTrigGenMFADDR[117]_i_1_n_0\,
      Q => data9(21),
      R => \rTrigGenMFADDR[63]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[63]_i_2_n_0\,
      D => \rTrigGenMFADDR[118]_i_1_n_0\,
      Q => data9(22),
      R => \rTrigGenMFADDR[63]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[63]_i_2_n_0\,
      D => \rTrigGenMFADDR[119]_i_1_n_0\,
      Q => data9(23),
      R => \rTrigGenMFADDR[63]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[63]_i_2_n_0\,
      D => \rTrigGenMFADDR[120]_i_1_n_0\,
      Q => data9(24),
      R => \rTrigGenMFADDR[63]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[63]_i_2_n_0\,
      D => \rTrigGenMFADDR[121]_i_1_n_0\,
      Q => data9(25),
      R => \rTrigGenMFADDR[63]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[63]_i_2_n_0\,
      D => \rTrigGenMFADDR[122]_i_1_n_0\,
      Q => data9(26),
      R => \rTrigGenMFADDR[63]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[63]_i_2_n_0\,
      D => \rTrigGenMFADDR[123]_i_1_n_0\,
      Q => data9(27),
      R => \rTrigGenMFADDR[63]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[31]_i_2_n_0\,
      D => \rTrigGenMFADDR[69]_i_1_n_0\,
      Q => \rTrigGenMFADDR_reg_n_0_[5]\,
      R => \rTrigGenMFADDR[31]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[63]_i_2_n_0\,
      D => \rTrigGenMFADDR[124]_i_1_n_0\,
      Q => data9(28),
      R => \rTrigGenMFADDR[63]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[63]_i_2_n_0\,
      D => \rTrigGenMFADDR[125]_i_1_n_0\,
      Q => data9(29),
      R => \rTrigGenMFADDR[63]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[63]_i_2_n_0\,
      D => \rTrigGenMFADDR[126]_i_1_n_0\,
      Q => data9(30),
      R => \rTrigGenMFADDR[63]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[63]_i_2_n_0\,
      D => \rTrigGenMFADDR[127]_i_3_n_0\,
      Q => data9(31),
      R => \rTrigGenMFADDR[63]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[95]_i_2_n_0\,
      D => \rTrigGenMFADDR[64]_i_1_n_0\,
      Q => data10(0),
      R => \rTrigGenMFADDR[95]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[95]_i_2_n_0\,
      D => \rTrigGenMFADDR[65]_i_1_n_0\,
      Q => data10(1),
      R => \rTrigGenMFADDR[95]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[95]_i_2_n_0\,
      D => \rTrigGenMFADDR[66]_i_1_n_0\,
      Q => data10(2),
      R => \rTrigGenMFADDR[95]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[95]_i_2_n_0\,
      D => \rTrigGenMFADDR[67]_i_1_n_0\,
      Q => data10(3),
      R => \rTrigGenMFADDR[95]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[95]_i_2_n_0\,
      D => \rTrigGenMFADDR[68]_i_1_n_0\,
      Q => data10(4),
      R => \rTrigGenMFADDR[95]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[95]_i_2_n_0\,
      D => \rTrigGenMFADDR[69]_i_1_n_0\,
      Q => data10(5),
      R => \rTrigGenMFADDR[95]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[31]_i_2_n_0\,
      D => \rTrigGenMFADDR[70]_i_1_n_0\,
      Q => \rTrigGenMFADDR_reg_n_0_[6]\,
      R => \rTrigGenMFADDR[31]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[95]_i_2_n_0\,
      D => \rTrigGenMFADDR[70]_i_1_n_0\,
      Q => data10(6),
      R => \rTrigGenMFADDR[95]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[95]_i_2_n_0\,
      D => \rTrigGenMFADDR[71]_i_1_n_0\,
      Q => data10(7),
      R => \rTrigGenMFADDR[95]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[95]_i_2_n_0\,
      D => \rTrigGenMFADDR[72]_i_1_n_0\,
      Q => data10(8),
      R => \rTrigGenMFADDR[95]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[95]_i_2_n_0\,
      D => \rTrigGenMFADDR[73]_i_1_n_0\,
      Q => data10(9),
      R => \rTrigGenMFADDR[95]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[95]_i_2_n_0\,
      D => \rTrigGenMFADDR[74]_i_1_n_0\,
      Q => data10(10),
      R => \rTrigGenMFADDR[95]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[95]_i_2_n_0\,
      D => \rTrigGenMFADDR[75]_i_1_n_0\,
      Q => data10(11),
      R => \rTrigGenMFADDR[95]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[95]_i_2_n_0\,
      D => \rTrigGenMFADDR[76]_i_1_n_0\,
      Q => data10(12),
      R => \rTrigGenMFADDR[95]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[95]_i_2_n_0\,
      D => \rTrigGenMFADDR[77]_i_1_n_0\,
      Q => data10(13),
      R => \rTrigGenMFADDR[95]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[95]_i_2_n_0\,
      D => \rTrigGenMFADDR[78]_i_1_n_0\,
      Q => data10(14),
      R => \rTrigGenMFADDR[95]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[95]_i_2_n_0\,
      D => \rTrigGenMFADDR[79]_i_1_n_0\,
      Q => data10(15),
      R => \rTrigGenMFADDR[95]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[31]_i_2_n_0\,
      D => \rTrigGenMFADDR[71]_i_1_n_0\,
      Q => \rTrigGenMFADDR_reg_n_0_[7]\,
      R => \rTrigGenMFADDR[31]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[95]_i_2_n_0\,
      D => \rTrigGenMFADDR[80]_i_1_n_0\,
      Q => data10(16),
      R => \rTrigGenMFADDR[95]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[95]_i_2_n_0\,
      D => \rTrigGenMFADDR[81]_i_1_n_0\,
      Q => data10(17),
      R => \rTrigGenMFADDR[95]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[95]_i_2_n_0\,
      D => \rTrigGenMFADDR[82]_i_1_n_0\,
      Q => data10(18),
      R => \rTrigGenMFADDR[95]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[95]_i_2_n_0\,
      D => \rTrigGenMFADDR[83]_i_1_n_0\,
      Q => data10(19),
      R => \rTrigGenMFADDR[95]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[95]_i_2_n_0\,
      D => \rTrigGenMFADDR[84]_i_1_n_0\,
      Q => data10(20),
      R => \rTrigGenMFADDR[95]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[95]_i_2_n_0\,
      D => \rTrigGenMFADDR[85]_i_1_n_0\,
      Q => data10(21),
      R => \rTrigGenMFADDR[95]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[95]_i_2_n_0\,
      D => \rTrigGenMFADDR[86]_i_1_n_0\,
      Q => data10(22),
      R => \rTrigGenMFADDR[95]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[95]_i_2_n_0\,
      D => \rTrigGenMFADDR[87]_i_1_n_0\,
      Q => data10(23),
      R => \rTrigGenMFADDR[95]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[95]_i_2_n_0\,
      D => \rTrigGenMFADDR[88]_i_1_n_0\,
      Q => data10(24),
      R => \rTrigGenMFADDR[95]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[95]_i_2_n_0\,
      D => \rTrigGenMFADDR[89]_i_1_n_0\,
      Q => data10(25),
      R => \rTrigGenMFADDR[95]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[31]_i_2_n_0\,
      D => \rTrigGenMFADDR[72]_i_1_n_0\,
      Q => \rTrigGenMFADDR_reg_n_0_[8]\,
      R => \rTrigGenMFADDR[31]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[95]_i_2_n_0\,
      D => \rTrigGenMFADDR[90]_i_1_n_0\,
      Q => data10(26),
      R => \rTrigGenMFADDR[95]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[95]_i_2_n_0\,
      D => \rTrigGenMFADDR[91]_i_1_n_0\,
      Q => data10(27),
      R => \rTrigGenMFADDR[95]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[95]_i_2_n_0\,
      D => \rTrigGenMFADDR[92]_i_1_n_0\,
      Q => data10(28),
      R => \rTrigGenMFADDR[95]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[95]_i_2_n_0\,
      D => \rTrigGenMFADDR[93]_i_1_n_0\,
      Q => data10(29),
      R => \rTrigGenMFADDR[95]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[95]_i_2_n_0\,
      D => \rTrigGenMFADDR[94]_i_1_n_0\,
      Q => data10(30),
      R => \rTrigGenMFADDR[95]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[95]_i_2_n_0\,
      D => \rTrigGenMFADDR[95]_i_3_n_0\,
      Q => data10(31),
      R => \rTrigGenMFADDR[95]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[127]_i_2_n_0\,
      D => \rTrigGenMFADDR[96]_i_1_n_0\,
      Q => data11(0),
      R => \rTrigGenMFADDR[127]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[127]_i_2_n_0\,
      D => \rTrigGenMFADDR[97]_i_1_n_0\,
      Q => data11(1),
      R => \rTrigGenMFADDR[127]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[127]_i_2_n_0\,
      D => \rTrigGenMFADDR[98]_i_1_n_0\,
      Q => data11(2),
      R => \rTrigGenMFADDR[127]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[127]_i_2_n_0\,
      D => \rTrigGenMFADDR[99]_i_1_n_0\,
      Q => data11(3),
      R => \rTrigGenMFADDR[127]_i_1_n_0\
    );
\rTrigGenMFADDR_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenMFADDR[31]_i_2_n_0\,
      D => \rTrigGenMFADDR[73]_i_1_n_0\,
      Q => \rTrigGenMFADDR_reg_n_0_[9]\,
      R => \rTrigGenMFADDR[31]_i_1_n_0\
    );
\rTrigGenPulseThreshold[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axil_awaddr(1),
      I1 => s_axil_rstn,
      O => \rTrigGenPulseThreshold[15]_i_1_n_0\
    );
\rTrigGenPulseThreshold[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4000FFFF"
    )
        port map (
      I0 => s_axil_awaddr(5),
      I1 => \rTrigGenAMPHIGHThreshold[15]_i_4_n_0\,
      I2 => s_axil_awaddr(0),
      I3 => s_axil_awaddr(1),
      I4 => s_axil_rstn,
      O => \rTrigGenPulseThreshold[15]_i_2_n_0\
    );
\rTrigGenPulseThreshold_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenPulseThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPLOWHThreshold[0]_i_1_n_0\,
      Q => rTrigGenPulseThreshold(0),
      R => \rTrigGenPulseThreshold[15]_i_1_n_0\
    );
\rTrigGenPulseThreshold_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenPulseThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPLOWHThreshold[10]_i_1_n_0\,
      Q => rTrigGenPulseThreshold(10),
      R => \rTrigGenPulseThreshold[15]_i_1_n_0\
    );
\rTrigGenPulseThreshold_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenPulseThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPLOWHThreshold[11]_i_1_n_0\,
      Q => rTrigGenPulseThreshold(11),
      R => \rTrigGenPulseThreshold[15]_i_1_n_0\
    );
\rTrigGenPulseThreshold_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenPulseThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPLOWHThreshold[12]_i_1_n_0\,
      Q => rTrigGenPulseThreshold(12),
      R => \rTrigGenPulseThreshold[15]_i_1_n_0\
    );
\rTrigGenPulseThreshold_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenPulseThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPLOWHThreshold[13]_i_1_n_0\,
      Q => rTrigGenPulseThreshold(13),
      R => \rTrigGenPulseThreshold[15]_i_1_n_0\
    );
\rTrigGenPulseThreshold_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenPulseThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPLOWHThreshold[14]_i_1_n_0\,
      Q => rTrigGenPulseThreshold(14),
      R => \rTrigGenPulseThreshold[15]_i_1_n_0\
    );
\rTrigGenPulseThreshold_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenPulseThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPLOWHThreshold[15]_i_3_n_0\,
      Q => rTrigGenPulseThreshold(15),
      R => \rTrigGenPulseThreshold[15]_i_1_n_0\
    );
\rTrigGenPulseThreshold_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenPulseThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPLOWHThreshold[1]_i_1_n_0\,
      Q => rTrigGenPulseThreshold(1),
      R => \rTrigGenPulseThreshold[15]_i_1_n_0\
    );
\rTrigGenPulseThreshold_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenPulseThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPLOWHThreshold[2]_i_1_n_0\,
      Q => rTrigGenPulseThreshold(2),
      R => \rTrigGenPulseThreshold[15]_i_1_n_0\
    );
\rTrigGenPulseThreshold_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenPulseThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPLOWHThreshold[3]_i_1_n_0\,
      Q => rTrigGenPulseThreshold(3),
      R => \rTrigGenPulseThreshold[15]_i_1_n_0\
    );
\rTrigGenPulseThreshold_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenPulseThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPLOWHThreshold[4]_i_1_n_0\,
      Q => rTrigGenPulseThreshold(4),
      R => \rTrigGenPulseThreshold[15]_i_1_n_0\
    );
\rTrigGenPulseThreshold_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenPulseThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPLOWHThreshold[5]_i_1_n_0\,
      Q => rTrigGenPulseThreshold(5),
      R => \rTrigGenPulseThreshold[15]_i_1_n_0\
    );
\rTrigGenPulseThreshold_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenPulseThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPLOWHThreshold[6]_i_1_n_0\,
      Q => rTrigGenPulseThreshold(6),
      R => \rTrigGenPulseThreshold[15]_i_1_n_0\
    );
\rTrigGenPulseThreshold_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenPulseThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPLOWHThreshold[7]_i_1_n_0\,
      Q => rTrigGenPulseThreshold(7),
      R => \rTrigGenPulseThreshold[15]_i_1_n_0\
    );
\rTrigGenPulseThreshold_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenPulseThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPLOWHThreshold[8]_i_1_n_0\,
      Q => rTrigGenPulseThreshold(8),
      R => \rTrigGenPulseThreshold[15]_i_1_n_0\
    );
\rTrigGenPulseThreshold_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenPulseThreshold[15]_i_2_n_0\,
      D => \rTrigGenAMPLOWHThreshold[9]_i_1_n_0\,
      Q => rTrigGenPulseThreshold(9),
      R => \rTrigGenPulseThreshold[15]_i_1_n_0\
    );
\rTrigGenSFTimeout[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axil_wdata(0),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenSFTimeout[0]_i_1_n_0\
    );
\rTrigGenSFTimeout[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axil_wdata(10),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenSFTimeout[10]_i_1_n_0\
    );
\rTrigGenSFTimeout[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axil_wdata(11),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenSFTimeout[11]_i_1_n_0\
    );
\rTrigGenSFTimeout[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axil_wdata(12),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenSFTimeout[12]_i_1_n_0\
    );
\rTrigGenSFTimeout[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axil_wdata(13),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenSFTimeout[13]_i_1_n_0\
    );
\rTrigGenSFTimeout[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axil_wdata(14),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenSFTimeout[14]_i_1_n_0\
    );
\rTrigGenSFTimeout[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axil_wdata(15),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenSFTimeout[15]_i_1_n_0\
    );
\rTrigGenSFTimeout[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axil_wdata(16),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenSFTimeout[16]_i_1_n_0\
    );
\rTrigGenSFTimeout[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axil_wdata(17),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenSFTimeout[17]_i_1_n_0\
    );
\rTrigGenSFTimeout[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axil_wdata(18),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenSFTimeout[18]_i_1_n_0\
    );
\rTrigGenSFTimeout[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axil_wdata(19),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenSFTimeout[19]_i_1_n_0\
    );
\rTrigGenSFTimeout[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axil_wdata(1),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenSFTimeout[1]_i_1_n_0\
    );
\rTrigGenSFTimeout[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axil_wdata(20),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenSFTimeout[20]_i_1_n_0\
    );
\rTrigGenSFTimeout[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axil_wdata(21),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenSFTimeout[21]_i_1_n_0\
    );
\rTrigGenSFTimeout[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axil_wdata(22),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenSFTimeout[22]_i_1_n_0\
    );
\rTrigGenSFTimeout[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axil_wdata(23),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenSFTimeout[23]_i_1_n_0\
    );
\rTrigGenSFTimeout[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axil_wdata(24),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenSFTimeout[24]_i_1_n_0\
    );
\rTrigGenSFTimeout[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axil_wdata(25),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenSFTimeout[25]_i_1_n_0\
    );
\rTrigGenSFTimeout[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axil_wdata(26),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenSFTimeout[26]_i_1_n_0\
    );
\rTrigGenSFTimeout[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axil_wdata(27),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenSFTimeout[27]_i_1_n_0\
    );
\rTrigGenSFTimeout[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axil_wdata(28),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenSFTimeout[28]_i_1_n_0\
    );
\rTrigGenSFTimeout[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axil_wdata(29),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenSFTimeout[29]_i_1_n_0\
    );
\rTrigGenSFTimeout[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axil_wdata(2),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenSFTimeout[2]_i_1_n_0\
    );
\rTrigGenSFTimeout[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axil_wdata(30),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenSFTimeout[30]_i_1_n_0\
    );
\rTrigGenSFTimeout[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axil_awaddr(1),
      I1 => s_axil_rstn,
      O => \rTrigGenSFTimeout[31]_i_1_n_0\
    );
\rTrigGenSFTimeout[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000FFFF"
    )
        port map (
      I0 => s_axil_awaddr(1),
      I1 => s_axil_awaddr(5),
      I2 => \rTrigGenDemodThreshold[15]_i_4_n_0\,
      I3 => s_axil_awaddr(0),
      I4 => s_axil_rstn,
      O => \rTrigGenSFTimeout[31]_i_2_n_0\
    );
\rTrigGenSFTimeout[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axil_wdata(31),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenSFTimeout[31]_i_3_n_0\
    );
\rTrigGenSFTimeout[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axil_wdata(3),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenSFTimeout[3]_i_1_n_0\
    );
\rTrigGenSFTimeout[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axil_wdata(4),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenSFTimeout[4]_i_1_n_0\
    );
\rTrigGenSFTimeout[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axil_wdata(5),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenSFTimeout[5]_i_1_n_0\
    );
\rTrigGenSFTimeout[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axil_wdata(6),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenSFTimeout[6]_i_1_n_0\
    );
\rTrigGenSFTimeout[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axil_wdata(7),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenSFTimeout[7]_i_1_n_0\
    );
\rTrigGenSFTimeout[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axil_wdata(8),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenSFTimeout[8]_i_1_n_0\
    );
\rTrigGenSFTimeout[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axil_wdata(9),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_awaddr(0),
      O => \rTrigGenSFTimeout[9]_i_1_n_0\
    );
\rTrigGenSFTimeout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenSFTimeout[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[0]_i_1_n_0\,
      Q => rTrigGenSFTimeout(0),
      R => \rTrigGenSFTimeout[31]_i_1_n_0\
    );
\rTrigGenSFTimeout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenSFTimeout[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[10]_i_1_n_0\,
      Q => rTrigGenSFTimeout(10),
      R => \rTrigGenSFTimeout[31]_i_1_n_0\
    );
\rTrigGenSFTimeout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenSFTimeout[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[11]_i_1_n_0\,
      Q => rTrigGenSFTimeout(11),
      R => \rTrigGenSFTimeout[31]_i_1_n_0\
    );
\rTrigGenSFTimeout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenSFTimeout[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[12]_i_1_n_0\,
      Q => rTrigGenSFTimeout(12),
      R => \rTrigGenSFTimeout[31]_i_1_n_0\
    );
\rTrigGenSFTimeout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenSFTimeout[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[13]_i_1_n_0\,
      Q => rTrigGenSFTimeout(13),
      R => \rTrigGenSFTimeout[31]_i_1_n_0\
    );
\rTrigGenSFTimeout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenSFTimeout[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[14]_i_1_n_0\,
      Q => rTrigGenSFTimeout(14),
      R => \rTrigGenSFTimeout[31]_i_1_n_0\
    );
\rTrigGenSFTimeout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenSFTimeout[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[15]_i_1_n_0\,
      Q => rTrigGenSFTimeout(15),
      R => \rTrigGenSFTimeout[31]_i_1_n_0\
    );
\rTrigGenSFTimeout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenSFTimeout[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[16]_i_1_n_0\,
      Q => rTrigGenSFTimeout(16),
      R => \rTrigGenSFTimeout[31]_i_1_n_0\
    );
\rTrigGenSFTimeout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenSFTimeout[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[17]_i_1_n_0\,
      Q => rTrigGenSFTimeout(17),
      R => \rTrigGenSFTimeout[31]_i_1_n_0\
    );
\rTrigGenSFTimeout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenSFTimeout[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[18]_i_1_n_0\,
      Q => rTrigGenSFTimeout(18),
      R => \rTrigGenSFTimeout[31]_i_1_n_0\
    );
\rTrigGenSFTimeout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenSFTimeout[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[19]_i_1_n_0\,
      Q => rTrigGenSFTimeout(19),
      R => \rTrigGenSFTimeout[31]_i_1_n_0\
    );
\rTrigGenSFTimeout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenSFTimeout[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[1]_i_1_n_0\,
      Q => rTrigGenSFTimeout(1),
      R => \rTrigGenSFTimeout[31]_i_1_n_0\
    );
\rTrigGenSFTimeout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenSFTimeout[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[20]_i_1_n_0\,
      Q => rTrigGenSFTimeout(20),
      R => \rTrigGenSFTimeout[31]_i_1_n_0\
    );
\rTrigGenSFTimeout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenSFTimeout[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[21]_i_1_n_0\,
      Q => rTrigGenSFTimeout(21),
      R => \rTrigGenSFTimeout[31]_i_1_n_0\
    );
\rTrigGenSFTimeout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenSFTimeout[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[22]_i_1_n_0\,
      Q => rTrigGenSFTimeout(22),
      R => \rTrigGenSFTimeout[31]_i_1_n_0\
    );
\rTrigGenSFTimeout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenSFTimeout[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[23]_i_1_n_0\,
      Q => rTrigGenSFTimeout(23),
      R => \rTrigGenSFTimeout[31]_i_1_n_0\
    );
\rTrigGenSFTimeout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenSFTimeout[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[24]_i_1_n_0\,
      Q => rTrigGenSFTimeout(24),
      R => \rTrigGenSFTimeout[31]_i_1_n_0\
    );
\rTrigGenSFTimeout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenSFTimeout[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[25]_i_1_n_0\,
      Q => rTrigGenSFTimeout(25),
      R => \rTrigGenSFTimeout[31]_i_1_n_0\
    );
\rTrigGenSFTimeout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenSFTimeout[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[26]_i_1_n_0\,
      Q => rTrigGenSFTimeout(26),
      R => \rTrigGenSFTimeout[31]_i_1_n_0\
    );
\rTrigGenSFTimeout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenSFTimeout[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[27]_i_1_n_0\,
      Q => rTrigGenSFTimeout(27),
      R => \rTrigGenSFTimeout[31]_i_1_n_0\
    );
\rTrigGenSFTimeout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenSFTimeout[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[28]_i_1_n_0\,
      Q => rTrigGenSFTimeout(28),
      R => \rTrigGenSFTimeout[31]_i_1_n_0\
    );
\rTrigGenSFTimeout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenSFTimeout[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[29]_i_1_n_0\,
      Q => rTrigGenSFTimeout(29),
      R => \rTrigGenSFTimeout[31]_i_1_n_0\
    );
\rTrigGenSFTimeout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenSFTimeout[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[2]_i_1_n_0\,
      Q => rTrigGenSFTimeout(2),
      R => \rTrigGenSFTimeout[31]_i_1_n_0\
    );
\rTrigGenSFTimeout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenSFTimeout[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[30]_i_1_n_0\,
      Q => rTrigGenSFTimeout(30),
      R => \rTrigGenSFTimeout[31]_i_1_n_0\
    );
\rTrigGenSFTimeout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenSFTimeout[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[31]_i_3_n_0\,
      Q => rTrigGenSFTimeout(31),
      R => \rTrigGenSFTimeout[31]_i_1_n_0\
    );
\rTrigGenSFTimeout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenSFTimeout[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[3]_i_1_n_0\,
      Q => rTrigGenSFTimeout(3),
      R => \rTrigGenSFTimeout[31]_i_1_n_0\
    );
\rTrigGenSFTimeout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenSFTimeout[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[4]_i_1_n_0\,
      Q => rTrigGenSFTimeout(4),
      R => \rTrigGenSFTimeout[31]_i_1_n_0\
    );
\rTrigGenSFTimeout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenSFTimeout[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[5]_i_1_n_0\,
      Q => rTrigGenSFTimeout(5),
      R => \rTrigGenSFTimeout[31]_i_1_n_0\
    );
\rTrigGenSFTimeout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenSFTimeout[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[6]_i_1_n_0\,
      Q => rTrigGenSFTimeout(6),
      R => \rTrigGenSFTimeout[31]_i_1_n_0\
    );
\rTrigGenSFTimeout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenSFTimeout[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[7]_i_1_n_0\,
      Q => rTrigGenSFTimeout(7),
      R => \rTrigGenSFTimeout[31]_i_1_n_0\
    );
\rTrigGenSFTimeout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenSFTimeout[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[8]_i_1_n_0\,
      Q => rTrigGenSFTimeout(8),
      R => \rTrigGenSFTimeout[31]_i_1_n_0\
    );
\rTrigGenSFTimeout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => \rTrigGenSFTimeout[31]_i_2_n_0\,
      D => \rTrigGenSFTimeout[9]_i_1_n_0\,
      Q => rTrigGenSFTimeout(9),
      R => \rTrigGenSFTimeout[31]_i_1_n_0\
    );
\rTrigGenUpdate[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40000000"
    )
        port map (
      I0 => s_axil_awaddr(0),
      I1 => \rTrigGenDemodThreshold[15]_i_5_n_0\,
      I2 => s_axil_wdata(0),
      I3 => s_axil_awaddr(1),
      I4 => \rTrigGenUpdate[0]_i_2_n_0\,
      I5 => \rTrigGenUpdate_reg_n_0_[0]\,
      O => \rTrigGenUpdate[0]_i_1_n_0\
    );
\rTrigGenUpdate[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF333B3333"
    )
        port map (
      I0 => \rTrigGenUpdate[0]_i_3_n_0\,
      I1 => s_axil_rstn,
      I2 => s_axil_awaddr(0),
      I3 => s_axil_awaddr(5),
      I4 => s_axil_awaddr(1),
      I5 => \rTrigGenUpdate[0]_i_4_n_0\,
      O => \rTrigGenUpdate[0]_i_2_n_0\
    );
\rTrigGenUpdate[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => s_axil_awaddr(3),
      I1 => s_axil_awaddr(7),
      I2 => s_axil_awaddr(6),
      I3 => s_axil_awaddr(4),
      I4 => s_axil_awaddr(2),
      I5 => \rTrigGenUpdate[0]_i_4_n_0\,
      O => \rTrigGenUpdate[0]_i_3_n_0\
    );
\rTrigGenUpdate[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF77F7"
    )
        port map (
      I0 => s_axil_awvalid,
      I1 => s_axil_wvalid,
      I2 => \^s_axil_bvalid\,
      I3 => s_axil_bready,
      I4 => \^s_axil_wready\,
      O => \rTrigGenUpdate[0]_i_4_n_0\
    );
\rTrigGenUpdate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \rTrigGenUpdate[0]_i_1_n_0\,
      Q => \rTrigGenUpdate_reg_n_0_[0]\,
      R => '0'
    );
\rTrigMuxAndMask[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \rTrigMuxAndMask[0]_i_2_n_0\,
      I1 => s_axil_awaddr(1),
      I2 => \rTrigMuxAndMask[1]_i_3_n_0\,
      I3 => rTrigMuxAndMask(0),
      O => \rTrigMuxAndMask[0]_i_1_n_0\
    );
\rTrigMuxAndMask[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => s_axil_wdata(0),
      I1 => \rTrigMuxEnableMask[1]_i_4_n_0\,
      I2 => s_axil_awaddr(5),
      I3 => s_axil_awaddr(0),
      O => \rTrigMuxAndMask[0]_i_2_n_0\
    );
\rTrigMuxAndMask[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0800"
    )
        port map (
      I0 => s_axil_awaddr(0),
      I1 => \rTrigMuxAndMask[1]_i_2_n_0\,
      I2 => s_axil_awaddr(1),
      I3 => \rTrigMuxAndMask[1]_i_3_n_0\,
      I4 => rTrigMuxAndMask(1),
      O => \rTrigMuxAndMask[1]_i_1_n_0\
    );
\rTrigMuxAndMask[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => s_axil_awaddr(5),
      I1 => \rTrigMuxEnableMask[1]_i_4_n_0\,
      I2 => s_axil_wdata(1),
      O => \rTrigMuxAndMask[1]_i_2_n_0\
    );
\rTrigMuxAndMask[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000FFFF"
    )
        port map (
      I0 => s_axil_awaddr(1),
      I1 => s_axil_awaddr(5),
      I2 => \rTrigMuxEnableMask[1]_i_4_n_0\,
      I3 => s_axil_awaddr(0),
      I4 => s_axil_rstn,
      O => \rTrigMuxAndMask[1]_i_3_n_0\
    );
\rTrigMuxAndMask_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \rTrigMuxAndMask[0]_i_1_n_0\,
      Q => rTrigMuxAndMask(0),
      R => '0'
    );
\rTrigMuxAndMask_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \rTrigMuxAndMask[1]_i_1_n_0\,
      Q => rTrigMuxAndMask(1),
      R => '0'
    );
\rTrigMuxEnableMask[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \rTrigMuxEnableMask[0]_i_2_n_0\,
      I1 => s_axil_awaddr(1),
      I2 => \rTrigMuxEnableMask[1]_i_3_n_0\,
      I3 => rTrigMuxEnableMask_0(0),
      O => \rTrigMuxEnableMask[0]_i_1_n_0\
    );
\rTrigMuxEnableMask[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => s_axil_wdata(0),
      I1 => \rTrigMuxEnableMask[1]_i_4_n_0\,
      I2 => s_axil_awaddr(5),
      I3 => s_axil_awaddr(0),
      O => \rTrigMuxEnableMask[0]_i_2_n_0\
    );
\rTrigMuxEnableMask[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \rTrigMuxEnableMask[1]_i_2_n_0\,
      I1 => s_axil_awaddr(1),
      I2 => \rTrigMuxEnableMask[1]_i_3_n_0\,
      I3 => rTrigMuxEnableMask_0(1),
      O => \rTrigMuxEnableMask[1]_i_1_n_0\
    );
\rTrigMuxEnableMask[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wTrigMuxEnableMask(1),
      I1 => wTrigMuxUpdate,
      I2 => rTrigMuxEnableMask(0),
      O => \rTrigMuxEnableMask_reg[1]_0\
    );
\rTrigMuxEnableMask[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => s_axil_wdata(1),
      I1 => \rTrigMuxEnableMask[1]_i_4_n_0\,
      I2 => s_axil_awaddr(5),
      I3 => s_axil_awaddr(0),
      O => \rTrigMuxEnableMask[1]_i_2_n_0\
    );
\rTrigMuxEnableMask[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FFFF"
    )
        port map (
      I0 => s_axil_awaddr(1),
      I1 => s_axil_awaddr(0),
      I2 => s_axil_awaddr(5),
      I3 => \rTrigMuxEnableMask[1]_i_4_n_0\,
      I4 => s_axil_rstn,
      O => \rTrigMuxEnableMask[1]_i_3_n_0\
    );
\rTrigMuxEnableMask[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => s_axil_awaddr(2),
      I1 => s_axil_awaddr(6),
      I2 => s_axil_awready_next,
      I3 => s_axil_awaddr(4),
      I4 => s_axil_awaddr(7),
      I5 => s_axil_awaddr(3),
      O => \rTrigMuxEnableMask[1]_i_4_n_0\
    );
\rTrigMuxEnableMask_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \rTrigMuxEnableMask[0]_i_1_n_0\,
      Q => rTrigMuxEnableMask_0(0),
      R => '0'
    );
\rTrigMuxEnableMask_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \rTrigMuxEnableMask[1]_i_1_n_0\,
      Q => rTrigMuxEnableMask_0(1),
      R => '0'
    );
\rTrigMuxOrMask[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \rTrigMuxEnableMask[0]_i_2_n_0\,
      I1 => s_axil_awaddr(1),
      I2 => \rTrigMuxOrMask[1]_i_2_n_0\,
      I3 => rTrigMuxOrMask_1(0),
      O => \rTrigMuxOrMask[0]_i_1_n_0\
    );
\rTrigMuxOrMask[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \rTrigMuxEnableMask[1]_i_2_n_0\,
      I1 => s_axil_awaddr(1),
      I2 => \rTrigMuxOrMask[1]_i_2_n_0\,
      I3 => rTrigMuxOrMask_1(1),
      O => \rTrigMuxOrMask[1]_i_1_n_0\
    );
\rTrigMuxOrMask[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wTrigMuxOrMask(1),
      I1 => wTrigMuxUpdate,
      I2 => rTrigMuxOrMask(0),
      O => \rTrigMuxOrMask_reg[1]_0\
    );
\rTrigMuxOrMask[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000FFFF"
    )
        port map (
      I0 => s_axil_awaddr(0),
      I1 => s_axil_awaddr(5),
      I2 => \rTrigMuxEnableMask[1]_i_4_n_0\,
      I3 => s_axil_awaddr(1),
      I4 => s_axil_rstn,
      O => \rTrigMuxOrMask[1]_i_2_n_0\
    );
\rTrigMuxOrMask_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \rTrigMuxOrMask[0]_i_1_n_0\,
      Q => rTrigMuxOrMask_1(0),
      R => '0'
    );
\rTrigMuxOrMask_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \rTrigMuxOrMask[1]_i_1_n_0\,
      Q => rTrigMuxOrMask_1(1),
      R => '0'
    );
\rTrigMuxSel[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB08080"
    )
        port map (
      I0 => \rTrigMuxAndMask[0]_i_2_n_0\,
      I1 => \rTrigMuxSel[0]_i_2_n_0\,
      I2 => s_axil_awaddr(1),
      I3 => s_axil_rstn,
      I4 => \rTrigMuxSel_reg_n_0_[0]\,
      O => \rTrigMuxSel[0]_i_1_n_0\
    );
\rTrigMuxSel[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wTrigMuxSel,
      I1 => wTrigMuxUpdate,
      I2 => rTrigMuxSel,
      O => \rTrigMuxSel_reg[0]_0\
    );
\rTrigMuxSel[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => s_axil_awaddr(5),
      I1 => \rTrigMuxEnableMask[1]_i_4_n_0\,
      I2 => s_axil_awaddr(0),
      I3 => s_axil_rstn,
      O => \rTrigMuxSel[0]_i_2_n_0\
    );
\rTrigMuxSel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \rTrigMuxSel[0]_i_1_n_0\,
      Q => \rTrigMuxSel_reg_n_0_[0]\,
      R => '0'
    );
\rTrigMuxUpdate[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2E2F3F20222000"
    )
        port map (
      I0 => \rTrigMuxUpdate[0]_i_2_n_0\,
      I1 => s_axil_awaddr(1),
      I2 => \rTrigMuxUpdate[0]_i_3_n_0\,
      I3 => s_axil_awaddr(0),
      I4 => \rTrigMuxUpdate[0]_i_4_n_0\,
      I5 => \rTrigMuxUpdate_reg_n_0_[0]\,
      O => \rTrigMuxUpdate[0]_i_1_n_0\
    );
\rTrigMuxUpdate[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => s_axil_wdata(0),
      I1 => s_axil_awaddr(3),
      I2 => \rTrigMuxUpdate[0]_i_5_n_0\,
      I3 => s_axil_awaddr(2),
      I4 => s_axil_awaddr(5),
      I5 => s_axil_awaddr(0),
      O => \rTrigMuxUpdate[0]_i_2_n_0\
    );
\rTrigMuxUpdate[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^s_axil_wready\,
      I1 => s_axil_bready,
      I2 => \^s_axil_bvalid\,
      I3 => s_axil_wvalid,
      I4 => s_axil_awvalid,
      I5 => s_axil_rstn,
      O => \rTrigMuxUpdate[0]_i_3_n_0\
    );
\rTrigMuxUpdate[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCDC8CFFFFFFFF"
    )
        port map (
      I0 => s_axil_awaddr(5),
      I1 => \rTrigGenUpdate[0]_i_4_n_0\,
      I2 => s_axil_awaddr(2),
      I3 => \rTrigMuxUpdate[0]_i_6_n_0\,
      I4 => s_axil_awaddr(3),
      I5 => s_axil_rstn,
      O => \rTrigMuxUpdate[0]_i_4_n_0\
    );
\rTrigMuxUpdate[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => s_axil_awaddr(6),
      I1 => s_axil_awready_next,
      I2 => s_axil_awaddr(4),
      I3 => s_axil_awaddr(7),
      O => \rTrigMuxUpdate[0]_i_5_n_0\
    );
\rTrigMuxUpdate[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1F0"
    )
        port map (
      I0 => s_axil_awaddr(7),
      I1 => s_axil_awaddr(6),
      I2 => \rTrigGenUpdate[0]_i_4_n_0\,
      I3 => s_axil_awaddr(4),
      O => \rTrigMuxUpdate[0]_i_6_n_0\
    );
\rTrigMuxUpdate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \rTrigMuxUpdate[0]_i_1_n_0\,
      Q => \rTrigMuxUpdate_reg_n_0_[0]\,
      R => '0'
    );
\rTrigReset[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAEAFBFA0A2A080"
    )
        port map (
      I0 => rTrigReset,
      I1 => s_axil_awaddr(1),
      I2 => \rTrigMuxUpdate[0]_i_3_n_0\,
      I3 => s_axil_awaddr(0),
      I4 => \rTrigReset[0]_i_3_n_0\,
      I5 => \rTrigReset_reg_n_0_[0]\,
      O => \rTrigReset[0]_i_1_n_0\
    );
\rTrigReset[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => s_axil_awaddr(0),
      I1 => s_axil_awaddr(5),
      I2 => \rTrigMuxEnableMask[1]_i_4_n_0\,
      I3 => s_axil_wdata(0),
      I4 => s_axil_awaddr(1),
      O => rTrigReset
    );
\rTrigReset[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFF0200FFFFFFFF"
    )
        port map (
      I0 => \rTrigMuxUpdate[0]_i_6_n_0\,
      I1 => s_axil_awaddr(2),
      I2 => s_axil_awaddr(3),
      I3 => s_axil_awaddr(5),
      I4 => \rTrigGenUpdate[0]_i_4_n_0\,
      I5 => s_axil_rstn,
      O => \rTrigReset[0]_i_3_n_0\
    );
\rTrigReset_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \rTrigReset[0]_i_1_n_0\,
      Q => \rTrigReset_reg_n_0_[0]\,
      R => '0'
    );
\raxiTrigDMALength_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMALength(0),
      Q => raxiTrigDMALength(0),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMALength_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMALength(10),
      Q => raxiTrigDMALength(10),
      S => raxiTrigDMAPosition
    );
\raxiTrigDMALength_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMALength(11),
      Q => raxiTrigDMALength(11),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMALength_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMALength(12),
      Q => raxiTrigDMALength(12),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMALength_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMALength(13),
      Q => raxiTrigDMALength(13),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMALength_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMALength(14),
      Q => raxiTrigDMALength(14),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMALength_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMALength(15),
      Q => raxiTrigDMALength(15),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMALength_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMALength(16),
      Q => raxiTrigDMALength(16),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMALength_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMALength(17),
      Q => raxiTrigDMALength(17),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMALength_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMALength(18),
      Q => raxiTrigDMALength(18),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMALength_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMALength(19),
      Q => raxiTrigDMALength(19),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMALength_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMALength(1),
      Q => raxiTrigDMALength(1),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMALength_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMALength(20),
      Q => raxiTrigDMALength(20),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMALength_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMALength(21),
      Q => raxiTrigDMALength(21),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMALength_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMALength(22),
      Q => raxiTrigDMALength(22),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMALength_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMALength(23),
      Q => raxiTrigDMALength(23),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMALength_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMALength(24),
      Q => raxiTrigDMALength(24),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMALength_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMALength(25),
      Q => raxiTrigDMALength(25),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMALength_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMALength(26),
      Q => raxiTrigDMALength(26),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMALength_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMALength(27),
      Q => raxiTrigDMALength(27),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMALength_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMALength(28),
      Q => raxiTrigDMALength(28),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMALength_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMALength(29),
      Q => raxiTrigDMALength(29),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMALength_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMALength(2),
      Q => raxiTrigDMALength(2),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMALength_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMALength(30),
      Q => raxiTrigDMALength(30),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMALength_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMALength(31),
      Q => raxiTrigDMALength(31),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMALength_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMALength(3),
      Q => raxiTrigDMALength(3),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMALength_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMALength(4),
      Q => raxiTrigDMALength(4),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMALength_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMALength(5),
      Q => raxiTrigDMALength(5),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMALength_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMALength(6),
      Q => raxiTrigDMALength(6),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMALength_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMALength(7),
      Q => raxiTrigDMALength(7),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMALength_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMALength(8),
      Q => raxiTrigDMALength(8),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMALength_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMALength(9),
      Q => raxiTrigDMALength(9),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAPosition[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFB"
    )
        port map (
      I0 => \raxiTrigDMAUpdateCnt_reg_n_0_[2]\,
      I1 => \rTrigDMAUpdate_reg_n_0_[0]\,
      I2 => \raxiTrigDMAUpdateCnt_reg_n_0_[0]\,
      I3 => \raxiTrigDMAUpdateCnt_reg_n_0_[1]\,
      I4 => s_axil_rstn,
      O => raxiTrigDMAPosition
    );
\raxiTrigDMAPosition[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \raxiTrigDMAUpdateCnt_reg_n_0_[1]\,
      I1 => \rTrigDMAUpdate_reg_n_0_[0]\,
      I2 => \raxiTrigDMAUpdateCnt_reg_n_0_[0]\,
      I3 => \raxiTrigDMAUpdateCnt_reg_n_0_[2]\,
      O => raxiTrigDMAStart0
    );
\raxiTrigDMAPosition_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAPosition(0),
      Q => \raxiTrigDMAPosition_reg_n_0_[0]\,
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAPosition_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAPosition(10),
      Q => \raxiTrigDMAPosition_reg_n_0_[10]\,
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAPosition_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAPosition(11),
      Q => \raxiTrigDMAPosition_reg_n_0_[11]\,
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAPosition_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAPosition(12),
      Q => \raxiTrigDMAPosition_reg_n_0_[12]\,
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAPosition_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAPosition(13),
      Q => \raxiTrigDMAPosition_reg_n_0_[13]\,
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAPosition_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAPosition(14),
      Q => \raxiTrigDMAPosition_reg_n_0_[14]\,
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAPosition_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAPosition(15),
      Q => \raxiTrigDMAPosition_reg_n_0_[15]\,
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAPosition_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAPosition(16),
      Q => \raxiTrigDMAPosition_reg_n_0_[16]\,
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAPosition_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAPosition(17),
      Q => \raxiTrigDMAPosition_reg_n_0_[17]\,
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAPosition_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAPosition(18),
      Q => \raxiTrigDMAPosition_reg_n_0_[18]\,
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAPosition_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAPosition(19),
      Q => \raxiTrigDMAPosition_reg_n_0_[19]\,
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAPosition_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAPosition(1),
      Q => \raxiTrigDMAPosition_reg_n_0_[1]\,
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAPosition_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAPosition(20),
      Q => \raxiTrigDMAPosition_reg_n_0_[20]\,
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAPosition_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAPosition(21),
      Q => \raxiTrigDMAPosition_reg_n_0_[21]\,
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAPosition_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAPosition(22),
      Q => \raxiTrigDMAPosition_reg_n_0_[22]\,
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAPosition_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAPosition(23),
      Q => \raxiTrigDMAPosition_reg_n_0_[23]\,
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAPosition_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAPosition(24),
      Q => \raxiTrigDMAPosition_reg_n_0_[24]\,
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAPosition_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAPosition(25),
      Q => \raxiTrigDMAPosition_reg_n_0_[25]\,
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAPosition_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAPosition(26),
      Q => \raxiTrigDMAPosition_reg_n_0_[26]\,
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAPosition_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAPosition(27),
      Q => \raxiTrigDMAPosition_reg_n_0_[27]\,
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAPosition_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAPosition(28),
      Q => \raxiTrigDMAPosition_reg_n_0_[28]\,
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAPosition_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAPosition(29),
      Q => \raxiTrigDMAPosition_reg_n_0_[29]\,
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAPosition_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAPosition(2),
      Q => \raxiTrigDMAPosition_reg_n_0_[2]\,
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAPosition_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAPosition(30),
      Q => \raxiTrigDMAPosition_reg_n_0_[30]\,
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAPosition_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAPosition(31),
      Q => \raxiTrigDMAPosition_reg_n_0_[31]\,
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAPosition_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAPosition(3),
      Q => \raxiTrigDMAPosition_reg_n_0_[3]\,
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAPosition_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAPosition(4),
      Q => \raxiTrigDMAPosition_reg_n_0_[4]\,
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAPosition_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAPosition(5),
      Q => \raxiTrigDMAPosition_reg_n_0_[5]\,
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAPosition_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAPosition(6),
      Q => \raxiTrigDMAPosition_reg_n_0_[6]\,
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAPosition_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAPosition(7),
      Q => \raxiTrigDMAPosition_reg_n_0_[7]\,
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAPosition_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAPosition(8),
      Q => \raxiTrigDMAPosition_reg_n_0_[8]\,
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAPosition_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAPosition(9),
      Q => \raxiTrigDMAPosition_reg_n_0_[9]\,
      S => raxiTrigDMAPosition
    );
\raxiTrigDMAStartAddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAStartAddr(10),
      Q => raxiTrigDMAStartAddr(10),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAStartAddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAStartAddr(11),
      Q => raxiTrigDMAStartAddr(11),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAStartAddr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAStartAddr(12),
      Q => raxiTrigDMAStartAddr(12),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAStartAddr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAStartAddr(13),
      Q => raxiTrigDMAStartAddr(13),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAStartAddr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAStartAddr(14),
      Q => raxiTrigDMAStartAddr(14),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAStartAddr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAStartAddr(15),
      Q => raxiTrigDMAStartAddr(15),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAStartAddr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAStartAddr(16),
      Q => raxiTrigDMAStartAddr(16),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAStartAddr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAStartAddr(17),
      Q => raxiTrigDMAStartAddr(17),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAStartAddr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAStartAddr(18),
      Q => raxiTrigDMAStartAddr(18),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAStartAddr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAStartAddr(19),
      Q => raxiTrigDMAStartAddr(19),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAStartAddr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAStartAddr(20),
      Q => raxiTrigDMAStartAddr(20),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAStartAddr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAStartAddr(21),
      Q => raxiTrigDMAStartAddr(21),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAStartAddr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAStartAddr(22),
      Q => raxiTrigDMAStartAddr(22),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAStartAddr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAStartAddr(23),
      Q => raxiTrigDMAStartAddr(23),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAStartAddr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAStartAddr(24),
      Q => raxiTrigDMAStartAddr(24),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAStartAddr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAStartAddr(25),
      Q => raxiTrigDMAStartAddr(25),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAStartAddr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAStartAddr(26),
      Q => raxiTrigDMAStartAddr(26),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAStartAddr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAStartAddr(27),
      Q => raxiTrigDMAStartAddr(27),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAStartAddr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAStartAddr(28),
      Q => raxiTrigDMAStartAddr(28),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAStartAddr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAStartAddr(29),
      Q => raxiTrigDMAStartAddr(29),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAStartAddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAStartAddr(2),
      Q => raxiTrigDMAStartAddr(2),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAStartAddr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAStartAddr(30),
      Q => raxiTrigDMAStartAddr(30),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAStartAddr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAStartAddr(31),
      Q => raxiTrigDMAStartAddr(31),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAStartAddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAStartAddr(3),
      Q => raxiTrigDMAStartAddr(3),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAStartAddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAStartAddr(4),
      Q => raxiTrigDMAStartAddr(4),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAStartAddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAStartAddr(5),
      Q => raxiTrigDMAStartAddr(5),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAStartAddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAStartAddr(6),
      Q => raxiTrigDMAStartAddr(6),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAStartAddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAStartAddr(7),
      Q => raxiTrigDMAStartAddr(7),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAStartAddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAStartAddr(8),
      Q => raxiTrigDMAStartAddr(8),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAStartAddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => raxiTrigDMAStart0,
      D => rTrigDMAStartAddr(9),
      Q => raxiTrigDMAStartAddr(9),
      R => raxiTrigDMAPosition
    );
\raxiTrigDMAStart[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => s_axil_rstn,
      I1 => \raxiTrigDMAStart_reg_n_0_[0]\,
      I2 => raxiTrigDMAStart0,
      I3 => \rTrigDMAStart_reg_n_0_[0]\,
      O => \raxiTrigDMAStart[0]_i_1_n_0\
    );
\raxiTrigDMAStart_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \raxiTrigDMAStart[0]_i_1_n_0\,
      Q => \raxiTrigDMAStart_reg_n_0_[0]\,
      R => '0'
    );
\raxiTrigDMAUpdateCnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A08"
    )
        port map (
      I0 => s_axil_rstn,
      I1 => \raxiTrigDMAUpdateCnt_reg_n_0_[1]\,
      I2 => \raxiTrigDMAUpdateCnt_reg_n_0_[0]\,
      I3 => \raxiTrigDMAUpdateCnt_reg_n_0_[2]\,
      O => \raxiTrigDMAUpdateCnt[0]_i_1_n_0\
    );
\raxiTrigDMAUpdateCnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8280"
    )
        port map (
      I0 => s_axil_rstn,
      I1 => \raxiTrigDMAUpdateCnt_reg_n_0_[1]\,
      I2 => \raxiTrigDMAUpdateCnt_reg_n_0_[0]\,
      I3 => \raxiTrigDMAUpdateCnt_reg_n_0_[2]\,
      O => \raxiTrigDMAUpdateCnt[1]_i_1_n_0\
    );
\raxiTrigDMAUpdateCnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888380"
    )
        port map (
      I0 => s_axil_rstn,
      I1 => \raxiTrigDMAUpdateCnt_reg_n_0_[2]\,
      I2 => \raxiTrigDMAUpdateCnt_reg_n_0_[0]\,
      I3 => \rTrigDMAUpdate_reg_n_0_[0]\,
      I4 => \raxiTrigDMAUpdateCnt_reg_n_0_[1]\,
      O => \raxiTrigDMAUpdateCnt[2]_i_1_n_0\
    );
\raxiTrigDMAUpdateCnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \raxiTrigDMAUpdateCnt[0]_i_1_n_0\,
      Q => \raxiTrigDMAUpdateCnt_reg_n_0_[0]\,
      R => '0'
    );
\raxiTrigDMAUpdateCnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \raxiTrigDMAUpdateCnt[1]_i_1_n_0\,
      Q => \raxiTrigDMAUpdateCnt_reg_n_0_[1]\,
      R => '0'
    );
\raxiTrigDMAUpdateCnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \raxiTrigDMAUpdateCnt[2]_i_1_n_0\,
      Q => \raxiTrigDMAUpdateCnt_reg_n_0_[2]\,
      R => '0'
    );
\raxiTrigGenUpdateCnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A08"
    )
        port map (
      I0 => s_axil_rstn,
      I1 => raxiTrigGenUpdateCnt(2),
      I2 => raxiTrigGenUpdateCnt(0),
      I3 => raxiTrigGenUpdateCnt(1),
      O => \raxiTrigGenUpdateCnt[0]_i_1_n_0\
    );
\raxiTrigGenUpdateCnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A008"
    )
        port map (
      I0 => s_axil_rstn,
      I1 => raxiTrigGenUpdateCnt(2),
      I2 => raxiTrigGenUpdateCnt(0),
      I3 => raxiTrigGenUpdateCnt(1),
      O => \raxiTrigGenUpdateCnt[1]_i_1_n_0\
    );
\raxiTrigGenUpdateCnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C0C00A"
    )
        port map (
      I0 => \rTrigGenUpdate_reg_n_0_[0]\,
      I1 => s_axil_rstn,
      I2 => raxiTrigGenUpdateCnt(2),
      I3 => raxiTrigGenUpdateCnt(1),
      I4 => raxiTrigGenUpdateCnt(0),
      O => \raxiTrigGenUpdateCnt[2]_i_1_n_0\
    );
\raxiTrigGenUpdateCnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \raxiTrigGenUpdateCnt[0]_i_1_n_0\,
      Q => raxiTrigGenUpdateCnt(0),
      R => '0'
    );
\raxiTrigGenUpdateCnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \raxiTrigGenUpdateCnt[1]_i_1_n_0\,
      Q => raxiTrigGenUpdateCnt(1),
      R => '0'
    );
\raxiTrigGenUpdateCnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \raxiTrigGenUpdateCnt[2]_i_1_n_0\,
      Q => raxiTrigGenUpdateCnt(2),
      R => '0'
    );
\raxiTrigMuxEnableMask[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0CCA0A0A0A0A0A0"
    )
        port map (
      I0 => \raxiTrigMuxEnableMask_reg_n_0_[1]\,
      I1 => rTrigMuxEnableMask_0(1),
      I2 => s_axil_rstn,
      I3 => raxiTrigGenUpdateCnt(2),
      I4 => \raxiTrigMuxEnableMask[1]_i_2_n_0\,
      I5 => \rTrigMuxUpdate_reg_n_0_[0]\,
      O => \raxiTrigMuxEnableMask[1]_i_1_n_0\
    );
\raxiTrigMuxEnableMask[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raxiTrigGenUpdateCnt(0),
      I1 => raxiTrigGenUpdateCnt(1),
      O => \raxiTrigMuxEnableMask[1]_i_2_n_0\
    );
\raxiTrigMuxEnableMask_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \raxiTrigMuxEnableMask[1]_i_1_n_0\,
      Q => \raxiTrigMuxEnableMask_reg_n_0_[1]\,
      R => '0'
    );
\raxiTrigMuxOrMask[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0CCA0A0A0A0A0A0"
    )
        port map (
      I0 => raxiTrigMuxOrMask(1),
      I1 => rTrigMuxOrMask_1(1),
      I2 => s_axil_rstn,
      I3 => raxiTrigGenUpdateCnt(2),
      I4 => \raxiTrigMuxEnableMask[1]_i_2_n_0\,
      I5 => \rTrigMuxUpdate_reg_n_0_[0]\,
      O => \raxiTrigMuxOrMask[1]_i_1_n_0\
    );
\raxiTrigMuxOrMask_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \raxiTrigMuxOrMask[1]_i_1_n_0\,
      Q => raxiTrigMuxOrMask(1),
      R => '0'
    );
\raxiTrigMuxSel[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => s_axil_rstn,
      I1 => \raxiTrigMuxSel_reg_n_0_[0]\,
      I2 => raxiTrigMuxEnableMask0,
      I3 => \rTrigMuxSel_reg_n_0_[0]\,
      O => \raxiTrigMuxSel[0]_i_1_n_0\
    );
\raxiTrigMuxSel[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => raxiTrigGenUpdateCnt(2),
      I1 => raxiTrigGenUpdateCnt(0),
      I2 => raxiTrigGenUpdateCnt(1),
      I3 => \rTrigMuxUpdate_reg_n_0_[0]\,
      O => raxiTrigMuxEnableMask0
    );
\raxiTrigMuxSel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => \raxiTrigMuxSel[0]_i_1_n_0\,
      Q => \raxiTrigMuxSel_reg_n_0_[0]\,
      R => '0'
    );
\roTrigDMALength_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMALength(0),
      Q => \rTrigDMALength_reg[31]_0\(0),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMALength_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMALength(10),
      Q => \rTrigDMALength_reg[31]_0\(10),
      S => inst_woTrigResetn_n_0
    );
\roTrigDMALength_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMALength(11),
      Q => \rTrigDMALength_reg[31]_0\(11),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMALength_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMALength(12),
      Q => \rTrigDMALength_reg[31]_0\(12),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMALength_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMALength(13),
      Q => \rTrigDMALength_reg[31]_0\(13),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMALength_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMALength(14),
      Q => \rTrigDMALength_reg[31]_0\(14),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMALength_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMALength(15),
      Q => \rTrigDMALength_reg[31]_0\(15),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMALength_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMALength(16),
      Q => \rTrigDMALength_reg[31]_0\(16),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMALength_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMALength(17),
      Q => \rTrigDMALength_reg[31]_0\(17),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMALength_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMALength(18),
      Q => \rTrigDMALength_reg[31]_0\(18),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMALength_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMALength(19),
      Q => \rTrigDMALength_reg[31]_0\(19),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMALength_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMALength(1),
      Q => \rTrigDMALength_reg[31]_0\(1),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMALength_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMALength(20),
      Q => \rTrigDMALength_reg[31]_0\(20),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMALength_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMALength(21),
      Q => \rTrigDMALength_reg[31]_0\(21),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMALength_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMALength(22),
      Q => \rTrigDMALength_reg[31]_0\(22),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMALength_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMALength(23),
      Q => \rTrigDMALength_reg[31]_0\(23),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMALength_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMALength(24),
      Q => \rTrigDMALength_reg[31]_0\(24),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMALength_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMALength(25),
      Q => \rTrigDMALength_reg[31]_0\(25),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMALength_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMALength(26),
      Q => \rTrigDMALength_reg[31]_0\(26),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMALength_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMALength(27),
      Q => \rTrigDMALength_reg[31]_0\(27),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMALength_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMALength(28),
      Q => \rTrigDMALength_reg[31]_0\(28),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMALength_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMALength(29),
      Q => \rTrigDMALength_reg[31]_0\(29),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMALength_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMALength(2),
      Q => \rTrigDMALength_reg[31]_0\(2),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMALength_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMALength(30),
      Q => \rTrigDMALength_reg[31]_0\(30),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMALength_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMALength(31),
      Q => \rTrigDMALength_reg[31]_0\(31),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMALength_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMALength(3),
      Q => \rTrigDMALength_reg[31]_0\(3),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMALength_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMALength(4),
      Q => \rTrigDMALength_reg[31]_0\(4),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMALength_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMALength(5),
      Q => \rTrigDMALength_reg[31]_0\(5),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMALength_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMALength(6),
      Q => \rTrigDMALength_reg[31]_0\(6),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMALength_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMALength(7),
      Q => \rTrigDMALength_reg[31]_0\(7),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMALength_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMALength(8),
      Q => \rTrigDMALength_reg[31]_0\(8),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMALength_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMALength(9),
      Q => \rTrigDMALength_reg[31]_0\(9),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAPosition_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => \raxiTrigDMAPosition_reg_n_0_[0]\,
      Q => \rTrigDMAPosition_reg[31]_0\(0),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAPosition_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => \raxiTrigDMAPosition_reg_n_0_[10]\,
      Q => \rTrigDMAPosition_reg[31]_0\(10),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAPosition_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => \raxiTrigDMAPosition_reg_n_0_[11]\,
      Q => \rTrigDMAPosition_reg[31]_0\(11),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAPosition_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => \raxiTrigDMAPosition_reg_n_0_[12]\,
      Q => \rTrigDMAPosition_reg[31]_0\(12),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAPosition_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => \raxiTrigDMAPosition_reg_n_0_[13]\,
      Q => \rTrigDMAPosition_reg[31]_0\(13),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAPosition_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => \raxiTrigDMAPosition_reg_n_0_[14]\,
      Q => \rTrigDMAPosition_reg[31]_0\(14),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAPosition_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => \raxiTrigDMAPosition_reg_n_0_[15]\,
      Q => \rTrigDMAPosition_reg[31]_0\(15),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAPosition_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => \raxiTrigDMAPosition_reg_n_0_[16]\,
      Q => \rTrigDMAPosition_reg[31]_0\(16),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAPosition_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => \raxiTrigDMAPosition_reg_n_0_[17]\,
      Q => \rTrigDMAPosition_reg[31]_0\(17),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAPosition_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => \raxiTrigDMAPosition_reg_n_0_[18]\,
      Q => \rTrigDMAPosition_reg[31]_0\(18),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAPosition_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => \raxiTrigDMAPosition_reg_n_0_[19]\,
      Q => \rTrigDMAPosition_reg[31]_0\(19),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAPosition_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => \raxiTrigDMAPosition_reg_n_0_[1]\,
      Q => \rTrigDMAPosition_reg[31]_0\(1),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAPosition_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => \raxiTrigDMAPosition_reg_n_0_[20]\,
      Q => \rTrigDMAPosition_reg[31]_0\(20),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAPosition_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => \raxiTrigDMAPosition_reg_n_0_[21]\,
      Q => \rTrigDMAPosition_reg[31]_0\(21),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAPosition_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => \raxiTrigDMAPosition_reg_n_0_[22]\,
      Q => \rTrigDMAPosition_reg[31]_0\(22),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAPosition_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => \raxiTrigDMAPosition_reg_n_0_[23]\,
      Q => \rTrigDMAPosition_reg[31]_0\(23),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAPosition_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => \raxiTrigDMAPosition_reg_n_0_[24]\,
      Q => \rTrigDMAPosition_reg[31]_0\(24),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAPosition_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => \raxiTrigDMAPosition_reg_n_0_[25]\,
      Q => \rTrigDMAPosition_reg[31]_0\(25),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAPosition_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => \raxiTrigDMAPosition_reg_n_0_[26]\,
      Q => \rTrigDMAPosition_reg[31]_0\(26),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAPosition_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => \raxiTrigDMAPosition_reg_n_0_[27]\,
      Q => \rTrigDMAPosition_reg[31]_0\(27),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAPosition_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => \raxiTrigDMAPosition_reg_n_0_[28]\,
      Q => \rTrigDMAPosition_reg[31]_0\(28),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAPosition_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => \raxiTrigDMAPosition_reg_n_0_[29]\,
      Q => \rTrigDMAPosition_reg[31]_0\(29),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAPosition_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => \raxiTrigDMAPosition_reg_n_0_[2]\,
      Q => \rTrigDMAPosition_reg[31]_0\(2),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAPosition_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => \raxiTrigDMAPosition_reg_n_0_[30]\,
      Q => \rTrigDMAPosition_reg[31]_0\(30),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAPosition_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => \raxiTrigDMAPosition_reg_n_0_[31]\,
      Q => \rTrigDMAPosition_reg[31]_0\(31),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAPosition_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => \raxiTrigDMAPosition_reg_n_0_[3]\,
      Q => \rTrigDMAPosition_reg[31]_0\(3),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAPosition_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => \raxiTrigDMAPosition_reg_n_0_[4]\,
      Q => \rTrigDMAPosition_reg[31]_0\(4),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAPosition_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => \raxiTrigDMAPosition_reg_n_0_[5]\,
      Q => \rTrigDMAPosition_reg[31]_0\(5),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAPosition_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => \raxiTrigDMAPosition_reg_n_0_[6]\,
      Q => \rTrigDMAPosition_reg[31]_0\(6),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAPosition_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => \raxiTrigDMAPosition_reg_n_0_[7]\,
      Q => \rTrigDMAPosition_reg[31]_0\(7),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAPosition_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => \raxiTrigDMAPosition_reg_n_0_[8]\,
      Q => \rTrigDMAPosition_reg[31]_0\(8),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAPosition_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => \raxiTrigDMAPosition_reg_n_0_[9]\,
      Q => \rTrigDMAPosition_reg[31]_0\(9),
      S => inst_woTrigResetn_n_0
    );
\roTrigDMAStartAddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMAStartAddr(10),
      Q => \rTrigDMAStartAddr_reg[31]_0\(8),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAStartAddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMAStartAddr(11),
      Q => \rTrigDMAStartAddr_reg[31]_0\(9),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAStartAddr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMAStartAddr(12),
      Q => \rTrigDMAStartAddr_reg[31]_0\(10),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAStartAddr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMAStartAddr(13),
      Q => \rTrigDMAStartAddr_reg[31]_0\(11),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAStartAddr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMAStartAddr(14),
      Q => \rTrigDMAStartAddr_reg[31]_0\(12),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAStartAddr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMAStartAddr(15),
      Q => \rTrigDMAStartAddr_reg[31]_0\(13),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAStartAddr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMAStartAddr(16),
      Q => \rTrigDMAStartAddr_reg[31]_0\(14),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAStartAddr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMAStartAddr(17),
      Q => \rTrigDMAStartAddr_reg[31]_0\(15),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAStartAddr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMAStartAddr(18),
      Q => \rTrigDMAStartAddr_reg[31]_0\(16),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAStartAddr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMAStartAddr(19),
      Q => \rTrigDMAStartAddr_reg[31]_0\(17),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAStartAddr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMAStartAddr(20),
      Q => \rTrigDMAStartAddr_reg[31]_0\(18),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAStartAddr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMAStartAddr(21),
      Q => \rTrigDMAStartAddr_reg[31]_0\(19),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAStartAddr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMAStartAddr(22),
      Q => \rTrigDMAStartAddr_reg[31]_0\(20),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAStartAddr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMAStartAddr(23),
      Q => \rTrigDMAStartAddr_reg[31]_0\(21),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAStartAddr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMAStartAddr(24),
      Q => \rTrigDMAStartAddr_reg[31]_0\(22),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAStartAddr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMAStartAddr(25),
      Q => \rTrigDMAStartAddr_reg[31]_0\(23),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAStartAddr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMAStartAddr(26),
      Q => \rTrigDMAStartAddr_reg[31]_0\(24),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAStartAddr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMAStartAddr(27),
      Q => \rTrigDMAStartAddr_reg[31]_0\(25),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAStartAddr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMAStartAddr(28),
      Q => \rTrigDMAStartAddr_reg[31]_0\(26),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAStartAddr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMAStartAddr(29),
      Q => \rTrigDMAStartAddr_reg[31]_0\(27),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAStartAddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMAStartAddr(2),
      Q => \rTrigDMAStartAddr_reg[31]_0\(0),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAStartAddr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMAStartAddr(30),
      Q => \rTrigDMAStartAddr_reg[31]_0\(28),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAStartAddr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMAStartAddr(31),
      Q => \rTrigDMAStartAddr_reg[31]_0\(29),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAStartAddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMAStartAddr(3),
      Q => \rTrigDMAStartAddr_reg[31]_0\(1),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAStartAddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMAStartAddr(4),
      Q => \rTrigDMAStartAddr_reg[31]_0\(2),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAStartAddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMAStartAddr(5),
      Q => \rTrigDMAStartAddr_reg[31]_0\(3),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAStartAddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMAStartAddr(6),
      Q => \rTrigDMAStartAddr_reg[31]_0\(4),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAStartAddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMAStartAddr(7),
      Q => \rTrigDMAStartAddr_reg[31]_0\(5),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAStartAddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMAStartAddr(8),
      Q => \rTrigDMAStartAddr_reg[31]_0\(6),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAStartAddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => woTrigDMAUpdate,
      D => raxiTrigDMAStartAddr(9),
      Q => \rTrigDMAStartAddr_reg[31]_0\(7),
      R => inst_woTrigResetn_n_0
    );
\roTrigDMAStart_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => inst_woTrigDMAUpdate_n_1,
      Q => wTrigDMAStart,
      R => '0'
    );
\roTrigDMAUpdate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => woTrigDMAUpdate,
      Q => \^e\(0),
      R => inst_woTrigResetn_n_0
    );
\roTrigMuxEnableMask_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => inst_woTrigMuxUpdate_n_1,
      Q => wTrigMuxEnableMask(1),
      R => inst_woTrigResetn_n_0
    );
\roTrigMuxOrMask_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => inst_woTrigMuxUpdate_n_2,
      Q => wTrigMuxOrMask(1),
      R => inst_woTrigResetn_n_0
    );
\roTrigMuxSel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => inst_woTrigMuxUpdate_n_3,
      Q => wTrigMuxSel,
      R => inst_woTrigResetn_n_0
    );
\roTrigMuxUpdate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => woTrigMuxUpdate,
      Q => wTrigMuxUpdate,
      R => inst_woTrigResetn_n_0
    );
\roTrigResetnSLR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => '1',
      Q => \roTrigResetnSLR_reg_n_0_[0]\,
      R => inst_woTrigResetn_n_2
    );
\roTrigResetnSLR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \roTrigResetnSLR_reg_n_0_[0]\,
      Q => \roTrigResetnSLR_reg_n_0_[1]\,
      R => inst_woTrigResetn_n_2
    );
\roTrigResetnSLR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \roTrigResetnSLR_reg_n_0_[1]\,
      Q => \roTrigResetnSLR_reg_n_0_[2]\,
      R => inst_woTrigResetn_n_2
    );
\roTrigResetnSLR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \roTrigResetnSLR_reg_n_0_[2]\,
      Q => \roTrigResetnSLR_reg_n_0_[3]\,
      R => inst_woTrigResetn_n_2
    );
\roTrigResetnSLR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \roTrigResetnSLR_reg_n_0_[3]\,
      Q => \roTrigResetnSLR_reg_n_0_[4]\,
      R => inst_woTrigResetn_n_2
    );
\roTrigResetnSLR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \roTrigResetnSLR_reg_n_0_[4]\,
      Q => \roTrigResetnSLR_reg_n_0_[5]\,
      R => inst_woTrigResetn_n_2
    );
\roTrigResetnSLR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \roTrigResetnSLR_reg_n_0_[5]\,
      Q => \roTrigResetnSLR_reg_n_0_[6]\,
      R => inst_woTrigResetn_n_2
    );
\roTrigResetnSLR_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \roTrigResetnSLR_reg_n_0_[6]\,
      Q => p_1_in,
      R => inst_woTrigResetn_n_2
    );
\roTrigResetn_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => iTrigClk,
      CE => '1',
      D => p_1_in,
      Q => \^wtrigresetn\,
      S => inst_woTrigResetn_n_0
    );
s_axil_arready_reg0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4500"
    )
        port map (
      I0 => \^s_axil_arready\,
      I1 => s_axil_rready,
      I2 => \^q\,
      I3 => s_axil_arvalid,
      O => s_axil_arready_next
    );
s_axil_arready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => s_axil_arready_next,
      Q => \^s_axil_arready\,
      R => \^sr\
    );
s_axil_awready_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008808"
    )
        port map (
      I0 => s_axil_wvalid,
      I1 => s_axil_awvalid,
      I2 => \^s_axil_bvalid\,
      I3 => s_axil_bready,
      I4 => \^s_axil_wready\,
      O => s_axil_awready_next
    );
s_axil_awready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => s_axil_awready_next,
      Q => \^s_axil_wready\,
      R => \^sr\
    );
s_axil_bvalid_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75303030"
    )
        port map (
      I0 => \^s_axil_wready\,
      I1 => s_axil_bready,
      I2 => \^s_axil_bvalid\,
      I3 => s_axil_awvalid,
      I4 => s_axil_wvalid,
      O => s_axil_bvalid_reg_i_1_n_0
    );
s_axil_bvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => s_axil_bvalid_reg_i_1_n_0,
      Q => \^s_axil_bvalid\,
      R => \^sr\
    );
\s_axil_rdata_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \s_axil_rdata_reg_reg[0]_i_2_n_0\,
      I1 => s_axil_araddr(3),
      I2 => \genblk1[0].rTrigVectorPending_reg[0]\,
      I3 => s_axil_araddr(4),
      I4 => \s_axil_rdata_reg[0]_i_4_n_0\,
      I5 => s_axil_araddr(6),
      O => \s_axil_rdata_reg[0]_i_1_n_0\
    );
\s_axil_rdata_reg[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rTrigGenFcode(0),
      I1 => \rTrigGenUpdate_reg_n_0_[0]\,
      I2 => s_axil_araddr(1),
      I3 => rTrigGenSFTimeout(0),
      I4 => s_axil_araddr(0),
      I5 => rTrigGenDemodThreshold(0),
      O => \s_axil_rdata_reg[0]_i_10_n_0\
    );
\s_axil_rdata_reg[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rTrigDMAStartAddr(0),
      I1 => rTrigDMALength(0),
      I2 => s_axil_araddr(1),
      I3 => rTrigDMAPosition(0),
      I4 => s_axil_araddr(0),
      I5 => \rTrigDMAStart_reg_n_0_[0]\,
      O => \s_axil_rdata_reg[0]_i_11_n_0\
    );
\s_axil_rdata_reg[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rCAP_cur_state_reg[0]\(0),
      I1 => s_axil_araddr(1),
      I2 => \rTrigDMAUpdate_reg_n_0_[0]\,
      I3 => s_axil_araddr(0),
      I4 => \rTrigDMADDRSpace_reg_n_0_[0]\,
      O => \s_axil_rdata_reg[0]_i_12_n_0\
    );
\s_axil_rdata_reg[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(0),
      I1 => data10(0),
      I2 => s_axil_araddr(1),
      I3 => data9(0),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenMFADDR_reg_n_0_[0]\,
      O => \s_axil_rdata_reg[0]_i_13_n_0\
    );
\s_axil_rdata_reg[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \s_axil_rdata_reg[0]_i_8_n_0\,
      I1 => s_axil_araddr(2),
      I2 => s_axil_araddr(1),
      I3 => \rTrigMuxUpdate_reg_n_0_[0]\,
      I4 => s_axil_araddr(0),
      I5 => s_axil_araddr(5),
      O => \s_axil_rdata_reg[0]_i_4_n_0\
    );
\s_axil_rdata_reg[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => s_axil_araddr(0),
      I1 => rTrigGenLOGTime(0),
      I2 => s_axil_araddr(1),
      I3 => s_axil_araddr(2),
      I4 => \s_axil_rdata_reg[0]_i_13_n_0\,
      O => \s_axil_rdata_reg_reg[0]_0\
    );
\s_axil_rdata_reg[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rTrigMuxSel_reg_n_0_[0]\,
      I1 => rTrigMuxOrMask_1(0),
      I2 => s_axil_araddr(1),
      I3 => rTrigMuxAndMask(0),
      I4 => s_axil_araddr(0),
      I5 => rTrigMuxEnableMask_0(0),
      O => \s_axil_rdata_reg[0]_i_8_n_0\
    );
\s_axil_rdata_reg[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rTrigGenPulseThreshold(0),
      I1 => rTrigGenAMPLOWLThreshold(0),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenAMPLOWHThreshold(0),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenAMPHIGHThreshold_reg_n_0_[0]\,
      O => \s_axil_rdata_reg[0]_i_9_n_0\
    );
\s_axil_rdata_reg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axil_araddr(4),
      I1 => \s_axil_rdata_reg[10]_i_2_n_0\,
      I2 => s_axil_araddr(3),
      I3 => \s_axil_rdata_reg[10]_i_3_n_0\,
      I4 => s_axil_araddr(6),
      O => \s_axil_rdata_reg[10]_i_1_n_0\
    );
\s_axil_rdata_reg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \s_axil_rdata_reg[10]_i_4_n_0\,
      I1 => s_axil_araddr(2),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenLOGTime(10),
      I4 => s_axil_araddr(0),
      I5 => s_axil_araddr(5),
      O => \s_axil_rdata_reg[10]_i_2_n_0\
    );
\s_axil_rdata_reg[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rTrigToggle_reg[10]\,
      I1 => \s_axil_rdata_reg[10]_i_6_n_0\,
      I2 => s_axil_araddr(5),
      I3 => \s_axil_rdata_reg[10]_i_7_n_0\,
      I4 => s_axil_araddr(2),
      I5 => \s_axil_rdata_reg[10]_i_8_n_0\,
      O => \s_axil_rdata_reg[10]_i_3_n_0\
    );
\s_axil_rdata_reg[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(10),
      I1 => data10(10),
      I2 => s_axil_araddr(1),
      I3 => data9(10),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenMFADDR_reg_n_0_[10]\,
      O => \s_axil_rdata_reg[10]_i_4_n_0\
    );
\s_axil_rdata_reg[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => rTrigDMAStartAddr(10),
      I1 => rTrigDMALength(10),
      I2 => s_axil_araddr(1),
      I3 => rTrigDMAPosition(10),
      I4 => s_axil_araddr(0),
      O => \s_axil_rdata_reg[10]_i_6_n_0\
    );
\s_axil_rdata_reg[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => rTrigGenFcode(10),
      I1 => s_axil_araddr(1),
      I2 => rTrigGenSFTimeout(10),
      I3 => s_axil_araddr(0),
      I4 => rTrigGenDemodThreshold(10),
      O => \s_axil_rdata_reg[10]_i_7_n_0\
    );
\s_axil_rdata_reg[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rTrigGenPulseThreshold(10),
      I1 => rTrigGenAMPLOWLThreshold(10),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenAMPLOWHThreshold(10),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenAMPHIGHThreshold_reg_n_0_[10]\,
      O => \s_axil_rdata_reg[10]_i_8_n_0\
    );
\s_axil_rdata_reg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axil_araddr(4),
      I1 => \s_axil_rdata_reg[11]_i_2_n_0\,
      I2 => s_axil_araddr(3),
      I3 => \s_axil_rdata_reg[11]_i_3_n_0\,
      I4 => s_axil_araddr(6),
      O => \s_axil_rdata_reg[11]_i_1_n_0\
    );
\s_axil_rdata_reg[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \s_axil_rdata_reg[11]_i_4_n_0\,
      I1 => s_axil_araddr(2),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenLOGTime(11),
      I4 => s_axil_araddr(0),
      I5 => s_axil_araddr(5),
      O => \s_axil_rdata_reg[11]_i_2_n_0\
    );
\s_axil_rdata_reg[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rTrigToggle_reg[11]\,
      I1 => \s_axil_rdata_reg[11]_i_6_n_0\,
      I2 => s_axil_araddr(5),
      I3 => \s_axil_rdata_reg[11]_i_7_n_0\,
      I4 => s_axil_araddr(2),
      I5 => \s_axil_rdata_reg[11]_i_8_n_0\,
      O => \s_axil_rdata_reg[11]_i_3_n_0\
    );
\s_axil_rdata_reg[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(11),
      I1 => data10(11),
      I2 => s_axil_araddr(1),
      I3 => data9(11),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenMFADDR_reg_n_0_[11]\,
      O => \s_axil_rdata_reg[11]_i_4_n_0\
    );
\s_axil_rdata_reg[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => rTrigDMAStartAddr(11),
      I1 => rTrigDMALength(11),
      I2 => s_axil_araddr(1),
      I3 => rTrigDMAPosition(11),
      I4 => s_axil_araddr(0),
      O => \s_axil_rdata_reg[11]_i_6_n_0\
    );
\s_axil_rdata_reg[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => rTrigGenFcode(11),
      I1 => s_axil_araddr(1),
      I2 => rTrigGenSFTimeout(11),
      I3 => s_axil_araddr(0),
      I4 => rTrigGenDemodThreshold(11),
      O => \s_axil_rdata_reg[11]_i_7_n_0\
    );
\s_axil_rdata_reg[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rTrigGenPulseThreshold(11),
      I1 => rTrigGenAMPLOWLThreshold(11),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenAMPLOWHThreshold(11),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenAMPHIGHThreshold_reg_n_0_[11]\,
      O => \s_axil_rdata_reg[11]_i_8_n_0\
    );
\s_axil_rdata_reg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axil_araddr(4),
      I1 => \s_axil_rdata_reg[12]_i_2_n_0\,
      I2 => s_axil_araddr(3),
      I3 => \s_axil_rdata_reg[12]_i_3_n_0\,
      I4 => s_axil_araddr(6),
      O => \s_axil_rdata_reg[12]_i_1_n_0\
    );
\s_axil_rdata_reg[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \s_axil_rdata_reg[12]_i_4_n_0\,
      I1 => s_axil_araddr(2),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenLOGTime(12),
      I4 => s_axil_araddr(0),
      I5 => s_axil_araddr(5),
      O => \s_axil_rdata_reg[12]_i_2_n_0\
    );
\s_axil_rdata_reg[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rTrigToggle_reg[12]\,
      I1 => \s_axil_rdata_reg[12]_i_6_n_0\,
      I2 => s_axil_araddr(5),
      I3 => \s_axil_rdata_reg[12]_i_7_n_0\,
      I4 => s_axil_araddr(2),
      I5 => \s_axil_rdata_reg[12]_i_8_n_0\,
      O => \s_axil_rdata_reg[12]_i_3_n_0\
    );
\s_axil_rdata_reg[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(12),
      I1 => data10(12),
      I2 => s_axil_araddr(1),
      I3 => data9(12),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenMFADDR_reg_n_0_[12]\,
      O => \s_axil_rdata_reg[12]_i_4_n_0\
    );
\s_axil_rdata_reg[12]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => rTrigDMAStartAddr(12),
      I1 => rTrigDMALength(12),
      I2 => s_axil_araddr(1),
      I3 => rTrigDMAPosition(12),
      I4 => s_axil_araddr(0),
      O => \s_axil_rdata_reg[12]_i_6_n_0\
    );
\s_axil_rdata_reg[12]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => rTrigGenFcode(12),
      I1 => s_axil_araddr(1),
      I2 => rTrigGenSFTimeout(12),
      I3 => s_axil_araddr(0),
      I4 => rTrigGenDemodThreshold(12),
      O => \s_axil_rdata_reg[12]_i_7_n_0\
    );
\s_axil_rdata_reg[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rTrigGenPulseThreshold(12),
      I1 => rTrigGenAMPLOWLThreshold(12),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenAMPLOWHThreshold(12),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenAMPHIGHThreshold_reg_n_0_[12]\,
      O => \s_axil_rdata_reg[12]_i_8_n_0\
    );
\s_axil_rdata_reg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axil_araddr(4),
      I1 => \s_axil_rdata_reg[13]_i_2_n_0\,
      I2 => s_axil_araddr(3),
      I3 => \s_axil_rdata_reg[13]_i_3_n_0\,
      I4 => s_axil_araddr(6),
      O => \s_axil_rdata_reg[13]_i_1_n_0\
    );
\s_axil_rdata_reg[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \s_axil_rdata_reg[13]_i_4_n_0\,
      I1 => s_axil_araddr(2),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenLOGTime(13),
      I4 => s_axil_araddr(0),
      I5 => s_axil_araddr(5),
      O => \s_axil_rdata_reg[13]_i_2_n_0\
    );
\s_axil_rdata_reg[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rTrigToggle_reg[13]\,
      I1 => \s_axil_rdata_reg[13]_i_6_n_0\,
      I2 => s_axil_araddr(5),
      I3 => \s_axil_rdata_reg[13]_i_7_n_0\,
      I4 => s_axil_araddr(2),
      I5 => \s_axil_rdata_reg[13]_i_8_n_0\,
      O => \s_axil_rdata_reg[13]_i_3_n_0\
    );
\s_axil_rdata_reg[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(13),
      I1 => data10(13),
      I2 => s_axil_araddr(1),
      I3 => data9(13),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenMFADDR_reg_n_0_[13]\,
      O => \s_axil_rdata_reg[13]_i_4_n_0\
    );
\s_axil_rdata_reg[13]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => rTrigDMAStartAddr(13),
      I1 => rTrigDMALength(13),
      I2 => s_axil_araddr(1),
      I3 => rTrigDMAPosition(13),
      I4 => s_axil_araddr(0),
      O => \s_axil_rdata_reg[13]_i_6_n_0\
    );
\s_axil_rdata_reg[13]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => rTrigGenFcode(13),
      I1 => s_axil_araddr(1),
      I2 => rTrigGenSFTimeout(13),
      I3 => s_axil_araddr(0),
      I4 => rTrigGenDemodThreshold(13),
      O => \s_axil_rdata_reg[13]_i_7_n_0\
    );
\s_axil_rdata_reg[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rTrigGenPulseThreshold(13),
      I1 => rTrigGenAMPLOWLThreshold(13),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenAMPLOWHThreshold(13),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenAMPHIGHThreshold_reg_n_0_[13]\,
      O => \s_axil_rdata_reg[13]_i_8_n_0\
    );
\s_axil_rdata_reg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axil_araddr(4),
      I1 => \s_axil_rdata_reg[14]_i_2_n_0\,
      I2 => s_axil_araddr(3),
      I3 => \s_axil_rdata_reg[14]_i_3_n_0\,
      I4 => s_axil_araddr(6),
      O => \s_axil_rdata_reg[14]_i_1_n_0\
    );
\s_axil_rdata_reg[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \s_axil_rdata_reg[14]_i_4_n_0\,
      I1 => s_axil_araddr(2),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenLOGTime(14),
      I4 => s_axil_araddr(0),
      I5 => s_axil_araddr(5),
      O => \s_axil_rdata_reg[14]_i_2_n_0\
    );
\s_axil_rdata_reg[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rTrigToggle_reg[14]\,
      I1 => \s_axil_rdata_reg[14]_i_6_n_0\,
      I2 => s_axil_araddr(5),
      I3 => \s_axil_rdata_reg[14]_i_7_n_0\,
      I4 => s_axil_araddr(2),
      I5 => \s_axil_rdata_reg[14]_i_8_n_0\,
      O => \s_axil_rdata_reg[14]_i_3_n_0\
    );
\s_axil_rdata_reg[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(14),
      I1 => data10(14),
      I2 => s_axil_araddr(1),
      I3 => data9(14),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenMFADDR_reg_n_0_[14]\,
      O => \s_axil_rdata_reg[14]_i_4_n_0\
    );
\s_axil_rdata_reg[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => rTrigDMAStartAddr(14),
      I1 => rTrigDMALength(14),
      I2 => s_axil_araddr(1),
      I3 => rTrigDMAPosition(14),
      I4 => s_axil_araddr(0),
      O => \s_axil_rdata_reg[14]_i_6_n_0\
    );
\s_axil_rdata_reg[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => rTrigGenFcode(14),
      I1 => s_axil_araddr(1),
      I2 => rTrigGenSFTimeout(14),
      I3 => s_axil_araddr(0),
      I4 => rTrigGenDemodThreshold(14),
      O => \s_axil_rdata_reg[14]_i_7_n_0\
    );
\s_axil_rdata_reg[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rTrigGenPulseThreshold(14),
      I1 => rTrigGenAMPLOWLThreshold(14),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenAMPLOWHThreshold(14),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenAMPHIGHThreshold_reg_n_0_[14]\,
      O => \s_axil_rdata_reg[14]_i_8_n_0\
    );
\s_axil_rdata_reg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axil_araddr(4),
      I1 => \s_axil_rdata_reg[15]_i_2_n_0\,
      I2 => s_axil_araddr(3),
      I3 => \s_axil_rdata_reg[15]_i_3_n_0\,
      I4 => s_axil_araddr(6),
      O => \s_axil_rdata_reg[15]_i_1_n_0\
    );
\s_axil_rdata_reg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \s_axil_rdata_reg[15]_i_4_n_0\,
      I1 => s_axil_araddr(2),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenLOGTime(15),
      I4 => s_axil_araddr(0),
      I5 => s_axil_araddr(5),
      O => \s_axil_rdata_reg[15]_i_2_n_0\
    );
\s_axil_rdata_reg[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rTrigToggle_reg[15]\,
      I1 => \s_axil_rdata_reg[15]_i_6_n_0\,
      I2 => s_axil_araddr(5),
      I3 => \s_axil_rdata_reg[15]_i_7_n_0\,
      I4 => s_axil_araddr(2),
      I5 => \s_axil_rdata_reg[15]_i_8_n_0\,
      O => \s_axil_rdata_reg[15]_i_3_n_0\
    );
\s_axil_rdata_reg[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(15),
      I1 => data10(15),
      I2 => s_axil_araddr(1),
      I3 => data9(15),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenMFADDR_reg_n_0_[15]\,
      O => \s_axil_rdata_reg[15]_i_4_n_0\
    );
\s_axil_rdata_reg[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => rTrigDMAStartAddr(15),
      I1 => rTrigDMALength(15),
      I2 => s_axil_araddr(1),
      I3 => rTrigDMAPosition(15),
      I4 => s_axil_araddr(0),
      O => \s_axil_rdata_reg[15]_i_6_n_0\
    );
\s_axil_rdata_reg[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => rTrigGenFcode(15),
      I1 => s_axil_araddr(1),
      I2 => rTrigGenSFTimeout(15),
      I3 => s_axil_araddr(0),
      I4 => rTrigGenDemodThreshold(15),
      O => \s_axil_rdata_reg[15]_i_7_n_0\
    );
\s_axil_rdata_reg[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rTrigGenPulseThreshold(15),
      I1 => rTrigGenAMPLOWLThreshold(15),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenAMPLOWHThreshold(15),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenAMPHIGHThreshold_reg_n_0_[15]\,
      O => \s_axil_rdata_reg[15]_i_8_n_0\
    );
\s_axil_rdata_reg[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axil_araddr(4),
      I1 => \s_axil_rdata_reg[16]_i_2_n_0\,
      I2 => s_axil_araddr(3),
      I3 => \s_axil_rdata_reg[16]_i_3_n_0\,
      I4 => s_axil_araddr(6),
      O => \s_axil_rdata_reg[16]_i_1_n_0\
    );
\s_axil_rdata_reg[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \s_axil_rdata_reg[16]_i_4_n_0\,
      I1 => s_axil_araddr(2),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenLOGTime(16),
      I4 => s_axil_araddr(0),
      I5 => s_axil_araddr(5),
      O => \s_axil_rdata_reg[16]_i_2_n_0\
    );
\s_axil_rdata_reg[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rTrigToggle_reg[16]\,
      I1 => s_axil_araddr(2),
      I2 => \s_axil_rdata_reg[16]_i_6_n_0\,
      I3 => s_axil_araddr(5),
      I4 => \s_axil_rdata_reg[16]_i_7_n_0\,
      O => \s_axil_rdata_reg[16]_i_3_n_0\
    );
\s_axil_rdata_reg[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(16),
      I1 => data10(16),
      I2 => s_axil_araddr(1),
      I3 => data9(16),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenMFADDR_reg_n_0_[16]\,
      O => \s_axil_rdata_reg[16]_i_4_n_0\
    );
\s_axil_rdata_reg[16]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => rTrigDMAStartAddr(16),
      I1 => rTrigDMALength(16),
      I2 => s_axil_araddr(1),
      I3 => rTrigDMAPosition(16),
      I4 => s_axil_araddr(0),
      O => \s_axil_rdata_reg[16]_i_6_n_0\
    );
\s_axil_rdata_reg[16]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => s_axil_araddr(0),
      I1 => rTrigGenSFTimeout(16),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenFcode(16),
      I4 => s_axil_araddr(2),
      O => \s_axil_rdata_reg[16]_i_7_n_0\
    );
\s_axil_rdata_reg[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axil_araddr(4),
      I1 => \s_axil_rdata_reg[17]_i_2_n_0\,
      I2 => s_axil_araddr(3),
      I3 => \s_axil_rdata_reg[17]_i_3_n_0\,
      I4 => s_axil_araddr(6),
      O => \s_axil_rdata_reg[17]_i_1_n_0\
    );
\s_axil_rdata_reg[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \s_axil_rdata_reg[17]_i_4_n_0\,
      I1 => s_axil_araddr(2),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenLOGTime(17),
      I4 => s_axil_araddr(0),
      I5 => s_axil_araddr(5),
      O => \s_axil_rdata_reg[17]_i_2_n_0\
    );
\s_axil_rdata_reg[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rTrigToggle_reg[17]\,
      I1 => s_axil_araddr(2),
      I2 => \s_axil_rdata_reg[17]_i_6_n_0\,
      I3 => s_axil_araddr(5),
      I4 => \s_axil_rdata_reg[17]_i_7_n_0\,
      O => \s_axil_rdata_reg[17]_i_3_n_0\
    );
\s_axil_rdata_reg[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(17),
      I1 => data10(17),
      I2 => s_axil_araddr(1),
      I3 => data9(17),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenMFADDR_reg_n_0_[17]\,
      O => \s_axil_rdata_reg[17]_i_4_n_0\
    );
\s_axil_rdata_reg[17]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => rTrigDMAStartAddr(17),
      I1 => rTrigDMALength(17),
      I2 => s_axil_araddr(1),
      I3 => rTrigDMAPosition(17),
      I4 => s_axil_araddr(0),
      O => \s_axil_rdata_reg[17]_i_6_n_0\
    );
\s_axil_rdata_reg[17]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => s_axil_araddr(0),
      I1 => rTrigGenSFTimeout(17),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenFcode(17),
      I4 => s_axil_araddr(2),
      O => \s_axil_rdata_reg[17]_i_7_n_0\
    );
\s_axil_rdata_reg[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axil_araddr(4),
      I1 => \s_axil_rdata_reg[18]_i_2_n_0\,
      I2 => s_axil_araddr(3),
      I3 => \s_axil_rdata_reg[18]_i_3_n_0\,
      I4 => s_axil_araddr(6),
      O => \s_axil_rdata_reg[18]_i_1_n_0\
    );
\s_axil_rdata_reg[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \s_axil_rdata_reg[18]_i_4_n_0\,
      I1 => s_axil_araddr(2),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenLOGTime(18),
      I4 => s_axil_araddr(0),
      I5 => s_axil_araddr(5),
      O => \s_axil_rdata_reg[18]_i_2_n_0\
    );
\s_axil_rdata_reg[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rTrigToggle_reg[18]\,
      I1 => s_axil_araddr(2),
      I2 => \s_axil_rdata_reg[18]_i_6_n_0\,
      I3 => s_axil_araddr(5),
      I4 => \s_axil_rdata_reg[18]_i_7_n_0\,
      O => \s_axil_rdata_reg[18]_i_3_n_0\
    );
\s_axil_rdata_reg[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(18),
      I1 => data10(18),
      I2 => s_axil_araddr(1),
      I3 => data9(18),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenMFADDR_reg_n_0_[18]\,
      O => \s_axil_rdata_reg[18]_i_4_n_0\
    );
\s_axil_rdata_reg[18]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => rTrigDMAStartAddr(18),
      I1 => rTrigDMALength(18),
      I2 => s_axil_araddr(1),
      I3 => rTrigDMAPosition(18),
      I4 => s_axil_araddr(0),
      O => \s_axil_rdata_reg[18]_i_6_n_0\
    );
\s_axil_rdata_reg[18]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => s_axil_araddr(0),
      I1 => rTrigGenSFTimeout(18),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenFcode(18),
      I4 => s_axil_araddr(2),
      O => \s_axil_rdata_reg[18]_i_7_n_0\
    );
\s_axil_rdata_reg[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axil_araddr(4),
      I1 => \s_axil_rdata_reg[19]_i_2_n_0\,
      I2 => s_axil_araddr(3),
      I3 => \s_axil_rdata_reg[19]_i_3_n_0\,
      I4 => s_axil_araddr(6),
      O => \s_axil_rdata_reg[19]_i_1_n_0\
    );
\s_axil_rdata_reg[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \s_axil_rdata_reg[19]_i_4_n_0\,
      I1 => s_axil_araddr(2),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenLOGTime(19),
      I4 => s_axil_araddr(0),
      I5 => s_axil_araddr(5),
      O => \s_axil_rdata_reg[19]_i_2_n_0\
    );
\s_axil_rdata_reg[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rTrigToggle_reg[19]\,
      I1 => s_axil_araddr(2),
      I2 => \s_axil_rdata_reg[19]_i_6_n_0\,
      I3 => s_axil_araddr(5),
      I4 => \s_axil_rdata_reg[19]_i_7_n_0\,
      O => \s_axil_rdata_reg[19]_i_3_n_0\
    );
\s_axil_rdata_reg[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(19),
      I1 => data10(19),
      I2 => s_axil_araddr(1),
      I3 => data9(19),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenMFADDR_reg_n_0_[19]\,
      O => \s_axil_rdata_reg[19]_i_4_n_0\
    );
\s_axil_rdata_reg[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => rTrigDMAStartAddr(19),
      I1 => rTrigDMALength(19),
      I2 => s_axil_araddr(1),
      I3 => rTrigDMAPosition(19),
      I4 => s_axil_araddr(0),
      O => \s_axil_rdata_reg[19]_i_6_n_0\
    );
\s_axil_rdata_reg[19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => s_axil_araddr(0),
      I1 => rTrigGenSFTimeout(19),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenFcode(19),
      I4 => s_axil_araddr(2),
      O => \s_axil_rdata_reg[19]_i_7_n_0\
    );
\s_axil_rdata_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \s_axil_rdata_reg[1]_i_2_n_0\,
      I1 => s_axil_araddr(4),
      I2 => s_axil_araddr(3),
      I3 => \s_axil_rdata_reg[1]_i_3_n_0\,
      I4 => s_axil_araddr(5),
      I5 => s_axil_araddr(6),
      O => \s_axil_rdata_reg[1]_i_1_n_0\
    );
\s_axil_rdata_reg[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rTrigGenPulseThreshold(1),
      I1 => rTrigGenAMPLOWLThreshold(1),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenAMPLOWHThreshold(1),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenAMPHIGHThreshold_reg_n_0_[1]\,
      O => \s_axil_rdata_reg[1]_i_11_n_0\
    );
\s_axil_rdata_reg[1]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => rTrigGenFcode(1),
      I1 => s_axil_araddr(1),
      I2 => rTrigGenSFTimeout(1),
      I3 => s_axil_araddr(0),
      I4 => rTrigGenDemodThreshold(1),
      O => \s_axil_rdata_reg[1]_i_12_n_0\
    );
\s_axil_rdata_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[1].rTrigVectorPending_reg[1]\,
      I1 => \s_axil_rdata_reg[1]_i_5_n_0\,
      I2 => s_axil_araddr(3),
      I3 => \s_axil_rdata_reg_reg[1]_i_6_n_0\,
      I4 => s_axil_araddr(5),
      I5 => \s_axil_rdata_reg_reg[1]_i_7_n_0\,
      O => \s_axil_rdata_reg[1]_i_2_n_0\
    );
\s_axil_rdata_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => rTrigMuxEnableMask_0(1),
      I1 => s_axil_araddr(0),
      I2 => rTrigMuxAndMask(1),
      I3 => s_axil_araddr(1),
      I4 => rTrigMuxOrMask_1(1),
      I5 => s_axil_araddr(2),
      O => \s_axil_rdata_reg[1]_i_3_n_0\
    );
\s_axil_rdata_reg[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => s_axil_araddr(0),
      I1 => rTrigGenLOGTime(1),
      I2 => s_axil_araddr(1),
      I3 => s_axil_araddr(2),
      I4 => \s_axil_rdata_reg[1]_i_8_n_0\,
      O => \s_axil_rdata_reg[1]_i_5_n_0\
    );
\s_axil_rdata_reg[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(1),
      I1 => data10(1),
      I2 => s_axil_araddr(1),
      I3 => data9(1),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenMFADDR_reg_n_0_[1]\,
      O => \s_axil_rdata_reg[1]_i_8_n_0\
    );
\s_axil_rdata_reg[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => rTrigDMAStartAddr(1),
      I1 => rTrigDMALength(1),
      I2 => s_axil_araddr(1),
      I3 => rTrigDMAPosition(1),
      I4 => s_axil_araddr(0),
      O => \s_axil_rdata_reg[1]_i_9_n_0\
    );
\s_axil_rdata_reg[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axil_araddr(4),
      I1 => \s_axil_rdata_reg[20]_i_2_n_0\,
      I2 => s_axil_araddr(3),
      I3 => \s_axil_rdata_reg[20]_i_3_n_0\,
      I4 => s_axil_araddr(6),
      O => \s_axil_rdata_reg[20]_i_1_n_0\
    );
\s_axil_rdata_reg[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \s_axil_rdata_reg[20]_i_4_n_0\,
      I1 => s_axil_araddr(2),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenLOGTime(20),
      I4 => s_axil_araddr(0),
      I5 => s_axil_araddr(5),
      O => \s_axil_rdata_reg[20]_i_2_n_0\
    );
\s_axil_rdata_reg[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rTrigToggle_reg[20]\,
      I1 => s_axil_araddr(2),
      I2 => \s_axil_rdata_reg[20]_i_6_n_0\,
      I3 => s_axil_araddr(5),
      I4 => \s_axil_rdata_reg[20]_i_7_n_0\,
      O => \s_axil_rdata_reg[20]_i_3_n_0\
    );
\s_axil_rdata_reg[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(20),
      I1 => data10(20),
      I2 => s_axil_araddr(1),
      I3 => data9(20),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenMFADDR_reg_n_0_[20]\,
      O => \s_axil_rdata_reg[20]_i_4_n_0\
    );
\s_axil_rdata_reg[20]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => rTrigDMAStartAddr(20),
      I1 => rTrigDMALength(20),
      I2 => s_axil_araddr(1),
      I3 => rTrigDMAPosition(20),
      I4 => s_axil_araddr(0),
      O => \s_axil_rdata_reg[20]_i_6_n_0\
    );
\s_axil_rdata_reg[20]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => s_axil_araddr(0),
      I1 => rTrigGenSFTimeout(20),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenFcode(20),
      I4 => s_axil_araddr(2),
      O => \s_axil_rdata_reg[20]_i_7_n_0\
    );
\s_axil_rdata_reg[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axil_araddr(4),
      I1 => \s_axil_rdata_reg[21]_i_2_n_0\,
      I2 => s_axil_araddr(3),
      I3 => \s_axil_rdata_reg[21]_i_3_n_0\,
      I4 => s_axil_araddr(6),
      O => \s_axil_rdata_reg[21]_i_1_n_0\
    );
\s_axil_rdata_reg[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \s_axil_rdata_reg[21]_i_4_n_0\,
      I1 => s_axil_araddr(2),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenLOGTime(21),
      I4 => s_axil_araddr(0),
      I5 => s_axil_araddr(5),
      O => \s_axil_rdata_reg[21]_i_2_n_0\
    );
\s_axil_rdata_reg[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rTrigToggle_reg[21]\,
      I1 => s_axil_araddr(2),
      I2 => \s_axil_rdata_reg[21]_i_6_n_0\,
      I3 => s_axil_araddr(5),
      I4 => \s_axil_rdata_reg[21]_i_7_n_0\,
      O => \s_axil_rdata_reg[21]_i_3_n_0\
    );
\s_axil_rdata_reg[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(21),
      I1 => data10(21),
      I2 => s_axil_araddr(1),
      I3 => data9(21),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenMFADDR_reg_n_0_[21]\,
      O => \s_axil_rdata_reg[21]_i_4_n_0\
    );
\s_axil_rdata_reg[21]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => rTrigDMAStartAddr(21),
      I1 => rTrigDMALength(21),
      I2 => s_axil_araddr(1),
      I3 => rTrigDMAPosition(21),
      I4 => s_axil_araddr(0),
      O => \s_axil_rdata_reg[21]_i_6_n_0\
    );
\s_axil_rdata_reg[21]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => s_axil_araddr(0),
      I1 => rTrigGenSFTimeout(21),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenFcode(21),
      I4 => s_axil_araddr(2),
      O => \s_axil_rdata_reg[21]_i_7_n_0\
    );
\s_axil_rdata_reg[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axil_araddr(4),
      I1 => \s_axil_rdata_reg[22]_i_2_n_0\,
      I2 => s_axil_araddr(3),
      I3 => \s_axil_rdata_reg[22]_i_3_n_0\,
      I4 => s_axil_araddr(6),
      O => \s_axil_rdata_reg[22]_i_1_n_0\
    );
\s_axil_rdata_reg[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \s_axil_rdata_reg[22]_i_4_n_0\,
      I1 => s_axil_araddr(2),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenLOGTime(22),
      I4 => s_axil_araddr(0),
      I5 => s_axil_araddr(5),
      O => \s_axil_rdata_reg[22]_i_2_n_0\
    );
\s_axil_rdata_reg[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rTrigToggle_reg[22]\,
      I1 => s_axil_araddr(2),
      I2 => \s_axil_rdata_reg[22]_i_6_n_0\,
      I3 => s_axil_araddr(5),
      I4 => \s_axil_rdata_reg[22]_i_7_n_0\,
      O => \s_axil_rdata_reg[22]_i_3_n_0\
    );
\s_axil_rdata_reg[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(22),
      I1 => data10(22),
      I2 => s_axil_araddr(1),
      I3 => data9(22),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenMFADDR_reg_n_0_[22]\,
      O => \s_axil_rdata_reg[22]_i_4_n_0\
    );
\s_axil_rdata_reg[22]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => rTrigDMAStartAddr(22),
      I1 => rTrigDMALength(22),
      I2 => s_axil_araddr(1),
      I3 => rTrigDMAPosition(22),
      I4 => s_axil_araddr(0),
      O => \s_axil_rdata_reg[22]_i_6_n_0\
    );
\s_axil_rdata_reg[22]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => s_axil_araddr(0),
      I1 => rTrigGenSFTimeout(22),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenFcode(22),
      I4 => s_axil_araddr(2),
      O => \s_axil_rdata_reg[22]_i_7_n_0\
    );
\s_axil_rdata_reg[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axil_araddr(4),
      I1 => \s_axil_rdata_reg[23]_i_2_n_0\,
      I2 => s_axil_araddr(3),
      I3 => \s_axil_rdata_reg[23]_i_3_n_0\,
      I4 => s_axil_araddr(6),
      O => \s_axil_rdata_reg[23]_i_1_n_0\
    );
\s_axil_rdata_reg[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \s_axil_rdata_reg[23]_i_4_n_0\,
      I1 => s_axil_araddr(2),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenLOGTime(23),
      I4 => s_axil_araddr(0),
      I5 => s_axil_araddr(5),
      O => \s_axil_rdata_reg[23]_i_2_n_0\
    );
\s_axil_rdata_reg[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rTrigToggle_reg[23]\,
      I1 => s_axil_araddr(2),
      I2 => \s_axil_rdata_reg[23]_i_6_n_0\,
      I3 => s_axil_araddr(5),
      I4 => \s_axil_rdata_reg[23]_i_7_n_0\,
      O => \s_axil_rdata_reg[23]_i_3_n_0\
    );
\s_axil_rdata_reg[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(23),
      I1 => data10(23),
      I2 => s_axil_araddr(1),
      I3 => data9(23),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenMFADDR_reg_n_0_[23]\,
      O => \s_axil_rdata_reg[23]_i_4_n_0\
    );
\s_axil_rdata_reg[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => rTrigDMAStartAddr(23),
      I1 => rTrigDMALength(23),
      I2 => s_axil_araddr(1),
      I3 => rTrigDMAPosition(23),
      I4 => s_axil_araddr(0),
      O => \s_axil_rdata_reg[23]_i_6_n_0\
    );
\s_axil_rdata_reg[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => s_axil_araddr(0),
      I1 => rTrigGenSFTimeout(23),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenFcode(23),
      I4 => s_axil_araddr(2),
      O => \s_axil_rdata_reg[23]_i_7_n_0\
    );
\s_axil_rdata_reg[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axil_araddr(4),
      I1 => \s_axil_rdata_reg[24]_i_2_n_0\,
      I2 => s_axil_araddr(3),
      I3 => \s_axil_rdata_reg[24]_i_3_n_0\,
      I4 => s_axil_araddr(6),
      O => \s_axil_rdata_reg[24]_i_1_n_0\
    );
\s_axil_rdata_reg[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \s_axil_rdata_reg[24]_i_4_n_0\,
      I1 => s_axil_araddr(2),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenLOGTime(24),
      I4 => s_axil_araddr(0),
      I5 => s_axil_araddr(5),
      O => \s_axil_rdata_reg[24]_i_2_n_0\
    );
\s_axil_rdata_reg[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \s_axil_rdata_reg[24]_i_5_n_0\,
      I1 => s_axil_araddr(2),
      I2 => \s_axil_rdata_reg[24]_i_6_n_0\,
      I3 => s_axil_araddr(5),
      I4 => \s_axil_rdata_reg[24]_i_7_n_0\,
      O => \s_axil_rdata_reg[24]_i_3_n_0\
    );
\s_axil_rdata_reg[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(24),
      I1 => data10(24),
      I2 => s_axil_araddr(1),
      I3 => data9(24),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenMFADDR_reg_n_0_[24]\,
      O => \s_axil_rdata_reg[24]_i_4_n_0\
    );
\s_axil_rdata_reg[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => s_axil_araddr(0),
      I1 => \rTrigDMADDRSpace_reg_n_0_[24]\,
      I2 => s_axil_araddr(1),
      O => \s_axil_rdata_reg[24]_i_5_n_0\
    );
\s_axil_rdata_reg[24]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => rTrigDMAStartAddr(24),
      I1 => rTrigDMALength(24),
      I2 => s_axil_araddr(1),
      I3 => rTrigDMAPosition(24),
      I4 => s_axil_araddr(0),
      O => \s_axil_rdata_reg[24]_i_6_n_0\
    );
\s_axil_rdata_reg[24]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => s_axil_araddr(0),
      I1 => rTrigGenSFTimeout(24),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenFcode(24),
      I4 => s_axil_araddr(2),
      O => \s_axil_rdata_reg[24]_i_7_n_0\
    );
\s_axil_rdata_reg[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axil_araddr(4),
      I1 => \s_axil_rdata_reg[25]_i_2_n_0\,
      I2 => s_axil_araddr(3),
      I3 => \s_axil_rdata_reg[25]_i_3_n_0\,
      I4 => s_axil_araddr(6),
      O => \s_axil_rdata_reg[25]_i_1_n_0\
    );
\s_axil_rdata_reg[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \s_axil_rdata_reg[25]_i_4_n_0\,
      I1 => s_axil_araddr(2),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenLOGTime(25),
      I4 => s_axil_araddr(0),
      I5 => s_axil_araddr(5),
      O => \s_axil_rdata_reg[25]_i_2_n_0\
    );
\s_axil_rdata_reg[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \s_axil_rdata_reg[25]_i_5_n_0\,
      I1 => s_axil_araddr(2),
      I2 => \s_axil_rdata_reg[25]_i_6_n_0\,
      I3 => s_axil_araddr(5),
      I4 => \s_axil_rdata_reg[25]_i_7_n_0\,
      O => \s_axil_rdata_reg[25]_i_3_n_0\
    );
\s_axil_rdata_reg[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(25),
      I1 => data10(25),
      I2 => s_axil_araddr(1),
      I3 => data9(25),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenMFADDR_reg_n_0_[25]\,
      O => \s_axil_rdata_reg[25]_i_4_n_0\
    );
\s_axil_rdata_reg[25]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => s_axil_araddr(0),
      I1 => \rTrigDMADDRSpace_reg_n_0_[25]\,
      I2 => s_axil_araddr(1),
      O => \s_axil_rdata_reg[25]_i_5_n_0\
    );
\s_axil_rdata_reg[25]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => rTrigDMAStartAddr(25),
      I1 => rTrigDMALength(25),
      I2 => s_axil_araddr(1),
      I3 => rTrigDMAPosition(25),
      I4 => s_axil_araddr(0),
      O => \s_axil_rdata_reg[25]_i_6_n_0\
    );
\s_axil_rdata_reg[25]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => s_axil_araddr(0),
      I1 => rTrigGenSFTimeout(25),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenFcode(25),
      I4 => s_axil_araddr(2),
      O => \s_axil_rdata_reg[25]_i_7_n_0\
    );
\s_axil_rdata_reg[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axil_araddr(4),
      I1 => \s_axil_rdata_reg[26]_i_2_n_0\,
      I2 => s_axil_araddr(3),
      I3 => \s_axil_rdata_reg[26]_i_3_n_0\,
      I4 => s_axil_araddr(6),
      O => \s_axil_rdata_reg[26]_i_1_n_0\
    );
\s_axil_rdata_reg[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \s_axil_rdata_reg[26]_i_4_n_0\,
      I1 => s_axil_araddr(2),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenLOGTime(26),
      I4 => s_axil_araddr(0),
      I5 => s_axil_araddr(5),
      O => \s_axil_rdata_reg[26]_i_2_n_0\
    );
\s_axil_rdata_reg[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \s_axil_rdata_reg[26]_i_5_n_0\,
      I1 => s_axil_araddr(2),
      I2 => \s_axil_rdata_reg[26]_i_6_n_0\,
      I3 => s_axil_araddr(5),
      I4 => \s_axil_rdata_reg[26]_i_7_n_0\,
      O => \s_axil_rdata_reg[26]_i_3_n_0\
    );
\s_axil_rdata_reg[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(26),
      I1 => data10(26),
      I2 => s_axil_araddr(1),
      I3 => data9(26),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenMFADDR_reg_n_0_[26]\,
      O => \s_axil_rdata_reg[26]_i_4_n_0\
    );
\s_axil_rdata_reg[26]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => s_axil_araddr(0),
      I1 => \rTrigDMADDRSpace_reg_n_0_[26]\,
      I2 => s_axil_araddr(1),
      O => \s_axil_rdata_reg[26]_i_5_n_0\
    );
\s_axil_rdata_reg[26]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => rTrigDMAStartAddr(26),
      I1 => rTrigDMALength(26),
      I2 => s_axil_araddr(1),
      I3 => rTrigDMAPosition(26),
      I4 => s_axil_araddr(0),
      O => \s_axil_rdata_reg[26]_i_6_n_0\
    );
\s_axil_rdata_reg[26]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => s_axil_araddr(0),
      I1 => rTrigGenSFTimeout(26),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenFcode(26),
      I4 => s_axil_araddr(2),
      O => \s_axil_rdata_reg[26]_i_7_n_0\
    );
\s_axil_rdata_reg[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axil_araddr(4),
      I1 => \s_axil_rdata_reg[27]_i_2_n_0\,
      I2 => s_axil_araddr(3),
      I3 => \s_axil_rdata_reg[27]_i_3_n_0\,
      I4 => s_axil_araddr(6),
      O => \s_axil_rdata_reg[27]_i_1_n_0\
    );
\s_axil_rdata_reg[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \s_axil_rdata_reg[27]_i_4_n_0\,
      I1 => s_axil_araddr(2),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenLOGTime(27),
      I4 => s_axil_araddr(0),
      I5 => s_axil_araddr(5),
      O => \s_axil_rdata_reg[27]_i_2_n_0\
    );
\s_axil_rdata_reg[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \s_axil_rdata_reg[27]_i_5_n_0\,
      I1 => s_axil_araddr(2),
      I2 => \s_axil_rdata_reg[27]_i_6_n_0\,
      I3 => s_axil_araddr(5),
      I4 => \s_axil_rdata_reg[27]_i_7_n_0\,
      O => \s_axil_rdata_reg[27]_i_3_n_0\
    );
\s_axil_rdata_reg[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(27),
      I1 => data10(27),
      I2 => s_axil_araddr(1),
      I3 => data9(27),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenMFADDR_reg_n_0_[27]\,
      O => \s_axil_rdata_reg[27]_i_4_n_0\
    );
\s_axil_rdata_reg[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => s_axil_araddr(0),
      I1 => \rTrigDMADDRSpace_reg_n_0_[27]\,
      I2 => s_axil_araddr(1),
      O => \s_axil_rdata_reg[27]_i_5_n_0\
    );
\s_axil_rdata_reg[27]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => rTrigDMAStartAddr(27),
      I1 => rTrigDMALength(27),
      I2 => s_axil_araddr(1),
      I3 => rTrigDMAPosition(27),
      I4 => s_axil_araddr(0),
      O => \s_axil_rdata_reg[27]_i_6_n_0\
    );
\s_axil_rdata_reg[27]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => s_axil_araddr(0),
      I1 => rTrigGenSFTimeout(27),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenFcode(27),
      I4 => s_axil_araddr(2),
      O => \s_axil_rdata_reg[27]_i_7_n_0\
    );
\s_axil_rdata_reg[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axil_araddr(4),
      I1 => \s_axil_rdata_reg[28]_i_2_n_0\,
      I2 => s_axil_araddr(3),
      I3 => \s_axil_rdata_reg[28]_i_3_n_0\,
      I4 => s_axil_araddr(6),
      O => \s_axil_rdata_reg[28]_i_1_n_0\
    );
\s_axil_rdata_reg[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \s_axil_rdata_reg[28]_i_4_n_0\,
      I1 => s_axil_araddr(2),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenLOGTime(28),
      I4 => s_axil_araddr(0),
      I5 => s_axil_araddr(5),
      O => \s_axil_rdata_reg[28]_i_2_n_0\
    );
\s_axil_rdata_reg[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \s_axil_rdata_reg[28]_i_5_n_0\,
      I1 => s_axil_araddr(2),
      I2 => \s_axil_rdata_reg[28]_i_6_n_0\,
      I3 => s_axil_araddr(5),
      I4 => \s_axil_rdata_reg[28]_i_7_n_0\,
      O => \s_axil_rdata_reg[28]_i_3_n_0\
    );
\s_axil_rdata_reg[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(28),
      I1 => data10(28),
      I2 => s_axil_araddr(1),
      I3 => data9(28),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenMFADDR_reg_n_0_[28]\,
      O => \s_axil_rdata_reg[28]_i_4_n_0\
    );
\s_axil_rdata_reg[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => s_axil_araddr(0),
      I1 => \rTrigDMADDRSpace_reg_n_0_[28]\,
      I2 => s_axil_araddr(1),
      O => \s_axil_rdata_reg[28]_i_5_n_0\
    );
\s_axil_rdata_reg[28]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => rTrigDMAStartAddr(28),
      I1 => rTrigDMALength(28),
      I2 => s_axil_araddr(1),
      I3 => rTrigDMAPosition(28),
      I4 => s_axil_araddr(0),
      O => \s_axil_rdata_reg[28]_i_6_n_0\
    );
\s_axil_rdata_reg[28]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => s_axil_araddr(0),
      I1 => rTrigGenSFTimeout(28),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenFcode(28),
      I4 => s_axil_araddr(2),
      O => \s_axil_rdata_reg[28]_i_7_n_0\
    );
\s_axil_rdata_reg[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axil_araddr(4),
      I1 => \s_axil_rdata_reg[29]_i_2_n_0\,
      I2 => s_axil_araddr(3),
      I3 => \s_axil_rdata_reg[29]_i_3_n_0\,
      I4 => s_axil_araddr(6),
      O => \s_axil_rdata_reg[29]_i_1_n_0\
    );
\s_axil_rdata_reg[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \s_axil_rdata_reg[29]_i_4_n_0\,
      I1 => s_axil_araddr(2),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenLOGTime(29),
      I4 => s_axil_araddr(0),
      I5 => s_axil_araddr(5),
      O => \s_axil_rdata_reg[29]_i_2_n_0\
    );
\s_axil_rdata_reg[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \s_axil_rdata_reg[29]_i_5_n_0\,
      I1 => s_axil_araddr(2),
      I2 => \s_axil_rdata_reg[29]_i_6_n_0\,
      I3 => s_axil_araddr(5),
      I4 => \s_axil_rdata_reg[29]_i_7_n_0\,
      O => \s_axil_rdata_reg[29]_i_3_n_0\
    );
\s_axil_rdata_reg[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(29),
      I1 => data10(29),
      I2 => s_axil_araddr(1),
      I3 => data9(29),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenMFADDR_reg_n_0_[29]\,
      O => \s_axil_rdata_reg[29]_i_4_n_0\
    );
\s_axil_rdata_reg[29]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => s_axil_araddr(0),
      I1 => \rTrigDMADDRSpace_reg_n_0_[29]\,
      I2 => s_axil_araddr(1),
      O => \s_axil_rdata_reg[29]_i_5_n_0\
    );
\s_axil_rdata_reg[29]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => rTrigDMAStartAddr(29),
      I1 => rTrigDMALength(29),
      I2 => s_axil_araddr(1),
      I3 => rTrigDMAPosition(29),
      I4 => s_axil_araddr(0),
      O => \s_axil_rdata_reg[29]_i_6_n_0\
    );
\s_axil_rdata_reg[29]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => s_axil_araddr(0),
      I1 => rTrigGenSFTimeout(29),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenFcode(29),
      I4 => s_axil_araddr(2),
      O => \s_axil_rdata_reg[29]_i_7_n_0\
    );
\s_axil_rdata_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axil_araddr(4),
      I1 => \s_axil_rdata_reg[2]_i_2_n_0\,
      I2 => s_axil_araddr(3),
      I3 => \s_axil_rdata_reg_reg[2]_i_3_n_0\,
      I4 => s_axil_araddr(6),
      O => \s_axil_rdata_reg[2]_i_1_n_0\
    );
\s_axil_rdata_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \s_axil_rdata_reg[2]_i_4_n_0\,
      I1 => s_axil_araddr(2),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenLOGTime(2),
      I4 => s_axil_araddr(0),
      I5 => s_axil_araddr(5),
      O => \s_axil_rdata_reg[2]_i_2_n_0\
    );
\s_axil_rdata_reg[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(2),
      I1 => data10(2),
      I2 => s_axil_araddr(1),
      I3 => data9(2),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenMFADDR_reg_n_0_[2]\,
      O => \s_axil_rdata_reg[2]_i_4_n_0\
    );
\s_axil_rdata_reg[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rTrigGenPulseThreshold(2),
      I1 => rTrigGenAMPLOWLThreshold(2),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenAMPLOWHThreshold(2),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenAMPHIGHThreshold_reg_n_0_[2]\,
      O => \s_axil_rdata_reg[2]_i_7_n_0\
    );
\s_axil_rdata_reg[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => rTrigGenFcode(2),
      I1 => s_axil_araddr(1),
      I2 => rTrigGenSFTimeout(2),
      I3 => s_axil_araddr(0),
      I4 => rTrigGenDemodThreshold(2),
      O => \s_axil_rdata_reg[2]_i_8_n_0\
    );
\s_axil_rdata_reg[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => rTrigDMAStartAddr(2),
      I1 => rTrigDMALength(2),
      I2 => s_axil_araddr(1),
      I3 => rTrigDMAPosition(2),
      I4 => s_axil_araddr(0),
      O => \s_axil_rdata_reg[2]_i_9_n_0\
    );
\s_axil_rdata_reg[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axil_araddr(4),
      I1 => \s_axil_rdata_reg[30]_i_2_n_0\,
      I2 => s_axil_araddr(3),
      I3 => \s_axil_rdata_reg[30]_i_3_n_0\,
      I4 => s_axil_araddr(6),
      O => \s_axil_rdata_reg[30]_i_1_n_0\
    );
\s_axil_rdata_reg[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \s_axil_rdata_reg[30]_i_4_n_0\,
      I1 => s_axil_araddr(2),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenLOGTime(30),
      I4 => s_axil_araddr(0),
      I5 => s_axil_araddr(5),
      O => \s_axil_rdata_reg[30]_i_2_n_0\
    );
\s_axil_rdata_reg[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \s_axil_rdata_reg[30]_i_5_n_0\,
      I1 => s_axil_araddr(2),
      I2 => \s_axil_rdata_reg[30]_i_6_n_0\,
      I3 => s_axil_araddr(5),
      I4 => \s_axil_rdata_reg[30]_i_7_n_0\,
      O => \s_axil_rdata_reg[30]_i_3_n_0\
    );
\s_axil_rdata_reg[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(30),
      I1 => data10(30),
      I2 => s_axil_araddr(1),
      I3 => data9(30),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenMFADDR_reg_n_0_[30]\,
      O => \s_axil_rdata_reg[30]_i_4_n_0\
    );
\s_axil_rdata_reg[30]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => s_axil_araddr(0),
      I1 => \rTrigDMADDRSpace_reg_n_0_[30]\,
      I2 => s_axil_araddr(1),
      O => \s_axil_rdata_reg[30]_i_5_n_0\
    );
\s_axil_rdata_reg[30]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => rTrigDMAStartAddr(30),
      I1 => rTrigDMALength(30),
      I2 => s_axil_araddr(1),
      I3 => rTrigDMAPosition(30),
      I4 => s_axil_araddr(0),
      O => \s_axil_rdata_reg[30]_i_6_n_0\
    );
\s_axil_rdata_reg[30]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => s_axil_araddr(0),
      I1 => rTrigGenSFTimeout(30),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenFcode(30),
      I4 => s_axil_araddr(2),
      O => \s_axil_rdata_reg[30]_i_7_n_0\
    );
\s_axil_rdata_reg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008808"
    )
        port map (
      I0 => s_axil_araddr(7),
      I1 => s_axil_arvalid,
      I2 => \^q\,
      I3 => s_axil_rready,
      I4 => \^s_axil_arready\,
      O => \s_axil_rdata_reg[31]_i_1_n_0\
    );
\s_axil_rdata_reg[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axil_araddr(4),
      I1 => \s_axil_rdata_reg[31]_i_3_n_0\,
      I2 => s_axil_araddr(3),
      I3 => \s_axil_rdata_reg[31]_i_4_n_0\,
      I4 => s_axil_araddr(6),
      O => \s_axil_rdata_reg[31]_i_2_n_0\
    );
\s_axil_rdata_reg[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \s_axil_rdata_reg[31]_i_5_n_0\,
      I1 => s_axil_araddr(2),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenLOGTime(31),
      I4 => s_axil_araddr(0),
      I5 => s_axil_araddr(5),
      O => \s_axil_rdata_reg[31]_i_3_n_0\
    );
\s_axil_rdata_reg[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \s_axil_rdata_reg[31]_i_6_n_0\,
      I1 => s_axil_araddr(2),
      I2 => \s_axil_rdata_reg[31]_i_7_n_0\,
      I3 => s_axil_araddr(5),
      I4 => \s_axil_rdata_reg[31]_i_8_n_0\,
      O => \s_axil_rdata_reg[31]_i_4_n_0\
    );
\s_axil_rdata_reg[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(31),
      I1 => data10(31),
      I2 => s_axil_araddr(1),
      I3 => data9(31),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenMFADDR_reg_n_0_[31]\,
      O => \s_axil_rdata_reg[31]_i_5_n_0\
    );
\s_axil_rdata_reg[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => s_axil_araddr(0),
      I1 => \rTrigDMADDRSpace_reg_n_0_[31]\,
      I2 => s_axil_araddr(1),
      O => \s_axil_rdata_reg[31]_i_6_n_0\
    );
\s_axil_rdata_reg[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => rTrigDMAStartAddr(31),
      I1 => rTrigDMALength(31),
      I2 => s_axil_araddr(1),
      I3 => rTrigDMAPosition(31),
      I4 => s_axil_araddr(0),
      O => \s_axil_rdata_reg[31]_i_7_n_0\
    );
\s_axil_rdata_reg[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => s_axil_araddr(0),
      I1 => rTrigGenSFTimeout(31),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenFcode(31),
      I4 => s_axil_araddr(2),
      O => \s_axil_rdata_reg[31]_i_8_n_0\
    );
\s_axil_rdata_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axil_araddr(4),
      I1 => \s_axil_rdata_reg[3]_i_2_n_0\,
      I2 => s_axil_araddr(3),
      I3 => \s_axil_rdata_reg_reg[3]_i_3_n_0\,
      I4 => s_axil_araddr(6),
      O => \s_axil_rdata_reg[3]_i_1_n_0\
    );
\s_axil_rdata_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \s_axil_rdata_reg[3]_i_4_n_0\,
      I1 => s_axil_araddr(2),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenLOGTime(3),
      I4 => s_axil_araddr(0),
      I5 => s_axil_araddr(5),
      O => \s_axil_rdata_reg[3]_i_2_n_0\
    );
\s_axil_rdata_reg[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(3),
      I1 => data10(3),
      I2 => s_axil_araddr(1),
      I3 => data9(3),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenMFADDR_reg_n_0_[3]\,
      O => \s_axil_rdata_reg[3]_i_4_n_0\
    );
\s_axil_rdata_reg[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rTrigGenPulseThreshold(3),
      I1 => rTrigGenAMPLOWLThreshold(3),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenAMPLOWHThreshold(3),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenAMPHIGHThreshold_reg_n_0_[3]\,
      O => \s_axil_rdata_reg[3]_i_7_n_0\
    );
\s_axil_rdata_reg[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => rTrigGenFcode(3),
      I1 => s_axil_araddr(1),
      I2 => rTrigGenSFTimeout(3),
      I3 => s_axil_araddr(0),
      I4 => rTrigGenDemodThreshold(3),
      O => \s_axil_rdata_reg[3]_i_8_n_0\
    );
\s_axil_rdata_reg[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => rTrigDMAStartAddr(3),
      I1 => rTrigDMALength(3),
      I2 => s_axil_araddr(1),
      I3 => rTrigDMAPosition(3),
      I4 => s_axil_araddr(0),
      O => \s_axil_rdata_reg[3]_i_9_n_0\
    );
\s_axil_rdata_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axil_araddr(4),
      I1 => \s_axil_rdata_reg[4]_i_2_n_0\,
      I2 => s_axil_araddr(3),
      I3 => \s_axil_rdata_reg[4]_i_3_n_0\,
      I4 => s_axil_araddr(6),
      O => \s_axil_rdata_reg[4]_i_1_n_0\
    );
\s_axil_rdata_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \s_axil_rdata_reg[4]_i_4_n_0\,
      I1 => s_axil_araddr(2),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenLOGTime(4),
      I4 => s_axil_araddr(0),
      I5 => s_axil_araddr(5),
      O => \s_axil_rdata_reg[4]_i_2_n_0\
    );
\s_axil_rdata_reg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rTrigToggle_reg[4]\,
      I1 => \s_axil_rdata_reg[4]_i_6_n_0\,
      I2 => s_axil_araddr(5),
      I3 => \s_axil_rdata_reg[4]_i_7_n_0\,
      I4 => s_axil_araddr(2),
      I5 => \s_axil_rdata_reg[4]_i_8_n_0\,
      O => \s_axil_rdata_reg[4]_i_3_n_0\
    );
\s_axil_rdata_reg[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(4),
      I1 => data10(4),
      I2 => s_axil_araddr(1),
      I3 => data9(4),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenMFADDR_reg_n_0_[4]\,
      O => \s_axil_rdata_reg[4]_i_4_n_0\
    );
\s_axil_rdata_reg[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => rTrigDMAStartAddr(4),
      I1 => rTrigDMALength(4),
      I2 => s_axil_araddr(1),
      I3 => rTrigDMAPosition(4),
      I4 => s_axil_araddr(0),
      O => \s_axil_rdata_reg[4]_i_6_n_0\
    );
\s_axil_rdata_reg[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => rTrigGenFcode(4),
      I1 => s_axil_araddr(1),
      I2 => rTrigGenSFTimeout(4),
      I3 => s_axil_araddr(0),
      I4 => rTrigGenDemodThreshold(4),
      O => \s_axil_rdata_reg[4]_i_7_n_0\
    );
\s_axil_rdata_reg[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rTrigGenPulseThreshold(4),
      I1 => rTrigGenAMPLOWLThreshold(4),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenAMPLOWHThreshold(4),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenAMPHIGHThreshold_reg_n_0_[4]\,
      O => \s_axil_rdata_reg[4]_i_8_n_0\
    );
\s_axil_rdata_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axil_araddr(4),
      I1 => \s_axil_rdata_reg[5]_i_2_n_0\,
      I2 => s_axil_araddr(3),
      I3 => \s_axil_rdata_reg[5]_i_3_n_0\,
      I4 => s_axil_araddr(6),
      O => \s_axil_rdata_reg[5]_i_1_n_0\
    );
\s_axil_rdata_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \s_axil_rdata_reg[5]_i_4_n_0\,
      I1 => s_axil_araddr(2),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenLOGTime(5),
      I4 => s_axil_araddr(0),
      I5 => s_axil_araddr(5),
      O => \s_axil_rdata_reg[5]_i_2_n_0\
    );
\s_axil_rdata_reg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rTrigToggle_reg[5]\,
      I1 => \s_axil_rdata_reg[5]_i_6_n_0\,
      I2 => s_axil_araddr(5),
      I3 => \s_axil_rdata_reg[5]_i_7_n_0\,
      I4 => s_axil_araddr(2),
      I5 => \s_axil_rdata_reg[5]_i_8_n_0\,
      O => \s_axil_rdata_reg[5]_i_3_n_0\
    );
\s_axil_rdata_reg[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(5),
      I1 => data10(5),
      I2 => s_axil_araddr(1),
      I3 => data9(5),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenMFADDR_reg_n_0_[5]\,
      O => \s_axil_rdata_reg[5]_i_4_n_0\
    );
\s_axil_rdata_reg[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => rTrigDMAStartAddr(5),
      I1 => rTrigDMALength(5),
      I2 => s_axil_araddr(1),
      I3 => rTrigDMAPosition(5),
      I4 => s_axil_araddr(0),
      O => \s_axil_rdata_reg[5]_i_6_n_0\
    );
\s_axil_rdata_reg[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => rTrigGenFcode(5),
      I1 => s_axil_araddr(1),
      I2 => rTrigGenSFTimeout(5),
      I3 => s_axil_araddr(0),
      I4 => rTrigGenDemodThreshold(5),
      O => \s_axil_rdata_reg[5]_i_7_n_0\
    );
\s_axil_rdata_reg[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rTrigGenPulseThreshold(5),
      I1 => rTrigGenAMPLOWLThreshold(5),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenAMPLOWHThreshold(5),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenAMPHIGHThreshold_reg_n_0_[5]\,
      O => \s_axil_rdata_reg[5]_i_8_n_0\
    );
\s_axil_rdata_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axil_araddr(4),
      I1 => \s_axil_rdata_reg[6]_i_2_n_0\,
      I2 => s_axil_araddr(3),
      I3 => \s_axil_rdata_reg[6]_i_3_n_0\,
      I4 => s_axil_araddr(6),
      O => \s_axil_rdata_reg[6]_i_1_n_0\
    );
\s_axil_rdata_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \s_axil_rdata_reg[6]_i_4_n_0\,
      I1 => s_axil_araddr(2),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenLOGTime(6),
      I4 => s_axil_araddr(0),
      I5 => s_axil_araddr(5),
      O => \s_axil_rdata_reg[6]_i_2_n_0\
    );
\s_axil_rdata_reg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rTrigToggle_reg[6]\,
      I1 => \s_axil_rdata_reg[6]_i_6_n_0\,
      I2 => s_axil_araddr(5),
      I3 => \s_axil_rdata_reg[6]_i_7_n_0\,
      I4 => s_axil_araddr(2),
      I5 => \s_axil_rdata_reg[6]_i_8_n_0\,
      O => \s_axil_rdata_reg[6]_i_3_n_0\
    );
\s_axil_rdata_reg[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(6),
      I1 => data10(6),
      I2 => s_axil_araddr(1),
      I3 => data9(6),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenMFADDR_reg_n_0_[6]\,
      O => \s_axil_rdata_reg[6]_i_4_n_0\
    );
\s_axil_rdata_reg[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => rTrigDMAStartAddr(6),
      I1 => rTrigDMALength(6),
      I2 => s_axil_araddr(1),
      I3 => rTrigDMAPosition(6),
      I4 => s_axil_araddr(0),
      O => \s_axil_rdata_reg[6]_i_6_n_0\
    );
\s_axil_rdata_reg[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => rTrigGenFcode(6),
      I1 => s_axil_araddr(1),
      I2 => rTrigGenSFTimeout(6),
      I3 => s_axil_araddr(0),
      I4 => rTrigGenDemodThreshold(6),
      O => \s_axil_rdata_reg[6]_i_7_n_0\
    );
\s_axil_rdata_reg[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rTrigGenPulseThreshold(6),
      I1 => rTrigGenAMPLOWLThreshold(6),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenAMPLOWHThreshold(6),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenAMPHIGHThreshold_reg_n_0_[6]\,
      O => \s_axil_rdata_reg[6]_i_8_n_0\
    );
\s_axil_rdata_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axil_araddr(4),
      I1 => \s_axil_rdata_reg[7]_i_2_n_0\,
      I2 => s_axil_araddr(3),
      I3 => \s_axil_rdata_reg[7]_i_3_n_0\,
      I4 => s_axil_araddr(6),
      O => \s_axil_rdata_reg[7]_i_1_n_0\
    );
\s_axil_rdata_reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \s_axil_rdata_reg[7]_i_4_n_0\,
      I1 => s_axil_araddr(2),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenLOGTime(7),
      I4 => s_axil_araddr(0),
      I5 => s_axil_araddr(5),
      O => \s_axil_rdata_reg[7]_i_2_n_0\
    );
\s_axil_rdata_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rTrigToggle_reg[7]\,
      I1 => \s_axil_rdata_reg[7]_i_6_n_0\,
      I2 => s_axil_araddr(5),
      I3 => \s_axil_rdata_reg[7]_i_7_n_0\,
      I4 => s_axil_araddr(2),
      I5 => \s_axil_rdata_reg[7]_i_8_n_0\,
      O => \s_axil_rdata_reg[7]_i_3_n_0\
    );
\s_axil_rdata_reg[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(7),
      I1 => data10(7),
      I2 => s_axil_araddr(1),
      I3 => data9(7),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenMFADDR_reg_n_0_[7]\,
      O => \s_axil_rdata_reg[7]_i_4_n_0\
    );
\s_axil_rdata_reg[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => rTrigDMAStartAddr(7),
      I1 => rTrigDMALength(7),
      I2 => s_axil_araddr(1),
      I3 => rTrigDMAPosition(7),
      I4 => s_axil_araddr(0),
      O => \s_axil_rdata_reg[7]_i_6_n_0\
    );
\s_axil_rdata_reg[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => rTrigGenFcode(7),
      I1 => s_axil_araddr(1),
      I2 => rTrigGenSFTimeout(7),
      I3 => s_axil_araddr(0),
      I4 => rTrigGenDemodThreshold(7),
      O => \s_axil_rdata_reg[7]_i_7_n_0\
    );
\s_axil_rdata_reg[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rTrigGenPulseThreshold(7),
      I1 => rTrigGenAMPLOWLThreshold(7),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenAMPLOWHThreshold(7),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenAMPHIGHThreshold_reg_n_0_[7]\,
      O => \s_axil_rdata_reg[7]_i_8_n_0\
    );
\s_axil_rdata_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axil_araddr(4),
      I1 => \s_axil_rdata_reg[8]_i_2_n_0\,
      I2 => s_axil_araddr(3),
      I3 => \s_axil_rdata_reg[8]_i_3_n_0\,
      I4 => s_axil_araddr(6),
      O => \s_axil_rdata_reg[8]_i_1_n_0\
    );
\s_axil_rdata_reg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \s_axil_rdata_reg[8]_i_4_n_0\,
      I1 => s_axil_araddr(2),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenLOGTime(8),
      I4 => s_axil_araddr(0),
      I5 => s_axil_araddr(5),
      O => \s_axil_rdata_reg[8]_i_2_n_0\
    );
\s_axil_rdata_reg[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rTrigToggle_reg[8]\,
      I1 => \s_axil_rdata_reg[8]_i_6_n_0\,
      I2 => s_axil_araddr(5),
      I3 => \s_axil_rdata_reg[8]_i_7_n_0\,
      I4 => s_axil_araddr(2),
      I5 => \s_axil_rdata_reg[8]_i_8_n_0\,
      O => \s_axil_rdata_reg[8]_i_3_n_0\
    );
\s_axil_rdata_reg[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(8),
      I1 => data10(8),
      I2 => s_axil_araddr(1),
      I3 => data9(8),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenMFADDR_reg_n_0_[8]\,
      O => \s_axil_rdata_reg[8]_i_4_n_0\
    );
\s_axil_rdata_reg[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => rTrigDMAStartAddr(8),
      I1 => rTrigDMALength(8),
      I2 => s_axil_araddr(1),
      I3 => rTrigDMAPosition(8),
      I4 => s_axil_araddr(0),
      O => \s_axil_rdata_reg[8]_i_6_n_0\
    );
\s_axil_rdata_reg[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => rTrigGenFcode(8),
      I1 => s_axil_araddr(1),
      I2 => rTrigGenSFTimeout(8),
      I3 => s_axil_araddr(0),
      I4 => rTrigGenDemodThreshold(8),
      O => \s_axil_rdata_reg[8]_i_7_n_0\
    );
\s_axil_rdata_reg[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rTrigGenPulseThreshold(8),
      I1 => rTrigGenAMPLOWLThreshold(8),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenAMPLOWHThreshold(8),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenAMPHIGHThreshold_reg_n_0_[8]\,
      O => \s_axil_rdata_reg[8]_i_8_n_0\
    );
\s_axil_rdata_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axil_araddr(4),
      I1 => \s_axil_rdata_reg[9]_i_2_n_0\,
      I2 => s_axil_araddr(3),
      I3 => \s_axil_rdata_reg[9]_i_3_n_0\,
      I4 => s_axil_araddr(6),
      O => \s_axil_rdata_reg[9]_i_1_n_0\
    );
\s_axil_rdata_reg[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \s_axil_rdata_reg[9]_i_4_n_0\,
      I1 => s_axil_araddr(2),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenLOGTime(9),
      I4 => s_axil_araddr(0),
      I5 => s_axil_araddr(5),
      O => \s_axil_rdata_reg[9]_i_2_n_0\
    );
\s_axil_rdata_reg[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rTrigToggle_reg[9]\,
      I1 => \s_axil_rdata_reg[9]_i_6_n_0\,
      I2 => s_axil_araddr(5),
      I3 => \s_axil_rdata_reg[9]_i_7_n_0\,
      I4 => s_axil_araddr(2),
      I5 => \s_axil_rdata_reg[9]_i_8_n_0\,
      O => \s_axil_rdata_reg[9]_i_3_n_0\
    );
\s_axil_rdata_reg[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(9),
      I1 => data10(9),
      I2 => s_axil_araddr(1),
      I3 => data9(9),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenMFADDR_reg_n_0_[9]\,
      O => \s_axil_rdata_reg[9]_i_4_n_0\
    );
\s_axil_rdata_reg[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => rTrigDMAStartAddr(9),
      I1 => rTrigDMALength(9),
      I2 => s_axil_araddr(1),
      I3 => rTrigDMAPosition(9),
      I4 => s_axil_araddr(0),
      O => \s_axil_rdata_reg[9]_i_6_n_0\
    );
\s_axil_rdata_reg[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => rTrigGenFcode(9),
      I1 => s_axil_araddr(1),
      I2 => rTrigGenSFTimeout(9),
      I3 => s_axil_araddr(0),
      I4 => rTrigGenDemodThreshold(9),
      O => \s_axil_rdata_reg[9]_i_7_n_0\
    );
\s_axil_rdata_reg[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rTrigGenPulseThreshold(9),
      I1 => rTrigGenAMPLOWLThreshold(9),
      I2 => s_axil_araddr(1),
      I3 => rTrigGenAMPLOWHThreshold(9),
      I4 => s_axil_araddr(0),
      I5 => \rTrigGenAMPHIGHThreshold_reg_n_0_[9]\,
      O => \s_axil_rdata_reg[9]_i_8_n_0\
    );
\s_axil_rdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => s_axil_arready_next,
      D => \s_axil_rdata_reg[0]_i_1_n_0\,
      Q => s_axil_rdata(0),
      R => \s_axil_rdata_reg[31]_i_1_n_0\
    );
\s_axil_rdata_reg_reg[0]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axil_rdata_reg_reg[0]_i_5_n_0\,
      I1 => \s_axil_rdata_reg_reg[0]_i_6_n_0\,
      O => \s_axil_rdata_reg_reg[0]_i_2_n_0\,
      S => s_axil_araddr(5)
    );
\s_axil_rdata_reg_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axil_rdata_reg[0]_i_9_n_0\,
      I1 => \s_axil_rdata_reg[0]_i_10_n_0\,
      O => \s_axil_rdata_reg_reg[0]_i_5_n_0\,
      S => s_axil_araddr(2)
    );
\s_axil_rdata_reg_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axil_rdata_reg[0]_i_11_n_0\,
      I1 => \s_axil_rdata_reg[0]_i_12_n_0\,
      O => \s_axil_rdata_reg_reg[0]_i_6_n_0\,
      S => s_axil_araddr(2)
    );
\s_axil_rdata_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => s_axil_arready_next,
      D => \s_axil_rdata_reg[10]_i_1_n_0\,
      Q => s_axil_rdata(10),
      R => \s_axil_rdata_reg[31]_i_1_n_0\
    );
\s_axil_rdata_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => s_axil_arready_next,
      D => \s_axil_rdata_reg[11]_i_1_n_0\,
      Q => s_axil_rdata(11),
      R => \s_axil_rdata_reg[31]_i_1_n_0\
    );
\s_axil_rdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => s_axil_arready_next,
      D => \s_axil_rdata_reg[12]_i_1_n_0\,
      Q => s_axil_rdata(12),
      R => \s_axil_rdata_reg[31]_i_1_n_0\
    );
\s_axil_rdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => s_axil_arready_next,
      D => \s_axil_rdata_reg[13]_i_1_n_0\,
      Q => s_axil_rdata(13),
      R => \s_axil_rdata_reg[31]_i_1_n_0\
    );
\s_axil_rdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => s_axil_arready_next,
      D => \s_axil_rdata_reg[14]_i_1_n_0\,
      Q => s_axil_rdata(14),
      R => \s_axil_rdata_reg[31]_i_1_n_0\
    );
\s_axil_rdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => s_axil_arready_next,
      D => \s_axil_rdata_reg[15]_i_1_n_0\,
      Q => s_axil_rdata(15),
      R => \s_axil_rdata_reg[31]_i_1_n_0\
    );
\s_axil_rdata_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => s_axil_arready_next,
      D => \s_axil_rdata_reg[16]_i_1_n_0\,
      Q => s_axil_rdata(16),
      R => \s_axil_rdata_reg[31]_i_1_n_0\
    );
\s_axil_rdata_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => s_axil_arready_next,
      D => \s_axil_rdata_reg[17]_i_1_n_0\,
      Q => s_axil_rdata(17),
      R => \s_axil_rdata_reg[31]_i_1_n_0\
    );
\s_axil_rdata_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => s_axil_arready_next,
      D => \s_axil_rdata_reg[18]_i_1_n_0\,
      Q => s_axil_rdata(18),
      R => \s_axil_rdata_reg[31]_i_1_n_0\
    );
\s_axil_rdata_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => s_axil_arready_next,
      D => \s_axil_rdata_reg[19]_i_1_n_0\,
      Q => s_axil_rdata(19),
      R => \s_axil_rdata_reg[31]_i_1_n_0\
    );
\s_axil_rdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => s_axil_arready_next,
      D => \s_axil_rdata_reg[1]_i_1_n_0\,
      Q => s_axil_rdata(1),
      R => \s_axil_rdata_reg[31]_i_1_n_0\
    );
\s_axil_rdata_reg_reg[1]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axil_rdata_reg[1]_i_9_n_0\,
      I1 => \rTrigToggle_reg[1]\,
      O => \s_axil_rdata_reg_reg[1]_i_6_n_0\,
      S => s_axil_araddr(2)
    );
\s_axil_rdata_reg_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axil_rdata_reg[1]_i_11_n_0\,
      I1 => \s_axil_rdata_reg[1]_i_12_n_0\,
      O => \s_axil_rdata_reg_reg[1]_i_7_n_0\,
      S => s_axil_araddr(2)
    );
\s_axil_rdata_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => s_axil_arready_next,
      D => \s_axil_rdata_reg[20]_i_1_n_0\,
      Q => s_axil_rdata(20),
      R => \s_axil_rdata_reg[31]_i_1_n_0\
    );
\s_axil_rdata_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => s_axil_arready_next,
      D => \s_axil_rdata_reg[21]_i_1_n_0\,
      Q => s_axil_rdata(21),
      R => \s_axil_rdata_reg[31]_i_1_n_0\
    );
\s_axil_rdata_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => s_axil_arready_next,
      D => \s_axil_rdata_reg[22]_i_1_n_0\,
      Q => s_axil_rdata(22),
      R => \s_axil_rdata_reg[31]_i_1_n_0\
    );
\s_axil_rdata_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => s_axil_arready_next,
      D => \s_axil_rdata_reg[23]_i_1_n_0\,
      Q => s_axil_rdata(23),
      R => \s_axil_rdata_reg[31]_i_1_n_0\
    );
\s_axil_rdata_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => s_axil_arready_next,
      D => \s_axil_rdata_reg[24]_i_1_n_0\,
      Q => s_axil_rdata(24),
      R => \s_axil_rdata_reg[31]_i_1_n_0\
    );
\s_axil_rdata_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => s_axil_arready_next,
      D => \s_axil_rdata_reg[25]_i_1_n_0\,
      Q => s_axil_rdata(25),
      R => \s_axil_rdata_reg[31]_i_1_n_0\
    );
\s_axil_rdata_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => s_axil_arready_next,
      D => \s_axil_rdata_reg[26]_i_1_n_0\,
      Q => s_axil_rdata(26),
      R => \s_axil_rdata_reg[31]_i_1_n_0\
    );
\s_axil_rdata_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => s_axil_arready_next,
      D => \s_axil_rdata_reg[27]_i_1_n_0\,
      Q => s_axil_rdata(27),
      R => \s_axil_rdata_reg[31]_i_1_n_0\
    );
\s_axil_rdata_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => s_axil_arready_next,
      D => \s_axil_rdata_reg[28]_i_1_n_0\,
      Q => s_axil_rdata(28),
      R => \s_axil_rdata_reg[31]_i_1_n_0\
    );
\s_axil_rdata_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => s_axil_arready_next,
      D => \s_axil_rdata_reg[29]_i_1_n_0\,
      Q => s_axil_rdata(29),
      R => \s_axil_rdata_reg[31]_i_1_n_0\
    );
\s_axil_rdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => s_axil_arready_next,
      D => \s_axil_rdata_reg[2]_i_1_n_0\,
      Q => s_axil_rdata(2),
      R => \s_axil_rdata_reg[31]_i_1_n_0\
    );
\s_axil_rdata_reg_reg[2]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axil_rdata_reg_reg[2]_i_5_n_0\,
      I1 => \s_axil_rdata_reg_reg[2]_i_6_n_0\,
      O => \s_axil_rdata_reg_reg[2]_i_3_n_0\,
      S => s_axil_araddr(5)
    );
\s_axil_rdata_reg_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axil_rdata_reg[2]_i_7_n_0\,
      I1 => \s_axil_rdata_reg[2]_i_8_n_0\,
      O => \s_axil_rdata_reg_reg[2]_i_5_n_0\,
      S => s_axil_araddr(2)
    );
\s_axil_rdata_reg_reg[2]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axil_rdata_reg[2]_i_9_n_0\,
      I1 => \rTrigToggle_reg[2]\,
      O => \s_axil_rdata_reg_reg[2]_i_6_n_0\,
      S => s_axil_araddr(2)
    );
\s_axil_rdata_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => s_axil_arready_next,
      D => \s_axil_rdata_reg[30]_i_1_n_0\,
      Q => s_axil_rdata(30),
      R => \s_axil_rdata_reg[31]_i_1_n_0\
    );
\s_axil_rdata_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => s_axil_arready_next,
      D => \s_axil_rdata_reg[31]_i_2_n_0\,
      Q => s_axil_rdata(31),
      R => \s_axil_rdata_reg[31]_i_1_n_0\
    );
\s_axil_rdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => s_axil_arready_next,
      D => \s_axil_rdata_reg[3]_i_1_n_0\,
      Q => s_axil_rdata(3),
      R => \s_axil_rdata_reg[31]_i_1_n_0\
    );
\s_axil_rdata_reg_reg[3]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axil_rdata_reg_reg[3]_i_5_n_0\,
      I1 => \s_axil_rdata_reg_reg[3]_i_6_n_0\,
      O => \s_axil_rdata_reg_reg[3]_i_3_n_0\,
      S => s_axil_araddr(5)
    );
\s_axil_rdata_reg_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axil_rdata_reg[3]_i_7_n_0\,
      I1 => \s_axil_rdata_reg[3]_i_8_n_0\,
      O => \s_axil_rdata_reg_reg[3]_i_5_n_0\,
      S => s_axil_araddr(2)
    );
\s_axil_rdata_reg_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axil_rdata_reg[3]_i_9_n_0\,
      I1 => \rTrigToggle_reg[3]\,
      O => \s_axil_rdata_reg_reg[3]_i_6_n_0\,
      S => s_axil_araddr(2)
    );
\s_axil_rdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => s_axil_arready_next,
      D => \s_axil_rdata_reg[4]_i_1_n_0\,
      Q => s_axil_rdata(4),
      R => \s_axil_rdata_reg[31]_i_1_n_0\
    );
\s_axil_rdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => s_axil_arready_next,
      D => \s_axil_rdata_reg[5]_i_1_n_0\,
      Q => s_axil_rdata(5),
      R => \s_axil_rdata_reg[31]_i_1_n_0\
    );
\s_axil_rdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => s_axil_arready_next,
      D => \s_axil_rdata_reg[6]_i_1_n_0\,
      Q => s_axil_rdata(6),
      R => \s_axil_rdata_reg[31]_i_1_n_0\
    );
\s_axil_rdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => s_axil_arready_next,
      D => \s_axil_rdata_reg[7]_i_1_n_0\,
      Q => s_axil_rdata(7),
      R => \s_axil_rdata_reg[31]_i_1_n_0\
    );
\s_axil_rdata_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => s_axil_arready_next,
      D => \s_axil_rdata_reg[8]_i_1_n_0\,
      Q => s_axil_rdata(8),
      R => \s_axil_rdata_reg[31]_i_1_n_0\
    );
\s_axil_rdata_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => s_axil_arready_next,
      D => \s_axil_rdata_reg[9]_i_1_n_0\,
      Q => s_axil_rdata(9),
      R => \s_axil_rdata_reg[31]_i_1_n_0\
    );
s_axil_rvalid_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAE"
    )
        port map (
      I0 => s_axil_arvalid,
      I1 => \^q\,
      I2 => s_axil_rready,
      I3 => \^s_axil_arready\,
      O => s_axil_rvalid_reg_i_1_n_0
    );
s_axil_rvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => s_axil_rvalid_reg_i_1_n_0,
      Q => \^q\,
      R => \^sr\
    );
s_rst_sync1_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => s_axil_rstn,
      I1 => \^wtrigresetn\,
      I2 => iTrigRstn,
      O => m_rst_sync3_reg_reg
    );
\state_reg[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^wtrigresetn\,
      I1 => iTrigRstn,
      O => \rTrigOutOrigin_reg[1]\(0)
    );
temp_m_axis_tvalid_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iTrigRstn,
      I1 => \^wtrigresetn\,
      O => temp_m_axis_tvalid_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma is
  port (
    m_axi_awvalid : out STD_LOGIC;
    s_axis_write_data_tready : out STD_LOGIC;
    s_axis_write_desc_ready : out STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_status_good_frame_1_cached_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_status_good_frame_0_cached_reg : out STD_LOGIC;
    rDMAFIFOSel_reg : out STD_LOGIC;
    mem_reg_1 : out STD_LOGIC;
    mem_reg_1_0 : out STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axil_rstn_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axil_clk : in STD_LOGIC;
    m_status_good_frame_1_D2 : in STD_LOGIC;
    m_status_good_frame_1_cached_reg_0 : in STD_LOGIC;
    m_status_good_frame_0_cached_reg_0 : in STD_LOGIC;
    s_axis_write_desc_valid_reg : in STD_LOGIC;
    s_axil_rstn : in STD_LOGIC;
    m_status_good_frame_0_D2 : in STD_LOGIC;
    rDMAFIFOSel : in STD_LOGIC;
    wm_axis_tvalid_0 : in STD_LOGIC;
    wm_axis_tvalid_1 : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    s_axis_write_data_tlast : in STD_LOGIC;
    mem_read_data_reg : in STD_LOGIC_VECTOR ( 72 downto 0 );
    mem_reg_1_1 : in STD_LOGIC_VECTOR ( 72 downto 0 );
    mem_reg_1_2 : in STD_LOGIC;
    s_axis_write_data_tvalid : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 28 downto 0 );
    s_axis_write_desc_len : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma is
begin
axi_dma_rd_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_rd
     port map (
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      s_axil_clk => s_axil_clk,
      s_axil_rstn => s_axil_rstn,
      s_axil_rstn_0(0) => s_axil_rstn_0(0)
    );
axi_dma_wr_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_wr
     port map (
      E(0) => E(0),
      Q(28 downto 0) => Q(28 downto 0),
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_wdata(63 downto 0) => m_axi_wdata(63 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(7 downto 0) => m_axi_wstrb(7 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      m_status_good_frame_0_D2 => m_status_good_frame_0_D2,
      m_status_good_frame_0_cached_reg => m_status_good_frame_0_cached_reg,
      m_status_good_frame_0_cached_reg_0 => m_status_good_frame_0_cached_reg_0,
      m_status_good_frame_1_D2 => m_status_good_frame_1_D2,
      m_status_good_frame_1_cached_reg => m_status_good_frame_1_cached_reg,
      m_status_good_frame_1_cached_reg_0 => m_status_good_frame_1_cached_reg_0,
      mem_read_data_reg(72 downto 0) => mem_read_data_reg(72 downto 0),
      mem_reg_1 => s_axis_write_data_tready,
      mem_reg_1_0 => mem_reg_1,
      mem_reg_1_1 => mem_reg_1_0,
      mem_reg_1_2(72 downto 0) => mem_reg_1_1(72 downto 0),
      mem_reg_1_3 => mem_reg_1_2,
      rDMAFIFOSel => rDMAFIFOSel,
      rDMAFIFOSel_reg => rDMAFIFOSel_reg,
      s_axil_clk => s_axil_clk,
      s_axil_rstn => s_axil_rstn,
      s_axil_rstn_0(0) => s_axil_rstn_0(0),
      s_axis_write_data_tlast => s_axis_write_data_tlast,
      s_axis_write_data_tvalid => s_axis_write_data_tvalid,
      \s_axis_write_desc_addr_reg[31]\ => s_axis_write_desc_ready,
      s_axis_write_desc_len(0) => s_axis_write_desc_len(0),
      s_axis_write_desc_valid_reg => s_axis_write_desc_valid_reg,
      wm_axis_tvalid_0 => wm_axis_tvalid_0,
      wm_axis_tvalid_1 => wm_axis_tvalid_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo_adapter is
  port (
    s_rst_sync1_reg : out STD_LOGIC;
    m_rst_sync1_reg : out STD_LOGIC;
    s_rst_sync3_reg : out STD_LOGIC;
    m_rst_sync3_reg : out STD_LOGIC;
    m_status_good_frame_0 : out STD_LOGIC;
    wm_axis_tvalid_0 : out STD_LOGIC;
    \state_reg_reg[2]\ : out STD_LOGIC;
    mem_read_data_reg : out STD_LOGIC_VECTOR ( 101 downto 0 );
    iTrigClk : in STD_LOGIC;
    \roTrigResetn_reg[0]\ : in STD_LOGIC;
    s_axil_clk : in STD_LOGIC;
    s_rst_sync2_reg0 : in STD_LOGIC;
    rDMAFIFOSel : in STD_LOGIC;
    s_axis_write_data_tready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wFIFOEOF : in STD_LOGIC;
    \rFIFOAddress_reg[22]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    rFIFOValid : in STD_LOGIC;
    rDMAFIFOSel_reg : in STD_LOGIC;
    mem_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wm_axis_tvalid_1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \roTrigResetn_reg[0]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo_adapter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo_adapter is
  signal fifo_inst_n_14 : STD_LOGIC;
  signal fifo_inst_n_17 : STD_LOGIC;
  signal good_frame_sync1_reg : STD_LOGIC;
  signal good_frame_sync1_reg0 : STD_LOGIC;
  signal good_frame_sync3_reg : STD_LOGIC;
  signal good_frame_sync4_reg : STD_LOGIC;
  signal m_axis_tready_int_reg : STD_LOGIC;
  signal \m_axis_tvalid_reg_i_1__0_n_0\ : STD_LOGIC;
  signal m_axis_tvalid_reg_i_1_n_0 : STD_LOGIC;
  signal mem_read_data_valid_reg : STD_LOGIC;
  signal mem_read_data_valid_reg_i_1_n_0 : STD_LOGIC;
  signal pre_fifo_axis_tdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal pre_fifo_axis_tid : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal pre_fifo_axis_tkeep : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal pre_fifo_axis_tlast : STD_LOGIC;
  signal pre_fifo_axis_tready : STD_LOGIC;
  signal pre_fifo_axis_tvalid : STD_LOGIC;
  signal state_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal temp_m_axis_tvalid_reg : STD_LOGIC;
  signal \^wm_axis_tvalid_0\ : STD_LOGIC;
  signal wr_ptr_gray_sync1_reg0 : STD_LOGIC;
  signal wr_ptr_next1 : STD_LOGIC;
  signal wr_ptr_next113_out : STD_LOGIC;
  signal wr_ptr_update_ack_sync2_reg : STD_LOGIC;
  signal wr_ptr_update_reg : STD_LOGIC;
  signal wr_ptr_update_sync2_reg : STD_LOGIC;
  signal wr_ptr_update_sync3_reg : STD_LOGIC;
  signal wr_ptr_update_valid_reg : STD_LOGIC;
  signal wr_ptr_update_valid_reg_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_tvalid_reg_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of mem_read_data_valid_reg_i_1 : label is "soft_lutpair95";
begin
  wm_axis_tvalid_0 <= \^wm_axis_tvalid_0\;
adapter_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_adapter
     port map (
      Q(1 downto 0) => state_reg(1 downto 0),
      SR(0) => SR(0),
      iTrigClk => iTrigClk,
      m_axis_tready_int_reg => m_axis_tready_int_reg,
      pre_fifo_axis_tlast => pre_fifo_axis_tlast,
      pre_fifo_axis_tready => pre_fifo_axis_tready,
      pre_fifo_axis_tvalid => pre_fifo_axis_tvalid,
      \rFIFOAddress_reg[22]\(20 downto 0) => \rFIFOAddress_reg[22]\(20 downto 0),
      \rFIFOData_reg[15]\(15 downto 0) => Q(15 downto 0),
      rFIFOValid => rFIFOValid,
      \roTrigResetn_reg[0]\ => \roTrigResetn_reg[0]_0\,
      s_axis(88 downto 68) => pre_fifo_axis_tid(20 downto 0),
      s_axis(67) => pre_fifo_axis_tkeep(7),
      s_axis(66) => pre_fifo_axis_tkeep(5),
      s_axis(65) => pre_fifo_axis_tkeep(3),
      s_axis(64) => pre_fifo_axis_tkeep(1),
      s_axis(63 downto 0) => pre_fifo_axis_tdata(63 downto 0),
      \state_reg_reg[1]_0\ => m_axis_tvalid_reg_i_1_n_0,
      temp_m_axis_tvalid_reg => temp_m_axis_tvalid_reg,
      wFIFOEOF => wFIFOEOF
    );
fifo_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo
     port map (
      CO(0) => fifo_inst_n_17,
      E(0) => wr_ptr_gray_sync1_reg0,
      good_frame_sync1_reg => good_frame_sync1_reg,
      good_frame_sync1_reg0 => good_frame_sync1_reg0,
      good_frame_sync1_reg_reg_0 => fifo_inst_n_14,
      good_frame_sync3_reg => good_frame_sync3_reg,
      good_frame_sync4_reg => good_frame_sync4_reg,
      good_frame_sync4_reg_reg_0 => m_rst_sync3_reg,
      iTrigClk => iTrigClk,
      m_axis_tvalid_reg_reg_0 => mem_read_data_valid_reg_i_1_n_0,
      m_rst_sync1_reg => m_rst_sync1_reg,
      mem_read_data_reg(101 downto 0) => mem_read_data_reg(101 downto 0),
      mem_read_data_valid_reg => mem_read_data_valid_reg,
      mem_read_data_valid_reg_reg_0 => \m_axis_tvalid_reg_i_1__0_n_0\,
      mem_reg_0_0 => \^wm_axis_tvalid_0\,
      mem_reg_1_0(0) => mem_reg_1(0),
      pre_fifo_axis_tlast => pre_fifo_axis_tlast,
      pre_fifo_axis_tready => pre_fifo_axis_tready,
      pre_fifo_axis_tvalid => pre_fifo_axis_tvalid,
      rDMAFIFOSel => rDMAFIFOSel,
      rDMAFIFOSel_reg => rDMAFIFOSel_reg,
      \roTrigResetn_reg[0]\ => \roTrigResetn_reg[0]\,
      s_axil_clk => s_axil_clk,
      s_axis(88 downto 68) => pre_fifo_axis_tid(20 downto 0),
      s_axis(67) => pre_fifo_axis_tkeep(7),
      s_axis(66) => pre_fifo_axis_tkeep(5),
      s_axis(65) => pre_fifo_axis_tkeep(3),
      s_axis(64) => pre_fifo_axis_tkeep(1),
      s_axis(63 downto 0) => pre_fifo_axis_tdata(63 downto 0),
      s_axis_write_data_tready => s_axis_write_data_tready,
      s_rst_sync1_reg => s_rst_sync1_reg,
      s_rst_sync2_reg0 => s_rst_sync2_reg0,
      \state_reg_reg[2]\ => \state_reg_reg[2]\,
      wm_axis_tvalid_1 => wm_axis_tvalid_1,
      \wr_ptr_cur_reg_reg[0]_0\ => s_rst_sync3_reg,
      wr_ptr_next1 => wr_ptr_next1,
      wr_ptr_next113_out => wr_ptr_next113_out,
      wr_ptr_update_ack_sync2_reg => wr_ptr_update_ack_sync2_reg,
      wr_ptr_update_reg => wr_ptr_update_reg,
      wr_ptr_update_sync2_reg => wr_ptr_update_sync2_reg,
      wr_ptr_update_sync3_reg => wr_ptr_update_sync3_reg,
      wr_ptr_update_valid_reg => wr_ptr_update_valid_reg,
      wr_ptr_update_valid_reg_reg_0 => wr_ptr_update_valid_reg_i_2_n_0
    );
good_frame_sync1_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => good_frame_sync1_reg,
      I1 => fifo_inst_n_14,
      O => good_frame_sync1_reg0
    );
m_axis_tvalid_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222F0F0FF22FF00"
    )
        port map (
      I0 => state_reg(1),
      I1 => state_reg(0),
      I2 => temp_m_axis_tvalid_reg,
      I3 => pre_fifo_axis_tvalid,
      I4 => m_axis_tready_int_reg,
      I5 => pre_fifo_axis_tready,
      O => m_axis_tvalid_reg_i_1_n_0
    );
\m_axis_tvalid_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
        port map (
      I0 => mem_read_data_valid_reg,
      I1 => rDMAFIFOSel,
      I2 => s_axis_write_data_tready,
      I3 => \^wm_axis_tvalid_0\,
      O => \m_axis_tvalid_reg_i_1__0_n_0\
    );
m_status_good_frame_0_D1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => good_frame_sync3_reg,
      I1 => good_frame_sync4_reg,
      O => m_status_good_frame_0
    );
mem_read_data_valid_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD5D5555"
    )
        port map (
      I0 => fifo_inst_n_17,
      I1 => \^wm_axis_tvalid_0\,
      I2 => s_axis_write_data_tready,
      I3 => rDMAFIFOSel,
      I4 => mem_read_data_valid_reg,
      O => mem_read_data_valid_reg_i_1_n_0
    );
\wr_ptr_gray_sync1_reg[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_ptr_update_sync2_reg,
      I1 => wr_ptr_update_sync3_reg,
      O => wr_ptr_gray_sync1_reg0
    );
wr_ptr_update_valid_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28282828FF282828"
    )
        port map (
      I0 => wr_ptr_update_valid_reg,
      I1 => wr_ptr_update_ack_sync2_reg,
      I2 => wr_ptr_update_reg,
      I3 => wr_ptr_next113_out,
      I4 => pre_fifo_axis_tlast,
      I5 => wr_ptr_next1,
      O => wr_ptr_update_valid_reg_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo_adapter__parameterized0\ is
  port (
    m_status_good_frame_1 : out STD_LOGIC;
    wm_axis_tvalid_1 : out STD_LOGIC;
    wFIFOEOF : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \status_fifo_wr_ptr_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 72 downto 0 );
    s_axis_write_data_tvalid : out STD_LOGIC;
    s_axis_write_data_tlast : out STD_LOGIC;
    s_rst_sync3_reg : in STD_LOGIC;
    iTrigClk : in STD_LOGIC;
    m_rst_sync3_reg : in STD_LOGIC;
    s_axil_clk : in STD_LOGIC;
    s_axis_write_data_tready : in STD_LOGIC;
    rDMAFIFOSel : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rFIFOAddress_reg[22]\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    rFIFOValid : in STD_LOGIC;
    m_status_good_frame_0_cached_reg : in STD_LOGIC;
    s_axis_write_desc_ready : in STD_LOGIC;
    s_axis_write_desc_valid_reg : in STD_LOGIC;
    mem_read_data_reg : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \rTrigDMAStartAddr_reg[31]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_write_data_tready_reg_reg : in STD_LOGIC;
    wm_axis_tvalid_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \roTrigResetn_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo_adapter__parameterized0\ : entity is "axis_async_fifo_adapter";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo_adapter__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo_adapter__parameterized0\ is
  signal fifo_inst_n_10 : STD_LOGIC;
  signal fifo_inst_n_42 : STD_LOGIC;
  signal good_frame_sync1_reg : STD_LOGIC;
  signal good_frame_sync1_reg0 : STD_LOGIC;
  signal good_frame_sync3_reg : STD_LOGIC;
  signal good_frame_sync4_reg : STD_LOGIC;
  signal m_axis_tready_int_reg : STD_LOGIC;
  signal \m_axis_tvalid_reg_i_1__0_n_0\ : STD_LOGIC;
  signal m_axis_tvalid_reg_i_1_n_0 : STD_LOGIC;
  signal mem_read_data_valid_reg : STD_LOGIC;
  signal mem_read_data_valid_reg_i_1_n_0 : STD_LOGIC;
  signal pre_fifo_axis_tdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal pre_fifo_axis_tid : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal pre_fifo_axis_tkeep : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal pre_fifo_axis_tlast : STD_LOGIC;
  signal pre_fifo_axis_tready : STD_LOGIC;
  signal pre_fifo_axis_tvalid : STD_LOGIC;
  signal state_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal temp_m_axis_tvalid_reg : STD_LOGIC;
  signal \^wm_axis_tvalid_1\ : STD_LOGIC;
  signal wr_ptr_gray_sync1_reg0 : STD_LOGIC;
  signal wr_ptr_next1 : STD_LOGIC;
  signal wr_ptr_next113_out : STD_LOGIC;
  signal wr_ptr_update_ack_sync2_reg : STD_LOGIC;
  signal wr_ptr_update_reg : STD_LOGIC;
  signal wr_ptr_update_sync2_reg : STD_LOGIC;
  signal wr_ptr_update_sync3_reg : STD_LOGIC;
  signal wr_ptr_update_valid_reg : STD_LOGIC;
  signal wr_ptr_update_valid_reg_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_tvalid_reg_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of mem_read_data_valid_reg_i_1 : label is "soft_lutpair149";
begin
  wm_axis_tvalid_1 <= \^wm_axis_tvalid_1\;
adapter_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_adapter__parameterized0\
     port map (
      CO(0) => CO(0),
      Q(1 downto 0) => state_reg(1 downto 0),
      SR(0) => SR(0),
      iTrigClk => iTrigClk,
      m_axis_tready_int_reg => m_axis_tready_int_reg,
      pre_fifo_axis_tlast => pre_fifo_axis_tlast,
      pre_fifo_axis_tready => pre_fifo_axis_tready,
      pre_fifo_axis_tvalid => pre_fifo_axis_tvalid,
      \rFIFOAddress_reg[22]\(22 downto 0) => \rFIFOAddress_reg[22]\(22 downto 0),
      \rFIFOData_reg[15]\(15 downto 0) => Q(15 downto 0),
      rFIFOValid => rFIFOValid,
      \roTrigResetn_reg[0]\ => \roTrigResetn_reg[0]\,
      s_axis(88 downto 68) => pre_fifo_axis_tid(20 downto 0),
      s_axis(67) => pre_fifo_axis_tkeep(7),
      s_axis(66) => pre_fifo_axis_tkeep(5),
      s_axis(65) => pre_fifo_axis_tkeep(3),
      s_axis(64) => pre_fifo_axis_tkeep(1),
      s_axis(63 downto 0) => pre_fifo_axis_tdata(63 downto 0),
      \state_reg_reg[1]_0\ => m_axis_tvalid_reg_i_1_n_0,
      temp_m_axis_tvalid_reg => temp_m_axis_tvalid_reg,
      temp_tlast_reg_reg_0 => wFIFOEOF
    );
fifo_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo__parameterized0\
     port map (
      CO(0) => fifo_inst_n_42,
      D(28 downto 0) => D(28 downto 0),
      E(0) => wr_ptr_gray_sync1_reg0,
      good_frame_sync1_reg => good_frame_sync1_reg,
      good_frame_sync1_reg0 => good_frame_sync1_reg0,
      good_frame_sync1_reg_reg_0 => fifo_inst_n_10,
      good_frame_sync3_reg => good_frame_sync3_reg,
      good_frame_sync4_reg => good_frame_sync4_reg,
      iTrigClk => iTrigClk,
      m_axis_tvalid_reg_reg_0 => mem_read_data_valid_reg_i_1_n_0,
      m_rst_sync3_reg => m_rst_sync3_reg,
      m_status_good_frame_0_cached_reg => m_status_good_frame_0_cached_reg,
      mem_read_data_reg(29 downto 0) => mem_read_data_reg(29 downto 0),
      mem_read_data_valid_reg => mem_read_data_valid_reg,
      mem_read_data_valid_reg_reg_0 => \m_axis_tvalid_reg_i_1__0_n_0\,
      mem_reg_0_0 => \^wm_axis_tvalid_1\,
      pre_fifo_axis_tlast => pre_fifo_axis_tlast,
      pre_fifo_axis_tready => pre_fifo_axis_tready,
      pre_fifo_axis_tvalid => pre_fifo_axis_tvalid,
      rDMAFIFOSel => rDMAFIFOSel,
      \rTrigDMAStartAddr_reg[31]\(29 downto 0) => \rTrigDMAStartAddr_reg[31]\(29 downto 0),
      s_axil_clk => s_axil_clk,
      s_axis(88 downto 68) => pre_fifo_axis_tid(20 downto 0),
      s_axis(67) => pre_fifo_axis_tkeep(7),
      s_axis(66) => pre_fifo_axis_tkeep(5),
      s_axis(65) => pre_fifo_axis_tkeep(3),
      s_axis(64) => pre_fifo_axis_tkeep(1),
      s_axis(63 downto 0) => pre_fifo_axis_tdata(63 downto 0),
      s_axis_write_data_tlast => s_axis_write_data_tlast,
      s_axis_write_data_tready => s_axis_write_data_tready,
      s_axis_write_data_tready_reg_reg => s_axis_write_data_tready_reg_reg,
      s_axis_write_data_tvalid => s_axis_write_data_tvalid,
      s_axis_write_desc_ready => s_axis_write_desc_ready,
      s_axis_write_desc_valid_reg => s_axis_write_desc_valid_reg,
      s_rst_sync3_reg => s_rst_sync3_reg,
      \status_fifo_wr_ptr_reg_reg[0]\(72 downto 0) => \status_fifo_wr_ptr_reg_reg[0]\(72 downto 0),
      wm_axis_tvalid_0 => wm_axis_tvalid_0,
      wr_ptr_next1 => wr_ptr_next1,
      wr_ptr_next113_out => wr_ptr_next113_out,
      wr_ptr_update_ack_sync2_reg => wr_ptr_update_ack_sync2_reg,
      wr_ptr_update_reg => wr_ptr_update_reg,
      wr_ptr_update_sync2_reg => wr_ptr_update_sync2_reg,
      wr_ptr_update_sync3_reg => wr_ptr_update_sync3_reg,
      wr_ptr_update_valid_reg => wr_ptr_update_valid_reg,
      wr_ptr_update_valid_reg_reg_0 => wr_ptr_update_valid_reg_i_2_n_0
    );
good_frame_sync1_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => good_frame_sync1_reg,
      I1 => fifo_inst_n_10,
      O => good_frame_sync1_reg0
    );
m_axis_tvalid_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222F0F0FF22FF00"
    )
        port map (
      I0 => state_reg(1),
      I1 => state_reg(0),
      I2 => temp_m_axis_tvalid_reg,
      I3 => pre_fifo_axis_tvalid,
      I4 => m_axis_tready_int_reg,
      I5 => pre_fifo_axis_tready,
      O => m_axis_tvalid_reg_i_1_n_0
    );
\m_axis_tvalid_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => mem_read_data_valid_reg,
      I1 => s_axis_write_data_tready,
      I2 => rDMAFIFOSel,
      I3 => \^wm_axis_tvalid_1\,
      O => \m_axis_tvalid_reg_i_1__0_n_0\
    );
m_status_good_frame_1_D1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => good_frame_sync3_reg,
      I1 => good_frame_sync4_reg,
      O => m_status_good_frame_1
    );
mem_read_data_valid_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DDD5555"
    )
        port map (
      I0 => fifo_inst_n_42,
      I1 => \^wm_axis_tvalid_1\,
      I2 => rDMAFIFOSel,
      I3 => s_axis_write_data_tready,
      I4 => mem_read_data_valid_reg,
      O => mem_read_data_valid_reg_i_1_n_0
    );
\wr_ptr_gray_sync1_reg[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_ptr_update_sync2_reg,
      I1 => wr_ptr_update_sync3_reg,
      O => wr_ptr_gray_sync1_reg0
    );
wr_ptr_update_valid_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28282828FF282828"
    )
        port map (
      I0 => wr_ptr_update_valid_reg,
      I1 => wr_ptr_update_ack_sync2_reg,
      I2 => wr_ptr_update_reg,
      I3 => wr_ptr_next113_out,
      I4 => pre_fifo_axis_tlast,
      I5 => wr_ptr_next1,
      O => wr_ptr_update_valid_reg_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TriggerDMA is
  port (
    oStateToWAITIntr : out STD_LOGIC;
    oStateToTDIntr : out STD_LOGIC;
    oStateToFINISHIntr : out STD_LOGIC;
    \genblk1[0].rTrigVectorPendingCnt_reg[0]_0\ : out STD_LOGIC;
    s_rst_sync1_reg : out STD_LOGIC;
    m_rst_sync1_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axil_rdata_reg_reg[23]\ : out STD_LOGIC;
    \s_axil_rdata_reg_reg[22]\ : out STD_LOGIC;
    \s_axil_rdata_reg_reg[21]\ : out STD_LOGIC;
    \s_axil_rdata_reg_reg[20]\ : out STD_LOGIC;
    \s_axil_rdata_reg_reg[19]\ : out STD_LOGIC;
    \s_axil_rdata_reg_reg[18]\ : out STD_LOGIC;
    \s_axil_rdata_reg_reg[17]\ : out STD_LOGIC;
    \s_axil_rdata_reg_reg[16]\ : out STD_LOGIC;
    \s_axil_rdata_reg_reg[15]\ : out STD_LOGIC;
    \s_axil_rdata_reg_reg[14]\ : out STD_LOGIC;
    \s_axil_rdata_reg_reg[13]\ : out STD_LOGIC;
    \s_axil_rdata_reg_reg[12]\ : out STD_LOGIC;
    \s_axil_rdata_reg_reg[11]\ : out STD_LOGIC;
    \s_axil_rdata_reg_reg[10]\ : out STD_LOGIC;
    \s_axil_rdata_reg_reg[9]\ : out STD_LOGIC;
    \s_axil_rdata_reg_reg[8]\ : out STD_LOGIC;
    \s_axil_rdata_reg_reg[7]\ : out STD_LOGIC;
    \s_axil_rdata_reg_reg[6]\ : out STD_LOGIC;
    \s_axil_rdata_reg_reg[5]\ : out STD_LOGIC;
    \s_axil_rdata_reg_reg[4]\ : out STD_LOGIC;
    \s_axil_rdata_reg_reg[3]\ : out STD_LOGIC;
    \s_axil_rdata_reg_reg[2]\ : out STD_LOGIC;
    \s_axil_rdata_reg_reg[1]\ : out STD_LOGIC;
    \s_axil_rdata_reg_reg[1]_0\ : out STD_LOGIC;
    \s_axil_rdata_reg_reg[0]\ : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    iTrigClk : in STD_LOGIC;
    s_axil_rstn_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axil_clk : in STD_LOGIC;
    \roTrigDMAStart_reg[0]\ : in STD_LOGIC;
    \roTrigResetn_reg[0]\ : in STD_LOGIC;
    s_rst_sync2_reg0 : in STD_LOGIC;
    wTrigMuxOutOrigin : in STD_LOGIC_VECTOR ( 0 to 0 );
    wTrigMuxOut : in STD_LOGIC;
    \rTrigOutData_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wTrigResetn : in STD_LOGIC;
    iTrigRstn : in STD_LOGIC;
    \roTrigResetn_reg[0]_0\ : in STD_LOGIC;
    \rTrigOut_reg[0]\ : in STD_LOGIC;
    s_axil_rstn : in STD_LOGIC;
    s_axil_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rTrigDMADDRSpace_reg[23]\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \rTrigGenLOGTime_reg[0]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \roTrigDMAPosition_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \roTrigDMALength_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \roTrigDMAStartAddr_reg[31]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \rTrigOutOrigin_reg[1]\ : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TriggerDMA;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TriggerDMA is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_dma_n_10 : STD_LOGIC;
  signal axi_dma_n_11 : STD_LOGIC;
  signal axi_dma_n_12 : STD_LOGIC;
  signal axi_dma_n_7 : STD_LOGIC;
  signal axi_dma_n_8 : STD_LOGIC;
  signal axi_dma_n_9 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \fifo_inst/m_rst_sync3_reg\ : STD_LOGIC;
  signal \fifo_inst/s_rst_sync3_reg\ : STD_LOGIC;
  signal fifo_inst_0_n_6 : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^genblk1[0].rtrigvectorpendingcnt_reg[0]_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPendingCnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending[0]_i_10_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending[0]_i_11_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending[0]_i_13_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending[0]_i_14_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending[0]_i_15_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending[0]_i_16_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending[0]_i_17_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending[0]_i_18_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending[0]_i_19_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending[0]_i_20_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending[0]_i_22_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending[0]_i_23_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending[0]_i_24_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending[0]_i_25_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending[0]_i_26_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending[0]_i_27_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending[0]_i_28_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending[0]_i_29_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending[0]_i_30_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending[0]_i_31_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending[0]_i_32_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending[0]_i_33_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending[0]_i_34_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending[0]_i_35_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending[0]_i_36_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending[0]_i_37_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending[0]_i_4_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending[0]_i_5_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending[0]_i_6_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending[0]_i_7_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending[0]_i_8_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending[0]_i_9_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending_reg[0]_i_12_n_1\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending_reg[0]_i_12_n_2\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending_reg[0]_i_12_n_3\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending_reg[0]_i_21_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending_reg[0]_i_21_n_1\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending_reg[0]_i_21_n_2\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending_reg[0]_i_21_n_3\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \genblk1[0].rTrigVectorPending_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \genblk1[1].rTrigVectorPendingCnt_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPendingCnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending[1]_i_10_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending[1]_i_11_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending[1]_i_12_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending[1]_i_13_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending[1]_i_15_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending[1]_i_16_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending[1]_i_17_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending[1]_i_18_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending[1]_i_19_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending[1]_i_20_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending[1]_i_21_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending[1]_i_22_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending[1]_i_24_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending[1]_i_25_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending[1]_i_26_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending[1]_i_27_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending[1]_i_28_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending[1]_i_29_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending[1]_i_30_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending[1]_i_31_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending[1]_i_32_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending[1]_i_33_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending[1]_i_34_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending[1]_i_35_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending[1]_i_36_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending[1]_i_37_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending[1]_i_38_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending[1]_i_39_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending[1]_i_4_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending[1]_i_6_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending[1]_i_7_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending[1]_i_8_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending[1]_i_9_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending_reg[1]_i_14_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending_reg[1]_i_14_n_1\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending_reg[1]_i_14_n_2\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending_reg[1]_i_14_n_3\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending_reg[1]_i_23_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending_reg[1]_i_23_n_1\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending_reg[1]_i_23_n_2\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending_reg[1]_i_23_n_3\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending_reg[1]_i_5_n_1\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending_reg[1]_i_5_n_2\ : STD_LOGIC;
  signal \genblk1[1].rTrigVectorPending_reg[1]_i_5_n_3\ : STD_LOGIC;
  signal m_status_good_frame_0 : STD_LOGIC;
  signal m_status_good_frame_0_D1 : STD_LOGIC;
  signal m_status_good_frame_0_D2 : STD_LOGIC;
  signal m_status_good_frame_0_cached_reg_n_0 : STD_LOGIC;
  signal m_status_good_frame_1 : STD_LOGIC;
  signal m_status_good_frame_1_D1 : STD_LOGIC;
  signal m_status_good_frame_1_D2 : STD_LOGIC;
  signal m_status_good_frame_1_cached_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_22_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal p_2_out : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal \rCAP_cur_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \rCAP_cur_state[3]_i_10_n_0\ : STD_LOGIC;
  signal \rCAP_cur_state[3]_i_11_n_0\ : STD_LOGIC;
  signal \rCAP_cur_state[3]_i_12_n_0\ : STD_LOGIC;
  signal \rCAP_cur_state[3]_i_13_n_0\ : STD_LOGIC;
  signal \rCAP_cur_state[3]_i_14_n_0\ : STD_LOGIC;
  signal \rCAP_cur_state[3]_i_15_n_0\ : STD_LOGIC;
  signal \rCAP_cur_state[3]_i_16_n_0\ : STD_LOGIC;
  signal \rCAP_cur_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \rCAP_cur_state[3]_i_5_n_0\ : STD_LOGIC;
  signal \rCAP_cur_state[3]_i_6_n_0\ : STD_LOGIC;
  signal \rCAP_cur_state[3]_i_7_n_0\ : STD_LOGIC;
  signal \rCAP_cur_state[3]_i_9_n_0\ : STD_LOGIC;
  signal \rCAP_cur_state_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \rCAP_cur_state_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \rCAP_cur_state_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \rCAP_cur_state_reg[3]_i_4_n_1\ : STD_LOGIC;
  signal \rCAP_cur_state_reg[3]_i_4_n_2\ : STD_LOGIC;
  signal \rCAP_cur_state_reg[3]_i_4_n_3\ : STD_LOGIC;
  signal \rCAP_cur_state_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \rCAP_cur_state_reg[3]_i_8_n_1\ : STD_LOGIC;
  signal \rCAP_cur_state_reg[3]_i_8_n_2\ : STD_LOGIC;
  signal \rCAP_cur_state_reg[3]_i_8_n_3\ : STD_LOGIC;
  signal rCAP_nxt_state : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal rDMAFIFOSel : STD_LOGIC;
  signal rFIFOAddress1 : STD_LOGIC_VECTOR ( 22 downto 1 );
  signal \rFIFOAddress[0]_i_1_n_0\ : STD_LOGIC;
  signal \rFIFOAddress[10]_i_1_n_0\ : STD_LOGIC;
  signal \rFIFOAddress[11]_i_1_n_0\ : STD_LOGIC;
  signal \rFIFOAddress[12]_i_1_n_0\ : STD_LOGIC;
  signal \rFIFOAddress[13]_i_1_n_0\ : STD_LOGIC;
  signal \rFIFOAddress[14]_i_1_n_0\ : STD_LOGIC;
  signal \rFIFOAddress[15]_i_1_n_0\ : STD_LOGIC;
  signal \rFIFOAddress[16]_i_1_n_0\ : STD_LOGIC;
  signal \rFIFOAddress[17]_i_1_n_0\ : STD_LOGIC;
  signal \rFIFOAddress[18]_i_1_n_0\ : STD_LOGIC;
  signal \rFIFOAddress[19]_i_1_n_0\ : STD_LOGIC;
  signal \rFIFOAddress[1]_i_1_n_0\ : STD_LOGIC;
  signal \rFIFOAddress[20]_i_1_n_0\ : STD_LOGIC;
  signal \rFIFOAddress[21]_i_1_n_0\ : STD_LOGIC;
  signal \rFIFOAddress[22]_i_1_n_0\ : STD_LOGIC;
  signal \rFIFOAddress[2]_i_1_n_0\ : STD_LOGIC;
  signal \rFIFOAddress[3]_i_1_n_0\ : STD_LOGIC;
  signal \rFIFOAddress[4]_i_1_n_0\ : STD_LOGIC;
  signal \rFIFOAddress[5]_i_1_n_0\ : STD_LOGIC;
  signal \rFIFOAddress[6]_i_1_n_0\ : STD_LOGIC;
  signal \rFIFOAddress[7]_i_1_n_0\ : STD_LOGIC;
  signal \rFIFOAddress[8]_i_1_n_0\ : STD_LOGIC;
  signal \rFIFOAddress[9]_i_1_n_0\ : STD_LOGIC;
  signal \rFIFOAddress_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \rFIFOAddress_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \rFIFOAddress_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \rFIFOAddress_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \rFIFOAddress_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \rFIFOAddress_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \rFIFOAddress_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \rFIFOAddress_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \rFIFOAddress_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \rFIFOAddress_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \rFIFOAddress_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \rFIFOAddress_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \rFIFOAddress_reg[22]_i_2_n_3\ : STD_LOGIC;
  signal \rFIFOAddress_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \rFIFOAddress_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \rFIFOAddress_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \rFIFOAddress_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \rFIFOAddress_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \rFIFOAddress_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \rFIFOAddress_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \rFIFOAddress_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \rFIFOAddress_reg_n_0_[0]\ : STD_LOGIC;
  signal \rFIFOAddress_reg_n_0_[10]\ : STD_LOGIC;
  signal \rFIFOAddress_reg_n_0_[11]\ : STD_LOGIC;
  signal \rFIFOAddress_reg_n_0_[12]\ : STD_LOGIC;
  signal \rFIFOAddress_reg_n_0_[13]\ : STD_LOGIC;
  signal \rFIFOAddress_reg_n_0_[14]\ : STD_LOGIC;
  signal \rFIFOAddress_reg_n_0_[15]\ : STD_LOGIC;
  signal \rFIFOAddress_reg_n_0_[16]\ : STD_LOGIC;
  signal \rFIFOAddress_reg_n_0_[17]\ : STD_LOGIC;
  signal \rFIFOAddress_reg_n_0_[18]\ : STD_LOGIC;
  signal \rFIFOAddress_reg_n_0_[19]\ : STD_LOGIC;
  signal \rFIFOAddress_reg_n_0_[1]\ : STD_LOGIC;
  signal \rFIFOAddress_reg_n_0_[20]\ : STD_LOGIC;
  signal \rFIFOAddress_reg_n_0_[21]\ : STD_LOGIC;
  signal \rFIFOAddress_reg_n_0_[22]\ : STD_LOGIC;
  signal \rFIFOAddress_reg_n_0_[2]\ : STD_LOGIC;
  signal \rFIFOAddress_reg_n_0_[3]\ : STD_LOGIC;
  signal \rFIFOAddress_reg_n_0_[4]\ : STD_LOGIC;
  signal \rFIFOAddress_reg_n_0_[5]\ : STD_LOGIC;
  signal \rFIFOAddress_reg_n_0_[6]\ : STD_LOGIC;
  signal \rFIFOAddress_reg_n_0_[8]\ : STD_LOGIC;
  signal \rFIFOAddress_reg_n_0_[9]\ : STD_LOGIC;
  signal rFIFOData : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \rFIFOData[0]_i_1_n_0\ : STD_LOGIC;
  signal \rFIFOData[10]_i_1_n_0\ : STD_LOGIC;
  signal \rFIFOData[11]_i_1_n_0\ : STD_LOGIC;
  signal \rFIFOData[12]_i_1_n_0\ : STD_LOGIC;
  signal \rFIFOData[13]_i_1_n_0\ : STD_LOGIC;
  signal \rFIFOData[14]_i_1_n_0\ : STD_LOGIC;
  signal \rFIFOData[15]_i_1_n_0\ : STD_LOGIC;
  signal \rFIFOData[1]_i_1_n_0\ : STD_LOGIC;
  signal \rFIFOData[2]_i_1_n_0\ : STD_LOGIC;
  signal \rFIFOData[3]_i_1_n_0\ : STD_LOGIC;
  signal \rFIFOData[4]_i_1_n_0\ : STD_LOGIC;
  signal \rFIFOData[5]_i_1_n_0\ : STD_LOGIC;
  signal \rFIFOData[6]_i_1_n_0\ : STD_LOGIC;
  signal \rFIFOData[7]_i_1_n_0\ : STD_LOGIC;
  signal \rFIFOData[8]_i_1_n_0\ : STD_LOGIC;
  signal \rFIFOData[9]_i_1_n_0\ : STD_LOGIC;
  signal rFIFOValid : STD_LOGIC;
  signal \rFIFOValid[0]_i_1_n_0\ : STD_LOGIC;
  signal rStateToFINISHIntr_i_1_n_0 : STD_LOGIC;
  signal rStateToFINISHIntr_i_2_n_0 : STD_LOGIC;
  signal rStateToFINISHIntr_m : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rStateToFINISHIntr_m[0]_i_10_n_0\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m[0]_i_14_n_0\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m[0]_i_15_n_0\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m[0]_i_16_n_0\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m[0]_i_17_n_0\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m[0]_i_3_n_0\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m[0]_i_4_n_0\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m[0]_i_5_n_0\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m[0]_i_7_n_0\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m[0]_i_8_n_0\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m[0]_i_9_n_0\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_12_n_1\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_12_n_2\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_12_n_3\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_13_n_1\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_13_n_2\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_13_n_3\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_18_n_1\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_18_n_2\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_18_n_3\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_19_n_0\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_19_n_1\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_19_n_2\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_19_n_3\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_20_n_1\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_20_n_2\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_20_n_3\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_21_n_0\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_21_n_1\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_21_n_2\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_21_n_3\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_22_n_0\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_22_n_1\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_22_n_2\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_22_n_3\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_6_n_1\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_6_n_2\ : STD_LOGIC;
  signal \rStateToFINISHIntr_m_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal rStateToTDIntr_i_1_n_0 : STD_LOGIC;
  signal rStateToTDIntr_i_2_n_0 : STD_LOGIC;
  signal rStateToTDIntr_m : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \rStateToTDIntr_m[0]_i_1_n_0\ : STD_LOGIC;
  signal \rStateToTDIntr_m__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rStateToWAITIntr_i_2_n_0 : STD_LOGIC;
  signal rStateToWAITIntr_m : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \rStateToWAITIntr_m[0]_i_1_n_0\ : STD_LOGIC;
  signal \rStateToWAITIntr_m__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rTrigDMALength : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rTrigDMAPosition : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rTrigDMAStartAddr : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal rTrigDataCounter : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rTrigDataCounter1 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal rTrigDataCounter2 : STD_LOGIC;
  signal \rTrigDataCounter[0]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[0]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[10]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[10]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[11]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[11]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[12]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[12]_i_3_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[13]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[13]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[14]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[14]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[15]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[15]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[16]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[16]_i_3_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[17]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[17]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[18]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[18]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[19]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[19]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[1]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[1]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[20]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[20]_i_3_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[21]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[21]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[22]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[22]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[23]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[23]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[24]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[24]_i_3_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[25]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[25]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[26]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[26]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[27]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[27]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[28]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[28]_i_3_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[29]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[29]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[2]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[2]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[30]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[30]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[31]_i_10_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[31]_i_11_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[31]_i_12_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[31]_i_13_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[31]_i_15_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[31]_i_16_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[31]_i_17_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[31]_i_18_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[31]_i_19_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[31]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[31]_i_20_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[31]_i_21_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[31]_i_22_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[31]_i_24_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[31]_i_25_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[31]_i_26_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[31]_i_27_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[31]_i_28_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[31]_i_29_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[31]_i_30_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[31]_i_31_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[31]_i_32_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[31]_i_33_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[31]_i_34_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[31]_i_35_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[31]_i_36_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[31]_i_37_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[31]_i_38_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[31]_i_39_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[31]_i_3_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[31]_i_6_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[31]_i_7_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[31]_i_8_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[31]_i_9_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[3]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[3]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[4]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[4]_i_3_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[5]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[5]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[6]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[6]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[7]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[7]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[8]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[8]_i_3_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[9]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter[9]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[31]_i_14_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[31]_i_14_n_1\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[31]_i_14_n_2\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[31]_i_14_n_3\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[31]_i_23_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[31]_i_23_n_1\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[31]_i_23_n_2\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[31]_i_23_n_3\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[31]_i_4_n_1\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[31]_i_4_n_2\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[31]_i_5_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[31]_i_5_n_1\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[31]_i_5_n_2\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \rTrigDataCounter_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal rTrigToggle0 : STD_LOGIC;
  signal rTrigToggle1 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \rTrigToggle[23]_i_10_n_0\ : STD_LOGIC;
  signal \rTrigToggle[23]_i_11_n_0\ : STD_LOGIC;
  signal \rTrigToggle[23]_i_12_n_0\ : STD_LOGIC;
  signal \rTrigToggle[23]_i_16_n_0\ : STD_LOGIC;
  signal \rTrigToggle[23]_i_17_n_0\ : STD_LOGIC;
  signal \rTrigToggle[23]_i_18_n_0\ : STD_LOGIC;
  signal \rTrigToggle[23]_i_19_n_0\ : STD_LOGIC;
  signal \rTrigToggle[23]_i_1_n_0\ : STD_LOGIC;
  signal \rTrigToggle[23]_i_5_n_0\ : STD_LOGIC;
  signal \rTrigToggle[23]_i_6_n_0\ : STD_LOGIC;
  signal \rTrigToggle[23]_i_7_n_0\ : STD_LOGIC;
  signal \rTrigToggle[23]_i_9_n_0\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_13_n_2\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_13_n_3\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_14_n_0\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_14_n_1\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_14_n_2\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_14_n_3\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_15_n_0\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_15_n_1\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_15_n_2\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_15_n_3\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_20_n_0\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_20_n_1\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_20_n_2\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_20_n_3\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_21_n_0\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_21_n_1\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_21_n_2\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_21_n_3\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_22_n_0\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_22_n_1\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_22_n_2\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_22_n_3\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_23_n_0\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_23_n_1\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_23_n_2\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_23_n_3\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_24_n_0\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_24_n_1\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_24_n_2\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_24_n_3\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_4_n_1\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_4_n_2\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_4_n_3\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_8_n_0\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_8_n_1\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_8_n_2\ : STD_LOGIC;
  signal \rTrigToggle_reg[23]_i_8_n_3\ : STD_LOGIC;
  signal \rTrigVector[1]_i_1_n_0\ : STD_LOGIC;
  signal s_axis_write_data_tlast : STD_LOGIC;
  signal s_axis_write_data_tready : STD_LOGIC;
  signal s_axis_write_data_tvalid : STD_LOGIC;
  signal s_axis_write_desc_addr : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal \s_axis_write_desc_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg_n_0_[13]\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg_n_0_[14]\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg_n_0_[15]\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg_n_0_[16]\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg_n_0_[17]\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg_n_0_[18]\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg_n_0_[19]\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg_n_0_[20]\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg_n_0_[21]\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg_n_0_[22]\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg_n_0_[23]\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg_n_0_[24]\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg_n_0_[25]\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg_n_0_[26]\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg_n_0_[27]\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg_n_0_[28]\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg_n_0_[29]\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg_n_0_[30]\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg_n_0_[31]\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \s_axis_write_desc_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal s_axis_write_desc_len : STD_LOGIC_VECTOR ( 8 to 8 );
  signal s_axis_write_desc_ready : STD_LOGIC;
  signal s_axis_write_desc_valid_reg_n_0 : STD_LOGIC;
  signal wCAPDone : STD_LOGIC;
  signal wCAPDone2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal wFIFOEOF : STD_LOGIC;
  signal wFIFOSel : STD_LOGIC;
  signal wTrigStatus : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal wTrigToggle : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal wTrigVector : STD_LOGIC_VECTOR ( 1 to 1 );
  signal wTrigVectorPending : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wm_axis_tdata_0 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal wm_axis_tdata_1 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal wm_axis_tkeep_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wm_axis_tkeep_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wm_axis_tlast_0 : STD_LOGIC;
  signal wm_axis_tlast_1 : STD_LOGIC;
  signal wm_axis_tuser_0 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal wm_axis_tvalid_0 : STD_LOGIC;
  signal wm_axis_tvalid_1 : STD_LOGIC;
  signal \NLW_genblk1[0].rTrigVectorPendingCnt_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_genblk1[0].rTrigVectorPending_reg[0]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk1[0].rTrigVectorPending_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk1[0].rTrigVectorPending_reg[0]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk1[0].rTrigVectorPending_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk1[1].rTrigVectorPendingCnt_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_genblk1[1].rTrigVectorPending_reg[1]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk1[1].rTrigVectorPending_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk1[1].rTrigVectorPending_reg[1]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk1[1].rTrigVectorPending_reg[1]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rCAP_cur_state_reg[3]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_rCAP_cur_state_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rCAP_cur_state_reg[3]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rCAP_cur_state_reg[3]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rFIFOAddress_reg[22]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rFIFOAddress_reg[22]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rStateToFINISHIntr_m_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_rStateToFINISHIntr_m_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rStateToFINISHIntr_m_reg[0]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rStateToFINISHIntr_m_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_rStateToFINISHIntr_m_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rStateToFINISHIntr_m_reg[0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rTrigDataCounter_reg[31]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rTrigDataCounter_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rTrigDataCounter_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_rTrigDataCounter_reg[31]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rTrigDataCounter_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rTrigDataCounter_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rTrigToggle_reg[23]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rTrigToggle_reg[23]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_rTrigToggle_reg[23]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_rTrigToggle_reg[23]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rTrigToggle_reg[23]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rTrigToggle_reg[23]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rCAP_cur_state[3]_i_2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \rFIFOAddress[21]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \rFIFOData[0]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \rFIFOData[10]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \rFIFOData[11]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \rFIFOData[12]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \rFIFOData[13]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \rFIFOData[14]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \rFIFOData[15]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \rFIFOData[1]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \rFIFOData[2]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \rFIFOData[3]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \rFIFOData[4]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \rFIFOData[5]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \rFIFOData[6]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \rFIFOData[7]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \rFIFOData[8]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \rFIFOData[9]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \rFIFOValid[0]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \rStateToWAITIntr_m[0]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \rTrigDataCounter[0]_i_2\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \rTrigDataCounter[10]_i_2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \rTrigDataCounter[11]_i_2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \rTrigDataCounter[12]_i_3\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \rTrigDataCounter[13]_i_2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \rTrigDataCounter[14]_i_2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \rTrigDataCounter[15]_i_2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \rTrigDataCounter[16]_i_3\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \rTrigDataCounter[17]_i_2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \rTrigDataCounter[18]_i_2\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \rTrigDataCounter[19]_i_2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \rTrigDataCounter[1]_i_2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \rTrigDataCounter[20]_i_3\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \rTrigDataCounter[21]_i_2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \rTrigDataCounter[22]_i_2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \rTrigDataCounter[23]_i_2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \rTrigDataCounter[24]_i_3\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \rTrigDataCounter[25]_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \rTrigDataCounter[26]_i_2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \rTrigDataCounter[27]_i_2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \rTrigDataCounter[28]_i_3\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \rTrigDataCounter[29]_i_2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \rTrigDataCounter[2]_i_2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \rTrigDataCounter[30]_i_2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \rTrigDataCounter[31]_i_3\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \rTrigDataCounter[3]_i_2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \rTrigDataCounter[4]_i_3\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \rTrigDataCounter[5]_i_2\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \rTrigDataCounter[6]_i_2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \rTrigDataCounter[7]_i_2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \rTrigDataCounter[8]_i_3\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \rTrigDataCounter[9]_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \rTrigToggle[10]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \rTrigToggle[11]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \rTrigToggle[12]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \rTrigToggle[13]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \rTrigToggle[14]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \rTrigToggle[15]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \rTrigToggle[16]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \rTrigToggle[17]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \rTrigToggle[18]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \rTrigToggle[19]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \rTrigToggle[20]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \rTrigToggle[21]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \rTrigToggle[22]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \rTrigToggle[23]_i_2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \rTrigToggle[2]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \rTrigToggle[3]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \rTrigToggle[4]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \rTrigToggle[5]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \rTrigToggle[6]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \rTrigToggle[7]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \rTrigToggle[8]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \rTrigToggle[9]_i_1\ : label is "soft_lutpair167";
begin
  CO(0) <= \^co\(0);
  Q(0) <= \^q\(0);
  \genblk1[0].rTrigVectorPendingCnt_reg[0]_0\ <= \^genblk1[0].rtrigvectorpendingcnt_reg[0]_0\;
axi_dma: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma
     port map (
      E(0) => axi_dma_n_8,
      Q(28) => \s_axis_write_desc_addr_reg_n_0_[31]\,
      Q(27) => \s_axis_write_desc_addr_reg_n_0_[30]\,
      Q(26) => \s_axis_write_desc_addr_reg_n_0_[29]\,
      Q(25) => \s_axis_write_desc_addr_reg_n_0_[28]\,
      Q(24) => \s_axis_write_desc_addr_reg_n_0_[27]\,
      Q(23) => \s_axis_write_desc_addr_reg_n_0_[26]\,
      Q(22) => \s_axis_write_desc_addr_reg_n_0_[25]\,
      Q(21) => \s_axis_write_desc_addr_reg_n_0_[24]\,
      Q(20) => \s_axis_write_desc_addr_reg_n_0_[23]\,
      Q(19) => \s_axis_write_desc_addr_reg_n_0_[22]\,
      Q(18) => \s_axis_write_desc_addr_reg_n_0_[21]\,
      Q(17) => \s_axis_write_desc_addr_reg_n_0_[20]\,
      Q(16) => \s_axis_write_desc_addr_reg_n_0_[19]\,
      Q(15) => \s_axis_write_desc_addr_reg_n_0_[18]\,
      Q(14) => \s_axis_write_desc_addr_reg_n_0_[17]\,
      Q(13) => \s_axis_write_desc_addr_reg_n_0_[16]\,
      Q(12) => \s_axis_write_desc_addr_reg_n_0_[15]\,
      Q(11) => \s_axis_write_desc_addr_reg_n_0_[14]\,
      Q(10) => \s_axis_write_desc_addr_reg_n_0_[13]\,
      Q(9) => \s_axis_write_desc_addr_reg_n_0_[12]\,
      Q(8) => \s_axis_write_desc_addr_reg_n_0_[11]\,
      Q(7) => \s_axis_write_desc_addr_reg_n_0_[10]\,
      Q(6) => \s_axis_write_desc_addr_reg_n_0_[9]\,
      Q(5) => \s_axis_write_desc_addr_reg_n_0_[8]\,
      Q(4) => \s_axis_write_desc_addr_reg_n_0_[7]\,
      Q(3) => \s_axis_write_desc_addr_reg_n_0_[6]\,
      Q(2) => \s_axis_write_desc_addr_reg_n_0_[5]\,
      Q(1) => \s_axis_write_desc_addr_reg_n_0_[4]\,
      Q(0) => \s_axis_write_desc_addr_reg_n_0_[3]\,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(63 downto 0) => m_axi_wdata(63 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(7 downto 0) => m_axi_wstrb(7 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      m_status_good_frame_0_D2 => m_status_good_frame_0_D2,
      m_status_good_frame_0_cached_reg => axi_dma_n_9,
      m_status_good_frame_0_cached_reg_0 => m_status_good_frame_0_cached_reg_n_0,
      m_status_good_frame_1_D2 => m_status_good_frame_1_D2,
      m_status_good_frame_1_cached_reg => axi_dma_n_7,
      m_status_good_frame_1_cached_reg_0 => m_status_good_frame_1_cached_reg_n_0,
      mem_read_data_reg(72) => wm_axis_tlast_1,
      mem_read_data_reg(71 downto 64) => wm_axis_tkeep_1(7 downto 0),
      mem_read_data_reg(63 downto 0) => wm_axis_tdata_1(63 downto 0),
      mem_reg_1 => axi_dma_n_11,
      mem_reg_1_0 => axi_dma_n_12,
      mem_reg_1_1(72) => wm_axis_tlast_0,
      mem_reg_1_1(71 downto 64) => wm_axis_tkeep_0(7 downto 0),
      mem_reg_1_1(63 downto 0) => wm_axis_tdata_0(63 downto 0),
      mem_reg_1_2 => fifo_inst_0_n_6,
      rDMAFIFOSel => rDMAFIFOSel,
      rDMAFIFOSel_reg => axi_dma_n_10,
      s_axil_clk => s_axil_clk,
      s_axil_rstn => s_axil_rstn,
      s_axil_rstn_0(0) => s_axil_rstn_0(0),
      s_axis_write_data_tlast => s_axis_write_data_tlast,
      s_axis_write_data_tready => s_axis_write_data_tready,
      s_axis_write_data_tvalid => s_axis_write_data_tvalid,
      s_axis_write_desc_len(0) => s_axis_write_desc_len(8),
      s_axis_write_desc_ready => s_axis_write_desc_ready,
      s_axis_write_desc_valid_reg => s_axis_write_desc_valid_reg_n_0,
      wm_axis_tvalid_0 => wm_axis_tvalid_0,
      wm_axis_tvalid_1 => wm_axis_tvalid_1
    );
fifo_inst_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo_adapter
     port map (
      Q(15 downto 0) => rFIFOData(15 downto 0),
      SR(0) => SR(0),
      iTrigClk => iTrigClk,
      m_rst_sync1_reg => m_rst_sync1_reg,
      m_rst_sync3_reg => \fifo_inst/m_rst_sync3_reg\,
      m_status_good_frame_0 => m_status_good_frame_0,
      mem_read_data_reg(101 downto 73) => wm_axis_tuser_0(28 downto 0),
      mem_read_data_reg(72) => wm_axis_tlast_0,
      mem_read_data_reg(71 downto 64) => wm_axis_tkeep_0(7 downto 0),
      mem_read_data_reg(63 downto 0) => wm_axis_tdata_0(63 downto 0),
      mem_reg_1(0) => wm_axis_tlast_1,
      rDMAFIFOSel => rDMAFIFOSel,
      rDMAFIFOSel_reg => axi_dma_n_11,
      \rFIFOAddress_reg[22]\(20) => \rFIFOAddress_reg_n_0_[22]\,
      \rFIFOAddress_reg[22]\(19) => \rFIFOAddress_reg_n_0_[21]\,
      \rFIFOAddress_reg[22]\(18) => \rFIFOAddress_reg_n_0_[20]\,
      \rFIFOAddress_reg[22]\(17) => \rFIFOAddress_reg_n_0_[19]\,
      \rFIFOAddress_reg[22]\(16) => \rFIFOAddress_reg_n_0_[18]\,
      \rFIFOAddress_reg[22]\(15) => \rFIFOAddress_reg_n_0_[17]\,
      \rFIFOAddress_reg[22]\(14) => \rFIFOAddress_reg_n_0_[16]\,
      \rFIFOAddress_reg[22]\(13) => \rFIFOAddress_reg_n_0_[15]\,
      \rFIFOAddress_reg[22]\(12) => \rFIFOAddress_reg_n_0_[14]\,
      \rFIFOAddress_reg[22]\(11) => \rFIFOAddress_reg_n_0_[13]\,
      \rFIFOAddress_reg[22]\(10) => \rFIFOAddress_reg_n_0_[12]\,
      \rFIFOAddress_reg[22]\(9) => \rFIFOAddress_reg_n_0_[11]\,
      \rFIFOAddress_reg[22]\(8) => \rFIFOAddress_reg_n_0_[10]\,
      \rFIFOAddress_reg[22]\(7) => \rFIFOAddress_reg_n_0_[9]\,
      \rFIFOAddress_reg[22]\(6) => \rFIFOAddress_reg_n_0_[8]\,
      \rFIFOAddress_reg[22]\(5) => wFIFOSel,
      \rFIFOAddress_reg[22]\(4) => \rFIFOAddress_reg_n_0_[6]\,
      \rFIFOAddress_reg[22]\(3) => \rFIFOAddress_reg_n_0_[5]\,
      \rFIFOAddress_reg[22]\(2) => \rFIFOAddress_reg_n_0_[4]\,
      \rFIFOAddress_reg[22]\(1) => \rFIFOAddress_reg_n_0_[3]\,
      \rFIFOAddress_reg[22]\(0) => \rFIFOAddress_reg_n_0_[2]\,
      rFIFOValid => rFIFOValid,
      \roTrigResetn_reg[0]\ => \roTrigResetn_reg[0]\,
      \roTrigResetn_reg[0]_0\ => \roTrigResetn_reg[0]_0\,
      s_axil_clk => s_axil_clk,
      s_axis_write_data_tready => s_axis_write_data_tready,
      s_rst_sync1_reg => s_rst_sync1_reg,
      s_rst_sync2_reg0 => s_rst_sync2_reg0,
      s_rst_sync3_reg => \fifo_inst/s_rst_sync3_reg\,
      \state_reg_reg[2]\ => fifo_inst_0_n_6,
      wFIFOEOF => wFIFOEOF,
      wm_axis_tvalid_0 => wm_axis_tvalid_0,
      wm_axis_tvalid_1 => wm_axis_tvalid_1
    );
fifo_inst_1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo_adapter__parameterized0\
     port map (
      CO(0) => wCAPDone,
      D(28 downto 0) => s_axis_write_desc_addr(31 downto 3),
      Q(15 downto 0) => rFIFOData(15 downto 0),
      SR(0) => SR(0),
      iTrigClk => iTrigClk,
      m_rst_sync3_reg => \fifo_inst/m_rst_sync3_reg\,
      m_status_good_frame_0_cached_reg => m_status_good_frame_0_cached_reg_n_0,
      m_status_good_frame_1 => m_status_good_frame_1,
      mem_read_data_reg(29 downto 1) => wm_axis_tuser_0(28 downto 0),
      mem_read_data_reg(0) => wm_axis_tlast_0,
      rDMAFIFOSel => rDMAFIFOSel,
      \rFIFOAddress_reg[22]\(22) => \rFIFOAddress_reg_n_0_[22]\,
      \rFIFOAddress_reg[22]\(21) => \rFIFOAddress_reg_n_0_[21]\,
      \rFIFOAddress_reg[22]\(20) => \rFIFOAddress_reg_n_0_[20]\,
      \rFIFOAddress_reg[22]\(19) => \rFIFOAddress_reg_n_0_[19]\,
      \rFIFOAddress_reg[22]\(18) => \rFIFOAddress_reg_n_0_[18]\,
      \rFIFOAddress_reg[22]\(17) => \rFIFOAddress_reg_n_0_[17]\,
      \rFIFOAddress_reg[22]\(16) => \rFIFOAddress_reg_n_0_[16]\,
      \rFIFOAddress_reg[22]\(15) => \rFIFOAddress_reg_n_0_[15]\,
      \rFIFOAddress_reg[22]\(14) => \rFIFOAddress_reg_n_0_[14]\,
      \rFIFOAddress_reg[22]\(13) => \rFIFOAddress_reg_n_0_[13]\,
      \rFIFOAddress_reg[22]\(12) => \rFIFOAddress_reg_n_0_[12]\,
      \rFIFOAddress_reg[22]\(11) => \rFIFOAddress_reg_n_0_[11]\,
      \rFIFOAddress_reg[22]\(10) => \rFIFOAddress_reg_n_0_[10]\,
      \rFIFOAddress_reg[22]\(9) => \rFIFOAddress_reg_n_0_[9]\,
      \rFIFOAddress_reg[22]\(8) => \rFIFOAddress_reg_n_0_[8]\,
      \rFIFOAddress_reg[22]\(7) => wFIFOSel,
      \rFIFOAddress_reg[22]\(6) => \rFIFOAddress_reg_n_0_[6]\,
      \rFIFOAddress_reg[22]\(5) => \rFIFOAddress_reg_n_0_[5]\,
      \rFIFOAddress_reg[22]\(4) => \rFIFOAddress_reg_n_0_[4]\,
      \rFIFOAddress_reg[22]\(3) => \rFIFOAddress_reg_n_0_[3]\,
      \rFIFOAddress_reg[22]\(2) => \rFIFOAddress_reg_n_0_[2]\,
      \rFIFOAddress_reg[22]\(1) => \rFIFOAddress_reg_n_0_[1]\,
      \rFIFOAddress_reg[22]\(0) => \rFIFOAddress_reg_n_0_[0]\,
      rFIFOValid => rFIFOValid,
      \rTrigDMAStartAddr_reg[31]\(29 downto 0) => rTrigDMAStartAddr(31 downto 2),
      \roTrigResetn_reg[0]\ => \roTrigResetn_reg[0]_0\,
      s_axil_clk => s_axil_clk,
      s_axis_write_data_tlast => s_axis_write_data_tlast,
      s_axis_write_data_tready => s_axis_write_data_tready,
      s_axis_write_data_tready_reg_reg => axi_dma_n_12,
      s_axis_write_data_tvalid => s_axis_write_data_tvalid,
      s_axis_write_desc_ready => s_axis_write_desc_ready,
      s_axis_write_desc_valid_reg => s_axis_write_desc_valid_reg_n_0,
      s_rst_sync3_reg => \fifo_inst/s_rst_sync3_reg\,
      \status_fifo_wr_ptr_reg_reg[0]\(72) => wm_axis_tlast_1,
      \status_fifo_wr_ptr_reg_reg[0]\(71 downto 64) => wm_axis_tkeep_1(7 downto 0),
      \status_fifo_wr_ptr_reg_reg[0]\(63 downto 0) => wm_axis_tdata_1(63 downto 0),
      wFIFOEOF => wFIFOEOF,
      wm_axis_tvalid_0 => wm_axis_tvalid_0,
      wm_axis_tvalid_1 => wm_axis_tvalid_1
    );
\genblk1[0].rTrigVectorPendingCnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^genblk1[0].rtrigvectorpendingcnt_reg[0]_0\,
      I1 => wTrigResetn,
      I2 => iTrigRstn,
      O => clear
    );
\genblk1[0].rTrigVectorPendingCnt[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \genblk1[0].rTrigVectorPendingCnt_reg\(0),
      O => \genblk1[0].rTrigVectorPendingCnt[0]_i_3_n_0\
    );
\genblk1[0].rTrigVectorPendingCnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[0].rTrigVectorPendingCnt_reg[0]_i_2_n_7\,
      Q => \genblk1[0].rTrigVectorPendingCnt_reg\(0),
      R => clear
    );
\genblk1[0].rTrigVectorPendingCnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \genblk1[0].rTrigVectorPendingCnt_reg[0]_i_2_n_0\,
      CO(2) => \genblk1[0].rTrigVectorPendingCnt_reg[0]_i_2_n_1\,
      CO(1) => \genblk1[0].rTrigVectorPendingCnt_reg[0]_i_2_n_2\,
      CO(0) => \genblk1[0].rTrigVectorPendingCnt_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \genblk1[0].rTrigVectorPendingCnt_reg[0]_i_2_n_4\,
      O(2) => \genblk1[0].rTrigVectorPendingCnt_reg[0]_i_2_n_5\,
      O(1) => \genblk1[0].rTrigVectorPendingCnt_reg[0]_i_2_n_6\,
      O(0) => \genblk1[0].rTrigVectorPendingCnt_reg[0]_i_2_n_7\,
      S(3 downto 1) => \genblk1[0].rTrigVectorPendingCnt_reg\(3 downto 1),
      S(0) => \genblk1[0].rTrigVectorPendingCnt[0]_i_3_n_0\
    );
\genblk1[0].rTrigVectorPendingCnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[0].rTrigVectorPendingCnt_reg[8]_i_1_n_5\,
      Q => \genblk1[0].rTrigVectorPendingCnt_reg\(10),
      R => clear
    );
\genblk1[0].rTrigVectorPendingCnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[0].rTrigVectorPendingCnt_reg[8]_i_1_n_4\,
      Q => \genblk1[0].rTrigVectorPendingCnt_reg\(11),
      R => clear
    );
\genblk1[0].rTrigVectorPendingCnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[0].rTrigVectorPendingCnt_reg[12]_i_1_n_7\,
      Q => \genblk1[0].rTrigVectorPendingCnt_reg\(12),
      R => clear
    );
\genblk1[0].rTrigVectorPendingCnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \genblk1[0].rTrigVectorPendingCnt_reg[8]_i_1_n_0\,
      CO(3) => \genblk1[0].rTrigVectorPendingCnt_reg[12]_i_1_n_0\,
      CO(2) => \genblk1[0].rTrigVectorPendingCnt_reg[12]_i_1_n_1\,
      CO(1) => \genblk1[0].rTrigVectorPendingCnt_reg[12]_i_1_n_2\,
      CO(0) => \genblk1[0].rTrigVectorPendingCnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \genblk1[0].rTrigVectorPendingCnt_reg[12]_i_1_n_4\,
      O(2) => \genblk1[0].rTrigVectorPendingCnt_reg[12]_i_1_n_5\,
      O(1) => \genblk1[0].rTrigVectorPendingCnt_reg[12]_i_1_n_6\,
      O(0) => \genblk1[0].rTrigVectorPendingCnt_reg[12]_i_1_n_7\,
      S(3 downto 0) => \genblk1[0].rTrigVectorPendingCnt_reg\(15 downto 12)
    );
\genblk1[0].rTrigVectorPendingCnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[0].rTrigVectorPendingCnt_reg[12]_i_1_n_6\,
      Q => \genblk1[0].rTrigVectorPendingCnt_reg\(13),
      R => clear
    );
\genblk1[0].rTrigVectorPendingCnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[0].rTrigVectorPendingCnt_reg[12]_i_1_n_5\,
      Q => \genblk1[0].rTrigVectorPendingCnt_reg\(14),
      R => clear
    );
\genblk1[0].rTrigVectorPendingCnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[0].rTrigVectorPendingCnt_reg[12]_i_1_n_4\,
      Q => \genblk1[0].rTrigVectorPendingCnt_reg\(15),
      R => clear
    );
\genblk1[0].rTrigVectorPendingCnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[0].rTrigVectorPendingCnt_reg[16]_i_1_n_7\,
      Q => \genblk1[0].rTrigVectorPendingCnt_reg\(16),
      R => clear
    );
\genblk1[0].rTrigVectorPendingCnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \genblk1[0].rTrigVectorPendingCnt_reg[12]_i_1_n_0\,
      CO(3) => \genblk1[0].rTrigVectorPendingCnt_reg[16]_i_1_n_0\,
      CO(2) => \genblk1[0].rTrigVectorPendingCnt_reg[16]_i_1_n_1\,
      CO(1) => \genblk1[0].rTrigVectorPendingCnt_reg[16]_i_1_n_2\,
      CO(0) => \genblk1[0].rTrigVectorPendingCnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \genblk1[0].rTrigVectorPendingCnt_reg[16]_i_1_n_4\,
      O(2) => \genblk1[0].rTrigVectorPendingCnt_reg[16]_i_1_n_5\,
      O(1) => \genblk1[0].rTrigVectorPendingCnt_reg[16]_i_1_n_6\,
      O(0) => \genblk1[0].rTrigVectorPendingCnt_reg[16]_i_1_n_7\,
      S(3 downto 0) => \genblk1[0].rTrigVectorPendingCnt_reg\(19 downto 16)
    );
\genblk1[0].rTrigVectorPendingCnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[0].rTrigVectorPendingCnt_reg[16]_i_1_n_6\,
      Q => \genblk1[0].rTrigVectorPendingCnt_reg\(17),
      R => clear
    );
\genblk1[0].rTrigVectorPendingCnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[0].rTrigVectorPendingCnt_reg[16]_i_1_n_5\,
      Q => \genblk1[0].rTrigVectorPendingCnt_reg\(18),
      R => clear
    );
\genblk1[0].rTrigVectorPendingCnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[0].rTrigVectorPendingCnt_reg[16]_i_1_n_4\,
      Q => \genblk1[0].rTrigVectorPendingCnt_reg\(19),
      R => clear
    );
\genblk1[0].rTrigVectorPendingCnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[0].rTrigVectorPendingCnt_reg[0]_i_2_n_6\,
      Q => \genblk1[0].rTrigVectorPendingCnt_reg\(1),
      R => clear
    );
\genblk1[0].rTrigVectorPendingCnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[0].rTrigVectorPendingCnt_reg[20]_i_1_n_7\,
      Q => \genblk1[0].rTrigVectorPendingCnt_reg\(20),
      R => clear
    );
\genblk1[0].rTrigVectorPendingCnt_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \genblk1[0].rTrigVectorPendingCnt_reg[16]_i_1_n_0\,
      CO(3) => \genblk1[0].rTrigVectorPendingCnt_reg[20]_i_1_n_0\,
      CO(2) => \genblk1[0].rTrigVectorPendingCnt_reg[20]_i_1_n_1\,
      CO(1) => \genblk1[0].rTrigVectorPendingCnt_reg[20]_i_1_n_2\,
      CO(0) => \genblk1[0].rTrigVectorPendingCnt_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \genblk1[0].rTrigVectorPendingCnt_reg[20]_i_1_n_4\,
      O(2) => \genblk1[0].rTrigVectorPendingCnt_reg[20]_i_1_n_5\,
      O(1) => \genblk1[0].rTrigVectorPendingCnt_reg[20]_i_1_n_6\,
      O(0) => \genblk1[0].rTrigVectorPendingCnt_reg[20]_i_1_n_7\,
      S(3 downto 0) => \genblk1[0].rTrigVectorPendingCnt_reg\(23 downto 20)
    );
\genblk1[0].rTrigVectorPendingCnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[0].rTrigVectorPendingCnt_reg[20]_i_1_n_6\,
      Q => \genblk1[0].rTrigVectorPendingCnt_reg\(21),
      R => clear
    );
\genblk1[0].rTrigVectorPendingCnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[0].rTrigVectorPendingCnt_reg[20]_i_1_n_5\,
      Q => \genblk1[0].rTrigVectorPendingCnt_reg\(22),
      R => clear
    );
\genblk1[0].rTrigVectorPendingCnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[0].rTrigVectorPendingCnt_reg[20]_i_1_n_4\,
      Q => \genblk1[0].rTrigVectorPendingCnt_reg\(23),
      R => clear
    );
\genblk1[0].rTrigVectorPendingCnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[0].rTrigVectorPendingCnt_reg[24]_i_1_n_7\,
      Q => \genblk1[0].rTrigVectorPendingCnt_reg\(24),
      R => clear
    );
\genblk1[0].rTrigVectorPendingCnt_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \genblk1[0].rTrigVectorPendingCnt_reg[20]_i_1_n_0\,
      CO(3) => \genblk1[0].rTrigVectorPendingCnt_reg[24]_i_1_n_0\,
      CO(2) => \genblk1[0].rTrigVectorPendingCnt_reg[24]_i_1_n_1\,
      CO(1) => \genblk1[0].rTrigVectorPendingCnt_reg[24]_i_1_n_2\,
      CO(0) => \genblk1[0].rTrigVectorPendingCnt_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \genblk1[0].rTrigVectorPendingCnt_reg[24]_i_1_n_4\,
      O(2) => \genblk1[0].rTrigVectorPendingCnt_reg[24]_i_1_n_5\,
      O(1) => \genblk1[0].rTrigVectorPendingCnt_reg[24]_i_1_n_6\,
      O(0) => \genblk1[0].rTrigVectorPendingCnt_reg[24]_i_1_n_7\,
      S(3 downto 0) => \genblk1[0].rTrigVectorPendingCnt_reg\(27 downto 24)
    );
\genblk1[0].rTrigVectorPendingCnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[0].rTrigVectorPendingCnt_reg[24]_i_1_n_6\,
      Q => \genblk1[0].rTrigVectorPendingCnt_reg\(25),
      R => clear
    );
\genblk1[0].rTrigVectorPendingCnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[0].rTrigVectorPendingCnt_reg[24]_i_1_n_5\,
      Q => \genblk1[0].rTrigVectorPendingCnt_reg\(26),
      R => clear
    );
\genblk1[0].rTrigVectorPendingCnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[0].rTrigVectorPendingCnt_reg[24]_i_1_n_4\,
      Q => \genblk1[0].rTrigVectorPendingCnt_reg\(27),
      R => clear
    );
\genblk1[0].rTrigVectorPendingCnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[0].rTrigVectorPendingCnt_reg[28]_i_1_n_7\,
      Q => \genblk1[0].rTrigVectorPendingCnt_reg\(28),
      R => clear
    );
\genblk1[0].rTrigVectorPendingCnt_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \genblk1[0].rTrigVectorPendingCnt_reg[24]_i_1_n_0\,
      CO(3) => \NLW_genblk1[0].rTrigVectorPendingCnt_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \genblk1[0].rTrigVectorPendingCnt_reg[28]_i_1_n_1\,
      CO(1) => \genblk1[0].rTrigVectorPendingCnt_reg[28]_i_1_n_2\,
      CO(0) => \genblk1[0].rTrigVectorPendingCnt_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \genblk1[0].rTrigVectorPendingCnt_reg[28]_i_1_n_4\,
      O(2) => \genblk1[0].rTrigVectorPendingCnt_reg[28]_i_1_n_5\,
      O(1) => \genblk1[0].rTrigVectorPendingCnt_reg[28]_i_1_n_6\,
      O(0) => \genblk1[0].rTrigVectorPendingCnt_reg[28]_i_1_n_7\,
      S(3 downto 0) => \genblk1[0].rTrigVectorPendingCnt_reg\(31 downto 28)
    );
\genblk1[0].rTrigVectorPendingCnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[0].rTrigVectorPendingCnt_reg[28]_i_1_n_6\,
      Q => \genblk1[0].rTrigVectorPendingCnt_reg\(29),
      R => clear
    );
\genblk1[0].rTrigVectorPendingCnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[0].rTrigVectorPendingCnt_reg[0]_i_2_n_5\,
      Q => \genblk1[0].rTrigVectorPendingCnt_reg\(2),
      R => clear
    );
\genblk1[0].rTrigVectorPendingCnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[0].rTrigVectorPendingCnt_reg[28]_i_1_n_5\,
      Q => \genblk1[0].rTrigVectorPendingCnt_reg\(30),
      R => clear
    );
\genblk1[0].rTrigVectorPendingCnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[0].rTrigVectorPendingCnt_reg[28]_i_1_n_4\,
      Q => \genblk1[0].rTrigVectorPendingCnt_reg\(31),
      R => clear
    );
\genblk1[0].rTrigVectorPendingCnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[0].rTrigVectorPendingCnt_reg[0]_i_2_n_4\,
      Q => \genblk1[0].rTrigVectorPendingCnt_reg\(3),
      R => clear
    );
\genblk1[0].rTrigVectorPendingCnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[0].rTrigVectorPendingCnt_reg[4]_i_1_n_7\,
      Q => \genblk1[0].rTrigVectorPendingCnt_reg\(4),
      R => clear
    );
\genblk1[0].rTrigVectorPendingCnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \genblk1[0].rTrigVectorPendingCnt_reg[0]_i_2_n_0\,
      CO(3) => \genblk1[0].rTrigVectorPendingCnt_reg[4]_i_1_n_0\,
      CO(2) => \genblk1[0].rTrigVectorPendingCnt_reg[4]_i_1_n_1\,
      CO(1) => \genblk1[0].rTrigVectorPendingCnt_reg[4]_i_1_n_2\,
      CO(0) => \genblk1[0].rTrigVectorPendingCnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \genblk1[0].rTrigVectorPendingCnt_reg[4]_i_1_n_4\,
      O(2) => \genblk1[0].rTrigVectorPendingCnt_reg[4]_i_1_n_5\,
      O(1) => \genblk1[0].rTrigVectorPendingCnt_reg[4]_i_1_n_6\,
      O(0) => \genblk1[0].rTrigVectorPendingCnt_reg[4]_i_1_n_7\,
      S(3 downto 0) => \genblk1[0].rTrigVectorPendingCnt_reg\(7 downto 4)
    );
\genblk1[0].rTrigVectorPendingCnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[0].rTrigVectorPendingCnt_reg[4]_i_1_n_6\,
      Q => \genblk1[0].rTrigVectorPendingCnt_reg\(5),
      R => clear
    );
\genblk1[0].rTrigVectorPendingCnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[0].rTrigVectorPendingCnt_reg[4]_i_1_n_5\,
      Q => \genblk1[0].rTrigVectorPendingCnt_reg\(6),
      R => clear
    );
\genblk1[0].rTrigVectorPendingCnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[0].rTrigVectorPendingCnt_reg[4]_i_1_n_4\,
      Q => \genblk1[0].rTrigVectorPendingCnt_reg\(7),
      R => clear
    );
\genblk1[0].rTrigVectorPendingCnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[0].rTrigVectorPendingCnt_reg[8]_i_1_n_7\,
      Q => \genblk1[0].rTrigVectorPendingCnt_reg\(8),
      R => clear
    );
\genblk1[0].rTrigVectorPendingCnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \genblk1[0].rTrigVectorPendingCnt_reg[4]_i_1_n_0\,
      CO(3) => \genblk1[0].rTrigVectorPendingCnt_reg[8]_i_1_n_0\,
      CO(2) => \genblk1[0].rTrigVectorPendingCnt_reg[8]_i_1_n_1\,
      CO(1) => \genblk1[0].rTrigVectorPendingCnt_reg[8]_i_1_n_2\,
      CO(0) => \genblk1[0].rTrigVectorPendingCnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \genblk1[0].rTrigVectorPendingCnt_reg[8]_i_1_n_4\,
      O(2) => \genblk1[0].rTrigVectorPendingCnt_reg[8]_i_1_n_5\,
      O(1) => \genblk1[0].rTrigVectorPendingCnt_reg[8]_i_1_n_6\,
      O(0) => \genblk1[0].rTrigVectorPendingCnt_reg[8]_i_1_n_7\,
      S(3 downto 0) => \genblk1[0].rTrigVectorPendingCnt_reg\(11 downto 8)
    );
\genblk1[0].rTrigVectorPendingCnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[0].rTrigVectorPendingCnt_reg[8]_i_1_n_6\,
      Q => \genblk1[0].rTrigVectorPendingCnt_reg\(9),
      R => clear
    );
\genblk1[0].rTrigVectorPending[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000AAAA80008000"
    )
        port map (
      I0 => \roTrigResetn_reg[0]_0\,
      I1 => wTrigMuxOut,
      I2 => \^co\(0),
      I3 => p_22_in,
      I4 => \^genblk1[0].rtrigvectorpendingcnt_reg[0]_0\,
      I5 => wTrigVectorPending(0),
      O => p_2_out
    );
\genblk1[0].rTrigVectorPending[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(26),
      I1 => \genblk1[0].rTrigVectorPendingCnt_reg\(26),
      I2 => rTrigDMAPosition(27),
      I3 => \genblk1[0].rTrigVectorPendingCnt_reg\(27),
      O => \genblk1[0].rTrigVectorPending[0]_i_10_n_0\
    );
\genblk1[0].rTrigVectorPending[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(24),
      I1 => \genblk1[0].rTrigVectorPendingCnt_reg\(24),
      I2 => rTrigDMAPosition(25),
      I3 => \genblk1[0].rTrigVectorPendingCnt_reg\(25),
      O => \genblk1[0].rTrigVectorPending[0]_i_11_n_0\
    );
\genblk1[0].rTrigVectorPending[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(22),
      I1 => \genblk1[0].rTrigVectorPendingCnt_reg\(22),
      I2 => \genblk1[0].rTrigVectorPendingCnt_reg\(23),
      I3 => rTrigDMAPosition(23),
      O => \genblk1[0].rTrigVectorPending[0]_i_13_n_0\
    );
\genblk1[0].rTrigVectorPending[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(20),
      I1 => \genblk1[0].rTrigVectorPendingCnt_reg\(20),
      I2 => \genblk1[0].rTrigVectorPendingCnt_reg\(21),
      I3 => rTrigDMAPosition(21),
      O => \genblk1[0].rTrigVectorPending[0]_i_14_n_0\
    );
\genblk1[0].rTrigVectorPending[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(18),
      I1 => \genblk1[0].rTrigVectorPendingCnt_reg\(18),
      I2 => \genblk1[0].rTrigVectorPendingCnt_reg\(19),
      I3 => rTrigDMAPosition(19),
      O => \genblk1[0].rTrigVectorPending[0]_i_15_n_0\
    );
\genblk1[0].rTrigVectorPending[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(16),
      I1 => \genblk1[0].rTrigVectorPendingCnt_reg\(16),
      I2 => \genblk1[0].rTrigVectorPendingCnt_reg\(17),
      I3 => rTrigDMAPosition(17),
      O => \genblk1[0].rTrigVectorPending[0]_i_16_n_0\
    );
\genblk1[0].rTrigVectorPending[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(22),
      I1 => \genblk1[0].rTrigVectorPendingCnt_reg\(22),
      I2 => rTrigDMAPosition(23),
      I3 => \genblk1[0].rTrigVectorPendingCnt_reg\(23),
      O => \genblk1[0].rTrigVectorPending[0]_i_17_n_0\
    );
\genblk1[0].rTrigVectorPending[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(20),
      I1 => \genblk1[0].rTrigVectorPendingCnt_reg\(20),
      I2 => rTrigDMAPosition(21),
      I3 => \genblk1[0].rTrigVectorPendingCnt_reg\(21),
      O => \genblk1[0].rTrigVectorPending[0]_i_18_n_0\
    );
\genblk1[0].rTrigVectorPending[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(18),
      I1 => \genblk1[0].rTrigVectorPendingCnt_reg\(18),
      I2 => rTrigDMAPosition(19),
      I3 => \genblk1[0].rTrigVectorPendingCnt_reg\(19),
      O => \genblk1[0].rTrigVectorPending[0]_i_19_n_0\
    );
\genblk1[0].rTrigVectorPending[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(16),
      I1 => \genblk1[0].rTrigVectorPendingCnt_reg\(16),
      I2 => rTrigDMAPosition(17),
      I3 => \genblk1[0].rTrigVectorPendingCnt_reg\(17),
      O => \genblk1[0].rTrigVectorPending[0]_i_20_n_0\
    );
\genblk1[0].rTrigVectorPending[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(14),
      I1 => \genblk1[0].rTrigVectorPendingCnt_reg\(14),
      I2 => \genblk1[0].rTrigVectorPendingCnt_reg\(15),
      I3 => rTrigDMAPosition(15),
      O => \genblk1[0].rTrigVectorPending[0]_i_22_n_0\
    );
\genblk1[0].rTrigVectorPending[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(12),
      I1 => \genblk1[0].rTrigVectorPendingCnt_reg\(12),
      I2 => \genblk1[0].rTrigVectorPendingCnt_reg\(13),
      I3 => rTrigDMAPosition(13),
      O => \genblk1[0].rTrigVectorPending[0]_i_23_n_0\
    );
\genblk1[0].rTrigVectorPending[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(10),
      I1 => \genblk1[0].rTrigVectorPendingCnt_reg\(10),
      I2 => \genblk1[0].rTrigVectorPendingCnt_reg\(11),
      I3 => rTrigDMAPosition(11),
      O => \genblk1[0].rTrigVectorPending[0]_i_24_n_0\
    );
\genblk1[0].rTrigVectorPending[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(8),
      I1 => \genblk1[0].rTrigVectorPendingCnt_reg\(8),
      I2 => \genblk1[0].rTrigVectorPendingCnt_reg\(9),
      I3 => rTrigDMAPosition(9),
      O => \genblk1[0].rTrigVectorPending[0]_i_25_n_0\
    );
\genblk1[0].rTrigVectorPending[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(14),
      I1 => \genblk1[0].rTrigVectorPendingCnt_reg\(14),
      I2 => rTrigDMAPosition(15),
      I3 => \genblk1[0].rTrigVectorPendingCnt_reg\(15),
      O => \genblk1[0].rTrigVectorPending[0]_i_26_n_0\
    );
\genblk1[0].rTrigVectorPending[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(12),
      I1 => \genblk1[0].rTrigVectorPendingCnt_reg\(12),
      I2 => rTrigDMAPosition(13),
      I3 => \genblk1[0].rTrigVectorPendingCnt_reg\(13),
      O => \genblk1[0].rTrigVectorPending[0]_i_27_n_0\
    );
\genblk1[0].rTrigVectorPending[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(10),
      I1 => \genblk1[0].rTrigVectorPendingCnt_reg\(10),
      I2 => rTrigDMAPosition(11),
      I3 => \genblk1[0].rTrigVectorPendingCnt_reg\(11),
      O => \genblk1[0].rTrigVectorPending[0]_i_28_n_0\
    );
\genblk1[0].rTrigVectorPending[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(8),
      I1 => \genblk1[0].rTrigVectorPendingCnt_reg\(8),
      I2 => rTrigDMAPosition(9),
      I3 => \genblk1[0].rTrigVectorPendingCnt_reg\(9),
      O => \genblk1[0].rTrigVectorPending[0]_i_29_n_0\
    );
\genblk1[0].rTrigVectorPending[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(6),
      I1 => \genblk1[0].rTrigVectorPendingCnt_reg\(6),
      I2 => \genblk1[0].rTrigVectorPendingCnt_reg\(7),
      I3 => rTrigDMAPosition(7),
      O => \genblk1[0].rTrigVectorPending[0]_i_30_n_0\
    );
\genblk1[0].rTrigVectorPending[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(4),
      I1 => \genblk1[0].rTrigVectorPendingCnt_reg\(4),
      I2 => \genblk1[0].rTrigVectorPendingCnt_reg\(5),
      I3 => rTrigDMAPosition(5),
      O => \genblk1[0].rTrigVectorPending[0]_i_31_n_0\
    );
\genblk1[0].rTrigVectorPending[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(2),
      I1 => \genblk1[0].rTrigVectorPendingCnt_reg\(2),
      I2 => \genblk1[0].rTrigVectorPendingCnt_reg\(3),
      I3 => rTrigDMAPosition(3),
      O => \genblk1[0].rTrigVectorPending[0]_i_32_n_0\
    );
\genblk1[0].rTrigVectorPending[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(0),
      I1 => \genblk1[0].rTrigVectorPendingCnt_reg\(0),
      I2 => \genblk1[0].rTrigVectorPendingCnt_reg\(1),
      I3 => rTrigDMAPosition(1),
      O => \genblk1[0].rTrigVectorPending[0]_i_33_n_0\
    );
\genblk1[0].rTrigVectorPending[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(6),
      I1 => \genblk1[0].rTrigVectorPendingCnt_reg\(6),
      I2 => rTrigDMAPosition(7),
      I3 => \genblk1[0].rTrigVectorPendingCnt_reg\(7),
      O => \genblk1[0].rTrigVectorPending[0]_i_34_n_0\
    );
\genblk1[0].rTrigVectorPending[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(4),
      I1 => \genblk1[0].rTrigVectorPendingCnt_reg\(4),
      I2 => rTrigDMAPosition(5),
      I3 => \genblk1[0].rTrigVectorPendingCnt_reg\(5),
      O => \genblk1[0].rTrigVectorPending[0]_i_35_n_0\
    );
\genblk1[0].rTrigVectorPending[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(2),
      I1 => \genblk1[0].rTrigVectorPendingCnt_reg\(2),
      I2 => rTrigDMAPosition(3),
      I3 => \genblk1[0].rTrigVectorPendingCnt_reg\(3),
      O => \genblk1[0].rTrigVectorPending[0]_i_36_n_0\
    );
\genblk1[0].rTrigVectorPending[0]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(0),
      I1 => \genblk1[0].rTrigVectorPendingCnt_reg\(0),
      I2 => rTrigDMAPosition(1),
      I3 => \genblk1[0].rTrigVectorPendingCnt_reg\(1),
      O => \genblk1[0].rTrigVectorPending[0]_i_37_n_0\
    );
\genblk1[0].rTrigVectorPending[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(30),
      I1 => \genblk1[0].rTrigVectorPendingCnt_reg\(30),
      I2 => \genblk1[0].rTrigVectorPendingCnt_reg\(31),
      I3 => rTrigDMAPosition(31),
      O => \genblk1[0].rTrigVectorPending[0]_i_4_n_0\
    );
\genblk1[0].rTrigVectorPending[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(28),
      I1 => \genblk1[0].rTrigVectorPendingCnt_reg\(28),
      I2 => \genblk1[0].rTrigVectorPendingCnt_reg\(29),
      I3 => rTrigDMAPosition(29),
      O => \genblk1[0].rTrigVectorPending[0]_i_5_n_0\
    );
\genblk1[0].rTrigVectorPending[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(26),
      I1 => \genblk1[0].rTrigVectorPendingCnt_reg\(26),
      I2 => \genblk1[0].rTrigVectorPendingCnt_reg\(27),
      I3 => rTrigDMAPosition(27),
      O => \genblk1[0].rTrigVectorPending[0]_i_6_n_0\
    );
\genblk1[0].rTrigVectorPending[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(24),
      I1 => \genblk1[0].rTrigVectorPendingCnt_reg\(24),
      I2 => \genblk1[0].rTrigVectorPendingCnt_reg\(25),
      I3 => rTrigDMAPosition(25),
      O => \genblk1[0].rTrigVectorPending[0]_i_7_n_0\
    );
\genblk1[0].rTrigVectorPending[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(30),
      I1 => \genblk1[0].rTrigVectorPendingCnt_reg\(30),
      I2 => rTrigDMAPosition(31),
      I3 => \genblk1[0].rTrigVectorPendingCnt_reg\(31),
      O => \genblk1[0].rTrigVectorPending[0]_i_8_n_0\
    );
\genblk1[0].rTrigVectorPending[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(28),
      I1 => \genblk1[0].rTrigVectorPendingCnt_reg\(28),
      I2 => rTrigDMAPosition(29),
      I3 => \genblk1[0].rTrigVectorPendingCnt_reg\(29),
      O => \genblk1[0].rTrigVectorPending[0]_i_9_n_0\
    );
\genblk1[0].rTrigVectorPending_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => p_2_out,
      Q => wTrigVectorPending(0),
      R => '0'
    );
\genblk1[0].rTrigVectorPending_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \genblk1[0].rTrigVectorPending_reg[0]_i_21_n_0\,
      CO(3) => \genblk1[0].rTrigVectorPending_reg[0]_i_12_n_0\,
      CO(2) => \genblk1[0].rTrigVectorPending_reg[0]_i_12_n_1\,
      CO(1) => \genblk1[0].rTrigVectorPending_reg[0]_i_12_n_2\,
      CO(0) => \genblk1[0].rTrigVectorPending_reg[0]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \genblk1[0].rTrigVectorPending[0]_i_22_n_0\,
      DI(2) => \genblk1[0].rTrigVectorPending[0]_i_23_n_0\,
      DI(1) => \genblk1[0].rTrigVectorPending[0]_i_24_n_0\,
      DI(0) => \genblk1[0].rTrigVectorPending[0]_i_25_n_0\,
      O(3 downto 0) => \NLW_genblk1[0].rTrigVectorPending_reg[0]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \genblk1[0].rTrigVectorPending[0]_i_26_n_0\,
      S(2) => \genblk1[0].rTrigVectorPending[0]_i_27_n_0\,
      S(1) => \genblk1[0].rTrigVectorPending[0]_i_28_n_0\,
      S(0) => \genblk1[0].rTrigVectorPending[0]_i_29_n_0\
    );
\genblk1[0].rTrigVectorPending_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \genblk1[0].rTrigVectorPending_reg[0]_i_3_n_0\,
      CO(3) => p_22_in,
      CO(2) => \genblk1[0].rTrigVectorPending_reg[0]_i_2_n_1\,
      CO(1) => \genblk1[0].rTrigVectorPending_reg[0]_i_2_n_2\,
      CO(0) => \genblk1[0].rTrigVectorPending_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \genblk1[0].rTrigVectorPending[0]_i_4_n_0\,
      DI(2) => \genblk1[0].rTrigVectorPending[0]_i_5_n_0\,
      DI(1) => \genblk1[0].rTrigVectorPending[0]_i_6_n_0\,
      DI(0) => \genblk1[0].rTrigVectorPending[0]_i_7_n_0\,
      O(3 downto 0) => \NLW_genblk1[0].rTrigVectorPending_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \genblk1[0].rTrigVectorPending[0]_i_8_n_0\,
      S(2) => \genblk1[0].rTrigVectorPending[0]_i_9_n_0\,
      S(1) => \genblk1[0].rTrigVectorPending[0]_i_10_n_0\,
      S(0) => \genblk1[0].rTrigVectorPending[0]_i_11_n_0\
    );
\genblk1[0].rTrigVectorPending_reg[0]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \genblk1[0].rTrigVectorPending_reg[0]_i_21_n_0\,
      CO(2) => \genblk1[0].rTrigVectorPending_reg[0]_i_21_n_1\,
      CO(1) => \genblk1[0].rTrigVectorPending_reg[0]_i_21_n_2\,
      CO(0) => \genblk1[0].rTrigVectorPending_reg[0]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \genblk1[0].rTrigVectorPending[0]_i_30_n_0\,
      DI(2) => \genblk1[0].rTrigVectorPending[0]_i_31_n_0\,
      DI(1) => \genblk1[0].rTrigVectorPending[0]_i_32_n_0\,
      DI(0) => \genblk1[0].rTrigVectorPending[0]_i_33_n_0\,
      O(3 downto 0) => \NLW_genblk1[0].rTrigVectorPending_reg[0]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \genblk1[0].rTrigVectorPending[0]_i_34_n_0\,
      S(2) => \genblk1[0].rTrigVectorPending[0]_i_35_n_0\,
      S(1) => \genblk1[0].rTrigVectorPending[0]_i_36_n_0\,
      S(0) => \genblk1[0].rTrigVectorPending[0]_i_37_n_0\
    );
\genblk1[0].rTrigVectorPending_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \genblk1[0].rTrigVectorPending_reg[0]_i_12_n_0\,
      CO(3) => \genblk1[0].rTrigVectorPending_reg[0]_i_3_n_0\,
      CO(2) => \genblk1[0].rTrigVectorPending_reg[0]_i_3_n_1\,
      CO(1) => \genblk1[0].rTrigVectorPending_reg[0]_i_3_n_2\,
      CO(0) => \genblk1[0].rTrigVectorPending_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \genblk1[0].rTrigVectorPending[0]_i_13_n_0\,
      DI(2) => \genblk1[0].rTrigVectorPending[0]_i_14_n_0\,
      DI(1) => \genblk1[0].rTrigVectorPending[0]_i_15_n_0\,
      DI(0) => \genblk1[0].rTrigVectorPending[0]_i_16_n_0\,
      O(3 downto 0) => \NLW_genblk1[0].rTrigVectorPending_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \genblk1[0].rTrigVectorPending[0]_i_17_n_0\,
      S(2) => \genblk1[0].rTrigVectorPending[0]_i_18_n_0\,
      S(1) => \genblk1[0].rTrigVectorPending[0]_i_19_n_0\,
      S(0) => \genblk1[0].rTrigVectorPending[0]_i_20_n_0\
    );
\genblk1[1].rTrigVectorPendingCnt[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \genblk1[1].rTrigVectorPendingCnt_reg\(0),
      O => \genblk1[1].rTrigVectorPendingCnt[0]_i_3_n_0\
    );
\genblk1[1].rTrigVectorPendingCnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[1].rTrigVectorPendingCnt_reg[0]_i_2_n_7\,
      Q => \genblk1[1].rTrigVectorPendingCnt_reg\(0),
      R => \rTrigOutOrigin_reg[1]\
    );
\genblk1[1].rTrigVectorPendingCnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \genblk1[1].rTrigVectorPendingCnt_reg[0]_i_2_n_0\,
      CO(2) => \genblk1[1].rTrigVectorPendingCnt_reg[0]_i_2_n_1\,
      CO(1) => \genblk1[1].rTrigVectorPendingCnt_reg[0]_i_2_n_2\,
      CO(0) => \genblk1[1].rTrigVectorPendingCnt_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \genblk1[1].rTrigVectorPendingCnt_reg[0]_i_2_n_4\,
      O(2) => \genblk1[1].rTrigVectorPendingCnt_reg[0]_i_2_n_5\,
      O(1) => \genblk1[1].rTrigVectorPendingCnt_reg[0]_i_2_n_6\,
      O(0) => \genblk1[1].rTrigVectorPendingCnt_reg[0]_i_2_n_7\,
      S(3 downto 1) => \genblk1[1].rTrigVectorPendingCnt_reg\(3 downto 1),
      S(0) => \genblk1[1].rTrigVectorPendingCnt[0]_i_3_n_0\
    );
\genblk1[1].rTrigVectorPendingCnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[1].rTrigVectorPendingCnt_reg[8]_i_1_n_5\,
      Q => \genblk1[1].rTrigVectorPendingCnt_reg\(10),
      R => \rTrigOutOrigin_reg[1]\
    );
\genblk1[1].rTrigVectorPendingCnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[1].rTrigVectorPendingCnt_reg[8]_i_1_n_4\,
      Q => \genblk1[1].rTrigVectorPendingCnt_reg\(11),
      R => \rTrigOutOrigin_reg[1]\
    );
\genblk1[1].rTrigVectorPendingCnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[1].rTrigVectorPendingCnt_reg[12]_i_1_n_7\,
      Q => \genblk1[1].rTrigVectorPendingCnt_reg\(12),
      R => \rTrigOutOrigin_reg[1]\
    );
\genblk1[1].rTrigVectorPendingCnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \genblk1[1].rTrigVectorPendingCnt_reg[8]_i_1_n_0\,
      CO(3) => \genblk1[1].rTrigVectorPendingCnt_reg[12]_i_1_n_0\,
      CO(2) => \genblk1[1].rTrigVectorPendingCnt_reg[12]_i_1_n_1\,
      CO(1) => \genblk1[1].rTrigVectorPendingCnt_reg[12]_i_1_n_2\,
      CO(0) => \genblk1[1].rTrigVectorPendingCnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \genblk1[1].rTrigVectorPendingCnt_reg[12]_i_1_n_4\,
      O(2) => \genblk1[1].rTrigVectorPendingCnt_reg[12]_i_1_n_5\,
      O(1) => \genblk1[1].rTrigVectorPendingCnt_reg[12]_i_1_n_6\,
      O(0) => \genblk1[1].rTrigVectorPendingCnt_reg[12]_i_1_n_7\,
      S(3 downto 0) => \genblk1[1].rTrigVectorPendingCnt_reg\(15 downto 12)
    );
\genblk1[1].rTrigVectorPendingCnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[1].rTrigVectorPendingCnt_reg[12]_i_1_n_6\,
      Q => \genblk1[1].rTrigVectorPendingCnt_reg\(13),
      R => \rTrigOutOrigin_reg[1]\
    );
\genblk1[1].rTrigVectorPendingCnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[1].rTrigVectorPendingCnt_reg[12]_i_1_n_5\,
      Q => \genblk1[1].rTrigVectorPendingCnt_reg\(14),
      R => \rTrigOutOrigin_reg[1]\
    );
\genblk1[1].rTrigVectorPendingCnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[1].rTrigVectorPendingCnt_reg[12]_i_1_n_4\,
      Q => \genblk1[1].rTrigVectorPendingCnt_reg\(15),
      R => \rTrigOutOrigin_reg[1]\
    );
\genblk1[1].rTrigVectorPendingCnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[1].rTrigVectorPendingCnt_reg[16]_i_1_n_7\,
      Q => \genblk1[1].rTrigVectorPendingCnt_reg\(16),
      R => \rTrigOutOrigin_reg[1]\
    );
\genblk1[1].rTrigVectorPendingCnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \genblk1[1].rTrigVectorPendingCnt_reg[12]_i_1_n_0\,
      CO(3) => \genblk1[1].rTrigVectorPendingCnt_reg[16]_i_1_n_0\,
      CO(2) => \genblk1[1].rTrigVectorPendingCnt_reg[16]_i_1_n_1\,
      CO(1) => \genblk1[1].rTrigVectorPendingCnt_reg[16]_i_1_n_2\,
      CO(0) => \genblk1[1].rTrigVectorPendingCnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \genblk1[1].rTrigVectorPendingCnt_reg[16]_i_1_n_4\,
      O(2) => \genblk1[1].rTrigVectorPendingCnt_reg[16]_i_1_n_5\,
      O(1) => \genblk1[1].rTrigVectorPendingCnt_reg[16]_i_1_n_6\,
      O(0) => \genblk1[1].rTrigVectorPendingCnt_reg[16]_i_1_n_7\,
      S(3 downto 0) => \genblk1[1].rTrigVectorPendingCnt_reg\(19 downto 16)
    );
\genblk1[1].rTrigVectorPendingCnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[1].rTrigVectorPendingCnt_reg[16]_i_1_n_6\,
      Q => \genblk1[1].rTrigVectorPendingCnt_reg\(17),
      R => \rTrigOutOrigin_reg[1]\
    );
\genblk1[1].rTrigVectorPendingCnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[1].rTrigVectorPendingCnt_reg[16]_i_1_n_5\,
      Q => \genblk1[1].rTrigVectorPendingCnt_reg\(18),
      R => \rTrigOutOrigin_reg[1]\
    );
\genblk1[1].rTrigVectorPendingCnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[1].rTrigVectorPendingCnt_reg[16]_i_1_n_4\,
      Q => \genblk1[1].rTrigVectorPendingCnt_reg\(19),
      R => \rTrigOutOrigin_reg[1]\
    );
\genblk1[1].rTrigVectorPendingCnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[1].rTrigVectorPendingCnt_reg[0]_i_2_n_6\,
      Q => \genblk1[1].rTrigVectorPendingCnt_reg\(1),
      R => \rTrigOutOrigin_reg[1]\
    );
\genblk1[1].rTrigVectorPendingCnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[1].rTrigVectorPendingCnt_reg[20]_i_1_n_7\,
      Q => \genblk1[1].rTrigVectorPendingCnt_reg\(20),
      R => \rTrigOutOrigin_reg[1]\
    );
\genblk1[1].rTrigVectorPendingCnt_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \genblk1[1].rTrigVectorPendingCnt_reg[16]_i_1_n_0\,
      CO(3) => \genblk1[1].rTrigVectorPendingCnt_reg[20]_i_1_n_0\,
      CO(2) => \genblk1[1].rTrigVectorPendingCnt_reg[20]_i_1_n_1\,
      CO(1) => \genblk1[1].rTrigVectorPendingCnt_reg[20]_i_1_n_2\,
      CO(0) => \genblk1[1].rTrigVectorPendingCnt_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \genblk1[1].rTrigVectorPendingCnt_reg[20]_i_1_n_4\,
      O(2) => \genblk1[1].rTrigVectorPendingCnt_reg[20]_i_1_n_5\,
      O(1) => \genblk1[1].rTrigVectorPendingCnt_reg[20]_i_1_n_6\,
      O(0) => \genblk1[1].rTrigVectorPendingCnt_reg[20]_i_1_n_7\,
      S(3 downto 0) => \genblk1[1].rTrigVectorPendingCnt_reg\(23 downto 20)
    );
\genblk1[1].rTrigVectorPendingCnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[1].rTrigVectorPendingCnt_reg[20]_i_1_n_6\,
      Q => \genblk1[1].rTrigVectorPendingCnt_reg\(21),
      R => \rTrigOutOrigin_reg[1]\
    );
\genblk1[1].rTrigVectorPendingCnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[1].rTrigVectorPendingCnt_reg[20]_i_1_n_5\,
      Q => \genblk1[1].rTrigVectorPendingCnt_reg\(22),
      R => \rTrigOutOrigin_reg[1]\
    );
\genblk1[1].rTrigVectorPendingCnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[1].rTrigVectorPendingCnt_reg[20]_i_1_n_4\,
      Q => \genblk1[1].rTrigVectorPendingCnt_reg\(23),
      R => \rTrigOutOrigin_reg[1]\
    );
\genblk1[1].rTrigVectorPendingCnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[1].rTrigVectorPendingCnt_reg[24]_i_1_n_7\,
      Q => \genblk1[1].rTrigVectorPendingCnt_reg\(24),
      R => \rTrigOutOrigin_reg[1]\
    );
\genblk1[1].rTrigVectorPendingCnt_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \genblk1[1].rTrigVectorPendingCnt_reg[20]_i_1_n_0\,
      CO(3) => \genblk1[1].rTrigVectorPendingCnt_reg[24]_i_1_n_0\,
      CO(2) => \genblk1[1].rTrigVectorPendingCnt_reg[24]_i_1_n_1\,
      CO(1) => \genblk1[1].rTrigVectorPendingCnt_reg[24]_i_1_n_2\,
      CO(0) => \genblk1[1].rTrigVectorPendingCnt_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \genblk1[1].rTrigVectorPendingCnt_reg[24]_i_1_n_4\,
      O(2) => \genblk1[1].rTrigVectorPendingCnt_reg[24]_i_1_n_5\,
      O(1) => \genblk1[1].rTrigVectorPendingCnt_reg[24]_i_1_n_6\,
      O(0) => \genblk1[1].rTrigVectorPendingCnt_reg[24]_i_1_n_7\,
      S(3 downto 0) => \genblk1[1].rTrigVectorPendingCnt_reg\(27 downto 24)
    );
\genblk1[1].rTrigVectorPendingCnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[1].rTrigVectorPendingCnt_reg[24]_i_1_n_6\,
      Q => \genblk1[1].rTrigVectorPendingCnt_reg\(25),
      R => \rTrigOutOrigin_reg[1]\
    );
\genblk1[1].rTrigVectorPendingCnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[1].rTrigVectorPendingCnt_reg[24]_i_1_n_5\,
      Q => \genblk1[1].rTrigVectorPendingCnt_reg\(26),
      R => \rTrigOutOrigin_reg[1]\
    );
\genblk1[1].rTrigVectorPendingCnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[1].rTrigVectorPendingCnt_reg[24]_i_1_n_4\,
      Q => \genblk1[1].rTrigVectorPendingCnt_reg\(27),
      R => \rTrigOutOrigin_reg[1]\
    );
\genblk1[1].rTrigVectorPendingCnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[1].rTrigVectorPendingCnt_reg[28]_i_1_n_7\,
      Q => \genblk1[1].rTrigVectorPendingCnt_reg\(28),
      R => \rTrigOutOrigin_reg[1]\
    );
\genblk1[1].rTrigVectorPendingCnt_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \genblk1[1].rTrigVectorPendingCnt_reg[24]_i_1_n_0\,
      CO(3) => \NLW_genblk1[1].rTrigVectorPendingCnt_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \genblk1[1].rTrigVectorPendingCnt_reg[28]_i_1_n_1\,
      CO(1) => \genblk1[1].rTrigVectorPendingCnt_reg[28]_i_1_n_2\,
      CO(0) => \genblk1[1].rTrigVectorPendingCnt_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \genblk1[1].rTrigVectorPendingCnt_reg[28]_i_1_n_4\,
      O(2) => \genblk1[1].rTrigVectorPendingCnt_reg[28]_i_1_n_5\,
      O(1) => \genblk1[1].rTrigVectorPendingCnt_reg[28]_i_1_n_6\,
      O(0) => \genblk1[1].rTrigVectorPendingCnt_reg[28]_i_1_n_7\,
      S(3 downto 0) => \genblk1[1].rTrigVectorPendingCnt_reg\(31 downto 28)
    );
\genblk1[1].rTrigVectorPendingCnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[1].rTrigVectorPendingCnt_reg[28]_i_1_n_6\,
      Q => \genblk1[1].rTrigVectorPendingCnt_reg\(29),
      R => \rTrigOutOrigin_reg[1]\
    );
\genblk1[1].rTrigVectorPendingCnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[1].rTrigVectorPendingCnt_reg[0]_i_2_n_5\,
      Q => \genblk1[1].rTrigVectorPendingCnt_reg\(2),
      R => \rTrigOutOrigin_reg[1]\
    );
\genblk1[1].rTrigVectorPendingCnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[1].rTrigVectorPendingCnt_reg[28]_i_1_n_5\,
      Q => \genblk1[1].rTrigVectorPendingCnt_reg\(30),
      R => \rTrigOutOrigin_reg[1]\
    );
\genblk1[1].rTrigVectorPendingCnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[1].rTrigVectorPendingCnt_reg[28]_i_1_n_4\,
      Q => \genblk1[1].rTrigVectorPendingCnt_reg\(31),
      R => \rTrigOutOrigin_reg[1]\
    );
\genblk1[1].rTrigVectorPendingCnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[1].rTrigVectorPendingCnt_reg[0]_i_2_n_4\,
      Q => \genblk1[1].rTrigVectorPendingCnt_reg\(3),
      R => \rTrigOutOrigin_reg[1]\
    );
\genblk1[1].rTrigVectorPendingCnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[1].rTrigVectorPendingCnt_reg[4]_i_1_n_7\,
      Q => \genblk1[1].rTrigVectorPendingCnt_reg\(4),
      R => \rTrigOutOrigin_reg[1]\
    );
\genblk1[1].rTrigVectorPendingCnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \genblk1[1].rTrigVectorPendingCnt_reg[0]_i_2_n_0\,
      CO(3) => \genblk1[1].rTrigVectorPendingCnt_reg[4]_i_1_n_0\,
      CO(2) => \genblk1[1].rTrigVectorPendingCnt_reg[4]_i_1_n_1\,
      CO(1) => \genblk1[1].rTrigVectorPendingCnt_reg[4]_i_1_n_2\,
      CO(0) => \genblk1[1].rTrigVectorPendingCnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \genblk1[1].rTrigVectorPendingCnt_reg[4]_i_1_n_4\,
      O(2) => \genblk1[1].rTrigVectorPendingCnt_reg[4]_i_1_n_5\,
      O(1) => \genblk1[1].rTrigVectorPendingCnt_reg[4]_i_1_n_6\,
      O(0) => \genblk1[1].rTrigVectorPendingCnt_reg[4]_i_1_n_7\,
      S(3 downto 0) => \genblk1[1].rTrigVectorPendingCnt_reg\(7 downto 4)
    );
\genblk1[1].rTrigVectorPendingCnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[1].rTrigVectorPendingCnt_reg[4]_i_1_n_6\,
      Q => \genblk1[1].rTrigVectorPendingCnt_reg\(5),
      R => \rTrigOutOrigin_reg[1]\
    );
\genblk1[1].rTrigVectorPendingCnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[1].rTrigVectorPendingCnt_reg[4]_i_1_n_5\,
      Q => \genblk1[1].rTrigVectorPendingCnt_reg\(6),
      R => \rTrigOutOrigin_reg[1]\
    );
\genblk1[1].rTrigVectorPendingCnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[1].rTrigVectorPendingCnt_reg[4]_i_1_n_4\,
      Q => \genblk1[1].rTrigVectorPendingCnt_reg\(7),
      R => \rTrigOutOrigin_reg[1]\
    );
\genblk1[1].rTrigVectorPendingCnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[1].rTrigVectorPendingCnt_reg[8]_i_1_n_7\,
      Q => \genblk1[1].rTrigVectorPendingCnt_reg\(8),
      R => \rTrigOutOrigin_reg[1]\
    );
\genblk1[1].rTrigVectorPendingCnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \genblk1[1].rTrigVectorPendingCnt_reg[4]_i_1_n_0\,
      CO(3) => \genblk1[1].rTrigVectorPendingCnt_reg[8]_i_1_n_0\,
      CO(2) => \genblk1[1].rTrigVectorPendingCnt_reg[8]_i_1_n_1\,
      CO(1) => \genblk1[1].rTrigVectorPendingCnt_reg[8]_i_1_n_2\,
      CO(0) => \genblk1[1].rTrigVectorPendingCnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \genblk1[1].rTrigVectorPendingCnt_reg[8]_i_1_n_4\,
      O(2) => \genblk1[1].rTrigVectorPendingCnt_reg[8]_i_1_n_5\,
      O(1) => \genblk1[1].rTrigVectorPendingCnt_reg[8]_i_1_n_6\,
      O(0) => \genblk1[1].rTrigVectorPendingCnt_reg[8]_i_1_n_7\,
      S(3 downto 0) => \genblk1[1].rTrigVectorPendingCnt_reg\(11 downto 8)
    );
\genblk1[1].rTrigVectorPendingCnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \genblk1[1].rTrigVectorPendingCnt_reg[8]_i_1_n_6\,
      Q => \genblk1[1].rTrigVectorPendingCnt_reg\(9),
      R => \rTrigOutOrigin_reg[1]\
    );
\genblk1[1].rTrigVectorPending[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8080AA80"
    )
        port map (
      I0 => \roTrigResetn_reg[0]_0\,
      I1 => p_8_in,
      I2 => \rTrigOut_reg[0]\,
      I3 => wTrigVectorPending(1),
      I4 => \^genblk1[0].rtrigvectorpendingcnt_reg[0]_0\,
      I5 => \genblk1[1].rTrigVectorPending[1]_i_4_n_0\,
      O => p_0_out
    );
\genblk1[1].rTrigVectorPending[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(30),
      I1 => \genblk1[1].rTrigVectorPendingCnt_reg\(30),
      I2 => rTrigDMAPosition(31),
      I3 => \genblk1[1].rTrigVectorPendingCnt_reg\(31),
      O => \genblk1[1].rTrigVectorPending[1]_i_10_n_0\
    );
\genblk1[1].rTrigVectorPending[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(28),
      I1 => \genblk1[1].rTrigVectorPendingCnt_reg\(28),
      I2 => rTrigDMAPosition(29),
      I3 => \genblk1[1].rTrigVectorPendingCnt_reg\(29),
      O => \genblk1[1].rTrigVectorPending[1]_i_11_n_0\
    );
\genblk1[1].rTrigVectorPending[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(26),
      I1 => \genblk1[1].rTrigVectorPendingCnt_reg\(26),
      I2 => rTrigDMAPosition(27),
      I3 => \genblk1[1].rTrigVectorPendingCnt_reg\(27),
      O => \genblk1[1].rTrigVectorPending[1]_i_12_n_0\
    );
\genblk1[1].rTrigVectorPending[1]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(24),
      I1 => \genblk1[1].rTrigVectorPendingCnt_reg\(24),
      I2 => rTrigDMAPosition(25),
      I3 => \genblk1[1].rTrigVectorPendingCnt_reg\(25),
      O => \genblk1[1].rTrigVectorPending[1]_i_13_n_0\
    );
\genblk1[1].rTrigVectorPending[1]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(22),
      I1 => \genblk1[1].rTrigVectorPendingCnt_reg\(22),
      I2 => \genblk1[1].rTrigVectorPendingCnt_reg\(23),
      I3 => rTrigDMAPosition(23),
      O => \genblk1[1].rTrigVectorPending[1]_i_15_n_0\
    );
\genblk1[1].rTrigVectorPending[1]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(20),
      I1 => \genblk1[1].rTrigVectorPendingCnt_reg\(20),
      I2 => \genblk1[1].rTrigVectorPendingCnt_reg\(21),
      I3 => rTrigDMAPosition(21),
      O => \genblk1[1].rTrigVectorPending[1]_i_16_n_0\
    );
\genblk1[1].rTrigVectorPending[1]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(18),
      I1 => \genblk1[1].rTrigVectorPendingCnt_reg\(18),
      I2 => \genblk1[1].rTrigVectorPendingCnt_reg\(19),
      I3 => rTrigDMAPosition(19),
      O => \genblk1[1].rTrigVectorPending[1]_i_17_n_0\
    );
\genblk1[1].rTrigVectorPending[1]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(16),
      I1 => \genblk1[1].rTrigVectorPendingCnt_reg\(16),
      I2 => \genblk1[1].rTrigVectorPendingCnt_reg\(17),
      I3 => rTrigDMAPosition(17),
      O => \genblk1[1].rTrigVectorPending[1]_i_18_n_0\
    );
\genblk1[1].rTrigVectorPending[1]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(22),
      I1 => \genblk1[1].rTrigVectorPendingCnt_reg\(22),
      I2 => rTrigDMAPosition(23),
      I3 => \genblk1[1].rTrigVectorPendingCnt_reg\(23),
      O => \genblk1[1].rTrigVectorPending[1]_i_19_n_0\
    );
\genblk1[1].rTrigVectorPending[1]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(20),
      I1 => \genblk1[1].rTrigVectorPendingCnt_reg\(20),
      I2 => rTrigDMAPosition(21),
      I3 => \genblk1[1].rTrigVectorPendingCnt_reg\(21),
      O => \genblk1[1].rTrigVectorPending[1]_i_20_n_0\
    );
\genblk1[1].rTrigVectorPending[1]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(18),
      I1 => \genblk1[1].rTrigVectorPendingCnt_reg\(18),
      I2 => rTrigDMAPosition(19),
      I3 => \genblk1[1].rTrigVectorPendingCnt_reg\(19),
      O => \genblk1[1].rTrigVectorPending[1]_i_21_n_0\
    );
\genblk1[1].rTrigVectorPending[1]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(16),
      I1 => \genblk1[1].rTrigVectorPendingCnt_reg\(16),
      I2 => rTrigDMAPosition(17),
      I3 => \genblk1[1].rTrigVectorPendingCnt_reg\(17),
      O => \genblk1[1].rTrigVectorPending[1]_i_22_n_0\
    );
\genblk1[1].rTrigVectorPending[1]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(14),
      I1 => \genblk1[1].rTrigVectorPendingCnt_reg\(14),
      I2 => \genblk1[1].rTrigVectorPendingCnt_reg\(15),
      I3 => rTrigDMAPosition(15),
      O => \genblk1[1].rTrigVectorPending[1]_i_24_n_0\
    );
\genblk1[1].rTrigVectorPending[1]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(12),
      I1 => \genblk1[1].rTrigVectorPendingCnt_reg\(12),
      I2 => \genblk1[1].rTrigVectorPendingCnt_reg\(13),
      I3 => rTrigDMAPosition(13),
      O => \genblk1[1].rTrigVectorPending[1]_i_25_n_0\
    );
\genblk1[1].rTrigVectorPending[1]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(10),
      I1 => \genblk1[1].rTrigVectorPendingCnt_reg\(10),
      I2 => \genblk1[1].rTrigVectorPendingCnt_reg\(11),
      I3 => rTrigDMAPosition(11),
      O => \genblk1[1].rTrigVectorPending[1]_i_26_n_0\
    );
\genblk1[1].rTrigVectorPending[1]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(8),
      I1 => \genblk1[1].rTrigVectorPendingCnt_reg\(8),
      I2 => \genblk1[1].rTrigVectorPendingCnt_reg\(9),
      I3 => rTrigDMAPosition(9),
      O => \genblk1[1].rTrigVectorPending[1]_i_27_n_0\
    );
\genblk1[1].rTrigVectorPending[1]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(14),
      I1 => \genblk1[1].rTrigVectorPendingCnt_reg\(14),
      I2 => rTrigDMAPosition(15),
      I3 => \genblk1[1].rTrigVectorPendingCnt_reg\(15),
      O => \genblk1[1].rTrigVectorPending[1]_i_28_n_0\
    );
\genblk1[1].rTrigVectorPending[1]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(12),
      I1 => \genblk1[1].rTrigVectorPendingCnt_reg\(12),
      I2 => rTrigDMAPosition(13),
      I3 => \genblk1[1].rTrigVectorPendingCnt_reg\(13),
      O => \genblk1[1].rTrigVectorPending[1]_i_29_n_0\
    );
\genblk1[1].rTrigVectorPending[1]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(10),
      I1 => \genblk1[1].rTrigVectorPendingCnt_reg\(10),
      I2 => rTrigDMAPosition(11),
      I3 => \genblk1[1].rTrigVectorPendingCnt_reg\(11),
      O => \genblk1[1].rTrigVectorPending[1]_i_30_n_0\
    );
\genblk1[1].rTrigVectorPending[1]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(8),
      I1 => \genblk1[1].rTrigVectorPendingCnt_reg\(8),
      I2 => rTrigDMAPosition(9),
      I3 => \genblk1[1].rTrigVectorPendingCnt_reg\(9),
      O => \genblk1[1].rTrigVectorPending[1]_i_31_n_0\
    );
\genblk1[1].rTrigVectorPending[1]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(6),
      I1 => \genblk1[1].rTrigVectorPendingCnt_reg\(6),
      I2 => \genblk1[1].rTrigVectorPendingCnt_reg\(7),
      I3 => rTrigDMAPosition(7),
      O => \genblk1[1].rTrigVectorPending[1]_i_32_n_0\
    );
\genblk1[1].rTrigVectorPending[1]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(4),
      I1 => \genblk1[1].rTrigVectorPendingCnt_reg\(4),
      I2 => \genblk1[1].rTrigVectorPendingCnt_reg\(5),
      I3 => rTrigDMAPosition(5),
      O => \genblk1[1].rTrigVectorPending[1]_i_33_n_0\
    );
\genblk1[1].rTrigVectorPending[1]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(2),
      I1 => \genblk1[1].rTrigVectorPendingCnt_reg\(2),
      I2 => \genblk1[1].rTrigVectorPendingCnt_reg\(3),
      I3 => rTrigDMAPosition(3),
      O => \genblk1[1].rTrigVectorPending[1]_i_34_n_0\
    );
\genblk1[1].rTrigVectorPending[1]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(0),
      I1 => \genblk1[1].rTrigVectorPendingCnt_reg\(0),
      I2 => \genblk1[1].rTrigVectorPendingCnt_reg\(1),
      I3 => rTrigDMAPosition(1),
      O => \genblk1[1].rTrigVectorPending[1]_i_35_n_0\
    );
\genblk1[1].rTrigVectorPending[1]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(6),
      I1 => \genblk1[1].rTrigVectorPendingCnt_reg\(6),
      I2 => rTrigDMAPosition(7),
      I3 => \genblk1[1].rTrigVectorPendingCnt_reg\(7),
      O => \genblk1[1].rTrigVectorPending[1]_i_36_n_0\
    );
\genblk1[1].rTrigVectorPending[1]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(4),
      I1 => \genblk1[1].rTrigVectorPendingCnt_reg\(4),
      I2 => rTrigDMAPosition(5),
      I3 => \genblk1[1].rTrigVectorPendingCnt_reg\(5),
      O => \genblk1[1].rTrigVectorPending[1]_i_37_n_0\
    );
\genblk1[1].rTrigVectorPending[1]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(2),
      I1 => \genblk1[1].rTrigVectorPendingCnt_reg\(2),
      I2 => rTrigDMAPosition(3),
      I3 => \genblk1[1].rTrigVectorPendingCnt_reg\(3),
      O => \genblk1[1].rTrigVectorPending[1]_i_38_n_0\
    );
\genblk1[1].rTrigVectorPending[1]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(0),
      I1 => \genblk1[1].rTrigVectorPendingCnt_reg\(0),
      I2 => rTrigDMAPosition(1),
      I3 => \genblk1[1].rTrigVectorPendingCnt_reg\(1),
      O => \genblk1[1].rTrigVectorPending[1]_i_39_n_0\
    );
\genblk1[1].rTrigVectorPending[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => wTrigMuxOutOrigin(0),
      I1 => wTrigStatus(1),
      I2 => wTrigStatus(3),
      I3 => wTrigStatus(2),
      I4 => \^q\(0),
      O => \genblk1[1].rTrigVectorPending[1]_i_4_n_0\
    );
\genblk1[1].rTrigVectorPending[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(30),
      I1 => \genblk1[1].rTrigVectorPendingCnt_reg\(30),
      I2 => \genblk1[1].rTrigVectorPendingCnt_reg\(31),
      I3 => rTrigDMAPosition(31),
      O => \genblk1[1].rTrigVectorPending[1]_i_6_n_0\
    );
\genblk1[1].rTrigVectorPending[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(28),
      I1 => \genblk1[1].rTrigVectorPendingCnt_reg\(28),
      I2 => \genblk1[1].rTrigVectorPendingCnt_reg\(29),
      I3 => rTrigDMAPosition(29),
      O => \genblk1[1].rTrigVectorPending[1]_i_7_n_0\
    );
\genblk1[1].rTrigVectorPending[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(26),
      I1 => \genblk1[1].rTrigVectorPendingCnt_reg\(26),
      I2 => \genblk1[1].rTrigVectorPendingCnt_reg\(27),
      I3 => rTrigDMAPosition(27),
      O => \genblk1[1].rTrigVectorPending[1]_i_8_n_0\
    );
\genblk1[1].rTrigVectorPending[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(24),
      I1 => \genblk1[1].rTrigVectorPendingCnt_reg\(24),
      I2 => \genblk1[1].rTrigVectorPendingCnt_reg\(25),
      I3 => rTrigDMAPosition(25),
      O => \genblk1[1].rTrigVectorPending[1]_i_9_n_0\
    );
\genblk1[1].rTrigVectorPending_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => p_0_out,
      Q => wTrigVectorPending(1),
      R => '0'
    );
\genblk1[1].rTrigVectorPending_reg[1]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \genblk1[1].rTrigVectorPending_reg[1]_i_23_n_0\,
      CO(3) => \genblk1[1].rTrigVectorPending_reg[1]_i_14_n_0\,
      CO(2) => \genblk1[1].rTrigVectorPending_reg[1]_i_14_n_1\,
      CO(1) => \genblk1[1].rTrigVectorPending_reg[1]_i_14_n_2\,
      CO(0) => \genblk1[1].rTrigVectorPending_reg[1]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \genblk1[1].rTrigVectorPending[1]_i_24_n_0\,
      DI(2) => \genblk1[1].rTrigVectorPending[1]_i_25_n_0\,
      DI(1) => \genblk1[1].rTrigVectorPending[1]_i_26_n_0\,
      DI(0) => \genblk1[1].rTrigVectorPending[1]_i_27_n_0\,
      O(3 downto 0) => \NLW_genblk1[1].rTrigVectorPending_reg[1]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \genblk1[1].rTrigVectorPending[1]_i_28_n_0\,
      S(2) => \genblk1[1].rTrigVectorPending[1]_i_29_n_0\,
      S(1) => \genblk1[1].rTrigVectorPending[1]_i_30_n_0\,
      S(0) => \genblk1[1].rTrigVectorPending[1]_i_31_n_0\
    );
\genblk1[1].rTrigVectorPending_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \genblk1[1].rTrigVectorPending_reg[1]_i_5_n_0\,
      CO(3) => p_8_in,
      CO(2) => \genblk1[1].rTrigVectorPending_reg[1]_i_2_n_1\,
      CO(1) => \genblk1[1].rTrigVectorPending_reg[1]_i_2_n_2\,
      CO(0) => \genblk1[1].rTrigVectorPending_reg[1]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \genblk1[1].rTrigVectorPending[1]_i_6_n_0\,
      DI(2) => \genblk1[1].rTrigVectorPending[1]_i_7_n_0\,
      DI(1) => \genblk1[1].rTrigVectorPending[1]_i_8_n_0\,
      DI(0) => \genblk1[1].rTrigVectorPending[1]_i_9_n_0\,
      O(3 downto 0) => \NLW_genblk1[1].rTrigVectorPending_reg[1]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \genblk1[1].rTrigVectorPending[1]_i_10_n_0\,
      S(2) => \genblk1[1].rTrigVectorPending[1]_i_11_n_0\,
      S(1) => \genblk1[1].rTrigVectorPending[1]_i_12_n_0\,
      S(0) => \genblk1[1].rTrigVectorPending[1]_i_13_n_0\
    );
\genblk1[1].rTrigVectorPending_reg[1]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \genblk1[1].rTrigVectorPending_reg[1]_i_23_n_0\,
      CO(2) => \genblk1[1].rTrigVectorPending_reg[1]_i_23_n_1\,
      CO(1) => \genblk1[1].rTrigVectorPending_reg[1]_i_23_n_2\,
      CO(0) => \genblk1[1].rTrigVectorPending_reg[1]_i_23_n_3\,
      CYINIT => '0',
      DI(3) => \genblk1[1].rTrigVectorPending[1]_i_32_n_0\,
      DI(2) => \genblk1[1].rTrigVectorPending[1]_i_33_n_0\,
      DI(1) => \genblk1[1].rTrigVectorPending[1]_i_34_n_0\,
      DI(0) => \genblk1[1].rTrigVectorPending[1]_i_35_n_0\,
      O(3 downto 0) => \NLW_genblk1[1].rTrigVectorPending_reg[1]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \genblk1[1].rTrigVectorPending[1]_i_36_n_0\,
      S(2) => \genblk1[1].rTrigVectorPending[1]_i_37_n_0\,
      S(1) => \genblk1[1].rTrigVectorPending[1]_i_38_n_0\,
      S(0) => \genblk1[1].rTrigVectorPending[1]_i_39_n_0\
    );
\genblk1[1].rTrigVectorPending_reg[1]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \genblk1[1].rTrigVectorPending_reg[1]_i_14_n_0\,
      CO(3) => \genblk1[1].rTrigVectorPending_reg[1]_i_5_n_0\,
      CO(2) => \genblk1[1].rTrigVectorPending_reg[1]_i_5_n_1\,
      CO(1) => \genblk1[1].rTrigVectorPending_reg[1]_i_5_n_2\,
      CO(0) => \genblk1[1].rTrigVectorPending_reg[1]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \genblk1[1].rTrigVectorPending[1]_i_15_n_0\,
      DI(2) => \genblk1[1].rTrigVectorPending[1]_i_16_n_0\,
      DI(1) => \genblk1[1].rTrigVectorPending[1]_i_17_n_0\,
      DI(0) => \genblk1[1].rTrigVectorPending[1]_i_18_n_0\,
      O(3 downto 0) => \NLW_genblk1[1].rTrigVectorPending_reg[1]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \genblk1[1].rTrigVectorPending[1]_i_19_n_0\,
      S(2) => \genblk1[1].rTrigVectorPending[1]_i_20_n_0\,
      S(1) => \genblk1[1].rTrigVectorPending[1]_i_21_n_0\,
      S(0) => \genblk1[1].rTrigVectorPending[1]_i_22_n_0\
    );
m_status_good_frame_0_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => m_status_good_frame_0,
      Q => m_status_good_frame_0_D1,
      R => s_axil_rstn_0(0)
    );
m_status_good_frame_0_D2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => m_status_good_frame_0_D1,
      Q => m_status_good_frame_0_D2,
      R => s_axil_rstn_0(0)
    );
m_status_good_frame_0_cached_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => axi_dma_n_9,
      Q => m_status_good_frame_0_cached_reg_n_0,
      R => '0'
    );
m_status_good_frame_1_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => m_status_good_frame_1,
      Q => m_status_good_frame_1_D1,
      R => s_axil_rstn_0(0)
    );
m_status_good_frame_1_D2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => m_status_good_frame_1_D1,
      Q => m_status_good_frame_1_D2,
      R => s_axil_rstn_0(0)
    );
m_status_good_frame_1_cached_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => axi_dma_n_7,
      Q => m_status_good_frame_1_cached_reg_n_0,
      R => '0'
    );
\rCAP_cur_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF8F8FFFFFFFF"
    )
        port map (
      I0 => wTrigStatus(3),
      I1 => wCAPDone,
      I2 => \^q\(0),
      I3 => \^genblk1[0].rtrigvectorpendingcnt_reg[0]_0\,
      I4 => wTrigStatus(1),
      I5 => \rCAP_cur_state[3]_i_2_n_0\,
      O => \rCAP_cur_state[1]_i_1_n_0\
    );
\rCAP_cur_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA088808880888"
    )
        port map (
      I0 => \rCAP_cur_state[3]_i_2_n_0\,
      I1 => wTrigStatus(2),
      I2 => wTrigMuxOut,
      I3 => \^co\(0),
      I4 => wTrigStatus(1),
      I5 => \^genblk1[0].rtrigvectorpendingcnt_reg[0]_0\,
      O => rCAP_nxt_state(2)
    );
\rCAP_cur_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA08080808080808"
    )
        port map (
      I0 => \rCAP_cur_state[3]_i_2_n_0\,
      I1 => wTrigStatus(3),
      I2 => wCAPDone,
      I3 => wTrigStatus(2),
      I4 => wTrigMuxOut,
      I5 => \^co\(0),
      O => rCAP_nxt_state(3)
    );
\rCAP_cur_state[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rTrigDataCounter(18),
      I1 => rTrigDMAPosition(18),
      I2 => rTrigDMAPosition(20),
      I3 => rTrigDataCounter(20),
      I4 => rTrigDMAPosition(19),
      I5 => rTrigDataCounter(19),
      O => \rCAP_cur_state[3]_i_10_n_0\
    );
\rCAP_cur_state[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rTrigDataCounter(15),
      I1 => rTrigDMAPosition(15),
      I2 => rTrigDMAPosition(17),
      I3 => rTrigDataCounter(17),
      I4 => rTrigDMAPosition(16),
      I5 => rTrigDataCounter(16),
      O => \rCAP_cur_state[3]_i_11_n_0\
    );
\rCAP_cur_state[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rTrigDataCounter(12),
      I1 => rTrigDMAPosition(12),
      I2 => rTrigDMAPosition(14),
      I3 => rTrigDataCounter(14),
      I4 => rTrigDMAPosition(13),
      I5 => rTrigDataCounter(13),
      O => \rCAP_cur_state[3]_i_12_n_0\
    );
\rCAP_cur_state[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rTrigDataCounter(9),
      I1 => rTrigDMAPosition(9),
      I2 => rTrigDMAPosition(11),
      I3 => rTrigDataCounter(11),
      I4 => rTrigDMAPosition(10),
      I5 => rTrigDataCounter(10),
      O => \rCAP_cur_state[3]_i_13_n_0\
    );
\rCAP_cur_state[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rTrigDataCounter(6),
      I1 => rTrigDMAPosition(6),
      I2 => rTrigDMAPosition(8),
      I3 => rTrigDataCounter(8),
      I4 => rTrigDMAPosition(7),
      I5 => rTrigDataCounter(7),
      O => \rCAP_cur_state[3]_i_14_n_0\
    );
\rCAP_cur_state[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rTrigDataCounter(3),
      I1 => rTrigDMAPosition(3),
      I2 => rTrigDMAPosition(5),
      I3 => rTrigDataCounter(5),
      I4 => rTrigDMAPosition(4),
      I5 => rTrigDataCounter(4),
      O => \rCAP_cur_state[3]_i_15_n_0\
    );
\rCAP_cur_state[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rTrigDataCounter(0),
      I1 => rTrigDMAPosition(0),
      I2 => rTrigDMAPosition(2),
      I3 => rTrigDataCounter(2),
      I4 => rTrigDMAPosition(1),
      I5 => rTrigDataCounter(1),
      O => \rCAP_cur_state[3]_i_16_n_0\
    );
\rCAP_cur_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => \^q\(0),
      I1 => wTrigStatus(1),
      I2 => wTrigStatus(2),
      I3 => wTrigStatus(3),
      O => \rCAP_cur_state[3]_i_2_n_0\
    );
\rCAP_cur_state[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDataCounter(30),
      I1 => rTrigDMAPosition(30),
      I2 => rTrigDataCounter(31),
      I3 => rTrigDMAPosition(31),
      O => \rCAP_cur_state[3]_i_5_n_0\
    );
\rCAP_cur_state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rTrigDataCounter(27),
      I1 => rTrigDMAPosition(27),
      I2 => rTrigDMAPosition(29),
      I3 => rTrigDataCounter(29),
      I4 => rTrigDMAPosition(28),
      I5 => rTrigDataCounter(28),
      O => \rCAP_cur_state[3]_i_6_n_0\
    );
\rCAP_cur_state[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rTrigDataCounter(24),
      I1 => rTrigDMAPosition(24),
      I2 => rTrigDMAPosition(26),
      I3 => rTrigDataCounter(26),
      I4 => rTrigDMAPosition(25),
      I5 => rTrigDataCounter(25),
      O => \rCAP_cur_state[3]_i_7_n_0\
    );
\rCAP_cur_state[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rTrigDataCounter(21),
      I1 => rTrigDMAPosition(21),
      I2 => rTrigDMAPosition(23),
      I3 => rTrigDataCounter(23),
      I4 => rTrigDMAPosition(22),
      I5 => rTrigDataCounter(22),
      O => \rCAP_cur_state[3]_i_9_n_0\
    );
\rCAP_cur_state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => iTrigClk,
      CE => '1',
      D => '0',
      Q => \^q\(0),
      S => SR(0)
    );
\rCAP_cur_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rCAP_cur_state[1]_i_1_n_0\,
      Q => wTrigStatus(1),
      R => SR(0)
    );
\rCAP_cur_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => rCAP_nxt_state(2),
      Q => wTrigStatus(2),
      R => SR(0)
    );
\rCAP_cur_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => rCAP_nxt_state(3),
      Q => wTrigStatus(3),
      R => SR(0)
    );
\rCAP_cur_state_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \rCAP_cur_state_reg[3]_i_4_n_0\,
      CO(3) => \NLW_rCAP_cur_state_reg[3]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \^co\(0),
      CO(1) => \rCAP_cur_state_reg[3]_i_3_n_2\,
      CO(0) => \rCAP_cur_state_reg[3]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_rCAP_cur_state_reg[3]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \rCAP_cur_state[3]_i_5_n_0\,
      S(1) => \rCAP_cur_state[3]_i_6_n_0\,
      S(0) => \rCAP_cur_state[3]_i_7_n_0\
    );
\rCAP_cur_state_reg[3]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \rCAP_cur_state_reg[3]_i_8_n_0\,
      CO(3) => \rCAP_cur_state_reg[3]_i_4_n_0\,
      CO(2) => \rCAP_cur_state_reg[3]_i_4_n_1\,
      CO(1) => \rCAP_cur_state_reg[3]_i_4_n_2\,
      CO(0) => \rCAP_cur_state_reg[3]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_rCAP_cur_state_reg[3]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \rCAP_cur_state[3]_i_9_n_0\,
      S(2) => \rCAP_cur_state[3]_i_10_n_0\,
      S(1) => \rCAP_cur_state[3]_i_11_n_0\,
      S(0) => \rCAP_cur_state[3]_i_12_n_0\
    );
\rCAP_cur_state_reg[3]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rCAP_cur_state_reg[3]_i_8_n_0\,
      CO(2) => \rCAP_cur_state_reg[3]_i_8_n_1\,
      CO(1) => \rCAP_cur_state_reg[3]_i_8_n_2\,
      CO(0) => \rCAP_cur_state_reg[3]_i_8_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_rCAP_cur_state_reg[3]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \rCAP_cur_state[3]_i_13_n_0\,
      S(2) => \rCAP_cur_state[3]_i_14_n_0\,
      S(1) => \rCAP_cur_state[3]_i_15_n_0\,
      S(0) => \rCAP_cur_state[3]_i_16_n_0\
    );
rDMAFIFOSel_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => axi_dma_n_10,
      Q => rDMAFIFOSel,
      R => '0'
    );
\rFIFOAddress[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00060000"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      I3 => \rFIFOAddress_reg_n_0_[0]\,
      I4 => rFIFOValid,
      O => \rFIFOAddress[0]_i_1_n_0\
    );
\rFIFOAddress[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06000000"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      I3 => rFIFOAddress1(10),
      I4 => rFIFOValid,
      O => \rFIFOAddress[10]_i_1_n_0\
    );
\rFIFOAddress[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06000000"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      I3 => rFIFOAddress1(11),
      I4 => rFIFOValid,
      O => \rFIFOAddress[11]_i_1_n_0\
    );
\rFIFOAddress[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06000000"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      I3 => rFIFOAddress1(12),
      I4 => rFIFOValid,
      O => \rFIFOAddress[12]_i_1_n_0\
    );
\rFIFOAddress[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06000000"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      I3 => rFIFOAddress1(13),
      I4 => rFIFOValid,
      O => \rFIFOAddress[13]_i_1_n_0\
    );
\rFIFOAddress[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06000000"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      I3 => rFIFOAddress1(14),
      I4 => rFIFOValid,
      O => \rFIFOAddress[14]_i_1_n_0\
    );
\rFIFOAddress[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06000000"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      I3 => rFIFOAddress1(15),
      I4 => rFIFOValid,
      O => \rFIFOAddress[15]_i_1_n_0\
    );
\rFIFOAddress[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06000000"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      I3 => rFIFOAddress1(16),
      I4 => rFIFOValid,
      O => \rFIFOAddress[16]_i_1_n_0\
    );
\rFIFOAddress[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06000000"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      I3 => rFIFOAddress1(17),
      I4 => rFIFOValid,
      O => \rFIFOAddress[17]_i_1_n_0\
    );
\rFIFOAddress[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06000000"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      I3 => rFIFOAddress1(18),
      I4 => rFIFOValid,
      O => \rFIFOAddress[18]_i_1_n_0\
    );
\rFIFOAddress[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06000000"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      I3 => rFIFOAddress1(19),
      I4 => rFIFOValid,
      O => \rFIFOAddress[19]_i_1_n_0\
    );
\rFIFOAddress[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06000000"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      I3 => rFIFOAddress1(1),
      I4 => rFIFOValid,
      O => \rFIFOAddress[1]_i_1_n_0\
    );
\rFIFOAddress[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06000000"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      I3 => rFIFOAddress1(20),
      I4 => rFIFOValid,
      O => \rFIFOAddress[20]_i_1_n_0\
    );
\rFIFOAddress[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06000000"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      I3 => rFIFOAddress1(21),
      I4 => rFIFOValid,
      O => \rFIFOAddress[21]_i_1_n_0\
    );
\rFIFOAddress[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06000000"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      I3 => rFIFOAddress1(22),
      I4 => rFIFOValid,
      O => \rFIFOAddress[22]_i_1_n_0\
    );
\rFIFOAddress[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06000000"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      I3 => rFIFOAddress1(2),
      I4 => rFIFOValid,
      O => \rFIFOAddress[2]_i_1_n_0\
    );
\rFIFOAddress[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06000000"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      I3 => rFIFOAddress1(3),
      I4 => rFIFOValid,
      O => \rFIFOAddress[3]_i_1_n_0\
    );
\rFIFOAddress[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06000000"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      I3 => rFIFOAddress1(4),
      I4 => rFIFOValid,
      O => \rFIFOAddress[4]_i_1_n_0\
    );
\rFIFOAddress[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06000000"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      I3 => rFIFOAddress1(5),
      I4 => rFIFOValid,
      O => \rFIFOAddress[5]_i_1_n_0\
    );
\rFIFOAddress[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06000000"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      I3 => rFIFOAddress1(6),
      I4 => rFIFOValid,
      O => \rFIFOAddress[6]_i_1_n_0\
    );
\rFIFOAddress[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06000000"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      I3 => rFIFOAddress1(7),
      I4 => rFIFOValid,
      O => \rFIFOAddress[7]_i_1_n_0\
    );
\rFIFOAddress[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06000000"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      I3 => rFIFOAddress1(8),
      I4 => rFIFOValid,
      O => \rFIFOAddress[8]_i_1_n_0\
    );
\rFIFOAddress[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06000000"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      I3 => rFIFOAddress1(9),
      I4 => rFIFOValid,
      O => \rFIFOAddress[9]_i_1_n_0\
    );
\rFIFOAddress_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOAddress[0]_i_1_n_0\,
      Q => \rFIFOAddress_reg_n_0_[0]\,
      R => SR(0)
    );
\rFIFOAddress_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOAddress[10]_i_1_n_0\,
      Q => \rFIFOAddress_reg_n_0_[10]\,
      R => SR(0)
    );
\rFIFOAddress_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOAddress[11]_i_1_n_0\,
      Q => \rFIFOAddress_reg_n_0_[11]\,
      R => SR(0)
    );
\rFIFOAddress_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOAddress[12]_i_1_n_0\,
      Q => \rFIFOAddress_reg_n_0_[12]\,
      R => SR(0)
    );
\rFIFOAddress_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rFIFOAddress_reg[8]_i_2_n_0\,
      CO(3) => \rFIFOAddress_reg[12]_i_2_n_0\,
      CO(2) => \rFIFOAddress_reg[12]_i_2_n_1\,
      CO(1) => \rFIFOAddress_reg[12]_i_2_n_2\,
      CO(0) => \rFIFOAddress_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rFIFOAddress1(12 downto 9),
      S(3) => \rFIFOAddress_reg_n_0_[12]\,
      S(2) => \rFIFOAddress_reg_n_0_[11]\,
      S(1) => \rFIFOAddress_reg_n_0_[10]\,
      S(0) => \rFIFOAddress_reg_n_0_[9]\
    );
\rFIFOAddress_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOAddress[13]_i_1_n_0\,
      Q => \rFIFOAddress_reg_n_0_[13]\,
      R => SR(0)
    );
\rFIFOAddress_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOAddress[14]_i_1_n_0\,
      Q => \rFIFOAddress_reg_n_0_[14]\,
      R => SR(0)
    );
\rFIFOAddress_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOAddress[15]_i_1_n_0\,
      Q => \rFIFOAddress_reg_n_0_[15]\,
      R => SR(0)
    );
\rFIFOAddress_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOAddress[16]_i_1_n_0\,
      Q => \rFIFOAddress_reg_n_0_[16]\,
      R => SR(0)
    );
\rFIFOAddress_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rFIFOAddress_reg[12]_i_2_n_0\,
      CO(3) => \rFIFOAddress_reg[16]_i_2_n_0\,
      CO(2) => \rFIFOAddress_reg[16]_i_2_n_1\,
      CO(1) => \rFIFOAddress_reg[16]_i_2_n_2\,
      CO(0) => \rFIFOAddress_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rFIFOAddress1(16 downto 13),
      S(3) => \rFIFOAddress_reg_n_0_[16]\,
      S(2) => \rFIFOAddress_reg_n_0_[15]\,
      S(1) => \rFIFOAddress_reg_n_0_[14]\,
      S(0) => \rFIFOAddress_reg_n_0_[13]\
    );
\rFIFOAddress_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOAddress[17]_i_1_n_0\,
      Q => \rFIFOAddress_reg_n_0_[17]\,
      R => SR(0)
    );
\rFIFOAddress_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOAddress[18]_i_1_n_0\,
      Q => \rFIFOAddress_reg_n_0_[18]\,
      R => SR(0)
    );
\rFIFOAddress_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOAddress[19]_i_1_n_0\,
      Q => \rFIFOAddress_reg_n_0_[19]\,
      R => SR(0)
    );
\rFIFOAddress_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOAddress[1]_i_1_n_0\,
      Q => \rFIFOAddress_reg_n_0_[1]\,
      R => SR(0)
    );
\rFIFOAddress_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOAddress[20]_i_1_n_0\,
      Q => \rFIFOAddress_reg_n_0_[20]\,
      R => SR(0)
    );
\rFIFOAddress_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rFIFOAddress_reg[16]_i_2_n_0\,
      CO(3) => \rFIFOAddress_reg[20]_i_2_n_0\,
      CO(2) => \rFIFOAddress_reg[20]_i_2_n_1\,
      CO(1) => \rFIFOAddress_reg[20]_i_2_n_2\,
      CO(0) => \rFIFOAddress_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rFIFOAddress1(20 downto 17),
      S(3) => \rFIFOAddress_reg_n_0_[20]\,
      S(2) => \rFIFOAddress_reg_n_0_[19]\,
      S(1) => \rFIFOAddress_reg_n_0_[18]\,
      S(0) => \rFIFOAddress_reg_n_0_[17]\
    );
\rFIFOAddress_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOAddress[21]_i_1_n_0\,
      Q => \rFIFOAddress_reg_n_0_[21]\,
      R => SR(0)
    );
\rFIFOAddress_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOAddress[22]_i_1_n_0\,
      Q => \rFIFOAddress_reg_n_0_[22]\,
      R => SR(0)
    );
\rFIFOAddress_reg[22]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rFIFOAddress_reg[20]_i_2_n_0\,
      CO(3 downto 1) => \NLW_rFIFOAddress_reg[22]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \rFIFOAddress_reg[22]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_rFIFOAddress_reg[22]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => rFIFOAddress1(22 downto 21),
      S(3 downto 2) => B"00",
      S(1) => \rFIFOAddress_reg_n_0_[22]\,
      S(0) => \rFIFOAddress_reg_n_0_[21]\
    );
\rFIFOAddress_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOAddress[2]_i_1_n_0\,
      Q => \rFIFOAddress_reg_n_0_[2]\,
      R => SR(0)
    );
\rFIFOAddress_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOAddress[3]_i_1_n_0\,
      Q => \rFIFOAddress_reg_n_0_[3]\,
      R => SR(0)
    );
\rFIFOAddress_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOAddress[4]_i_1_n_0\,
      Q => \rFIFOAddress_reg_n_0_[4]\,
      R => SR(0)
    );
\rFIFOAddress_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rFIFOAddress_reg[4]_i_2_n_0\,
      CO(2) => \rFIFOAddress_reg[4]_i_2_n_1\,
      CO(1) => \rFIFOAddress_reg[4]_i_2_n_2\,
      CO(0) => \rFIFOAddress_reg[4]_i_2_n_3\,
      CYINIT => \rFIFOAddress_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rFIFOAddress1(4 downto 1),
      S(3) => \rFIFOAddress_reg_n_0_[4]\,
      S(2) => \rFIFOAddress_reg_n_0_[3]\,
      S(1) => \rFIFOAddress_reg_n_0_[2]\,
      S(0) => \rFIFOAddress_reg_n_0_[1]\
    );
\rFIFOAddress_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOAddress[5]_i_1_n_0\,
      Q => \rFIFOAddress_reg_n_0_[5]\,
      R => SR(0)
    );
\rFIFOAddress_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOAddress[6]_i_1_n_0\,
      Q => \rFIFOAddress_reg_n_0_[6]\,
      R => SR(0)
    );
\rFIFOAddress_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOAddress[7]_i_1_n_0\,
      Q => wFIFOSel,
      R => SR(0)
    );
\rFIFOAddress_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOAddress[8]_i_1_n_0\,
      Q => \rFIFOAddress_reg_n_0_[8]\,
      R => SR(0)
    );
\rFIFOAddress_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rFIFOAddress_reg[4]_i_2_n_0\,
      CO(3) => \rFIFOAddress_reg[8]_i_2_n_0\,
      CO(2) => \rFIFOAddress_reg[8]_i_2_n_1\,
      CO(1) => \rFIFOAddress_reg[8]_i_2_n_2\,
      CO(0) => \rFIFOAddress_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rFIFOAddress1(8 downto 5),
      S(3) => \rFIFOAddress_reg_n_0_[8]\,
      S(2) => wFIFOSel,
      S(1) => \rFIFOAddress_reg_n_0_[6]\,
      S(0) => \rFIFOAddress_reg_n_0_[5]\
    );
\rFIFOAddress_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOAddress[9]_i_1_n_0\,
      Q => \rFIFOAddress_reg_n_0_[9]\,
      R => SR(0)
    );
\rFIFOData[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      I3 => \rTrigOutData_reg[15]\(0),
      O => \rFIFOData[0]_i_1_n_0\
    );
\rFIFOData[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      I3 => \rTrigOutData_reg[15]\(10),
      O => \rFIFOData[10]_i_1_n_0\
    );
\rFIFOData[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      I3 => \rTrigOutData_reg[15]\(11),
      O => \rFIFOData[11]_i_1_n_0\
    );
\rFIFOData[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      I3 => \rTrigOutData_reg[15]\(12),
      O => \rFIFOData[12]_i_1_n_0\
    );
\rFIFOData[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      I3 => \rTrigOutData_reg[15]\(13),
      O => \rFIFOData[13]_i_1_n_0\
    );
\rFIFOData[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      I3 => \rTrigOutData_reg[15]\(14),
      O => \rFIFOData[14]_i_1_n_0\
    );
\rFIFOData[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      I3 => \rTrigOutData_reg[15]\(15),
      O => \rFIFOData[15]_i_1_n_0\
    );
\rFIFOData[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      I3 => \rTrigOutData_reg[15]\(1),
      O => \rFIFOData[1]_i_1_n_0\
    );
\rFIFOData[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      I3 => \rTrigOutData_reg[15]\(2),
      O => \rFIFOData[2]_i_1_n_0\
    );
\rFIFOData[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      I3 => \rTrigOutData_reg[15]\(3),
      O => \rFIFOData[3]_i_1_n_0\
    );
\rFIFOData[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      I3 => \rTrigOutData_reg[15]\(4),
      O => \rFIFOData[4]_i_1_n_0\
    );
\rFIFOData[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      I3 => \rTrigOutData_reg[15]\(5),
      O => \rFIFOData[5]_i_1_n_0\
    );
\rFIFOData[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      I3 => \rTrigOutData_reg[15]\(6),
      O => \rFIFOData[6]_i_1_n_0\
    );
\rFIFOData[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      I3 => \rTrigOutData_reg[15]\(7),
      O => \rFIFOData[7]_i_1_n_0\
    );
\rFIFOData[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      I3 => \rTrigOutData_reg[15]\(8),
      O => \rFIFOData[8]_i_1_n_0\
    );
\rFIFOData[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      I3 => \rTrigOutData_reg[15]\(9),
      O => \rFIFOData[9]_i_1_n_0\
    );
\rFIFOData_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOData[0]_i_1_n_0\,
      Q => rFIFOData(0),
      R => SR(0)
    );
\rFIFOData_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOData[10]_i_1_n_0\,
      Q => rFIFOData(10),
      R => SR(0)
    );
\rFIFOData_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOData[11]_i_1_n_0\,
      Q => rFIFOData(11),
      R => SR(0)
    );
\rFIFOData_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOData[12]_i_1_n_0\,
      Q => rFIFOData(12),
      R => SR(0)
    );
\rFIFOData_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOData[13]_i_1_n_0\,
      Q => rFIFOData(13),
      R => SR(0)
    );
\rFIFOData_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOData[14]_i_1_n_0\,
      Q => rFIFOData(14),
      R => SR(0)
    );
\rFIFOData_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOData[15]_i_1_n_0\,
      Q => rFIFOData(15),
      R => SR(0)
    );
\rFIFOData_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOData[1]_i_1_n_0\,
      Q => rFIFOData(1),
      R => SR(0)
    );
\rFIFOData_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOData[2]_i_1_n_0\,
      Q => rFIFOData(2),
      R => SR(0)
    );
\rFIFOData_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOData[3]_i_1_n_0\,
      Q => rFIFOData(3),
      R => SR(0)
    );
\rFIFOData_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOData[4]_i_1_n_0\,
      Q => rFIFOData(4),
      R => SR(0)
    );
\rFIFOData_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOData[5]_i_1_n_0\,
      Q => rFIFOData(5),
      R => SR(0)
    );
\rFIFOData_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOData[6]_i_1_n_0\,
      Q => rFIFOData(6),
      R => SR(0)
    );
\rFIFOData_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOData[7]_i_1_n_0\,
      Q => rFIFOData(7),
      R => SR(0)
    );
\rFIFOData_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOData[8]_i_1_n_0\,
      Q => rFIFOData(8),
      R => SR(0)
    );
\rFIFOData_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOData[9]_i_1_n_0\,
      Q => rFIFOData(9),
      R => SR(0)
    );
\rFIFOValid[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => rCAP_nxt_state(2),
      I2 => \rCAP_cur_state[1]_i_1_n_0\,
      O => \rFIFOValid[0]_i_1_n_0\
    );
\rFIFOValid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rFIFOValid[0]_i_1_n_0\,
      Q => rFIFOValid,
      R => SR(0)
    );
rStateToFINISHIntr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => rStateToFINISHIntr_m(0),
      I1 => rStateToFINISHIntr_m(1),
      I2 => rStateToFINISHIntr_m(2),
      I3 => rStateToFINISHIntr_m(3),
      I4 => rStateToFINISHIntr_i_2_n_0,
      O => rStateToFINISHIntr_i_1_n_0
    );
rStateToFINISHIntr_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => rStateToFINISHIntr_m(6),
      I1 => rStateToFINISHIntr_m(7),
      I2 => rStateToFINISHIntr_m(5),
      I3 => rStateToFINISHIntr_m(4),
      O => rStateToFINISHIntr_i_2_n_0
    );
\rStateToFINISHIntr_m[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rTrigDataCounter(12),
      I1 => wCAPDone2(12),
      I2 => wCAPDone2(14),
      I3 => rTrigDataCounter(14),
      I4 => wCAPDone2(13),
      I5 => rTrigDataCounter(13),
      O => \rStateToFINISHIntr_m[0]_i_10_n_0\
    );
\rStateToFINISHIntr_m[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rTrigDataCounter(9),
      I1 => wCAPDone2(9),
      I2 => wCAPDone2(11),
      I3 => rTrigDataCounter(11),
      I4 => wCAPDone2(10),
      I5 => rTrigDataCounter(10),
      O => \rStateToFINISHIntr_m[0]_i_14_n_0\
    );
\rStateToFINISHIntr_m[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rTrigDataCounter(6),
      I1 => wCAPDone2(6),
      I2 => wCAPDone2(8),
      I3 => rTrigDataCounter(8),
      I4 => wCAPDone2(7),
      I5 => rTrigDataCounter(7),
      O => \rStateToFINISHIntr_m[0]_i_15_n_0\
    );
\rStateToFINISHIntr_m[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rTrigDataCounter(3),
      I1 => wCAPDone2(3),
      I2 => wCAPDone2(5),
      I3 => rTrigDataCounter(5),
      I4 => wCAPDone2(4),
      I5 => rTrigDataCounter(4),
      O => \rStateToFINISHIntr_m[0]_i_16_n_0\
    );
\rStateToFINISHIntr_m[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => rTrigDataCounter(0),
      I1 => rTrigDMALength(0),
      I2 => wCAPDone2(2),
      I3 => rTrigDataCounter(2),
      I4 => wCAPDone2(1),
      I5 => rTrigDataCounter(1),
      O => \rStateToFINISHIntr_m[0]_i_17_n_0\
    );
\rStateToFINISHIntr_m[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDataCounter(30),
      I1 => wCAPDone2(30),
      I2 => rTrigDataCounter(31),
      I3 => wCAPDone2(31),
      O => \rStateToFINISHIntr_m[0]_i_3_n_0\
    );
\rStateToFINISHIntr_m[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rTrigDataCounter(27),
      I1 => wCAPDone2(27),
      I2 => wCAPDone2(29),
      I3 => rTrigDataCounter(29),
      I4 => wCAPDone2(28),
      I5 => rTrigDataCounter(28),
      O => \rStateToFINISHIntr_m[0]_i_4_n_0\
    );
\rStateToFINISHIntr_m[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rTrigDataCounter(24),
      I1 => wCAPDone2(24),
      I2 => wCAPDone2(26),
      I3 => rTrigDataCounter(26),
      I4 => wCAPDone2(25),
      I5 => rTrigDataCounter(25),
      O => \rStateToFINISHIntr_m[0]_i_5_n_0\
    );
\rStateToFINISHIntr_m[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rTrigDataCounter(21),
      I1 => wCAPDone2(21),
      I2 => wCAPDone2(23),
      I3 => rTrigDataCounter(23),
      I4 => wCAPDone2(22),
      I5 => rTrigDataCounter(22),
      O => \rStateToFINISHIntr_m[0]_i_7_n_0\
    );
\rStateToFINISHIntr_m[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rTrigDataCounter(18),
      I1 => wCAPDone2(18),
      I2 => wCAPDone2(20),
      I3 => rTrigDataCounter(20),
      I4 => wCAPDone2(19),
      I5 => rTrigDataCounter(19),
      O => \rStateToFINISHIntr_m[0]_i_8_n_0\
    );
\rStateToFINISHIntr_m[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rTrigDataCounter(15),
      I1 => wCAPDone2(15),
      I2 => wCAPDone2(17),
      I3 => rTrigDataCounter(17),
      I4 => wCAPDone2(16),
      I5 => rTrigDataCounter(16),
      O => \rStateToFINISHIntr_m[0]_i_9_n_0\
    );
\rStateToFINISHIntr_m_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => wCAPDone,
      Q => rStateToFINISHIntr_m(0),
      R => '0'
    );
\rStateToFINISHIntr_m_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rStateToFINISHIntr_m_reg[0]_i_2_n_0\,
      CO(3) => \NLW_rStateToFINISHIntr_m_reg[0]_i_1_CO_UNCONNECTED\(3),
      CO(2) => wCAPDone,
      CO(1) => \rStateToFINISHIntr_m_reg[0]_i_1_n_2\,
      CO(0) => \rStateToFINISHIntr_m_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_rStateToFINISHIntr_m_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \rStateToFINISHIntr_m[0]_i_3_n_0\,
      S(1) => \rStateToFINISHIntr_m[0]_i_4_n_0\,
      S(0) => \rStateToFINISHIntr_m[0]_i_5_n_0\
    );
\rStateToFINISHIntr_m_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \rStateToFINISHIntr_m_reg[0]_i_12_n_0\,
      CO(3 downto 2) => \NLW_rStateToFINISHIntr_m_reg[0]_i_11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \rStateToFINISHIntr_m_reg[0]_i_11_n_2\,
      CO(0) => \rStateToFINISHIntr_m_reg[0]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_rStateToFINISHIntr_m_reg[0]_i_11_O_UNCONNECTED\(3),
      O(2 downto 0) => wCAPDone2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => rTrigDMALength(31 downto 29)
    );
\rStateToFINISHIntr_m_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \rStateToFINISHIntr_m_reg[0]_i_13_n_0\,
      CO(3) => \rStateToFINISHIntr_m_reg[0]_i_12_n_0\,
      CO(2) => \rStateToFINISHIntr_m_reg[0]_i_12_n_1\,
      CO(1) => \rStateToFINISHIntr_m_reg[0]_i_12_n_2\,
      CO(0) => \rStateToFINISHIntr_m_reg[0]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => wCAPDone2(28 downto 25),
      S(3 downto 0) => rTrigDMALength(28 downto 25)
    );
\rStateToFINISHIntr_m_reg[0]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \rStateToFINISHIntr_m_reg[0]_i_18_n_0\,
      CO(3) => \rStateToFINISHIntr_m_reg[0]_i_13_n_0\,
      CO(2) => \rStateToFINISHIntr_m_reg[0]_i_13_n_1\,
      CO(1) => \rStateToFINISHIntr_m_reg[0]_i_13_n_2\,
      CO(0) => \rStateToFINISHIntr_m_reg[0]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => wCAPDone2(24 downto 21),
      S(3 downto 0) => rTrigDMALength(24 downto 21)
    );
\rStateToFINISHIntr_m_reg[0]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \rStateToFINISHIntr_m_reg[0]_i_19_n_0\,
      CO(3) => \rStateToFINISHIntr_m_reg[0]_i_18_n_0\,
      CO(2) => \rStateToFINISHIntr_m_reg[0]_i_18_n_1\,
      CO(1) => \rStateToFINISHIntr_m_reg[0]_i_18_n_2\,
      CO(0) => \rStateToFINISHIntr_m_reg[0]_i_18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => wCAPDone2(20 downto 17),
      S(3 downto 0) => rTrigDMALength(20 downto 17)
    );
\rStateToFINISHIntr_m_reg[0]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \rStateToFINISHIntr_m_reg[0]_i_20_n_0\,
      CO(3) => \rStateToFINISHIntr_m_reg[0]_i_19_n_0\,
      CO(2) => \rStateToFINISHIntr_m_reg[0]_i_19_n_1\,
      CO(1) => \rStateToFINISHIntr_m_reg[0]_i_19_n_2\,
      CO(0) => \rStateToFINISHIntr_m_reg[0]_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => wCAPDone2(16 downto 13),
      S(3 downto 0) => rTrigDMALength(16 downto 13)
    );
\rStateToFINISHIntr_m_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rStateToFINISHIntr_m_reg[0]_i_6_n_0\,
      CO(3) => \rStateToFINISHIntr_m_reg[0]_i_2_n_0\,
      CO(2) => \rStateToFINISHIntr_m_reg[0]_i_2_n_1\,
      CO(1) => \rStateToFINISHIntr_m_reg[0]_i_2_n_2\,
      CO(0) => \rStateToFINISHIntr_m_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_rStateToFINISHIntr_m_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \rStateToFINISHIntr_m[0]_i_7_n_0\,
      S(2) => \rStateToFINISHIntr_m[0]_i_8_n_0\,
      S(1) => \rStateToFINISHIntr_m[0]_i_9_n_0\,
      S(0) => \rStateToFINISHIntr_m[0]_i_10_n_0\
    );
\rStateToFINISHIntr_m_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \rStateToFINISHIntr_m_reg[0]_i_21_n_0\,
      CO(3) => \rStateToFINISHIntr_m_reg[0]_i_20_n_0\,
      CO(2) => \rStateToFINISHIntr_m_reg[0]_i_20_n_1\,
      CO(1) => \rStateToFINISHIntr_m_reg[0]_i_20_n_2\,
      CO(0) => \rStateToFINISHIntr_m_reg[0]_i_20_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => wCAPDone2(12 downto 9),
      S(3 downto 0) => rTrigDMALength(12 downto 9)
    );
\rStateToFINISHIntr_m_reg[0]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \rStateToFINISHIntr_m_reg[0]_i_22_n_0\,
      CO(3) => \rStateToFINISHIntr_m_reg[0]_i_21_n_0\,
      CO(2) => \rStateToFINISHIntr_m_reg[0]_i_21_n_1\,
      CO(1) => \rStateToFINISHIntr_m_reg[0]_i_21_n_2\,
      CO(0) => \rStateToFINISHIntr_m_reg[0]_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => wCAPDone2(8 downto 5),
      S(3 downto 0) => rTrigDMALength(8 downto 5)
    );
\rStateToFINISHIntr_m_reg[0]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rStateToFINISHIntr_m_reg[0]_i_22_n_0\,
      CO(2) => \rStateToFINISHIntr_m_reg[0]_i_22_n_1\,
      CO(1) => \rStateToFINISHIntr_m_reg[0]_i_22_n_2\,
      CO(0) => \rStateToFINISHIntr_m_reg[0]_i_22_n_3\,
      CYINIT => rTrigDMALength(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => wCAPDone2(4 downto 1),
      S(3 downto 0) => rTrigDMALength(4 downto 1)
    );
\rStateToFINISHIntr_m_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rStateToFINISHIntr_m_reg[0]_i_6_n_0\,
      CO(2) => \rStateToFINISHIntr_m_reg[0]_i_6_n_1\,
      CO(1) => \rStateToFINISHIntr_m_reg[0]_i_6_n_2\,
      CO(0) => \rStateToFINISHIntr_m_reg[0]_i_6_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_rStateToFINISHIntr_m_reg[0]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \rStateToFINISHIntr_m[0]_i_14_n_0\,
      S(2) => \rStateToFINISHIntr_m[0]_i_15_n_0\,
      S(1) => \rStateToFINISHIntr_m[0]_i_16_n_0\,
      S(0) => \rStateToFINISHIntr_m[0]_i_17_n_0\
    );
\rStateToFINISHIntr_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => rStateToFINISHIntr_m(0),
      Q => rStateToFINISHIntr_m(1),
      R => '0'
    );
\rStateToFINISHIntr_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => rStateToFINISHIntr_m(1),
      Q => rStateToFINISHIntr_m(2),
      R => '0'
    );
\rStateToFINISHIntr_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => rStateToFINISHIntr_m(2),
      Q => rStateToFINISHIntr_m(3),
      R => '0'
    );
\rStateToFINISHIntr_m_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => rStateToFINISHIntr_m(3),
      Q => rStateToFINISHIntr_m(4),
      R => '0'
    );
\rStateToFINISHIntr_m_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => rStateToFINISHIntr_m(4),
      Q => rStateToFINISHIntr_m(5),
      R => '0'
    );
\rStateToFINISHIntr_m_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => rStateToFINISHIntr_m(5),
      Q => rStateToFINISHIntr_m(6),
      R => '0'
    );
\rStateToFINISHIntr_m_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => rStateToFINISHIntr_m(6),
      Q => rStateToFINISHIntr_m(7),
      R => '0'
    );
rStateToFINISHIntr_reg: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => rStateToFINISHIntr_i_1_n_0,
      Q => oStateToFINISHIntr,
      R => '0'
    );
rStateToTDIntr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \rStateToTDIntr_m__0\(0),
      I1 => \rStateToTDIntr_m__0\(1),
      I2 => \rStateToTDIntr_m__0\(2),
      I3 => \rStateToTDIntr_m__0\(3),
      I4 => rStateToTDIntr_i_2_n_0,
      O => rStateToTDIntr_i_1_n_0
    );
rStateToTDIntr_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \rStateToTDIntr_m__0\(6),
      I1 => rStateToTDIntr_m(7),
      I2 => \rStateToTDIntr_m__0\(5),
      I3 => \rStateToTDIntr_m__0\(4),
      O => rStateToTDIntr_i_2_n_0
    );
\rStateToTDIntr_m[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => wTrigStatus(1),
      I1 => wTrigStatus(2),
      I2 => wTrigStatus(3),
      I3 => \^q\(0),
      I4 => wTrigMuxOut,
      I5 => \^co\(0),
      O => \rStateToTDIntr_m[0]_i_1_n_0\
    );
\rStateToTDIntr_m_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rStateToTDIntr_m[0]_i_1_n_0\,
      Q => \rStateToTDIntr_m__0\(0),
      R => '0'
    );
\rStateToTDIntr_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rStateToTDIntr_m__0\(0),
      Q => \rStateToTDIntr_m__0\(1),
      R => '0'
    );
\rStateToTDIntr_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rStateToTDIntr_m__0\(1),
      Q => \rStateToTDIntr_m__0\(2),
      R => '0'
    );
\rStateToTDIntr_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rStateToTDIntr_m__0\(2),
      Q => \rStateToTDIntr_m__0\(3),
      R => '0'
    );
\rStateToTDIntr_m_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rStateToTDIntr_m__0\(3),
      Q => \rStateToTDIntr_m__0\(4),
      R => '0'
    );
\rStateToTDIntr_m_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rStateToTDIntr_m__0\(4),
      Q => \rStateToTDIntr_m__0\(5),
      R => '0'
    );
\rStateToTDIntr_m_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rStateToTDIntr_m__0\(5),
      Q => \rStateToTDIntr_m__0\(6),
      R => '0'
    );
\rStateToTDIntr_m_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rStateToTDIntr_m__0\(6),
      Q => rStateToTDIntr_m(7),
      R => '0'
    );
rStateToTDIntr_reg: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => rStateToTDIntr_i_1_n_0,
      Q => oStateToTDIntr,
      R => '0'
    );
rStateToWAITIntr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \rStateToWAITIntr_m__0\(0),
      I1 => \rStateToWAITIntr_m__0\(1),
      I2 => \rStateToWAITIntr_m__0\(2),
      I3 => \rStateToWAITIntr_m__0\(3),
      I4 => rStateToWAITIntr_i_2_n_0,
      O => p_0_in
    );
rStateToWAITIntr_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \rStateToWAITIntr_m__0\(6),
      I1 => rStateToWAITIntr_m(7),
      I2 => \rStateToWAITIntr_m__0\(5),
      I3 => \rStateToWAITIntr_m__0\(4),
      O => rStateToWAITIntr_i_2_n_0
    );
\rStateToWAITIntr_m[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => wTrigStatus(3),
      I1 => wTrigStatus(1),
      I2 => \^q\(0),
      I3 => wTrigStatus(2),
      I4 => wTrigMuxOut,
      O => \rStateToWAITIntr_m[0]_i_1_n_0\
    );
\rStateToWAITIntr_m_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rStateToWAITIntr_m[0]_i_1_n_0\,
      Q => \rStateToWAITIntr_m__0\(0),
      R => '0'
    );
\rStateToWAITIntr_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rStateToWAITIntr_m__0\(0),
      Q => \rStateToWAITIntr_m__0\(1),
      R => '0'
    );
\rStateToWAITIntr_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rStateToWAITIntr_m__0\(1),
      Q => \rStateToWAITIntr_m__0\(2),
      R => '0'
    );
\rStateToWAITIntr_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rStateToWAITIntr_m__0\(2),
      Q => \rStateToWAITIntr_m__0\(3),
      R => '0'
    );
\rStateToWAITIntr_m_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rStateToWAITIntr_m__0\(3),
      Q => \rStateToWAITIntr_m__0\(4),
      R => '0'
    );
\rStateToWAITIntr_m_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rStateToWAITIntr_m__0\(4),
      Q => \rStateToWAITIntr_m__0\(5),
      R => '0'
    );
\rStateToWAITIntr_m_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rStateToWAITIntr_m__0\(5),
      Q => \rStateToWAITIntr_m__0\(6),
      R => '0'
    );
\rStateToWAITIntr_m_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rStateToWAITIntr_m__0\(6),
      Q => rStateToWAITIntr_m(7),
      R => '0'
    );
rStateToWAITIntr_reg: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => p_0_in,
      Q => oStateToWAITIntr,
      R => '0'
    );
\rTrigDMALength_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMALength_reg[31]\(0),
      Q => rTrigDMALength(0),
      R => SR(0)
    );
\rTrigDMALength_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMALength_reg[31]\(10),
      Q => rTrigDMALength(10),
      R => SR(0)
    );
\rTrigDMALength_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMALength_reg[31]\(11),
      Q => rTrigDMALength(11),
      R => SR(0)
    );
\rTrigDMALength_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMALength_reg[31]\(12),
      Q => rTrigDMALength(12),
      R => SR(0)
    );
\rTrigDMALength_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMALength_reg[31]\(13),
      Q => rTrigDMALength(13),
      R => SR(0)
    );
\rTrigDMALength_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMALength_reg[31]\(14),
      Q => rTrigDMALength(14),
      R => SR(0)
    );
\rTrigDMALength_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMALength_reg[31]\(15),
      Q => rTrigDMALength(15),
      R => SR(0)
    );
\rTrigDMALength_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMALength_reg[31]\(16),
      Q => rTrigDMALength(16),
      R => SR(0)
    );
\rTrigDMALength_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMALength_reg[31]\(17),
      Q => rTrigDMALength(17),
      R => SR(0)
    );
\rTrigDMALength_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMALength_reg[31]\(18),
      Q => rTrigDMALength(18),
      R => SR(0)
    );
\rTrigDMALength_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMALength_reg[31]\(19),
      Q => rTrigDMALength(19),
      R => SR(0)
    );
\rTrigDMALength_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMALength_reg[31]\(1),
      Q => rTrigDMALength(1),
      R => SR(0)
    );
\rTrigDMALength_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMALength_reg[31]\(20),
      Q => rTrigDMALength(20),
      R => SR(0)
    );
\rTrigDMALength_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMALength_reg[31]\(21),
      Q => rTrigDMALength(21),
      R => SR(0)
    );
\rTrigDMALength_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMALength_reg[31]\(22),
      Q => rTrigDMALength(22),
      R => SR(0)
    );
\rTrigDMALength_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMALength_reg[31]\(23),
      Q => rTrigDMALength(23),
      R => SR(0)
    );
\rTrigDMALength_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMALength_reg[31]\(24),
      Q => rTrigDMALength(24),
      R => SR(0)
    );
\rTrigDMALength_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMALength_reg[31]\(25),
      Q => rTrigDMALength(25),
      R => SR(0)
    );
\rTrigDMALength_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMALength_reg[31]\(26),
      Q => rTrigDMALength(26),
      R => SR(0)
    );
\rTrigDMALength_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMALength_reg[31]\(27),
      Q => rTrigDMALength(27),
      R => SR(0)
    );
\rTrigDMALength_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMALength_reg[31]\(28),
      Q => rTrigDMALength(28),
      R => SR(0)
    );
\rTrigDMALength_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMALength_reg[31]\(29),
      Q => rTrigDMALength(29),
      R => SR(0)
    );
\rTrigDMALength_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMALength_reg[31]\(2),
      Q => rTrigDMALength(2),
      R => SR(0)
    );
\rTrigDMALength_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMALength_reg[31]\(30),
      Q => rTrigDMALength(30),
      R => SR(0)
    );
\rTrigDMALength_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMALength_reg[31]\(31),
      Q => rTrigDMALength(31),
      R => SR(0)
    );
\rTrigDMALength_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMALength_reg[31]\(3),
      Q => rTrigDMALength(3),
      R => SR(0)
    );
\rTrigDMALength_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMALength_reg[31]\(4),
      Q => rTrigDMALength(4),
      R => SR(0)
    );
\rTrigDMALength_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMALength_reg[31]\(5),
      Q => rTrigDMALength(5),
      R => SR(0)
    );
\rTrigDMALength_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMALength_reg[31]\(6),
      Q => rTrigDMALength(6),
      R => SR(0)
    );
\rTrigDMALength_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMALength_reg[31]\(7),
      Q => rTrigDMALength(7),
      R => SR(0)
    );
\rTrigDMALength_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMALength_reg[31]\(8),
      Q => rTrigDMALength(8),
      R => SR(0)
    );
\rTrigDMALength_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMALength_reg[31]\(9),
      Q => rTrigDMALength(9),
      R => SR(0)
    );
\rTrigDMAPosition_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAPosition_reg[31]\(0),
      Q => rTrigDMAPosition(0),
      R => SR(0)
    );
\rTrigDMAPosition_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAPosition_reg[31]\(10),
      Q => rTrigDMAPosition(10),
      R => SR(0)
    );
\rTrigDMAPosition_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAPosition_reg[31]\(11),
      Q => rTrigDMAPosition(11),
      R => SR(0)
    );
\rTrigDMAPosition_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAPosition_reg[31]\(12),
      Q => rTrigDMAPosition(12),
      R => SR(0)
    );
\rTrigDMAPosition_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAPosition_reg[31]\(13),
      Q => rTrigDMAPosition(13),
      R => SR(0)
    );
\rTrigDMAPosition_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAPosition_reg[31]\(14),
      Q => rTrigDMAPosition(14),
      R => SR(0)
    );
\rTrigDMAPosition_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAPosition_reg[31]\(15),
      Q => rTrigDMAPosition(15),
      R => SR(0)
    );
\rTrigDMAPosition_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAPosition_reg[31]\(16),
      Q => rTrigDMAPosition(16),
      R => SR(0)
    );
\rTrigDMAPosition_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAPosition_reg[31]\(17),
      Q => rTrigDMAPosition(17),
      R => SR(0)
    );
\rTrigDMAPosition_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAPosition_reg[31]\(18),
      Q => rTrigDMAPosition(18),
      R => SR(0)
    );
\rTrigDMAPosition_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAPosition_reg[31]\(19),
      Q => rTrigDMAPosition(19),
      R => SR(0)
    );
\rTrigDMAPosition_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAPosition_reg[31]\(1),
      Q => rTrigDMAPosition(1),
      R => SR(0)
    );
\rTrigDMAPosition_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAPosition_reg[31]\(20),
      Q => rTrigDMAPosition(20),
      R => SR(0)
    );
\rTrigDMAPosition_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAPosition_reg[31]\(21),
      Q => rTrigDMAPosition(21),
      R => SR(0)
    );
\rTrigDMAPosition_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAPosition_reg[31]\(22),
      Q => rTrigDMAPosition(22),
      R => SR(0)
    );
\rTrigDMAPosition_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAPosition_reg[31]\(23),
      Q => rTrigDMAPosition(23),
      R => SR(0)
    );
\rTrigDMAPosition_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAPosition_reg[31]\(24),
      Q => rTrigDMAPosition(24),
      R => SR(0)
    );
\rTrigDMAPosition_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAPosition_reg[31]\(25),
      Q => rTrigDMAPosition(25),
      R => SR(0)
    );
\rTrigDMAPosition_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAPosition_reg[31]\(26),
      Q => rTrigDMAPosition(26),
      R => SR(0)
    );
\rTrigDMAPosition_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAPosition_reg[31]\(27),
      Q => rTrigDMAPosition(27),
      R => SR(0)
    );
\rTrigDMAPosition_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAPosition_reg[31]\(28),
      Q => rTrigDMAPosition(28),
      R => SR(0)
    );
\rTrigDMAPosition_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAPosition_reg[31]\(29),
      Q => rTrigDMAPosition(29),
      R => SR(0)
    );
\rTrigDMAPosition_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAPosition_reg[31]\(2),
      Q => rTrigDMAPosition(2),
      R => SR(0)
    );
\rTrigDMAPosition_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAPosition_reg[31]\(30),
      Q => rTrigDMAPosition(30),
      R => SR(0)
    );
\rTrigDMAPosition_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAPosition_reg[31]\(31),
      Q => rTrigDMAPosition(31),
      R => SR(0)
    );
\rTrigDMAPosition_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAPosition_reg[31]\(3),
      Q => rTrigDMAPosition(3),
      R => SR(0)
    );
\rTrigDMAPosition_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAPosition_reg[31]\(4),
      Q => rTrigDMAPosition(4),
      R => SR(0)
    );
\rTrigDMAPosition_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAPosition_reg[31]\(5),
      Q => rTrigDMAPosition(5),
      R => SR(0)
    );
\rTrigDMAPosition_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAPosition_reg[31]\(6),
      Q => rTrigDMAPosition(6),
      R => SR(0)
    );
\rTrigDMAPosition_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAPosition_reg[31]\(7),
      Q => rTrigDMAPosition(7),
      R => SR(0)
    );
\rTrigDMAPosition_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAPosition_reg[31]\(8),
      Q => rTrigDMAPosition(8),
      R => SR(0)
    );
\rTrigDMAPosition_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAPosition_reg[31]\(9),
      Q => rTrigDMAPosition(9),
      R => SR(0)
    );
\rTrigDMAStartAddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAStartAddr_reg[31]\(8),
      Q => rTrigDMAStartAddr(10),
      R => SR(0)
    );
\rTrigDMAStartAddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAStartAddr_reg[31]\(9),
      Q => rTrigDMAStartAddr(11),
      R => SR(0)
    );
\rTrigDMAStartAddr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAStartAddr_reg[31]\(10),
      Q => rTrigDMAStartAddr(12),
      R => SR(0)
    );
\rTrigDMAStartAddr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAStartAddr_reg[31]\(11),
      Q => rTrigDMAStartAddr(13),
      R => SR(0)
    );
\rTrigDMAStartAddr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAStartAddr_reg[31]\(12),
      Q => rTrigDMAStartAddr(14),
      R => SR(0)
    );
\rTrigDMAStartAddr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAStartAddr_reg[31]\(13),
      Q => rTrigDMAStartAddr(15),
      R => SR(0)
    );
\rTrigDMAStartAddr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAStartAddr_reg[31]\(14),
      Q => rTrigDMAStartAddr(16),
      R => SR(0)
    );
\rTrigDMAStartAddr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAStartAddr_reg[31]\(15),
      Q => rTrigDMAStartAddr(17),
      R => SR(0)
    );
\rTrigDMAStartAddr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAStartAddr_reg[31]\(16),
      Q => rTrigDMAStartAddr(18),
      R => SR(0)
    );
\rTrigDMAStartAddr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAStartAddr_reg[31]\(17),
      Q => rTrigDMAStartAddr(19),
      R => SR(0)
    );
\rTrigDMAStartAddr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAStartAddr_reg[31]\(18),
      Q => rTrigDMAStartAddr(20),
      R => SR(0)
    );
\rTrigDMAStartAddr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAStartAddr_reg[31]\(19),
      Q => rTrigDMAStartAddr(21),
      R => SR(0)
    );
\rTrigDMAStartAddr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAStartAddr_reg[31]\(20),
      Q => rTrigDMAStartAddr(22),
      R => SR(0)
    );
\rTrigDMAStartAddr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAStartAddr_reg[31]\(21),
      Q => rTrigDMAStartAddr(23),
      R => SR(0)
    );
\rTrigDMAStartAddr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAStartAddr_reg[31]\(22),
      Q => rTrigDMAStartAddr(24),
      R => SR(0)
    );
\rTrigDMAStartAddr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAStartAddr_reg[31]\(23),
      Q => rTrigDMAStartAddr(25),
      R => SR(0)
    );
\rTrigDMAStartAddr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAStartAddr_reg[31]\(24),
      Q => rTrigDMAStartAddr(26),
      R => SR(0)
    );
\rTrigDMAStartAddr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAStartAddr_reg[31]\(25),
      Q => rTrigDMAStartAddr(27),
      R => SR(0)
    );
\rTrigDMAStartAddr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAStartAddr_reg[31]\(26),
      Q => rTrigDMAStartAddr(28),
      R => SR(0)
    );
\rTrigDMAStartAddr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAStartAddr_reg[31]\(27),
      Q => rTrigDMAStartAddr(29),
      R => SR(0)
    );
\rTrigDMAStartAddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAStartAddr_reg[31]\(0),
      Q => rTrigDMAStartAddr(2),
      R => SR(0)
    );
\rTrigDMAStartAddr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAStartAddr_reg[31]\(28),
      Q => rTrigDMAStartAddr(30),
      R => SR(0)
    );
\rTrigDMAStartAddr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAStartAddr_reg[31]\(29),
      Q => rTrigDMAStartAddr(31),
      R => SR(0)
    );
\rTrigDMAStartAddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAStartAddr_reg[31]\(1),
      Q => rTrigDMAStartAddr(3),
      R => SR(0)
    );
\rTrigDMAStartAddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAStartAddr_reg[31]\(2),
      Q => rTrigDMAStartAddr(4),
      R => SR(0)
    );
\rTrigDMAStartAddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAStartAddr_reg[31]\(3),
      Q => rTrigDMAStartAddr(5),
      R => SR(0)
    );
\rTrigDMAStartAddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAStartAddr_reg[31]\(4),
      Q => rTrigDMAStartAddr(6),
      R => SR(0)
    );
\rTrigDMAStartAddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAStartAddr_reg[31]\(5),
      Q => rTrigDMAStartAddr(7),
      R => SR(0)
    );
\rTrigDMAStartAddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAStartAddr_reg[31]\(6),
      Q => rTrigDMAStartAddr(8),
      R => SR(0)
    );
\rTrigDMAStartAddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => E(0),
      D => \roTrigDMAStartAddr_reg[31]\(7),
      Q => rTrigDMAStartAddr(9),
      R => SR(0)
    );
\rTrigDMAStart_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \roTrigDMAStart_reg[0]\,
      Q => \^genblk1[0].rtrigvectorpendingcnt_reg[0]_0\,
      R => SR(0)
    );
\rTrigDataCounter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F200020"
    )
        port map (
      I0 => rFIFOValid,
      I1 => rTrigDataCounter(0),
      I2 => rCAP_nxt_state(3),
      I3 => rCAP_nxt_state(2),
      I4 => \rTrigDataCounter[0]_i_2_n_0\,
      I5 => \rCAP_cur_state[1]_i_1_n_0\,
      O => \rTrigDataCounter[0]_i_1_n_0\
    );
\rTrigDataCounter[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => rTrigDataCounter(0),
      I1 => rTrigDataCounter2,
      I2 => rTrigDMAPosition(0),
      O => \rTrigDataCounter[0]_i_2_n_0\
    );
\rTrigDataCounter[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F800080"
    )
        port map (
      I0 => rFIFOValid,
      I1 => rTrigDataCounter1(10),
      I2 => rCAP_nxt_state(3),
      I3 => rCAP_nxt_state(2),
      I4 => \rTrigDataCounter[10]_i_2_n_0\,
      I5 => \rCAP_cur_state[1]_i_1_n_0\,
      O => \rTrigDataCounter[10]_i_1_n_0\
    );
\rTrigDataCounter[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rTrigDataCounter1(10),
      I1 => rTrigDataCounter2,
      I2 => rTrigDMAPosition(10),
      O => \rTrigDataCounter[10]_i_2_n_0\
    );
\rTrigDataCounter[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F800080"
    )
        port map (
      I0 => rFIFOValid,
      I1 => rTrigDataCounter1(11),
      I2 => rCAP_nxt_state(3),
      I3 => rCAP_nxt_state(2),
      I4 => \rTrigDataCounter[11]_i_2_n_0\,
      I5 => \rCAP_cur_state[1]_i_1_n_0\,
      O => \rTrigDataCounter[11]_i_1_n_0\
    );
\rTrigDataCounter[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rTrigDataCounter1(11),
      I1 => rTrigDataCounter2,
      I2 => rTrigDMAPosition(11),
      O => \rTrigDataCounter[11]_i_2_n_0\
    );
\rTrigDataCounter[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F800080"
    )
        port map (
      I0 => rFIFOValid,
      I1 => rTrigDataCounter1(12),
      I2 => rCAP_nxt_state(3),
      I3 => rCAP_nxt_state(2),
      I4 => \rTrigDataCounter[12]_i_3_n_0\,
      I5 => \rCAP_cur_state[1]_i_1_n_0\,
      O => \rTrigDataCounter[12]_i_1_n_0\
    );
\rTrigDataCounter[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rTrigDataCounter1(12),
      I1 => rTrigDataCounter2,
      I2 => rTrigDMAPosition(12),
      O => \rTrigDataCounter[12]_i_3_n_0\
    );
\rTrigDataCounter[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F800080"
    )
        port map (
      I0 => rFIFOValid,
      I1 => rTrigDataCounter1(13),
      I2 => rCAP_nxt_state(3),
      I3 => rCAP_nxt_state(2),
      I4 => \rTrigDataCounter[13]_i_2_n_0\,
      I5 => \rCAP_cur_state[1]_i_1_n_0\,
      O => \rTrigDataCounter[13]_i_1_n_0\
    );
\rTrigDataCounter[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rTrigDataCounter1(13),
      I1 => rTrigDataCounter2,
      I2 => rTrigDMAPosition(13),
      O => \rTrigDataCounter[13]_i_2_n_0\
    );
\rTrigDataCounter[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F800080"
    )
        port map (
      I0 => rFIFOValid,
      I1 => rTrigDataCounter1(14),
      I2 => rCAP_nxt_state(3),
      I3 => rCAP_nxt_state(2),
      I4 => \rTrigDataCounter[14]_i_2_n_0\,
      I5 => \rCAP_cur_state[1]_i_1_n_0\,
      O => \rTrigDataCounter[14]_i_1_n_0\
    );
\rTrigDataCounter[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rTrigDataCounter1(14),
      I1 => rTrigDataCounter2,
      I2 => rTrigDMAPosition(14),
      O => \rTrigDataCounter[14]_i_2_n_0\
    );
\rTrigDataCounter[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F800080"
    )
        port map (
      I0 => rFIFOValid,
      I1 => rTrigDataCounter1(15),
      I2 => rCAP_nxt_state(3),
      I3 => rCAP_nxt_state(2),
      I4 => \rTrigDataCounter[15]_i_2_n_0\,
      I5 => \rCAP_cur_state[1]_i_1_n_0\,
      O => \rTrigDataCounter[15]_i_1_n_0\
    );
\rTrigDataCounter[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rTrigDataCounter1(15),
      I1 => rTrigDataCounter2,
      I2 => rTrigDMAPosition(15),
      O => \rTrigDataCounter[15]_i_2_n_0\
    );
\rTrigDataCounter[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F800080"
    )
        port map (
      I0 => rFIFOValid,
      I1 => rTrigDataCounter1(16),
      I2 => rCAP_nxt_state(3),
      I3 => rCAP_nxt_state(2),
      I4 => \rTrigDataCounter[16]_i_3_n_0\,
      I5 => \rCAP_cur_state[1]_i_1_n_0\,
      O => \rTrigDataCounter[16]_i_1_n_0\
    );
\rTrigDataCounter[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rTrigDataCounter1(16),
      I1 => rTrigDataCounter2,
      I2 => rTrigDMAPosition(16),
      O => \rTrigDataCounter[16]_i_3_n_0\
    );
\rTrigDataCounter[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F800080"
    )
        port map (
      I0 => rFIFOValid,
      I1 => rTrigDataCounter1(17),
      I2 => rCAP_nxt_state(3),
      I3 => rCAP_nxt_state(2),
      I4 => \rTrigDataCounter[17]_i_2_n_0\,
      I5 => \rCAP_cur_state[1]_i_1_n_0\,
      O => \rTrigDataCounter[17]_i_1_n_0\
    );
\rTrigDataCounter[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rTrigDataCounter1(17),
      I1 => rTrigDataCounter2,
      I2 => rTrigDMAPosition(17),
      O => \rTrigDataCounter[17]_i_2_n_0\
    );
\rTrigDataCounter[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F800080"
    )
        port map (
      I0 => rFIFOValid,
      I1 => rTrigDataCounter1(18),
      I2 => rCAP_nxt_state(3),
      I3 => rCAP_nxt_state(2),
      I4 => \rTrigDataCounter[18]_i_2_n_0\,
      I5 => \rCAP_cur_state[1]_i_1_n_0\,
      O => \rTrigDataCounter[18]_i_1_n_0\
    );
\rTrigDataCounter[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rTrigDataCounter1(18),
      I1 => rTrigDataCounter2,
      I2 => rTrigDMAPosition(18),
      O => \rTrigDataCounter[18]_i_2_n_0\
    );
\rTrigDataCounter[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F800080"
    )
        port map (
      I0 => rFIFOValid,
      I1 => rTrigDataCounter1(19),
      I2 => rCAP_nxt_state(3),
      I3 => rCAP_nxt_state(2),
      I4 => \rTrigDataCounter[19]_i_2_n_0\,
      I5 => \rCAP_cur_state[1]_i_1_n_0\,
      O => \rTrigDataCounter[19]_i_1_n_0\
    );
\rTrigDataCounter[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rTrigDataCounter1(19),
      I1 => rTrigDataCounter2,
      I2 => rTrigDMAPosition(19),
      O => \rTrigDataCounter[19]_i_2_n_0\
    );
\rTrigDataCounter[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F800080"
    )
        port map (
      I0 => rFIFOValid,
      I1 => rTrigDataCounter1(1),
      I2 => rCAP_nxt_state(3),
      I3 => rCAP_nxt_state(2),
      I4 => \rTrigDataCounter[1]_i_2_n_0\,
      I5 => \rCAP_cur_state[1]_i_1_n_0\,
      O => \rTrigDataCounter[1]_i_1_n_0\
    );
\rTrigDataCounter[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rTrigDataCounter1(1),
      I1 => rTrigDataCounter2,
      I2 => rTrigDMAPosition(1),
      O => \rTrigDataCounter[1]_i_2_n_0\
    );
\rTrigDataCounter[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F800080"
    )
        port map (
      I0 => rFIFOValid,
      I1 => rTrigDataCounter1(20),
      I2 => rCAP_nxt_state(3),
      I3 => rCAP_nxt_state(2),
      I4 => \rTrigDataCounter[20]_i_3_n_0\,
      I5 => \rCAP_cur_state[1]_i_1_n_0\,
      O => \rTrigDataCounter[20]_i_1_n_0\
    );
\rTrigDataCounter[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rTrigDataCounter1(20),
      I1 => rTrigDataCounter2,
      I2 => rTrigDMAPosition(20),
      O => \rTrigDataCounter[20]_i_3_n_0\
    );
\rTrigDataCounter[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F800080"
    )
        port map (
      I0 => rFIFOValid,
      I1 => rTrigDataCounter1(21),
      I2 => rCAP_nxt_state(3),
      I3 => rCAP_nxt_state(2),
      I4 => \rTrigDataCounter[21]_i_2_n_0\,
      I5 => \rCAP_cur_state[1]_i_1_n_0\,
      O => \rTrigDataCounter[21]_i_1_n_0\
    );
\rTrigDataCounter[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rTrigDataCounter1(21),
      I1 => rTrigDataCounter2,
      I2 => rTrigDMAPosition(21),
      O => \rTrigDataCounter[21]_i_2_n_0\
    );
\rTrigDataCounter[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F800080"
    )
        port map (
      I0 => rFIFOValid,
      I1 => rTrigDataCounter1(22),
      I2 => rCAP_nxt_state(3),
      I3 => rCAP_nxt_state(2),
      I4 => \rTrigDataCounter[22]_i_2_n_0\,
      I5 => \rCAP_cur_state[1]_i_1_n_0\,
      O => \rTrigDataCounter[22]_i_1_n_0\
    );
\rTrigDataCounter[22]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rTrigDataCounter1(22),
      I1 => rTrigDataCounter2,
      I2 => rTrigDMAPosition(22),
      O => \rTrigDataCounter[22]_i_2_n_0\
    );
\rTrigDataCounter[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F800080"
    )
        port map (
      I0 => rFIFOValid,
      I1 => rTrigDataCounter1(23),
      I2 => rCAP_nxt_state(3),
      I3 => rCAP_nxt_state(2),
      I4 => \rTrigDataCounter[23]_i_2_n_0\,
      I5 => \rCAP_cur_state[1]_i_1_n_0\,
      O => \rTrigDataCounter[23]_i_1_n_0\
    );
\rTrigDataCounter[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rTrigDataCounter1(23),
      I1 => rTrigDataCounter2,
      I2 => rTrigDMAPosition(23),
      O => \rTrigDataCounter[23]_i_2_n_0\
    );
\rTrigDataCounter[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F800080"
    )
        port map (
      I0 => rFIFOValid,
      I1 => rTrigDataCounter1(24),
      I2 => rCAP_nxt_state(3),
      I3 => rCAP_nxt_state(2),
      I4 => \rTrigDataCounter[24]_i_3_n_0\,
      I5 => \rCAP_cur_state[1]_i_1_n_0\,
      O => \rTrigDataCounter[24]_i_1_n_0\
    );
\rTrigDataCounter[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rTrigDataCounter1(24),
      I1 => rTrigDataCounter2,
      I2 => rTrigDMAPosition(24),
      O => \rTrigDataCounter[24]_i_3_n_0\
    );
\rTrigDataCounter[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F800080"
    )
        port map (
      I0 => rFIFOValid,
      I1 => rTrigDataCounter1(25),
      I2 => rCAP_nxt_state(3),
      I3 => rCAP_nxt_state(2),
      I4 => \rTrigDataCounter[25]_i_2_n_0\,
      I5 => \rCAP_cur_state[1]_i_1_n_0\,
      O => \rTrigDataCounter[25]_i_1_n_0\
    );
\rTrigDataCounter[25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rTrigDataCounter1(25),
      I1 => rTrigDataCounter2,
      I2 => rTrigDMAPosition(25),
      O => \rTrigDataCounter[25]_i_2_n_0\
    );
\rTrigDataCounter[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F800080"
    )
        port map (
      I0 => rFIFOValid,
      I1 => rTrigDataCounter1(26),
      I2 => rCAP_nxt_state(3),
      I3 => rCAP_nxt_state(2),
      I4 => \rTrigDataCounter[26]_i_2_n_0\,
      I5 => \rCAP_cur_state[1]_i_1_n_0\,
      O => \rTrigDataCounter[26]_i_1_n_0\
    );
\rTrigDataCounter[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rTrigDataCounter1(26),
      I1 => rTrigDataCounter2,
      I2 => rTrigDMAPosition(26),
      O => \rTrigDataCounter[26]_i_2_n_0\
    );
\rTrigDataCounter[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F800080"
    )
        port map (
      I0 => rFIFOValid,
      I1 => rTrigDataCounter1(27),
      I2 => rCAP_nxt_state(3),
      I3 => rCAP_nxt_state(2),
      I4 => \rTrigDataCounter[27]_i_2_n_0\,
      I5 => \rCAP_cur_state[1]_i_1_n_0\,
      O => \rTrigDataCounter[27]_i_1_n_0\
    );
\rTrigDataCounter[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rTrigDataCounter1(27),
      I1 => rTrigDataCounter2,
      I2 => rTrigDMAPosition(27),
      O => \rTrigDataCounter[27]_i_2_n_0\
    );
\rTrigDataCounter[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F800080"
    )
        port map (
      I0 => rFIFOValid,
      I1 => rTrigDataCounter1(28),
      I2 => rCAP_nxt_state(3),
      I3 => rCAP_nxt_state(2),
      I4 => \rTrigDataCounter[28]_i_3_n_0\,
      I5 => \rCAP_cur_state[1]_i_1_n_0\,
      O => \rTrigDataCounter[28]_i_1_n_0\
    );
\rTrigDataCounter[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rTrigDataCounter1(28),
      I1 => rTrigDataCounter2,
      I2 => rTrigDMAPosition(28),
      O => \rTrigDataCounter[28]_i_3_n_0\
    );
\rTrigDataCounter[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F800080"
    )
        port map (
      I0 => rFIFOValid,
      I1 => rTrigDataCounter1(29),
      I2 => rCAP_nxt_state(3),
      I3 => rCAP_nxt_state(2),
      I4 => \rTrigDataCounter[29]_i_2_n_0\,
      I5 => \rCAP_cur_state[1]_i_1_n_0\,
      O => \rTrigDataCounter[29]_i_1_n_0\
    );
\rTrigDataCounter[29]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rTrigDataCounter1(29),
      I1 => rTrigDataCounter2,
      I2 => rTrigDMAPosition(29),
      O => \rTrigDataCounter[29]_i_2_n_0\
    );
\rTrigDataCounter[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F800080"
    )
        port map (
      I0 => rFIFOValid,
      I1 => rTrigDataCounter1(2),
      I2 => rCAP_nxt_state(3),
      I3 => rCAP_nxt_state(2),
      I4 => \rTrigDataCounter[2]_i_2_n_0\,
      I5 => \rCAP_cur_state[1]_i_1_n_0\,
      O => \rTrigDataCounter[2]_i_1_n_0\
    );
\rTrigDataCounter[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rTrigDataCounter1(2),
      I1 => rTrigDataCounter2,
      I2 => rTrigDMAPosition(2),
      O => \rTrigDataCounter[2]_i_2_n_0\
    );
\rTrigDataCounter[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F800080"
    )
        port map (
      I0 => rFIFOValid,
      I1 => rTrigDataCounter1(30),
      I2 => rCAP_nxt_state(3),
      I3 => rCAP_nxt_state(2),
      I4 => \rTrigDataCounter[30]_i_2_n_0\,
      I5 => \rCAP_cur_state[1]_i_1_n_0\,
      O => \rTrigDataCounter[30]_i_1_n_0\
    );
\rTrigDataCounter[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rTrigDataCounter1(30),
      I1 => rTrigDataCounter2,
      I2 => rTrigDMAPosition(30),
      O => \rTrigDataCounter[30]_i_2_n_0\
    );
\rTrigDataCounter[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F800080"
    )
        port map (
      I0 => rFIFOValid,
      I1 => rTrigDataCounter1(31),
      I2 => rCAP_nxt_state(3),
      I3 => rCAP_nxt_state(2),
      I4 => \rTrigDataCounter[31]_i_3_n_0\,
      I5 => \rCAP_cur_state[1]_i_1_n_0\,
      O => \rTrigDataCounter[31]_i_1_n_0\
    );
\rTrigDataCounter[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(30),
      I1 => rTrigDataCounter(30),
      I2 => rTrigDMAPosition(31),
      I3 => rTrigDataCounter(31),
      O => \rTrigDataCounter[31]_i_10_n_0\
    );
\rTrigDataCounter[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(28),
      I1 => rTrigDataCounter(28),
      I2 => rTrigDMAPosition(29),
      I3 => rTrigDataCounter(29),
      O => \rTrigDataCounter[31]_i_11_n_0\
    );
\rTrigDataCounter[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(26),
      I1 => rTrigDataCounter(26),
      I2 => rTrigDMAPosition(27),
      I3 => rTrigDataCounter(27),
      O => \rTrigDataCounter[31]_i_12_n_0\
    );
\rTrigDataCounter[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(24),
      I1 => rTrigDataCounter(24),
      I2 => rTrigDMAPosition(25),
      I3 => rTrigDataCounter(25),
      O => \rTrigDataCounter[31]_i_13_n_0\
    );
\rTrigDataCounter[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(22),
      I1 => rTrigDataCounter(22),
      I2 => rTrigDataCounter(23),
      I3 => rTrigDMAPosition(23),
      O => \rTrigDataCounter[31]_i_15_n_0\
    );
\rTrigDataCounter[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(20),
      I1 => rTrigDataCounter(20),
      I2 => rTrigDataCounter(21),
      I3 => rTrigDMAPosition(21),
      O => \rTrigDataCounter[31]_i_16_n_0\
    );
\rTrigDataCounter[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(18),
      I1 => rTrigDataCounter(18),
      I2 => rTrigDataCounter(19),
      I3 => rTrigDMAPosition(19),
      O => \rTrigDataCounter[31]_i_17_n_0\
    );
\rTrigDataCounter[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(16),
      I1 => rTrigDataCounter(16),
      I2 => rTrigDataCounter(17),
      I3 => rTrigDMAPosition(17),
      O => \rTrigDataCounter[31]_i_18_n_0\
    );
\rTrigDataCounter[31]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(22),
      I1 => rTrigDataCounter(22),
      I2 => rTrigDMAPosition(23),
      I3 => rTrigDataCounter(23),
      O => \rTrigDataCounter[31]_i_19_n_0\
    );
\rTrigDataCounter[31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(20),
      I1 => rTrigDataCounter(20),
      I2 => rTrigDMAPosition(21),
      I3 => rTrigDataCounter(21),
      O => \rTrigDataCounter[31]_i_20_n_0\
    );
\rTrigDataCounter[31]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(18),
      I1 => rTrigDataCounter(18),
      I2 => rTrigDMAPosition(19),
      I3 => rTrigDataCounter(19),
      O => \rTrigDataCounter[31]_i_21_n_0\
    );
\rTrigDataCounter[31]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(16),
      I1 => rTrigDataCounter(16),
      I2 => rTrigDMAPosition(17),
      I3 => rTrigDataCounter(17),
      O => \rTrigDataCounter[31]_i_22_n_0\
    );
\rTrigDataCounter[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(14),
      I1 => rTrigDataCounter(14),
      I2 => rTrigDataCounter(15),
      I3 => rTrigDMAPosition(15),
      O => \rTrigDataCounter[31]_i_24_n_0\
    );
\rTrigDataCounter[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(12),
      I1 => rTrigDataCounter(12),
      I2 => rTrigDataCounter(13),
      I3 => rTrigDMAPosition(13),
      O => \rTrigDataCounter[31]_i_25_n_0\
    );
\rTrigDataCounter[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(10),
      I1 => rTrigDataCounter(10),
      I2 => rTrigDataCounter(11),
      I3 => rTrigDMAPosition(11),
      O => \rTrigDataCounter[31]_i_26_n_0\
    );
\rTrigDataCounter[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(8),
      I1 => rTrigDataCounter(8),
      I2 => rTrigDataCounter(9),
      I3 => rTrigDMAPosition(9),
      O => \rTrigDataCounter[31]_i_27_n_0\
    );
\rTrigDataCounter[31]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(14),
      I1 => rTrigDataCounter(14),
      I2 => rTrigDMAPosition(15),
      I3 => rTrigDataCounter(15),
      O => \rTrigDataCounter[31]_i_28_n_0\
    );
\rTrigDataCounter[31]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(12),
      I1 => rTrigDataCounter(12),
      I2 => rTrigDMAPosition(13),
      I3 => rTrigDataCounter(13),
      O => \rTrigDataCounter[31]_i_29_n_0\
    );
\rTrigDataCounter[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rTrigDataCounter1(31),
      I1 => rTrigDataCounter2,
      I2 => rTrigDMAPosition(31),
      O => \rTrigDataCounter[31]_i_3_n_0\
    );
\rTrigDataCounter[31]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(10),
      I1 => rTrigDataCounter(10),
      I2 => rTrigDMAPosition(11),
      I3 => rTrigDataCounter(11),
      O => \rTrigDataCounter[31]_i_30_n_0\
    );
\rTrigDataCounter[31]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(8),
      I1 => rTrigDataCounter(8),
      I2 => rTrigDMAPosition(9),
      I3 => rTrigDataCounter(9),
      O => \rTrigDataCounter[31]_i_31_n_0\
    );
\rTrigDataCounter[31]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(6),
      I1 => rTrigDataCounter(6),
      I2 => rTrigDataCounter(7),
      I3 => rTrigDMAPosition(7),
      O => \rTrigDataCounter[31]_i_32_n_0\
    );
\rTrigDataCounter[31]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(4),
      I1 => rTrigDataCounter(4),
      I2 => rTrigDataCounter(5),
      I3 => rTrigDMAPosition(5),
      O => \rTrigDataCounter[31]_i_33_n_0\
    );
\rTrigDataCounter[31]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(2),
      I1 => rTrigDataCounter(2),
      I2 => rTrigDataCounter(3),
      I3 => rTrigDMAPosition(3),
      O => \rTrigDataCounter[31]_i_34_n_0\
    );
\rTrigDataCounter[31]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(0),
      I1 => rTrigDataCounter(0),
      I2 => rTrigDataCounter(1),
      I3 => rTrigDMAPosition(1),
      O => \rTrigDataCounter[31]_i_35_n_0\
    );
\rTrigDataCounter[31]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(6),
      I1 => rTrigDataCounter(6),
      I2 => rTrigDMAPosition(7),
      I3 => rTrigDataCounter(7),
      O => \rTrigDataCounter[31]_i_36_n_0\
    );
\rTrigDataCounter[31]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(4),
      I1 => rTrigDataCounter(4),
      I2 => rTrigDMAPosition(5),
      I3 => rTrigDataCounter(5),
      O => \rTrigDataCounter[31]_i_37_n_0\
    );
\rTrigDataCounter[31]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(2),
      I1 => rTrigDataCounter(2),
      I2 => rTrigDMAPosition(3),
      I3 => rTrigDataCounter(3),
      O => \rTrigDataCounter[31]_i_38_n_0\
    );
\rTrigDataCounter[31]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDMAPosition(0),
      I1 => rTrigDataCounter(0),
      I2 => rTrigDMAPosition(1),
      I3 => rTrigDataCounter(1),
      O => \rTrigDataCounter[31]_i_39_n_0\
    );
\rTrigDataCounter[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(30),
      I1 => rTrigDataCounter(30),
      I2 => rTrigDataCounter(31),
      I3 => rTrigDMAPosition(31),
      O => \rTrigDataCounter[31]_i_6_n_0\
    );
\rTrigDataCounter[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(28),
      I1 => rTrigDataCounter(28),
      I2 => rTrigDataCounter(29),
      I3 => rTrigDMAPosition(29),
      O => \rTrigDataCounter[31]_i_7_n_0\
    );
\rTrigDataCounter[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(26),
      I1 => rTrigDataCounter(26),
      I2 => rTrigDataCounter(27),
      I3 => rTrigDMAPosition(27),
      O => \rTrigDataCounter[31]_i_8_n_0\
    );
\rTrigDataCounter[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rTrigDMAPosition(24),
      I1 => rTrigDataCounter(24),
      I2 => rTrigDataCounter(25),
      I3 => rTrigDMAPosition(25),
      O => \rTrigDataCounter[31]_i_9_n_0\
    );
\rTrigDataCounter[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F800080"
    )
        port map (
      I0 => rFIFOValid,
      I1 => rTrigDataCounter1(3),
      I2 => rCAP_nxt_state(3),
      I3 => rCAP_nxt_state(2),
      I4 => \rTrigDataCounter[3]_i_2_n_0\,
      I5 => \rCAP_cur_state[1]_i_1_n_0\,
      O => \rTrigDataCounter[3]_i_1_n_0\
    );
\rTrigDataCounter[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rTrigDataCounter1(3),
      I1 => rTrigDataCounter2,
      I2 => rTrigDMAPosition(3),
      O => \rTrigDataCounter[3]_i_2_n_0\
    );
\rTrigDataCounter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F800080"
    )
        port map (
      I0 => rFIFOValid,
      I1 => rTrigDataCounter1(4),
      I2 => rCAP_nxt_state(3),
      I3 => rCAP_nxt_state(2),
      I4 => \rTrigDataCounter[4]_i_3_n_0\,
      I5 => \rCAP_cur_state[1]_i_1_n_0\,
      O => \rTrigDataCounter[4]_i_1_n_0\
    );
\rTrigDataCounter[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rTrigDataCounter1(4),
      I1 => rTrigDataCounter2,
      I2 => rTrigDMAPosition(4),
      O => \rTrigDataCounter[4]_i_3_n_0\
    );
\rTrigDataCounter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F800080"
    )
        port map (
      I0 => rFIFOValid,
      I1 => rTrigDataCounter1(5),
      I2 => rCAP_nxt_state(3),
      I3 => rCAP_nxt_state(2),
      I4 => \rTrigDataCounter[5]_i_2_n_0\,
      I5 => \rCAP_cur_state[1]_i_1_n_0\,
      O => \rTrigDataCounter[5]_i_1_n_0\
    );
\rTrigDataCounter[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rTrigDataCounter1(5),
      I1 => rTrigDataCounter2,
      I2 => rTrigDMAPosition(5),
      O => \rTrigDataCounter[5]_i_2_n_0\
    );
\rTrigDataCounter[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F800080"
    )
        port map (
      I0 => rFIFOValid,
      I1 => rTrigDataCounter1(6),
      I2 => rCAP_nxt_state(3),
      I3 => rCAP_nxt_state(2),
      I4 => \rTrigDataCounter[6]_i_2_n_0\,
      I5 => \rCAP_cur_state[1]_i_1_n_0\,
      O => \rTrigDataCounter[6]_i_1_n_0\
    );
\rTrigDataCounter[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rTrigDataCounter1(6),
      I1 => rTrigDataCounter2,
      I2 => rTrigDMAPosition(6),
      O => \rTrigDataCounter[6]_i_2_n_0\
    );
\rTrigDataCounter[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F800080"
    )
        port map (
      I0 => rFIFOValid,
      I1 => rTrigDataCounter1(7),
      I2 => rCAP_nxt_state(3),
      I3 => rCAP_nxt_state(2),
      I4 => \rTrigDataCounter[7]_i_2_n_0\,
      I5 => \rCAP_cur_state[1]_i_1_n_0\,
      O => \rTrigDataCounter[7]_i_1_n_0\
    );
\rTrigDataCounter[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rTrigDataCounter1(7),
      I1 => rTrigDataCounter2,
      I2 => rTrigDMAPosition(7),
      O => \rTrigDataCounter[7]_i_2_n_0\
    );
\rTrigDataCounter[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F800080"
    )
        port map (
      I0 => rFIFOValid,
      I1 => rTrigDataCounter1(8),
      I2 => rCAP_nxt_state(3),
      I3 => rCAP_nxt_state(2),
      I4 => \rTrigDataCounter[8]_i_3_n_0\,
      I5 => \rCAP_cur_state[1]_i_1_n_0\,
      O => \rTrigDataCounter[8]_i_1_n_0\
    );
\rTrigDataCounter[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rTrigDataCounter1(8),
      I1 => rTrigDataCounter2,
      I2 => rTrigDMAPosition(8),
      O => \rTrigDataCounter[8]_i_3_n_0\
    );
\rTrigDataCounter[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F800080"
    )
        port map (
      I0 => rFIFOValid,
      I1 => rTrigDataCounter1(9),
      I2 => rCAP_nxt_state(3),
      I3 => rCAP_nxt_state(2),
      I4 => \rTrigDataCounter[9]_i_2_n_0\,
      I5 => \rCAP_cur_state[1]_i_1_n_0\,
      O => \rTrigDataCounter[9]_i_1_n_0\
    );
\rTrigDataCounter[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rTrigDataCounter1(9),
      I1 => rTrigDataCounter2,
      I2 => rTrigDMAPosition(9),
      O => \rTrigDataCounter[9]_i_2_n_0\
    );
\rTrigDataCounter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rTrigDataCounter[0]_i_1_n_0\,
      Q => rTrigDataCounter(0),
      R => SR(0)
    );
\rTrigDataCounter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rTrigDataCounter[10]_i_1_n_0\,
      Q => rTrigDataCounter(10),
      R => SR(0)
    );
\rTrigDataCounter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rTrigDataCounter[11]_i_1_n_0\,
      Q => rTrigDataCounter(11),
      R => SR(0)
    );
\rTrigDataCounter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rTrigDataCounter[12]_i_1_n_0\,
      Q => rTrigDataCounter(12),
      R => SR(0)
    );
\rTrigDataCounter_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rTrigDataCounter_reg[8]_i_2_n_0\,
      CO(3) => \rTrigDataCounter_reg[12]_i_2_n_0\,
      CO(2) => \rTrigDataCounter_reg[12]_i_2_n_1\,
      CO(1) => \rTrigDataCounter_reg[12]_i_2_n_2\,
      CO(0) => \rTrigDataCounter_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rTrigDataCounter1(12 downto 9),
      S(3 downto 0) => rTrigDataCounter(12 downto 9)
    );
\rTrigDataCounter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rTrigDataCounter[13]_i_1_n_0\,
      Q => rTrigDataCounter(13),
      R => SR(0)
    );
\rTrigDataCounter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rTrigDataCounter[14]_i_1_n_0\,
      Q => rTrigDataCounter(14),
      R => SR(0)
    );
\rTrigDataCounter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rTrigDataCounter[15]_i_1_n_0\,
      Q => rTrigDataCounter(15),
      R => SR(0)
    );
\rTrigDataCounter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rTrigDataCounter[16]_i_1_n_0\,
      Q => rTrigDataCounter(16),
      R => SR(0)
    );
\rTrigDataCounter_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rTrigDataCounter_reg[12]_i_2_n_0\,
      CO(3) => \rTrigDataCounter_reg[16]_i_2_n_0\,
      CO(2) => \rTrigDataCounter_reg[16]_i_2_n_1\,
      CO(1) => \rTrigDataCounter_reg[16]_i_2_n_2\,
      CO(0) => \rTrigDataCounter_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rTrigDataCounter1(16 downto 13),
      S(3 downto 0) => rTrigDataCounter(16 downto 13)
    );
\rTrigDataCounter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rTrigDataCounter[17]_i_1_n_0\,
      Q => rTrigDataCounter(17),
      R => SR(0)
    );
\rTrigDataCounter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rTrigDataCounter[18]_i_1_n_0\,
      Q => rTrigDataCounter(18),
      R => SR(0)
    );
\rTrigDataCounter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rTrigDataCounter[19]_i_1_n_0\,
      Q => rTrigDataCounter(19),
      R => SR(0)
    );
\rTrigDataCounter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rTrigDataCounter[1]_i_1_n_0\,
      Q => rTrigDataCounter(1),
      R => SR(0)
    );
\rTrigDataCounter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rTrigDataCounter[20]_i_1_n_0\,
      Q => rTrigDataCounter(20),
      R => SR(0)
    );
\rTrigDataCounter_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rTrigDataCounter_reg[16]_i_2_n_0\,
      CO(3) => \rTrigDataCounter_reg[20]_i_2_n_0\,
      CO(2) => \rTrigDataCounter_reg[20]_i_2_n_1\,
      CO(1) => \rTrigDataCounter_reg[20]_i_2_n_2\,
      CO(0) => \rTrigDataCounter_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rTrigDataCounter1(20 downto 17),
      S(3 downto 0) => rTrigDataCounter(20 downto 17)
    );
\rTrigDataCounter_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rTrigDataCounter[21]_i_1_n_0\,
      Q => rTrigDataCounter(21),
      R => SR(0)
    );
\rTrigDataCounter_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rTrigDataCounter[22]_i_1_n_0\,
      Q => rTrigDataCounter(22),
      R => SR(0)
    );
\rTrigDataCounter_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rTrigDataCounter[23]_i_1_n_0\,
      Q => rTrigDataCounter(23),
      R => SR(0)
    );
\rTrigDataCounter_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rTrigDataCounter[24]_i_1_n_0\,
      Q => rTrigDataCounter(24),
      R => SR(0)
    );
\rTrigDataCounter_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rTrigDataCounter_reg[20]_i_2_n_0\,
      CO(3) => \rTrigDataCounter_reg[24]_i_2_n_0\,
      CO(2) => \rTrigDataCounter_reg[24]_i_2_n_1\,
      CO(1) => \rTrigDataCounter_reg[24]_i_2_n_2\,
      CO(0) => \rTrigDataCounter_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rTrigDataCounter1(24 downto 21),
      S(3 downto 0) => rTrigDataCounter(24 downto 21)
    );
\rTrigDataCounter_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rTrigDataCounter[25]_i_1_n_0\,
      Q => rTrigDataCounter(25),
      R => SR(0)
    );
\rTrigDataCounter_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rTrigDataCounter[26]_i_1_n_0\,
      Q => rTrigDataCounter(26),
      R => SR(0)
    );
\rTrigDataCounter_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rTrigDataCounter[27]_i_1_n_0\,
      Q => rTrigDataCounter(27),
      R => SR(0)
    );
\rTrigDataCounter_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rTrigDataCounter[28]_i_1_n_0\,
      Q => rTrigDataCounter(28),
      R => SR(0)
    );
\rTrigDataCounter_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rTrigDataCounter_reg[24]_i_2_n_0\,
      CO(3) => \rTrigDataCounter_reg[28]_i_2_n_0\,
      CO(2) => \rTrigDataCounter_reg[28]_i_2_n_1\,
      CO(1) => \rTrigDataCounter_reg[28]_i_2_n_2\,
      CO(0) => \rTrigDataCounter_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rTrigDataCounter1(28 downto 25),
      S(3 downto 0) => rTrigDataCounter(28 downto 25)
    );
\rTrigDataCounter_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rTrigDataCounter[29]_i_1_n_0\,
      Q => rTrigDataCounter(29),
      R => SR(0)
    );
\rTrigDataCounter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rTrigDataCounter[2]_i_1_n_0\,
      Q => rTrigDataCounter(2),
      R => SR(0)
    );
\rTrigDataCounter_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rTrigDataCounter[30]_i_1_n_0\,
      Q => rTrigDataCounter(30),
      R => SR(0)
    );
\rTrigDataCounter_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rTrigDataCounter[31]_i_1_n_0\,
      Q => rTrigDataCounter(31),
      R => SR(0)
    );
\rTrigDataCounter_reg[31]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \rTrigDataCounter_reg[31]_i_23_n_0\,
      CO(3) => \rTrigDataCounter_reg[31]_i_14_n_0\,
      CO(2) => \rTrigDataCounter_reg[31]_i_14_n_1\,
      CO(1) => \rTrigDataCounter_reg[31]_i_14_n_2\,
      CO(0) => \rTrigDataCounter_reg[31]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \rTrigDataCounter[31]_i_24_n_0\,
      DI(2) => \rTrigDataCounter[31]_i_25_n_0\,
      DI(1) => \rTrigDataCounter[31]_i_26_n_0\,
      DI(0) => \rTrigDataCounter[31]_i_27_n_0\,
      O(3 downto 0) => \NLW_rTrigDataCounter_reg[31]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \rTrigDataCounter[31]_i_28_n_0\,
      S(2) => \rTrigDataCounter[31]_i_29_n_0\,
      S(1) => \rTrigDataCounter[31]_i_30_n_0\,
      S(0) => \rTrigDataCounter[31]_i_31_n_0\
    );
\rTrigDataCounter_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rTrigDataCounter_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_rTrigDataCounter_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \rTrigDataCounter_reg[31]_i_2_n_2\,
      CO(0) => \rTrigDataCounter_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_rTrigDataCounter_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => rTrigDataCounter1(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => rTrigDataCounter(31 downto 29)
    );
\rTrigDataCounter_reg[31]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rTrigDataCounter_reg[31]_i_23_n_0\,
      CO(2) => \rTrigDataCounter_reg[31]_i_23_n_1\,
      CO(1) => \rTrigDataCounter_reg[31]_i_23_n_2\,
      CO(0) => \rTrigDataCounter_reg[31]_i_23_n_3\,
      CYINIT => '0',
      DI(3) => \rTrigDataCounter[31]_i_32_n_0\,
      DI(2) => \rTrigDataCounter[31]_i_33_n_0\,
      DI(1) => \rTrigDataCounter[31]_i_34_n_0\,
      DI(0) => \rTrigDataCounter[31]_i_35_n_0\,
      O(3 downto 0) => \NLW_rTrigDataCounter_reg[31]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \rTrigDataCounter[31]_i_36_n_0\,
      S(2) => \rTrigDataCounter[31]_i_37_n_0\,
      S(1) => \rTrigDataCounter[31]_i_38_n_0\,
      S(0) => \rTrigDataCounter[31]_i_39_n_0\
    );
\rTrigDataCounter_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \rTrigDataCounter_reg[31]_i_5_n_0\,
      CO(3) => rTrigDataCounter2,
      CO(2) => \rTrigDataCounter_reg[31]_i_4_n_1\,
      CO(1) => \rTrigDataCounter_reg[31]_i_4_n_2\,
      CO(0) => \rTrigDataCounter_reg[31]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \rTrigDataCounter[31]_i_6_n_0\,
      DI(2) => \rTrigDataCounter[31]_i_7_n_0\,
      DI(1) => \rTrigDataCounter[31]_i_8_n_0\,
      DI(0) => \rTrigDataCounter[31]_i_9_n_0\,
      O(3 downto 0) => \NLW_rTrigDataCounter_reg[31]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \rTrigDataCounter[31]_i_10_n_0\,
      S(2) => \rTrigDataCounter[31]_i_11_n_0\,
      S(1) => \rTrigDataCounter[31]_i_12_n_0\,
      S(0) => \rTrigDataCounter[31]_i_13_n_0\
    );
\rTrigDataCounter_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \rTrigDataCounter_reg[31]_i_14_n_0\,
      CO(3) => \rTrigDataCounter_reg[31]_i_5_n_0\,
      CO(2) => \rTrigDataCounter_reg[31]_i_5_n_1\,
      CO(1) => \rTrigDataCounter_reg[31]_i_5_n_2\,
      CO(0) => \rTrigDataCounter_reg[31]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \rTrigDataCounter[31]_i_15_n_0\,
      DI(2) => \rTrigDataCounter[31]_i_16_n_0\,
      DI(1) => \rTrigDataCounter[31]_i_17_n_0\,
      DI(0) => \rTrigDataCounter[31]_i_18_n_0\,
      O(3 downto 0) => \NLW_rTrigDataCounter_reg[31]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \rTrigDataCounter[31]_i_19_n_0\,
      S(2) => \rTrigDataCounter[31]_i_20_n_0\,
      S(1) => \rTrigDataCounter[31]_i_21_n_0\,
      S(0) => \rTrigDataCounter[31]_i_22_n_0\
    );
\rTrigDataCounter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rTrigDataCounter[3]_i_1_n_0\,
      Q => rTrigDataCounter(3),
      R => SR(0)
    );
\rTrigDataCounter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rTrigDataCounter[4]_i_1_n_0\,
      Q => rTrigDataCounter(4),
      R => SR(0)
    );
\rTrigDataCounter_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rTrigDataCounter_reg[4]_i_2_n_0\,
      CO(2) => \rTrigDataCounter_reg[4]_i_2_n_1\,
      CO(1) => \rTrigDataCounter_reg[4]_i_2_n_2\,
      CO(0) => \rTrigDataCounter_reg[4]_i_2_n_3\,
      CYINIT => rTrigDataCounter(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rTrigDataCounter1(4 downto 1),
      S(3 downto 0) => rTrigDataCounter(4 downto 1)
    );
\rTrigDataCounter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rTrigDataCounter[5]_i_1_n_0\,
      Q => rTrigDataCounter(5),
      R => SR(0)
    );
\rTrigDataCounter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rTrigDataCounter[6]_i_1_n_0\,
      Q => rTrigDataCounter(6),
      R => SR(0)
    );
\rTrigDataCounter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rTrigDataCounter[7]_i_1_n_0\,
      Q => rTrigDataCounter(7),
      R => SR(0)
    );
\rTrigDataCounter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rTrigDataCounter[8]_i_1_n_0\,
      Q => rTrigDataCounter(8),
      R => SR(0)
    );
\rTrigDataCounter_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rTrigDataCounter_reg[4]_i_2_n_0\,
      CO(3) => \rTrigDataCounter_reg[8]_i_2_n_0\,
      CO(2) => \rTrigDataCounter_reg[8]_i_2_n_1\,
      CO(1) => \rTrigDataCounter_reg[8]_i_2_n_2\,
      CO(0) => \rTrigDataCounter_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rTrigDataCounter1(8 downto 5),
      S(3 downto 0) => rTrigDataCounter(8 downto 5)
    );
\rTrigDataCounter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rTrigDataCounter[9]_i_1_n_0\,
      Q => rTrigDataCounter(9),
      R => SR(0)
    );
\rTrigToggle[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => \rCAP_cur_state[1]_i_1_n_0\,
      I2 => rCAP_nxt_state(2),
      I3 => \rFIFOAddress_reg_n_0_[9]\,
      O => p_2_in(10)
    );
\rTrigToggle[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => \rCAP_cur_state[1]_i_1_n_0\,
      I2 => rCAP_nxt_state(2),
      I3 => \rFIFOAddress_reg_n_0_[10]\,
      O => p_2_in(11)
    );
\rTrigToggle[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => \rCAP_cur_state[1]_i_1_n_0\,
      I2 => rCAP_nxt_state(2),
      I3 => \rFIFOAddress_reg_n_0_[11]\,
      O => p_2_in(12)
    );
\rTrigToggle[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => \rCAP_cur_state[1]_i_1_n_0\,
      I2 => rCAP_nxt_state(2),
      I3 => \rFIFOAddress_reg_n_0_[12]\,
      O => p_2_in(13)
    );
\rTrigToggle[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => \rCAP_cur_state[1]_i_1_n_0\,
      I2 => rCAP_nxt_state(2),
      I3 => \rFIFOAddress_reg_n_0_[13]\,
      O => p_2_in(14)
    );
\rTrigToggle[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => \rCAP_cur_state[1]_i_1_n_0\,
      I2 => rCAP_nxt_state(2),
      I3 => \rFIFOAddress_reg_n_0_[14]\,
      O => p_2_in(15)
    );
\rTrigToggle[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => \rCAP_cur_state[1]_i_1_n_0\,
      I2 => rCAP_nxt_state(2),
      I3 => \rFIFOAddress_reg_n_0_[15]\,
      O => p_2_in(16)
    );
\rTrigToggle[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => \rCAP_cur_state[1]_i_1_n_0\,
      I2 => rCAP_nxt_state(2),
      I3 => \rFIFOAddress_reg_n_0_[16]\,
      O => p_2_in(17)
    );
\rTrigToggle[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => \rCAP_cur_state[1]_i_1_n_0\,
      I2 => rCAP_nxt_state(2),
      I3 => \rFIFOAddress_reg_n_0_[17]\,
      O => p_2_in(18)
    );
\rTrigToggle[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => \rCAP_cur_state[1]_i_1_n_0\,
      I2 => rCAP_nxt_state(2),
      I3 => \rFIFOAddress_reg_n_0_[18]\,
      O => p_2_in(19)
    );
\rTrigToggle[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => \rCAP_cur_state[1]_i_1_n_0\,
      I2 => rCAP_nxt_state(2),
      I3 => \rFIFOAddress_reg_n_0_[0]\,
      O => p_2_in(1)
    );
\rTrigToggle[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => \rCAP_cur_state[1]_i_1_n_0\,
      I2 => rCAP_nxt_state(2),
      I3 => \rFIFOAddress_reg_n_0_[19]\,
      O => p_2_in(20)
    );
\rTrigToggle[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => \rCAP_cur_state[1]_i_1_n_0\,
      I2 => rCAP_nxt_state(2),
      I3 => \rFIFOAddress_reg_n_0_[20]\,
      O => p_2_in(21)
    );
\rTrigToggle[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => \rCAP_cur_state[1]_i_1_n_0\,
      I2 => rCAP_nxt_state(2),
      I3 => \rFIFOAddress_reg_n_0_[21]\,
      O => p_2_in(22)
    );
\rTrigToggle[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCCB"
    )
        port map (
      I0 => rTrigToggle0,
      I1 => rCAP_nxt_state(3),
      I2 => rCAP_nxt_state(2),
      I3 => \rCAP_cur_state[1]_i_1_n_0\,
      O => \rTrigToggle[23]_i_1_n_0\
    );
\rTrigToggle[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rTrigDataCounter(18),
      I1 => rTrigToggle1(18),
      I2 => rTrigToggle1(20),
      I3 => rTrigDataCounter(20),
      I4 => rTrigToggle1(19),
      I5 => rTrigDataCounter(19),
      O => \rTrigToggle[23]_i_10_n_0\
    );
\rTrigToggle[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rTrigDataCounter(15),
      I1 => rTrigToggle1(15),
      I2 => rTrigToggle1(17),
      I3 => rTrigDataCounter(17),
      I4 => rTrigToggle1(16),
      I5 => rTrigDataCounter(16),
      O => \rTrigToggle[23]_i_11_n_0\
    );
\rTrigToggle[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rTrigDataCounter(12),
      I1 => rTrigToggle1(12),
      I2 => rTrigToggle1(14),
      I3 => rTrigDataCounter(14),
      I4 => rTrigToggle1(13),
      I5 => rTrigDataCounter(13),
      O => \rTrigToggle[23]_i_12_n_0\
    );
\rTrigToggle[23]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rTrigDataCounter(9),
      I1 => rTrigToggle1(9),
      I2 => rTrigToggle1(11),
      I3 => rTrigDataCounter(11),
      I4 => rTrigToggle1(10),
      I5 => rTrigDataCounter(10),
      O => \rTrigToggle[23]_i_16_n_0\
    );
\rTrigToggle[23]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rTrigDataCounter(6),
      I1 => rTrigToggle1(6),
      I2 => rTrigToggle1(8),
      I3 => rTrigDataCounter(8),
      I4 => rTrigToggle1(7),
      I5 => rTrigDataCounter(7),
      O => \rTrigToggle[23]_i_17_n_0\
    );
\rTrigToggle[23]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rTrigDataCounter(3),
      I1 => rTrigToggle1(3),
      I2 => rTrigToggle1(5),
      I3 => rTrigDataCounter(5),
      I4 => rTrigToggle1(4),
      I5 => rTrigDataCounter(4),
      O => \rTrigToggle[23]_i_18_n_0\
    );
\rTrigToggle[23]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => rTrigDMAPosition(0),
      I1 => rTrigDataCounter(0),
      I2 => rTrigToggle1(2),
      I3 => rTrigDataCounter(2),
      I4 => rTrigToggle1(1),
      I5 => rTrigDataCounter(1),
      O => \rTrigToggle[23]_i_19_n_0\
    );
\rTrigToggle[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => \rCAP_cur_state[1]_i_1_n_0\,
      I2 => rCAP_nxt_state(2),
      I3 => \rFIFOAddress_reg_n_0_[22]\,
      O => p_2_in(23)
    );
\rTrigToggle[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rTrigDataCounter(30),
      I1 => rTrigToggle1(30),
      I2 => rTrigDataCounter(31),
      I3 => rTrigToggle1(31),
      O => \rTrigToggle[23]_i_5_n_0\
    );
\rTrigToggle[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rTrigDataCounter(27),
      I1 => rTrigToggle1(27),
      I2 => rTrigToggle1(29),
      I3 => rTrigDataCounter(29),
      I4 => rTrigToggle1(28),
      I5 => rTrigDataCounter(28),
      O => \rTrigToggle[23]_i_6_n_0\
    );
\rTrigToggle[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rTrigDataCounter(24),
      I1 => rTrigToggle1(24),
      I2 => rTrigToggle1(26),
      I3 => rTrigDataCounter(26),
      I4 => rTrigToggle1(25),
      I5 => rTrigDataCounter(25),
      O => \rTrigToggle[23]_i_7_n_0\
    );
\rTrigToggle[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rTrigDataCounter(21),
      I1 => rTrigToggle1(21),
      I2 => rTrigToggle1(23),
      I3 => rTrigDataCounter(23),
      I4 => rTrigToggle1(22),
      I5 => rTrigDataCounter(22),
      O => \rTrigToggle[23]_i_9_n_0\
    );
\rTrigToggle[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => \rCAP_cur_state[1]_i_1_n_0\,
      I2 => rCAP_nxt_state(2),
      I3 => \rFIFOAddress_reg_n_0_[1]\,
      O => p_2_in(2)
    );
\rTrigToggle[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => \rCAP_cur_state[1]_i_1_n_0\,
      I2 => rCAP_nxt_state(2),
      I3 => \rFIFOAddress_reg_n_0_[2]\,
      O => p_2_in(3)
    );
\rTrigToggle[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => \rCAP_cur_state[1]_i_1_n_0\,
      I2 => rCAP_nxt_state(2),
      I3 => \rFIFOAddress_reg_n_0_[3]\,
      O => p_2_in(4)
    );
\rTrigToggle[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => \rCAP_cur_state[1]_i_1_n_0\,
      I2 => rCAP_nxt_state(2),
      I3 => \rFIFOAddress_reg_n_0_[4]\,
      O => p_2_in(5)
    );
\rTrigToggle[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => \rCAP_cur_state[1]_i_1_n_0\,
      I2 => rCAP_nxt_state(2),
      I3 => \rFIFOAddress_reg_n_0_[5]\,
      O => p_2_in(6)
    );
\rTrigToggle[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => \rCAP_cur_state[1]_i_1_n_0\,
      I2 => rCAP_nxt_state(2),
      I3 => \rFIFOAddress_reg_n_0_[6]\,
      O => p_2_in(7)
    );
\rTrigToggle[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => \rCAP_cur_state[1]_i_1_n_0\,
      I2 => rCAP_nxt_state(2),
      I3 => wFIFOSel,
      O => p_2_in(8)
    );
\rTrigToggle[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => rCAP_nxt_state(3),
      I1 => \rCAP_cur_state[1]_i_1_n_0\,
      I2 => rCAP_nxt_state(2),
      I3 => \rFIFOAddress_reg_n_0_[8]\,
      O => p_2_in(9)
    );
\rTrigToggle_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => \rTrigToggle[23]_i_1_n_0\,
      D => p_2_in(10),
      Q => wTrigToggle(10),
      R => SR(0)
    );
\rTrigToggle_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => \rTrigToggle[23]_i_1_n_0\,
      D => p_2_in(11),
      Q => wTrigToggle(11),
      R => SR(0)
    );
\rTrigToggle_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => \rTrigToggle[23]_i_1_n_0\,
      D => p_2_in(12),
      Q => wTrigToggle(12),
      R => SR(0)
    );
\rTrigToggle_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => \rTrigToggle[23]_i_1_n_0\,
      D => p_2_in(13),
      Q => wTrigToggle(13),
      R => SR(0)
    );
\rTrigToggle_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => \rTrigToggle[23]_i_1_n_0\,
      D => p_2_in(14),
      Q => wTrigToggle(14),
      R => SR(0)
    );
\rTrigToggle_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => \rTrigToggle[23]_i_1_n_0\,
      D => p_2_in(15),
      Q => wTrigToggle(15),
      R => SR(0)
    );
\rTrigToggle_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => \rTrigToggle[23]_i_1_n_0\,
      D => p_2_in(16),
      Q => wTrigToggle(16),
      R => SR(0)
    );
\rTrigToggle_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => \rTrigToggle[23]_i_1_n_0\,
      D => p_2_in(17),
      Q => wTrigToggle(17),
      R => SR(0)
    );
\rTrigToggle_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => \rTrigToggle[23]_i_1_n_0\,
      D => p_2_in(18),
      Q => wTrigToggle(18),
      R => SR(0)
    );
\rTrigToggle_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => \rTrigToggle[23]_i_1_n_0\,
      D => p_2_in(19),
      Q => wTrigToggle(19),
      R => SR(0)
    );
\rTrigToggle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => \rTrigToggle[23]_i_1_n_0\,
      D => p_2_in(1),
      Q => wTrigToggle(1),
      R => SR(0)
    );
\rTrigToggle_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => \rTrigToggle[23]_i_1_n_0\,
      D => p_2_in(20),
      Q => wTrigToggle(20),
      R => SR(0)
    );
\rTrigToggle_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => \rTrigToggle[23]_i_1_n_0\,
      D => p_2_in(21),
      Q => wTrigToggle(21),
      R => SR(0)
    );
\rTrigToggle_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => \rTrigToggle[23]_i_1_n_0\,
      D => p_2_in(22),
      Q => wTrigToggle(22),
      R => SR(0)
    );
\rTrigToggle_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => \rTrigToggle[23]_i_1_n_0\,
      D => p_2_in(23),
      Q => wTrigToggle(23),
      R => SR(0)
    );
\rTrigToggle_reg[23]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \rTrigToggle_reg[23]_i_14_n_0\,
      CO(3 downto 2) => \NLW_rTrigToggle_reg[23]_i_13_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \rTrigToggle_reg[23]_i_13_n_2\,
      CO(0) => \rTrigToggle_reg[23]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_rTrigToggle_reg[23]_i_13_O_UNCONNECTED\(3),
      O(2 downto 0) => rTrigToggle1(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => rTrigDMAPosition(31 downto 29)
    );
\rTrigToggle_reg[23]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \rTrigToggle_reg[23]_i_15_n_0\,
      CO(3) => \rTrigToggle_reg[23]_i_14_n_0\,
      CO(2) => \rTrigToggle_reg[23]_i_14_n_1\,
      CO(1) => \rTrigToggle_reg[23]_i_14_n_2\,
      CO(0) => \rTrigToggle_reg[23]_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rTrigToggle1(28 downto 25),
      S(3 downto 0) => rTrigDMAPosition(28 downto 25)
    );
\rTrigToggle_reg[23]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \rTrigToggle_reg[23]_i_20_n_0\,
      CO(3) => \rTrigToggle_reg[23]_i_15_n_0\,
      CO(2) => \rTrigToggle_reg[23]_i_15_n_1\,
      CO(1) => \rTrigToggle_reg[23]_i_15_n_2\,
      CO(0) => \rTrigToggle_reg[23]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rTrigToggle1(24 downto 21),
      S(3 downto 0) => rTrigDMAPosition(24 downto 21)
    );
\rTrigToggle_reg[23]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \rTrigToggle_reg[23]_i_21_n_0\,
      CO(3) => \rTrigToggle_reg[23]_i_20_n_0\,
      CO(2) => \rTrigToggle_reg[23]_i_20_n_1\,
      CO(1) => \rTrigToggle_reg[23]_i_20_n_2\,
      CO(0) => \rTrigToggle_reg[23]_i_20_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rTrigToggle1(20 downto 17),
      S(3 downto 0) => rTrigDMAPosition(20 downto 17)
    );
\rTrigToggle_reg[23]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \rTrigToggle_reg[23]_i_22_n_0\,
      CO(3) => \rTrigToggle_reg[23]_i_21_n_0\,
      CO(2) => \rTrigToggle_reg[23]_i_21_n_1\,
      CO(1) => \rTrigToggle_reg[23]_i_21_n_2\,
      CO(0) => \rTrigToggle_reg[23]_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rTrigToggle1(16 downto 13),
      S(3 downto 0) => rTrigDMAPosition(16 downto 13)
    );
\rTrigToggle_reg[23]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \rTrigToggle_reg[23]_i_23_n_0\,
      CO(3) => \rTrigToggle_reg[23]_i_22_n_0\,
      CO(2) => \rTrigToggle_reg[23]_i_22_n_1\,
      CO(1) => \rTrigToggle_reg[23]_i_22_n_2\,
      CO(0) => \rTrigToggle_reg[23]_i_22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rTrigToggle1(12 downto 9),
      S(3 downto 0) => rTrigDMAPosition(12 downto 9)
    );
\rTrigToggle_reg[23]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \rTrigToggle_reg[23]_i_24_n_0\,
      CO(3) => \rTrigToggle_reg[23]_i_23_n_0\,
      CO(2) => \rTrigToggle_reg[23]_i_23_n_1\,
      CO(1) => \rTrigToggle_reg[23]_i_23_n_2\,
      CO(0) => \rTrigToggle_reg[23]_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rTrigToggle1(8 downto 5),
      S(3 downto 0) => rTrigDMAPosition(8 downto 5)
    );
\rTrigToggle_reg[23]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rTrigToggle_reg[23]_i_24_n_0\,
      CO(2) => \rTrigToggle_reg[23]_i_24_n_1\,
      CO(1) => \rTrigToggle_reg[23]_i_24_n_2\,
      CO(0) => \rTrigToggle_reg[23]_i_24_n_3\,
      CYINIT => rTrigDMAPosition(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rTrigToggle1(4 downto 1),
      S(3 downto 0) => rTrigDMAPosition(4 downto 1)
    );
\rTrigToggle_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \rTrigToggle_reg[23]_i_4_n_0\,
      CO(3) => \NLW_rTrigToggle_reg[23]_i_3_CO_UNCONNECTED\(3),
      CO(2) => rTrigToggle0,
      CO(1) => \rTrigToggle_reg[23]_i_3_n_2\,
      CO(0) => \rTrigToggle_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_rTrigToggle_reg[23]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \rTrigToggle[23]_i_5_n_0\,
      S(1) => \rTrigToggle[23]_i_6_n_0\,
      S(0) => \rTrigToggle[23]_i_7_n_0\
    );
\rTrigToggle_reg[23]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \rTrigToggle_reg[23]_i_8_n_0\,
      CO(3) => \rTrigToggle_reg[23]_i_4_n_0\,
      CO(2) => \rTrigToggle_reg[23]_i_4_n_1\,
      CO(1) => \rTrigToggle_reg[23]_i_4_n_2\,
      CO(0) => \rTrigToggle_reg[23]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_rTrigToggle_reg[23]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \rTrigToggle[23]_i_9_n_0\,
      S(2) => \rTrigToggle[23]_i_10_n_0\,
      S(1) => \rTrigToggle[23]_i_11_n_0\,
      S(0) => \rTrigToggle[23]_i_12_n_0\
    );
\rTrigToggle_reg[23]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rTrigToggle_reg[23]_i_8_n_0\,
      CO(2) => \rTrigToggle_reg[23]_i_8_n_1\,
      CO(1) => \rTrigToggle_reg[23]_i_8_n_2\,
      CO(0) => \rTrigToggle_reg[23]_i_8_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_rTrigToggle_reg[23]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \rTrigToggle[23]_i_16_n_0\,
      S(2) => \rTrigToggle[23]_i_17_n_0\,
      S(1) => \rTrigToggle[23]_i_18_n_0\,
      S(0) => \rTrigToggle[23]_i_19_n_0\
    );
\rTrigToggle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => \rTrigToggle[23]_i_1_n_0\,
      D => p_2_in(2),
      Q => wTrigToggle(2),
      R => SR(0)
    );
\rTrigToggle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => \rTrigToggle[23]_i_1_n_0\,
      D => p_2_in(3),
      Q => wTrigToggle(3),
      R => SR(0)
    );
\rTrigToggle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => \rTrigToggle[23]_i_1_n_0\,
      D => p_2_in(4),
      Q => wTrigToggle(4),
      R => SR(0)
    );
\rTrigToggle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => \rTrigToggle[23]_i_1_n_0\,
      D => p_2_in(5),
      Q => wTrigToggle(5),
      R => SR(0)
    );
\rTrigToggle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => \rTrigToggle[23]_i_1_n_0\,
      D => p_2_in(6),
      Q => wTrigToggle(6),
      R => SR(0)
    );
\rTrigToggle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => \rTrigToggle[23]_i_1_n_0\,
      D => p_2_in(7),
      Q => wTrigToggle(7),
      R => SR(0)
    );
\rTrigToggle_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => \rTrigToggle[23]_i_1_n_0\,
      D => p_2_in(8),
      Q => wTrigToggle(8),
      R => SR(0)
    );
\rTrigToggle_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => \rTrigToggle[23]_i_1_n_0\,
      D => p_2_in(9),
      Q => wTrigToggle(9),
      R => SR(0)
    );
\rTrigVector[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0FB000000080"
    )
        port map (
      I0 => wTrigMuxOutOrigin(0),
      I1 => \^co\(0),
      I2 => rCAP_nxt_state(3),
      I3 => rCAP_nxt_state(2),
      I4 => \rCAP_cur_state[1]_i_1_n_0\,
      I5 => wTrigVector(1),
      O => \rTrigVector[1]_i_1_n_0\
    );
\rTrigVector_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iTrigClk,
      CE => '1',
      D => \rTrigVector[1]_i_1_n_0\,
      Q => wTrigVector(1),
      R => SR(0)
    );
\s_axil_rdata_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFF00080000"
    )
        port map (
      I0 => wTrigVectorPending(0),
      I1 => s_axil_araddr(0),
      I2 => s_axil_araddr(1),
      I3 => s_axil_araddr(2),
      I4 => s_axil_araddr(3),
      I5 => \rTrigGenLOGTime_reg[0]\,
      O => \s_axil_rdata_reg_reg[0]\
    );
\s_axil_rdata_reg[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
        port map (
      I0 => wTrigToggle(10),
      I1 => s_axil_araddr(1),
      I2 => \rTrigDMADDRSpace_reg[23]\(9),
      I3 => s_axil_araddr(0),
      O => \s_axil_rdata_reg_reg[10]\
    );
\s_axil_rdata_reg[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
        port map (
      I0 => wTrigToggle(11),
      I1 => s_axil_araddr(1),
      I2 => \rTrigDMADDRSpace_reg[23]\(10),
      I3 => s_axil_araddr(0),
      O => \s_axil_rdata_reg_reg[11]\
    );
\s_axil_rdata_reg[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
        port map (
      I0 => wTrigToggle(12),
      I1 => s_axil_araddr(1),
      I2 => \rTrigDMADDRSpace_reg[23]\(11),
      I3 => s_axil_araddr(0),
      O => \s_axil_rdata_reg_reg[12]\
    );
\s_axil_rdata_reg[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
        port map (
      I0 => wTrigToggle(13),
      I1 => s_axil_araddr(1),
      I2 => \rTrigDMADDRSpace_reg[23]\(12),
      I3 => s_axil_araddr(0),
      O => \s_axil_rdata_reg_reg[13]\
    );
\s_axil_rdata_reg[14]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
        port map (
      I0 => wTrigToggle(14),
      I1 => s_axil_araddr(1),
      I2 => \rTrigDMADDRSpace_reg[23]\(13),
      I3 => s_axil_araddr(0),
      O => \s_axil_rdata_reg_reg[14]\
    );
\s_axil_rdata_reg[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
        port map (
      I0 => wTrigToggle(15),
      I1 => s_axil_araddr(1),
      I2 => \rTrigDMADDRSpace_reg[23]\(14),
      I3 => s_axil_araddr(0),
      O => \s_axil_rdata_reg_reg[15]\
    );
\s_axil_rdata_reg[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
        port map (
      I0 => wTrigToggle(16),
      I1 => s_axil_araddr(1),
      I2 => \rTrigDMADDRSpace_reg[23]\(15),
      I3 => s_axil_araddr(0),
      O => \s_axil_rdata_reg_reg[16]\
    );
\s_axil_rdata_reg[17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
        port map (
      I0 => wTrigToggle(17),
      I1 => s_axil_araddr(1),
      I2 => \rTrigDMADDRSpace_reg[23]\(16),
      I3 => s_axil_araddr(0),
      O => \s_axil_rdata_reg_reg[17]\
    );
\s_axil_rdata_reg[18]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
        port map (
      I0 => wTrigToggle(18),
      I1 => s_axil_araddr(1),
      I2 => \rTrigDMADDRSpace_reg[23]\(17),
      I3 => s_axil_araddr(0),
      O => \s_axil_rdata_reg_reg[18]\
    );
\s_axil_rdata_reg[19]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
        port map (
      I0 => wTrigToggle(19),
      I1 => s_axil_araddr(1),
      I2 => \rTrigDMADDRSpace_reg[23]\(18),
      I3 => s_axil_araddr(0),
      O => \s_axil_rdata_reg_reg[19]\
    );
\s_axil_rdata_reg[1]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => wTrigToggle(1),
      I1 => wTrigStatus(1),
      I2 => s_axil_araddr(1),
      I3 => \rTrigDMADDRSpace_reg[23]\(0),
      I4 => s_axil_araddr(0),
      O => \s_axil_rdata_reg_reg[1]\
    );
\s_axil_rdata_reg[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axil_araddr(1),
      I1 => wTrigVectorPending(1),
      I2 => s_axil_araddr(0),
      I3 => wTrigVector(1),
      I4 => s_axil_araddr(2),
      O => \s_axil_rdata_reg_reg[1]_0\
    );
\s_axil_rdata_reg[20]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
        port map (
      I0 => wTrigToggle(20),
      I1 => s_axil_araddr(1),
      I2 => \rTrigDMADDRSpace_reg[23]\(19),
      I3 => s_axil_araddr(0),
      O => \s_axil_rdata_reg_reg[20]\
    );
\s_axil_rdata_reg[21]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
        port map (
      I0 => wTrigToggle(21),
      I1 => s_axil_araddr(1),
      I2 => \rTrigDMADDRSpace_reg[23]\(20),
      I3 => s_axil_araddr(0),
      O => \s_axil_rdata_reg_reg[21]\
    );
\s_axil_rdata_reg[22]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
        port map (
      I0 => wTrigToggle(22),
      I1 => s_axil_araddr(1),
      I2 => \rTrigDMADDRSpace_reg[23]\(21),
      I3 => s_axil_araddr(0),
      O => \s_axil_rdata_reg_reg[22]\
    );
\s_axil_rdata_reg[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
        port map (
      I0 => wTrigToggle(23),
      I1 => s_axil_araddr(1),
      I2 => \rTrigDMADDRSpace_reg[23]\(22),
      I3 => s_axil_araddr(0),
      O => \s_axil_rdata_reg_reg[23]\
    );
\s_axil_rdata_reg[2]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => wTrigToggle(2),
      I1 => wTrigStatus(2),
      I2 => s_axil_araddr(1),
      I3 => \rTrigDMADDRSpace_reg[23]\(1),
      I4 => s_axil_araddr(0),
      O => \s_axil_rdata_reg_reg[2]\
    );
\s_axil_rdata_reg[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => wTrigToggle(3),
      I1 => wTrigStatus(3),
      I2 => s_axil_araddr(1),
      I3 => \rTrigDMADDRSpace_reg[23]\(2),
      I4 => s_axil_araddr(0),
      O => \s_axil_rdata_reg_reg[3]\
    );
\s_axil_rdata_reg[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
        port map (
      I0 => wTrigToggle(4),
      I1 => s_axil_araddr(1),
      I2 => \rTrigDMADDRSpace_reg[23]\(3),
      I3 => s_axil_araddr(0),
      O => \s_axil_rdata_reg_reg[4]\
    );
\s_axil_rdata_reg[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
        port map (
      I0 => wTrigToggle(5),
      I1 => s_axil_araddr(1),
      I2 => \rTrigDMADDRSpace_reg[23]\(4),
      I3 => s_axil_araddr(0),
      O => \s_axil_rdata_reg_reg[5]\
    );
\s_axil_rdata_reg[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
        port map (
      I0 => wTrigToggle(6),
      I1 => s_axil_araddr(1),
      I2 => \rTrigDMADDRSpace_reg[23]\(5),
      I3 => s_axil_araddr(0),
      O => \s_axil_rdata_reg_reg[6]\
    );
\s_axil_rdata_reg[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
        port map (
      I0 => wTrigToggle(7),
      I1 => s_axil_araddr(1),
      I2 => \rTrigDMADDRSpace_reg[23]\(6),
      I3 => s_axil_araddr(0),
      O => \s_axil_rdata_reg_reg[7]\
    );
\s_axil_rdata_reg[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
        port map (
      I0 => wTrigToggle(8),
      I1 => s_axil_araddr(1),
      I2 => \rTrigDMADDRSpace_reg[23]\(7),
      I3 => s_axil_araddr(0),
      O => \s_axil_rdata_reg_reg[8]\
    );
\s_axil_rdata_reg[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
        port map (
      I0 => wTrigToggle(9),
      I1 => s_axil_araddr(1),
      I2 => \rTrigDMADDRSpace_reg[23]\(8),
      I3 => s_axil_araddr(0),
      O => \s_axil_rdata_reg_reg[9]\
    );
\s_axis_write_desc_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => axi_dma_n_8,
      D => s_axis_write_desc_addr(10),
      Q => \s_axis_write_desc_addr_reg_n_0_[10]\,
      R => s_axil_rstn_0(0)
    );
\s_axis_write_desc_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => axi_dma_n_8,
      D => s_axis_write_desc_addr(11),
      Q => \s_axis_write_desc_addr_reg_n_0_[11]\,
      R => s_axil_rstn_0(0)
    );
\s_axis_write_desc_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => axi_dma_n_8,
      D => s_axis_write_desc_addr(12),
      Q => \s_axis_write_desc_addr_reg_n_0_[12]\,
      R => s_axil_rstn_0(0)
    );
\s_axis_write_desc_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => axi_dma_n_8,
      D => s_axis_write_desc_addr(13),
      Q => \s_axis_write_desc_addr_reg_n_0_[13]\,
      R => s_axil_rstn_0(0)
    );
\s_axis_write_desc_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => axi_dma_n_8,
      D => s_axis_write_desc_addr(14),
      Q => \s_axis_write_desc_addr_reg_n_0_[14]\,
      R => s_axil_rstn_0(0)
    );
\s_axis_write_desc_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => axi_dma_n_8,
      D => s_axis_write_desc_addr(15),
      Q => \s_axis_write_desc_addr_reg_n_0_[15]\,
      R => s_axil_rstn_0(0)
    );
\s_axis_write_desc_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => axi_dma_n_8,
      D => s_axis_write_desc_addr(16),
      Q => \s_axis_write_desc_addr_reg_n_0_[16]\,
      R => s_axil_rstn_0(0)
    );
\s_axis_write_desc_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => axi_dma_n_8,
      D => s_axis_write_desc_addr(17),
      Q => \s_axis_write_desc_addr_reg_n_0_[17]\,
      R => s_axil_rstn_0(0)
    );
\s_axis_write_desc_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => axi_dma_n_8,
      D => s_axis_write_desc_addr(18),
      Q => \s_axis_write_desc_addr_reg_n_0_[18]\,
      R => s_axil_rstn_0(0)
    );
\s_axis_write_desc_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => axi_dma_n_8,
      D => s_axis_write_desc_addr(19),
      Q => \s_axis_write_desc_addr_reg_n_0_[19]\,
      R => s_axil_rstn_0(0)
    );
\s_axis_write_desc_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => axi_dma_n_8,
      D => s_axis_write_desc_addr(20),
      Q => \s_axis_write_desc_addr_reg_n_0_[20]\,
      R => s_axil_rstn_0(0)
    );
\s_axis_write_desc_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => axi_dma_n_8,
      D => s_axis_write_desc_addr(21),
      Q => \s_axis_write_desc_addr_reg_n_0_[21]\,
      R => s_axil_rstn_0(0)
    );
\s_axis_write_desc_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => axi_dma_n_8,
      D => s_axis_write_desc_addr(22),
      Q => \s_axis_write_desc_addr_reg_n_0_[22]\,
      R => s_axil_rstn_0(0)
    );
\s_axis_write_desc_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => axi_dma_n_8,
      D => s_axis_write_desc_addr(23),
      Q => \s_axis_write_desc_addr_reg_n_0_[23]\,
      R => s_axil_rstn_0(0)
    );
\s_axis_write_desc_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => axi_dma_n_8,
      D => s_axis_write_desc_addr(24),
      Q => \s_axis_write_desc_addr_reg_n_0_[24]\,
      R => s_axil_rstn_0(0)
    );
\s_axis_write_desc_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => axi_dma_n_8,
      D => s_axis_write_desc_addr(25),
      Q => \s_axis_write_desc_addr_reg_n_0_[25]\,
      R => s_axil_rstn_0(0)
    );
\s_axis_write_desc_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => axi_dma_n_8,
      D => s_axis_write_desc_addr(26),
      Q => \s_axis_write_desc_addr_reg_n_0_[26]\,
      R => s_axil_rstn_0(0)
    );
\s_axis_write_desc_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => axi_dma_n_8,
      D => s_axis_write_desc_addr(27),
      Q => \s_axis_write_desc_addr_reg_n_0_[27]\,
      R => s_axil_rstn_0(0)
    );
\s_axis_write_desc_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => axi_dma_n_8,
      D => s_axis_write_desc_addr(28),
      Q => \s_axis_write_desc_addr_reg_n_0_[28]\,
      R => s_axil_rstn_0(0)
    );
\s_axis_write_desc_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => axi_dma_n_8,
      D => s_axis_write_desc_addr(29),
      Q => \s_axis_write_desc_addr_reg_n_0_[29]\,
      R => s_axil_rstn_0(0)
    );
\s_axis_write_desc_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => axi_dma_n_8,
      D => s_axis_write_desc_addr(30),
      Q => \s_axis_write_desc_addr_reg_n_0_[30]\,
      R => s_axil_rstn_0(0)
    );
\s_axis_write_desc_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => axi_dma_n_8,
      D => s_axis_write_desc_addr(31),
      Q => \s_axis_write_desc_addr_reg_n_0_[31]\,
      R => s_axil_rstn_0(0)
    );
\s_axis_write_desc_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => axi_dma_n_8,
      D => s_axis_write_desc_addr(3),
      Q => \s_axis_write_desc_addr_reg_n_0_[3]\,
      R => s_axil_rstn_0(0)
    );
\s_axis_write_desc_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => axi_dma_n_8,
      D => s_axis_write_desc_addr(4),
      Q => \s_axis_write_desc_addr_reg_n_0_[4]\,
      R => s_axil_rstn_0(0)
    );
\s_axis_write_desc_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => axi_dma_n_8,
      D => s_axis_write_desc_addr(5),
      Q => \s_axis_write_desc_addr_reg_n_0_[5]\,
      R => s_axil_rstn_0(0)
    );
\s_axis_write_desc_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => axi_dma_n_8,
      D => s_axis_write_desc_addr(6),
      Q => \s_axis_write_desc_addr_reg_n_0_[6]\,
      R => s_axil_rstn_0(0)
    );
\s_axis_write_desc_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => axi_dma_n_8,
      D => s_axis_write_desc_addr(7),
      Q => \s_axis_write_desc_addr_reg_n_0_[7]\,
      R => s_axil_rstn_0(0)
    );
\s_axis_write_desc_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => axi_dma_n_8,
      D => s_axis_write_desc_addr(8),
      Q => \s_axis_write_desc_addr_reg_n_0_[8]\,
      R => s_axil_rstn_0(0)
    );
\s_axis_write_desc_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => axi_dma_n_8,
      D => s_axis_write_desc_addr(9),
      Q => \s_axis_write_desc_addr_reg_n_0_[9]\,
      R => s_axil_rstn_0(0)
    );
\s_axis_write_desc_len_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_clk,
      CE => '1',
      D => '1',
      Q => s_axis_write_desc_len(8),
      R => s_axil_rstn_0(0)
    );
s_axis_write_desc_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_clk,
      CE => '1',
      D => axi_dma_n_8,
      Q => s_axis_write_desc_valid_reg_n_0,
      R => s_axil_rstn_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TriggerCh is
  port (
    Q : out STD_LOGIC;
    s_axil_wready : out STD_LOGIC;
    s_axil_rvalid : out STD_LOGIC;
    s_axil_arready : out STD_LOGIC;
    s_axil_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    oStateToWAITIntr : out STD_LOGIC;
    oStateToTDIntr : out STD_LOGIC;
    oStateToFINISHIntr : out STD_LOGIC;
    s_axil_rstn : in STD_LOGIC;
    iTrigRstn : in STD_LOGIC;
    s_axil_awaddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axil_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axil_clk : in STD_LOGIC;
    iTrigClk : in STD_LOGIC;
    s_axil_bready : in STD_LOGIC;
    s_axil_awvalid : in STD_LOGIC;
    s_axil_wvalid : in STD_LOGIC;
    s_axil_arvalid : in STD_LOGIC;
    s_axil_rready : in STD_LOGIC;
    s_axil_araddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    iAdcData : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iAdcData_Tri : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TriggerCh;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TriggerCh is
  signal \fifo_inst_0/fifo_inst/m_rst_sync1_reg\ : STD_LOGIC;
  signal \fifo_inst_0/fifo_inst/s_rst_sync1_reg\ : STD_LOGIC;
  signal \fifo_inst_0/fifo_inst/s_rst_sync2_reg0\ : STD_LOGIC;
  signal inst_TriggerDMA_n_10 : STD_LOGIC;
  signal inst_TriggerDMA_n_11 : STD_LOGIC;
  signal inst_TriggerDMA_n_12 : STD_LOGIC;
  signal inst_TriggerDMA_n_13 : STD_LOGIC;
  signal inst_TriggerDMA_n_14 : STD_LOGIC;
  signal inst_TriggerDMA_n_15 : STD_LOGIC;
  signal inst_TriggerDMA_n_16 : STD_LOGIC;
  signal inst_TriggerDMA_n_17 : STD_LOGIC;
  signal inst_TriggerDMA_n_18 : STD_LOGIC;
  signal inst_TriggerDMA_n_19 : STD_LOGIC;
  signal inst_TriggerDMA_n_20 : STD_LOGIC;
  signal inst_TriggerDMA_n_21 : STD_LOGIC;
  signal inst_TriggerDMA_n_22 : STD_LOGIC;
  signal inst_TriggerDMA_n_23 : STD_LOGIC;
  signal inst_TriggerDMA_n_24 : STD_LOGIC;
  signal inst_TriggerDMA_n_25 : STD_LOGIC;
  signal inst_TriggerDMA_n_26 : STD_LOGIC;
  signal inst_TriggerDMA_n_27 : STD_LOGIC;
  signal inst_TriggerDMA_n_28 : STD_LOGIC;
  signal inst_TriggerDMA_n_29 : STD_LOGIC;
  signal inst_TriggerDMA_n_3 : STD_LOGIC;
  signal inst_TriggerDMA_n_30 : STD_LOGIC;
  signal inst_TriggerDMA_n_31 : STD_LOGIC;
  signal inst_TriggerDMA_n_32 : STD_LOGIC;
  signal inst_TriggerDMA_n_8 : STD_LOGIC;
  signal inst_TriggerDMA_n_9 : STD_LOGIC;
  signal inst_TriggerInterface_n_1 : STD_LOGIC;
  signal inst_TriggerInterface_n_10 : STD_LOGIC;
  signal inst_TriggerInterface_n_11 : STD_LOGIC;
  signal inst_TriggerInterface_n_12 : STD_LOGIC;
  signal inst_TriggerInterface_n_13 : STD_LOGIC;
  signal inst_TriggerInterface_n_14 : STD_LOGIC;
  signal inst_TriggerInterface_n_15 : STD_LOGIC;
  signal inst_TriggerInterface_n_16 : STD_LOGIC;
  signal inst_TriggerInterface_n_163 : STD_LOGIC;
  signal inst_TriggerInterface_n_17 : STD_LOGIC;
  signal inst_TriggerInterface_n_18 : STD_LOGIC;
  signal inst_TriggerInterface_n_19 : STD_LOGIC;
  signal inst_TriggerInterface_n_20 : STD_LOGIC;
  signal inst_TriggerInterface_n_21 : STD_LOGIC;
  signal inst_TriggerInterface_n_22 : STD_LOGIC;
  signal inst_TriggerInterface_n_23 : STD_LOGIC;
  signal inst_TriggerInterface_n_24 : STD_LOGIC;
  signal inst_TriggerInterface_n_25 : STD_LOGIC;
  signal inst_TriggerInterface_n_26 : STD_LOGIC;
  signal inst_TriggerInterface_n_27 : STD_LOGIC;
  signal inst_TriggerInterface_n_28 : STD_LOGIC;
  signal inst_TriggerInterface_n_29 : STD_LOGIC;
  signal inst_TriggerInterface_n_30 : STD_LOGIC;
  signal inst_TriggerInterface_n_31 : STD_LOGIC;
  signal inst_TriggerInterface_n_32 : STD_LOGIC;
  signal inst_TriggerInterface_n_33 : STD_LOGIC;
  signal inst_TriggerInterface_n_34 : STD_LOGIC;
  signal inst_TriggerInterface_n_35 : STD_LOGIC;
  signal inst_TriggerInterface_n_36 : STD_LOGIC;
  signal inst_TriggerInterface_n_6 : STD_LOGIC;
  signal inst_TriggerInterface_n_7 : STD_LOGIC;
  signal inst_TriggerInterface_n_8 : STD_LOGIC;
  signal inst_TriggerMux_n_5 : STD_LOGIC;
  signal inst_TriggerMux_n_6 : STD_LOGIC;
  signal rAdcData : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rTrigInEnable0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal rTrigMuxEnableMask : STD_LOGIC_VECTOR ( 1 to 1 );
  signal rTrigMuxOrMask : STD_LOGIC_VECTOR ( 1 to 1 );
  signal rTrigMuxSel : STD_LOGIC;
  signal wTDDone2 : STD_LOGIC;
  signal wTrigDMALength : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wTrigDMAPosition : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wTrigDMAStartAddr : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal wTrigDMAUpdate : STD_LOGIC;
  signal wTrigGenOut : STD_LOGIC_VECTOR ( 1 to 1 );
  signal wTrigMuxOut : STD_LOGIC;
  signal wTrigMuxOutData : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wTrigMuxOutOrigin : STD_LOGIC_VECTOR ( 1 to 1 );
  signal wTrigResetn : STD_LOGIC;
  signal wTrigStatus : STD_LOGIC_VECTOR ( 0 to 0 );
begin
inst_TriggerDMA: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TriggerDMA
     port map (
      CO(0) => wTDDone2,
      E(0) => wTrigDMAUpdate,
      Q(0) => wTrigStatus(0),
      SR(0) => inst_TriggerInterface_n_7,
      \genblk1[0].rTrigVectorPendingCnt_reg[0]_0\ => inst_TriggerDMA_n_3,
      iTrigClk => iTrigClk,
      iTrigRstn => iTrigRstn,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(63 downto 0) => m_axi_wdata(63 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(7 downto 0) => m_axi_wstrb(7 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      m_rst_sync1_reg => \fifo_inst_0/fifo_inst/m_rst_sync1_reg\,
      oStateToFINISHIntr => oStateToFINISHIntr,
      oStateToTDIntr => oStateToTDIntr,
      oStateToWAITIntr => oStateToWAITIntr,
      \rTrigDMADDRSpace_reg[23]\(22) => inst_TriggerInterface_n_14,
      \rTrigDMADDRSpace_reg[23]\(21) => inst_TriggerInterface_n_15,
      \rTrigDMADDRSpace_reg[23]\(20) => inst_TriggerInterface_n_16,
      \rTrigDMADDRSpace_reg[23]\(19) => inst_TriggerInterface_n_17,
      \rTrigDMADDRSpace_reg[23]\(18) => inst_TriggerInterface_n_18,
      \rTrigDMADDRSpace_reg[23]\(17) => inst_TriggerInterface_n_19,
      \rTrigDMADDRSpace_reg[23]\(16) => inst_TriggerInterface_n_20,
      \rTrigDMADDRSpace_reg[23]\(15) => inst_TriggerInterface_n_21,
      \rTrigDMADDRSpace_reg[23]\(14) => inst_TriggerInterface_n_22,
      \rTrigDMADDRSpace_reg[23]\(13) => inst_TriggerInterface_n_23,
      \rTrigDMADDRSpace_reg[23]\(12) => inst_TriggerInterface_n_24,
      \rTrigDMADDRSpace_reg[23]\(11) => inst_TriggerInterface_n_25,
      \rTrigDMADDRSpace_reg[23]\(10) => inst_TriggerInterface_n_26,
      \rTrigDMADDRSpace_reg[23]\(9) => inst_TriggerInterface_n_27,
      \rTrigDMADDRSpace_reg[23]\(8) => inst_TriggerInterface_n_28,
      \rTrigDMADDRSpace_reg[23]\(7) => inst_TriggerInterface_n_29,
      \rTrigDMADDRSpace_reg[23]\(6) => inst_TriggerInterface_n_30,
      \rTrigDMADDRSpace_reg[23]\(5) => inst_TriggerInterface_n_31,
      \rTrigDMADDRSpace_reg[23]\(4) => inst_TriggerInterface_n_32,
      \rTrigDMADDRSpace_reg[23]\(3) => inst_TriggerInterface_n_33,
      \rTrigDMADDRSpace_reg[23]\(2) => inst_TriggerInterface_n_34,
      \rTrigDMADDRSpace_reg[23]\(1) => inst_TriggerInterface_n_35,
      \rTrigDMADDRSpace_reg[23]\(0) => inst_TriggerInterface_n_36,
      \rTrigGenLOGTime_reg[0]\ => inst_TriggerInterface_n_10,
      \rTrigOutData_reg[15]\(15 downto 0) => wTrigMuxOutData(15 downto 0),
      \rTrigOutOrigin_reg[1]\ => inst_TriggerMux_n_6,
      \rTrigOut_reg[0]\ => inst_TriggerMux_n_5,
      \roTrigDMALength_reg[31]\(31 downto 0) => wTrigDMALength(31 downto 0),
      \roTrigDMAPosition_reg[31]\(31 downto 0) => wTrigDMAPosition(31 downto 0),
      \roTrigDMAStartAddr_reg[31]\(29 downto 0) => wTrigDMAStartAddr(31 downto 2),
      \roTrigDMAStart_reg[0]\ => inst_TriggerInterface_n_8,
      \roTrigResetn_reg[0]\ => inst_TriggerInterface_n_6,
      \roTrigResetn_reg[0]_0\ => inst_TriggerInterface_n_163,
      s_axil_araddr(3) => s_axil_araddr(5),
      s_axil_araddr(2 downto 0) => s_axil_araddr(2 downto 0),
      s_axil_clk => s_axil_clk,
      \s_axil_rdata_reg_reg[0]\ => inst_TriggerDMA_n_32,
      \s_axil_rdata_reg_reg[10]\ => inst_TriggerDMA_n_21,
      \s_axil_rdata_reg_reg[11]\ => inst_TriggerDMA_n_20,
      \s_axil_rdata_reg_reg[12]\ => inst_TriggerDMA_n_19,
      \s_axil_rdata_reg_reg[13]\ => inst_TriggerDMA_n_18,
      \s_axil_rdata_reg_reg[14]\ => inst_TriggerDMA_n_17,
      \s_axil_rdata_reg_reg[15]\ => inst_TriggerDMA_n_16,
      \s_axil_rdata_reg_reg[16]\ => inst_TriggerDMA_n_15,
      \s_axil_rdata_reg_reg[17]\ => inst_TriggerDMA_n_14,
      \s_axil_rdata_reg_reg[18]\ => inst_TriggerDMA_n_13,
      \s_axil_rdata_reg_reg[19]\ => inst_TriggerDMA_n_12,
      \s_axil_rdata_reg_reg[1]\ => inst_TriggerDMA_n_30,
      \s_axil_rdata_reg_reg[1]_0\ => inst_TriggerDMA_n_31,
      \s_axil_rdata_reg_reg[20]\ => inst_TriggerDMA_n_11,
      \s_axil_rdata_reg_reg[21]\ => inst_TriggerDMA_n_10,
      \s_axil_rdata_reg_reg[22]\ => inst_TriggerDMA_n_9,
      \s_axil_rdata_reg_reg[23]\ => inst_TriggerDMA_n_8,
      \s_axil_rdata_reg_reg[2]\ => inst_TriggerDMA_n_29,
      \s_axil_rdata_reg_reg[3]\ => inst_TriggerDMA_n_28,
      \s_axil_rdata_reg_reg[4]\ => inst_TriggerDMA_n_27,
      \s_axil_rdata_reg_reg[5]\ => inst_TriggerDMA_n_26,
      \s_axil_rdata_reg_reg[6]\ => inst_TriggerDMA_n_25,
      \s_axil_rdata_reg_reg[7]\ => inst_TriggerDMA_n_24,
      \s_axil_rdata_reg_reg[8]\ => inst_TriggerDMA_n_23,
      \s_axil_rdata_reg_reg[9]\ => inst_TriggerDMA_n_22,
      s_axil_rstn => s_axil_rstn,
      s_axil_rstn_0(0) => inst_TriggerInterface_n_1,
      s_rst_sync1_reg => \fifo_inst_0/fifo_inst/s_rst_sync1_reg\,
      s_rst_sync2_reg0 => \fifo_inst_0/fifo_inst/s_rst_sync2_reg0\,
      wTrigMuxOut => wTrigMuxOut,
      wTrigMuxOutOrigin(0) => wTrigMuxOutOrigin(1),
      wTrigResetn => wTrigResetn
    );
inst_TriggerGen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TriggerGen
     port map (
      Q(15 downto 0) => rAdcData(15 downto 0),
      SR(0) => inst_TriggerInterface_n_7,
      iAdcData(15 downto 0) => iAdcData(15 downto 0),
      iAdcData_Tri => iAdcData_Tri,
      iTrigClk => iTrigClk,
      rTrigInEnable0(0) => rTrigInEnable0(1),
      rTrigMuxEnableMask(0) => rTrigMuxEnableMask(1),
      wTrigGenOut(0) => wTrigGenOut(1)
    );
inst_TriggerInterface: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TriggerInterface
     port map (
      E(0) => wTrigDMAUpdate,
      Q => s_axil_rvalid,
      SR => inst_TriggerInterface_n_1,
      \genblk1[0].rTrigVectorPending_reg[0]\ => inst_TriggerDMA_n_32,
      \genblk1[1].rTrigVectorPending_reg[1]\ => inst_TriggerDMA_n_31,
      iTrigClk => iTrigClk,
      iTrigRstn => iTrigRstn,
      m_rst_sync3_reg_reg => inst_TriggerInterface_n_6,
      \rCAP_cur_state_reg[0]\(0) => wTrigStatus(0),
      \rTrigDMALength_reg[31]_0\(31 downto 0) => wTrigDMALength(31 downto 0),
      \rTrigDMAPosition_reg[31]_0\(31 downto 0) => wTrigDMAPosition(31 downto 0),
      \rTrigDMAStartAddr_reg[31]_0\(29 downto 0) => wTrigDMAStartAddr(31 downto 2),
      \rTrigDMAStart_reg[0]_0\ => inst_TriggerInterface_n_8,
      \rTrigDMAStart_reg[0]_1\ => inst_TriggerDMA_n_3,
      rTrigMuxEnableMask(0) => rTrigMuxEnableMask(1),
      \rTrigMuxEnableMask_reg[1]_0\ => inst_TriggerInterface_n_13,
      rTrigMuxOrMask(0) => rTrigMuxOrMask(1),
      \rTrigMuxOrMask_reg[1]_0\ => inst_TriggerInterface_n_12,
      rTrigMuxSel => rTrigMuxSel,
      \rTrigMuxSel_reg[0]_0\ => inst_TriggerInterface_n_11,
      \rTrigOutOrigin_reg[1]\(0) => inst_TriggerInterface_n_7,
      \rTrigToggle_reg[10]\ => inst_TriggerDMA_n_21,
      \rTrigToggle_reg[11]\ => inst_TriggerDMA_n_20,
      \rTrigToggle_reg[12]\ => inst_TriggerDMA_n_19,
      \rTrigToggle_reg[13]\ => inst_TriggerDMA_n_18,
      \rTrigToggle_reg[14]\ => inst_TriggerDMA_n_17,
      \rTrigToggle_reg[15]\ => inst_TriggerDMA_n_16,
      \rTrigToggle_reg[16]\ => inst_TriggerDMA_n_15,
      \rTrigToggle_reg[17]\ => inst_TriggerDMA_n_14,
      \rTrigToggle_reg[18]\ => inst_TriggerDMA_n_13,
      \rTrigToggle_reg[19]\ => inst_TriggerDMA_n_12,
      \rTrigToggle_reg[1]\ => inst_TriggerDMA_n_30,
      \rTrigToggle_reg[20]\ => inst_TriggerDMA_n_11,
      \rTrigToggle_reg[21]\ => inst_TriggerDMA_n_10,
      \rTrigToggle_reg[22]\ => inst_TriggerDMA_n_9,
      \rTrigToggle_reg[23]\ => inst_TriggerDMA_n_8,
      \rTrigToggle_reg[2]\ => inst_TriggerDMA_n_29,
      \rTrigToggle_reg[3]\ => inst_TriggerDMA_n_28,
      \rTrigToggle_reg[4]\ => inst_TriggerDMA_n_27,
      \rTrigToggle_reg[5]\ => inst_TriggerDMA_n_26,
      \rTrigToggle_reg[6]\ => inst_TriggerDMA_n_25,
      \rTrigToggle_reg[7]\ => inst_TriggerDMA_n_24,
      \rTrigToggle_reg[8]\ => inst_TriggerDMA_n_23,
      \rTrigToggle_reg[9]\ => inst_TriggerDMA_n_22,
      s_axil_araddr(7 downto 0) => s_axil_araddr(7 downto 0),
      s_axil_arready => s_axil_arready,
      s_axil_arvalid => s_axil_arvalid,
      s_axil_awaddr(7 downto 0) => s_axil_awaddr(7 downto 0),
      s_axil_awvalid => s_axil_awvalid,
      s_axil_bready => s_axil_bready,
      s_axil_bvalid => Q,
      s_axil_clk => s_axil_clk,
      s_axil_rdata(31 downto 0) => s_axil_rdata(31 downto 0),
      \s_axil_rdata_reg_reg[0]_0\ => inst_TriggerInterface_n_10,
      \s_axil_rdata_reg_reg[23]_0\(22) => inst_TriggerInterface_n_14,
      \s_axil_rdata_reg_reg[23]_0\(21) => inst_TriggerInterface_n_15,
      \s_axil_rdata_reg_reg[23]_0\(20) => inst_TriggerInterface_n_16,
      \s_axil_rdata_reg_reg[23]_0\(19) => inst_TriggerInterface_n_17,
      \s_axil_rdata_reg_reg[23]_0\(18) => inst_TriggerInterface_n_18,
      \s_axil_rdata_reg_reg[23]_0\(17) => inst_TriggerInterface_n_19,
      \s_axil_rdata_reg_reg[23]_0\(16) => inst_TriggerInterface_n_20,
      \s_axil_rdata_reg_reg[23]_0\(15) => inst_TriggerInterface_n_21,
      \s_axil_rdata_reg_reg[23]_0\(14) => inst_TriggerInterface_n_22,
      \s_axil_rdata_reg_reg[23]_0\(13) => inst_TriggerInterface_n_23,
      \s_axil_rdata_reg_reg[23]_0\(12) => inst_TriggerInterface_n_24,
      \s_axil_rdata_reg_reg[23]_0\(11) => inst_TriggerInterface_n_25,
      \s_axil_rdata_reg_reg[23]_0\(10) => inst_TriggerInterface_n_26,
      \s_axil_rdata_reg_reg[23]_0\(9) => inst_TriggerInterface_n_27,
      \s_axil_rdata_reg_reg[23]_0\(8) => inst_TriggerInterface_n_28,
      \s_axil_rdata_reg_reg[23]_0\(7) => inst_TriggerInterface_n_29,
      \s_axil_rdata_reg_reg[23]_0\(6) => inst_TriggerInterface_n_30,
      \s_axil_rdata_reg_reg[23]_0\(5) => inst_TriggerInterface_n_31,
      \s_axil_rdata_reg_reg[23]_0\(4) => inst_TriggerInterface_n_32,
      \s_axil_rdata_reg_reg[23]_0\(3) => inst_TriggerInterface_n_33,
      \s_axil_rdata_reg_reg[23]_0\(2) => inst_TriggerInterface_n_34,
      \s_axil_rdata_reg_reg[23]_0\(1) => inst_TriggerInterface_n_35,
      \s_axil_rdata_reg_reg[23]_0\(0) => inst_TriggerInterface_n_36,
      s_axil_rready => s_axil_rready,
      s_axil_rstn => s_axil_rstn,
      s_axil_wdata(31 downto 0) => s_axil_wdata(31 downto 0),
      s_axil_wready => s_axil_wready,
      s_axil_wvalid => s_axil_wvalid,
      temp_m_axis_tvalid_reg_reg => inst_TriggerInterface_n_163,
      wTrigResetn => wTrigResetn
    );
inst_TriggerMux: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TriggerMux
     port map (
      CO(0) => wTDDone2,
      D(15 downto 0) => rAdcData(15 downto 0),
      Q(15 downto 0) => wTrigMuxOutData(15 downto 0),
      \genblk1[1].rTrigVectorPendingCnt_reg[31]\ => inst_TriggerMux_n_6,
      \genblk1[1].rTrigVectorPending_reg[1]\ => inst_TriggerMux_n_5,
      iTrigClk => iTrigClk,
      iTrigRstn => iTrigRstn,
      \rTrigDMAStart_reg[0]\ => inst_TriggerDMA_n_3,
      rTrigInEnable0(0) => rTrigInEnable0(1),
      rTrigMuxEnableMask(0) => rTrigMuxEnableMask(1),
      rTrigMuxOrMask(0) => rTrigMuxOrMask(1),
      rTrigMuxSel => rTrigMuxSel,
      \roTrigMuxEnableMask_reg[1]\ => inst_TriggerInterface_n_13,
      \roTrigMuxOrMask_reg[1]\ => inst_TriggerInterface_n_12,
      \roTrigMuxSel_reg[0]\ => inst_TriggerInterface_n_11,
      \roTrigResetn_reg[0]\(0) => inst_TriggerInterface_n_7,
      wTrigGenOut(0) => wTrigGenOut(1),
      wTrigMuxOut => wTrigMuxOut,
      wTrigMuxOutOrigin(0) => wTrigMuxOutOrigin(1),
      wTrigResetn => wTrigResetn
    );
s_rst_sync2_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \fifo_inst_0/fifo_inst/s_rst_sync1_reg\,
      I1 => \fifo_inst_0/fifo_inst/m_rst_sync1_reg\,
      O => \fifo_inst_0/fifo_inst/s_rst_sync2_reg0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axil_clk : in STD_LOGIC;
    s_axil_rstn : in STD_LOGIC;
    iTrigClk : in STD_LOGIC;
    iTrigRstn : in STD_LOGIC;
    iAdcData : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iAdcData_Tri : in STD_LOGIC;
    oStateToWAITIntr : out STD_LOGIC;
    oStateToTDIntr : out STD_LOGIC;
    oStateToFINISHIntr : out STD_LOGIC;
    s_axil_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axil_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_awvalid : in STD_LOGIC;
    s_axil_awready : out STD_LOGIC;
    s_axil_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axil_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axil_wvalid : in STD_LOGIC;
    s_axil_wready : out STD_LOGIC;
    s_axil_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axil_bvalid : out STD_LOGIC;
    s_axil_bready : in STD_LOGIC;
    s_axil_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axil_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_arvalid : in STD_LOGIC;
    s_axil_arready : out STD_LOGIC;
    s_axil_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axil_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axil_rvalid : out STD_LOGIC;
    s_axil_rready : in STD_LOGIC;
    m_axi_clk : out STD_LOGIC;
    m_axi_rstn : out STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC;
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC;
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "Adc3444_TCP_TriggerCh_3_1,TriggerCh,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "TriggerCh,Vivado 2017.4";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^s_axil_clk\ : STD_LOGIC;
  signal \^s_axil_rstn\ : STD_LOGIC;
  signal \^s_axil_wready\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of m_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 m_axi ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 m_axi ARREADY";
  attribute X_INTERFACE_INFO of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi ARVALID";
  attribute X_INTERFACE_INFO of m_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 m_axi AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 m_axi AWREADY";
  attribute X_INTERFACE_INFO of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi AWVALID";
  attribute X_INTERFACE_INFO of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 m_axi BREADY";
  attribute X_INTERFACE_INFO of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi BVALID";
  attribute X_INTERFACE_INFO of m_axi_clk : signal is "xilinx.com:signal:clock:1.0 m_axi_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of m_axi_clk : signal is "XIL_INTERFACENAME m_axi_clk, ASSOCIATED_BUSIF m_axi, ASSOCIATED_RESET m_axi_rstn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN Adc3444_TCP_TriggerCh_3_1_m_axi_clk";
  attribute X_INTERFACE_INFO of m_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 m_axi RLAST";
  attribute X_INTERFACE_INFO of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 m_axi RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_rready : signal is "XIL_INTERFACENAME m_axi, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 2, ADDR_WIDTH 32, AWUSER_WIDTH 5, ARUSER_WIDTH 5, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.000, CLK_DOMAIN Adc3444_TCP_TriggerCh_3_1_m_axi_clk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of m_axi_rstn : signal is "xilinx.com:signal:reset:1.0 m_axi_rstn RST";
  attribute X_INTERFACE_PARAMETER of m_axi_rstn : signal is "XIL_INTERFACENAME m_axi_rstn, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi RVALID";
  attribute X_INTERFACE_INFO of m_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 m_axi WLAST";
  attribute X_INTERFACE_INFO of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 m_axi WREADY";
  attribute X_INTERFACE_INFO of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi WVALID";
  attribute X_INTERFACE_INFO of s_axil_arready : signal is "xilinx.com:interface:aximm:1.0 s_axil ARREADY";
  attribute X_INTERFACE_INFO of s_axil_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axil ARVALID";
  attribute X_INTERFACE_INFO of s_axil_awready : signal is "xilinx.com:interface:aximm:1.0 s_axil AWREADY";
  attribute X_INTERFACE_INFO of s_axil_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axil AWVALID";
  attribute X_INTERFACE_INFO of s_axil_bready : signal is "xilinx.com:interface:aximm:1.0 s_axil BREADY";
  attribute X_INTERFACE_INFO of s_axil_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axil BVALID";
  attribute X_INTERFACE_INFO of s_axil_clk : signal is "xilinx.com:signal:clock:1.0 s_axil_clk CLK";
  attribute X_INTERFACE_PARAMETER of s_axil_clk : signal is "XIL_INTERFACENAME s_axil_clk, ASSOCIATED_BUSIF s_axil, ASSOCIATED_RESET s_axil_rstn, FREQ_HZ 10000000, PHASE 0.000, CLK_DOMAIN Adc3444_TCP_Adc9228_top_0_0_clk_10m_o";
  attribute X_INTERFACE_INFO of s_axil_rready : signal is "xilinx.com:interface:aximm:1.0 s_axil RREADY";
  attribute X_INTERFACE_PARAMETER of s_axil_rready : signal is "XIL_INTERFACENAME s_axil, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 10000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN Adc3444_TCP_Adc9228_top_0_0_clk_10m_o, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of s_axil_rstn : signal is "xilinx.com:signal:reset:1.0 s_axil_rstn RST";
  attribute X_INTERFACE_PARAMETER of s_axil_rstn : signal is "XIL_INTERFACENAME s_axil_rstn, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of s_axil_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axil RVALID";
  attribute X_INTERFACE_INFO of s_axil_wready : signal is "xilinx.com:interface:aximm:1.0 s_axil WREADY";
  attribute X_INTERFACE_INFO of s_axil_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axil WVALID";
  attribute X_INTERFACE_INFO of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 m_axi ARADDR";
  attribute X_INTERFACE_INFO of m_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 m_axi ARBURST";
  attribute X_INTERFACE_INFO of m_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 m_axi ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_arid : signal is "xilinx.com:interface:aximm:1.0 m_axi ARID";
  attribute X_INTERFACE_INFO of m_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 m_axi ARLEN";
  attribute X_INTERFACE_INFO of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 m_axi ARPROT";
  attribute X_INTERFACE_INFO of m_axi_arqos : signal is "xilinx.com:interface:aximm:1.0 m_axi ARQOS";
  attribute X_INTERFACE_INFO of m_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 m_axi ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_aruser : signal is "xilinx.com:interface:aximm:1.0 m_axi ARUSER";
  attribute X_INTERFACE_INFO of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 m_axi AWADDR";
  attribute X_INTERFACE_INFO of m_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 m_axi AWBURST";
  attribute X_INTERFACE_INFO of m_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 m_axi AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_awid : signal is "xilinx.com:interface:aximm:1.0 m_axi AWID";
  attribute X_INTERFACE_INFO of m_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 m_axi AWLEN";
  attribute X_INTERFACE_INFO of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 m_axi AWPROT";
  attribute X_INTERFACE_INFO of m_axi_awqos : signal is "xilinx.com:interface:aximm:1.0 m_axi AWQOS";
  attribute X_INTERFACE_INFO of m_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 m_axi AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_awuser : signal is "xilinx.com:interface:aximm:1.0 m_axi AWUSER";
  attribute X_INTERFACE_INFO of m_axi_bid : signal is "xilinx.com:interface:aximm:1.0 m_axi BID";
  attribute X_INTERFACE_INFO of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 m_axi BRESP";
  attribute X_INTERFACE_INFO of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 m_axi RDATA";
  attribute X_INTERFACE_INFO of m_axi_rid : signal is "xilinx.com:interface:aximm:1.0 m_axi RID";
  attribute X_INTERFACE_INFO of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 m_axi RRESP";
  attribute X_INTERFACE_INFO of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 m_axi WDATA";
  attribute X_INTERFACE_INFO of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 m_axi WSTRB";
  attribute X_INTERFACE_INFO of s_axil_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axil ARADDR";
  attribute X_INTERFACE_INFO of s_axil_arprot : signal is "xilinx.com:interface:aximm:1.0 s_axil ARPROT";
  attribute X_INTERFACE_INFO of s_axil_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axil AWADDR";
  attribute X_INTERFACE_INFO of s_axil_awprot : signal is "xilinx.com:interface:aximm:1.0 s_axil AWPROT";
  attribute X_INTERFACE_INFO of s_axil_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axil BRESP";
  attribute X_INTERFACE_INFO of s_axil_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axil RDATA";
  attribute X_INTERFACE_INFO of s_axil_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axil RRESP";
  attribute X_INTERFACE_INFO of s_axil_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axil WDATA";
  attribute X_INTERFACE_INFO of s_axil_wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axil WSTRB";
begin
  \^s_axil_clk\ <= s_axil_clk;
  \^s_axil_rstn\ <= s_axil_rstn;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const1>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const1>\;
  m_axi_arcache(0) <= \<const1>\;
  m_axi_arid(1) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const1>\;
  m_axi_arsize(0) <= \<const1>\;
  m_axi_aruser(4) <= \<const0>\;
  m_axi_aruser(3) <= \<const0>\;
  m_axi_aruser(2) <= \<const0>\;
  m_axi_aruser(1) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const1>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const1>\;
  m_axi_awcache(0) <= \<const1>\;
  m_axi_awid(1) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlock <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const1>\;
  m_axi_awsize(0) <= \<const1>\;
  m_axi_awuser(4) <= \<const0>\;
  m_axi_awuser(3) <= \<const0>\;
  m_axi_awuser(2) <= \<const0>\;
  m_axi_awuser(1) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_clk <= \^s_axil_clk\;
  m_axi_rstn <= \^s_axil_rstn\;
  s_axil_awready <= \^s_axil_wready\;
  s_axil_bresp(1) <= \<const0>\;
  s_axil_bresp(0) <= \<const0>\;
  s_axil_rresp(1) <= \<const0>\;
  s_axil_rresp(0) <= \<const0>\;
  s_axil_wready <= \^s_axil_wready\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TriggerCh
     port map (
      Q => s_axil_bvalid,
      iAdcData(15 downto 0) => iAdcData(15 downto 0),
      iAdcData_Tri => iAdcData_Tri,
      iTrigClk => iTrigClk,
      iTrigRstn => iTrigRstn,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(63 downto 0) => m_axi_wdata(63 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(7 downto 0) => m_axi_wstrb(7 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      oStateToFINISHIntr => oStateToFINISHIntr,
      oStateToTDIntr => oStateToTDIntr,
      oStateToWAITIntr => oStateToWAITIntr,
      s_axil_araddr(7 downto 0) => s_axil_araddr(9 downto 2),
      s_axil_arready => s_axil_arready,
      s_axil_arvalid => s_axil_arvalid,
      s_axil_awaddr(7 downto 0) => s_axil_awaddr(9 downto 2),
      s_axil_awvalid => s_axil_awvalid,
      s_axil_bready => s_axil_bready,
      s_axil_clk => \^s_axil_clk\,
      s_axil_rdata(31 downto 0) => s_axil_rdata(31 downto 0),
      s_axil_rready => s_axil_rready,
      s_axil_rstn => \^s_axil_rstn\,
      s_axil_rvalid => s_axil_rvalid,
      s_axil_wdata(31 downto 0) => s_axil_wdata(31 downto 0),
      s_axil_wready => \^s_axil_wready\,
      s_axil_wvalid => s_axil_wvalid
    );
end STRUCTURE;
