
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//less_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017e0 <.init>:
  4017e0:	stp	x29, x30, [sp, #-16]!
  4017e4:	mov	x29, sp
  4017e8:	bl	401d20 <setlocale@plt+0x60>
  4017ec:	ldp	x29, x30, [sp], #16
  4017f0:	ret

Disassembly of section .plt:

0000000000401800 <memcpy@plt-0x20>:
  401800:	stp	x16, x30, [sp, #-16]!
  401804:	adrp	x16, 42f000 <winch@@Base+0x15d5c>
  401808:	ldr	x17, [x16, #4088]
  40180c:	add	x16, x16, #0xff8
  401810:	br	x17
  401814:	nop
  401818:	nop
  40181c:	nop

0000000000401820 <memcpy@plt>:
  401820:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401824:	ldr	x17, [x16]
  401828:	add	x16, x16, #0x0
  40182c:	br	x17

0000000000401830 <strlen@plt>:
  401830:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401834:	ldr	x17, [x16, #8]
  401838:	add	x16, x16, #0x8
  40183c:	br	x17

0000000000401840 <exit@plt>:
  401840:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401844:	ldr	x17, [x16, #16]
  401848:	add	x16, x16, #0x10
  40184c:	br	x17

0000000000401850 <_setjmp@plt>:
  401850:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401854:	ldr	x17, [x16, #24]
  401858:	add	x16, x16, #0x18
  40185c:	br	x17

0000000000401860 <dup@plt>:
  401860:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401864:	ldr	x17, [x16, #32]
  401868:	add	x16, x16, #0x20
  40186c:	br	x17

0000000000401870 <sigprocmask@plt>:
  401870:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401874:	ldr	x17, [x16, #40]
  401878:	add	x16, x16, #0x28
  40187c:	br	x17

0000000000401880 <cfgetospeed@plt>:
  401880:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401884:	ldr	x17, [x16, #48]
  401888:	add	x16, x16, #0x30
  40188c:	br	x17

0000000000401890 <tputs@plt>:
  401890:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401894:	ldr	x17, [x16, #56]
  401898:	add	x16, x16, #0x38
  40189c:	br	x17

00000000004018a0 <fgets_unlocked@plt>:
  4018a0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4018a4:	ldr	x17, [x16, #64]
  4018a8:	add	x16, x16, #0x40
  4018ac:	br	x17

00000000004018b0 <sprintf@plt>:
  4018b0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4018b4:	ldr	x17, [x16, #72]
  4018b8:	add	x16, x16, #0x48
  4018bc:	br	x17

00000000004018c0 <putc@plt>:
  4018c0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4018c4:	ldr	x17, [x16, #80]
  4018c8:	add	x16, x16, #0x50
  4018cc:	br	x17

00000000004018d0 <kill@plt>:
  4018d0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4018d4:	ldr	x17, [x16, #88]
  4018d8:	add	x16, x16, #0x58
  4018dc:	br	x17

00000000004018e0 <lseek@plt>:
  4018e0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4018e4:	ldr	x17, [x16, #96]
  4018e8:	add	x16, x16, #0x60
  4018ec:	br	x17

00000000004018f0 <tgoto@plt>:
  4018f0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4018f4:	ldr	x17, [x16, #104]
  4018f8:	add	x16, x16, #0x68
  4018fc:	br	x17

0000000000401900 <snprintf@plt>:
  401900:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401904:	ldr	x17, [x16, #112]
  401908:	add	x16, x16, #0x70
  40190c:	br	x17

0000000000401910 <tcgetattr@plt>:
  401910:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401914:	ldr	x17, [x16, #120]
  401918:	add	x16, x16, #0x78
  40191c:	br	x17

0000000000401920 <fileno@plt>:
  401920:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401924:	ldr	x17, [x16, #128]
  401928:	add	x16, x16, #0x80
  40192c:	br	x17

0000000000401930 <signal@plt>:
  401930:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401934:	ldr	x17, [x16, #136]
  401938:	add	x16, x16, #0x88
  40193c:	br	x17

0000000000401940 <fclose@plt>:
  401940:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401944:	ldr	x17, [x16, #144]
  401948:	add	x16, x16, #0x90
  40194c:	br	x17

0000000000401950 <fsync@plt>:
  401950:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401954:	ldr	x17, [x16, #152]
  401958:	add	x16, x16, #0x98
  40195c:	br	x17

0000000000401960 <getpid@plt>:
  401960:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401964:	ldr	x17, [x16, #160]
  401968:	add	x16, x16, #0xa0
  40196c:	br	x17

0000000000401970 <nl_langinfo@plt>:
  401970:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401974:	ldr	x17, [x16, #168]
  401978:	add	x16, x16, #0xa8
  40197c:	br	x17

0000000000401980 <fopen@plt>:
  401980:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401984:	ldr	x17, [x16, #176]
  401988:	add	x16, x16, #0xb0
  40198c:	br	x17

0000000000401990 <time@plt>:
  401990:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401994:	ldr	x17, [x16, #184]
  401998:	add	x16, x16, #0xb8
  40199c:	br	x17

00000000004019a0 <open@plt>:
  4019a0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4019a4:	ldr	x17, [x16, #192]
  4019a8:	add	x16, x16, #0xc0
  4019ac:	br	x17

00000000004019b0 <popen@plt>:
  4019b0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4019b4:	ldr	x17, [x16, #200]
  4019b8:	add	x16, x16, #0xc8
  4019bc:	br	x17

00000000004019c0 <sigemptyset@plt>:
  4019c0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4019c4:	ldr	x17, [x16, #208]
  4019c8:	add	x16, x16, #0xd0
  4019cc:	br	x17

00000000004019d0 <strncmp@plt>:
  4019d0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4019d4:	ldr	x17, [x16, #216]
  4019d8:	add	x16, x16, #0xd8
  4019dc:	br	x17

00000000004019e0 <__libc_start_main@plt>:
  4019e0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4019e4:	ldr	x17, [x16, #224]
  4019e8:	add	x16, x16, #0xe0
  4019ec:	br	x17

00000000004019f0 <strcat@plt>:
  4019f0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4019f4:	ldr	x17, [x16, #232]
  4019f8:	add	x16, x16, #0xe8
  4019fc:	br	x17

0000000000401a00 <fgetc@plt>:
  401a00:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401a04:	ldr	x17, [x16, #240]
  401a08:	add	x16, x16, #0xf0
  401a0c:	br	x17

0000000000401a10 <tgetflag@plt>:
  401a10:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401a14:	ldr	x17, [x16, #248]
  401a18:	add	x16, x16, #0xf8
  401a1c:	br	x17

0000000000401a20 <memset@plt>:
  401a20:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401a24:	ldr	x17, [x16, #256]
  401a28:	add	x16, x16, #0x100
  401a2c:	br	x17

0000000000401a30 <sleep@plt>:
  401a30:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401a34:	ldr	x17, [x16, #264]
  401a38:	add	x16, x16, #0x108
  401a3c:	br	x17

0000000000401a40 <fchmod@plt>:
  401a40:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401a44:	ldr	x17, [x16, #272]
  401a48:	add	x16, x16, #0x110
  401a4c:	br	x17

0000000000401a50 <tgetent@plt>:
  401a50:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401a54:	ldr	x17, [x16, #280]
  401a58:	add	x16, x16, #0x118
  401a5c:	br	x17

0000000000401a60 <calloc@plt>:
  401a60:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401a64:	ldr	x17, [x16, #288]
  401a68:	add	x16, x16, #0x120
  401a6c:	br	x17

0000000000401a70 <tgetnum@plt>:
  401a70:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401a74:	ldr	x17, [x16, #296]
  401a78:	add	x16, x16, #0x128
  401a7c:	br	x17

0000000000401a80 <getc@plt>:
  401a80:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401a84:	ldr	x17, [x16, #304]
  401a88:	add	x16, x16, #0x130
  401a8c:	br	x17

0000000000401a90 <system@plt>:
  401a90:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401a94:	ldr	x17, [x16, #312]
  401a98:	add	x16, x16, #0x138
  401a9c:	br	x17

0000000000401aa0 <strerror@plt>:
  401aa0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401aa4:	ldr	x17, [x16, #320]
  401aa8:	add	x16, x16, #0x140
  401aac:	br	x17

0000000000401ab0 <close@plt>:
  401ab0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401ab4:	ldr	x17, [x16, #328]
  401ab8:	add	x16, x16, #0x148
  401abc:	br	x17

0000000000401ac0 <__gmon_start__@plt>:
  401ac0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401ac4:	ldr	x17, [x16, #336]
  401ac8:	add	x16, x16, #0x150
  401acc:	br	x17

0000000000401ad0 <write@plt>:
  401ad0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401ad4:	ldr	x17, [x16, #344]
  401ad8:	add	x16, x16, #0x158
  401adc:	br	x17

0000000000401ae0 <abort@plt>:
  401ae0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401ae4:	ldr	x17, [x16, #352]
  401ae8:	add	x16, x16, #0x160
  401aec:	br	x17

0000000000401af0 <strcmp@plt>:
  401af0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401af4:	ldr	x17, [x16, #360]
  401af8:	add	x16, x16, #0x168
  401afc:	br	x17

0000000000401b00 <__ctype_b_loc@plt>:
  401b00:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401b04:	ldr	x17, [x16, #368]
  401b08:	add	x16, x16, #0x170
  401b0c:	br	x17

0000000000401b10 <strtol@plt>:
  401b10:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401b14:	ldr	x17, [x16, #376]
  401b18:	add	x16, x16, #0x178
  401b1c:	br	x17

0000000000401b20 <free@plt>:
  401b20:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401b24:	ldr	x17, [x16, #384]
  401b28:	add	x16, x16, #0x180
  401b2c:	br	x17

0000000000401b30 <strchr@plt>:
  401b30:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401b34:	ldr	x17, [x16, #392]
  401b38:	add	x16, x16, #0x188
  401b3c:	br	x17

0000000000401b40 <rename@plt>:
  401b40:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #400]
  401b48:	add	x16, x16, #0x190
  401b4c:	br	x17

0000000000401b50 <strcpy@plt>:
  401b50:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #408]
  401b58:	add	x16, x16, #0x198
  401b5c:	br	x17

0000000000401b60 <read@plt>:
  401b60:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401b64:	ldr	x17, [x16, #416]
  401b68:	add	x16, x16, #0x1a0
  401b6c:	br	x17

0000000000401b70 <tcsetattr@plt>:
  401b70:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401b74:	ldr	x17, [x16, #424]
  401b78:	add	x16, x16, #0x1a8
  401b7c:	br	x17

0000000000401b80 <isatty@plt>:
  401b80:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401b84:	ldr	x17, [x16, #432]
  401b88:	add	x16, x16, #0x1b0
  401b8c:	br	x17

0000000000401b90 <iswupper@plt>:
  401b90:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401b94:	ldr	x17, [x16, #440]
  401b98:	add	x16, x16, #0x1b8
  401b9c:	br	x17

0000000000401ba0 <tgetstr@plt>:
  401ba0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401ba4:	ldr	x17, [x16, #448]
  401ba8:	add	x16, x16, #0x1c0
  401bac:	br	x17

0000000000401bb0 <__fxstat@plt>:
  401bb0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401bb4:	ldr	x17, [x16, #456]
  401bb8:	add	x16, x16, #0x1c8
  401bbc:	br	x17

0000000000401bc0 <strstr@plt>:
  401bc0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401bc4:	ldr	x17, [x16, #464]
  401bc8:	add	x16, x16, #0x1d0
  401bcc:	br	x17

0000000000401bd0 <realpath@plt>:
  401bd0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401bd4:	ldr	x17, [x16, #472]
  401bd8:	add	x16, x16, #0x1d8
  401bdc:	br	x17

0000000000401be0 <regexec@plt>:
  401be0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401be4:	ldr	x17, [x16, #480]
  401be8:	add	x16, x16, #0x1e0
  401bec:	br	x17

0000000000401bf0 <longjmp@plt>:
  401bf0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401bf4:	ldr	x17, [x16, #488]
  401bf8:	add	x16, x16, #0x1e8
  401bfc:	br	x17

0000000000401c00 <regfree@plt>:
  401c00:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401c04:	ldr	x17, [x16, #496]
  401c08:	add	x16, x16, #0x1f0
  401c0c:	br	x17

0000000000401c10 <regcomp@plt>:
  401c10:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401c14:	ldr	x17, [x16, #504]
  401c18:	add	x16, x16, #0x1f8
  401c1c:	br	x17

0000000000401c20 <strncpy@plt>:
  401c20:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401c24:	ldr	x17, [x16, #512]
  401c28:	add	x16, x16, #0x200
  401c2c:	br	x17

0000000000401c30 <pclose@plt>:
  401c30:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401c34:	ldr	x17, [x16, #520]
  401c38:	add	x16, x16, #0x208
  401c3c:	br	x17

0000000000401c40 <__errno_location@plt>:
  401c40:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401c44:	ldr	x17, [x16, #528]
  401c48:	add	x16, x16, #0x210
  401c4c:	br	x17

0000000000401c50 <getenv@plt>:
  401c50:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401c54:	ldr	x17, [x16, #536]
  401c58:	add	x16, x16, #0x218
  401c5c:	br	x17

0000000000401c60 <__xstat@plt>:
  401c60:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401c64:	ldr	x17, [x16, #544]
  401c68:	add	x16, x16, #0x220
  401c6c:	br	x17

0000000000401c70 <towlower@plt>:
  401c70:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401c74:	ldr	x17, [x16, #552]
  401c78:	add	x16, x16, #0x228
  401c7c:	br	x17

0000000000401c80 <fprintf@plt>:
  401c80:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401c84:	ldr	x17, [x16, #560]
  401c88:	add	x16, x16, #0x230
  401c8c:	br	x17

0000000000401c90 <fgets@plt>:
  401c90:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401c94:	ldr	x17, [x16, #568]
  401c98:	add	x16, x16, #0x238
  401c9c:	br	x17

0000000000401ca0 <creat@plt>:
  401ca0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401ca4:	ldr	x17, [x16, #576]
  401ca8:	add	x16, x16, #0x240
  401cac:	br	x17

0000000000401cb0 <ioctl@plt>:
  401cb0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401cb4:	ldr	x17, [x16, #584]
  401cb8:	add	x16, x16, #0x248
  401cbc:	br	x17

0000000000401cc0 <setlocale@plt>:
  401cc0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  401cc4:	ldr	x17, [x16, #592]
  401cc8:	add	x16, x16, #0x250
  401ccc:	br	x17

Disassembly of section .text:

0000000000401cd0 <clear@@Base-0x1ef4>:
  401cd0:	mov	x29, #0x0                   	// #0
  401cd4:	mov	x30, #0x0                   	// #0
  401cd8:	mov	x5, x0
  401cdc:	ldr	x1, [sp]
  401ce0:	add	x2, sp, #0x8
  401ce4:	mov	x6, sp
  401ce8:	movz	x0, #0x0, lsl #48
  401cec:	movk	x0, #0x0, lsl #32
  401cf0:	movk	x0, #0x40, lsl #16
  401cf4:	movk	x0, #0x1ddc
  401cf8:	movz	x3, #0x0, lsl #48
  401cfc:	movk	x3, #0x0, lsl #32
  401d00:	movk	x3, #0x41, lsl #16
  401d04:	movk	x3, #0xa220
  401d08:	movz	x4, #0x0, lsl #48
  401d0c:	movk	x4, #0x0, lsl #32
  401d10:	movk	x4, #0x41, lsl #16
  401d14:	movk	x4, #0xa2a0
  401d18:	bl	4019e0 <__libc_start_main@plt>
  401d1c:	bl	401ae0 <abort@plt>
  401d20:	adrp	x0, 42f000 <winch@@Base+0x15d5c>
  401d24:	ldr	x0, [x0, #4064]
  401d28:	cbz	x0, 401d30 <setlocale@plt+0x70>
  401d2c:	b	401ac0 <__gmon_start__@plt>
  401d30:	ret
  401d34:	nop
  401d38:	adrp	x0, 433000 <winch@@Base+0x19d5c>
  401d3c:	add	x0, x0, #0x7f0
  401d40:	adrp	x1, 433000 <winch@@Base+0x19d5c>
  401d44:	add	x1, x1, #0x7f0
  401d48:	cmp	x1, x0
  401d4c:	b.eq	401d64 <setlocale@plt+0xa4>  // b.none
  401d50:	adrp	x1, 41a000 <winch@@Base+0xd5c>
  401d54:	ldr	x1, [x1, #704]
  401d58:	cbz	x1, 401d64 <setlocale@plt+0xa4>
  401d5c:	mov	x16, x1
  401d60:	br	x16
  401d64:	ret
  401d68:	adrp	x0, 433000 <winch@@Base+0x19d5c>
  401d6c:	add	x0, x0, #0x7f0
  401d70:	adrp	x1, 433000 <winch@@Base+0x19d5c>
  401d74:	add	x1, x1, #0x7f0
  401d78:	sub	x1, x1, x0
  401d7c:	lsr	x2, x1, #63
  401d80:	add	x1, x2, x1, asr #3
  401d84:	cmp	xzr, x1, asr #1
  401d88:	asr	x1, x1, #1
  401d8c:	b.eq	401da4 <setlocale@plt+0xe4>  // b.none
  401d90:	adrp	x2, 41a000 <winch@@Base+0xd5c>
  401d94:	ldr	x2, [x2, #712]
  401d98:	cbz	x2, 401da4 <setlocale@plt+0xe4>
  401d9c:	mov	x16, x2
  401da0:	br	x16
  401da4:	ret
  401da8:	stp	x29, x30, [sp, #-32]!
  401dac:	mov	x29, sp
  401db0:	str	x19, [sp, #16]
  401db4:	adrp	x19, 433000 <winch@@Base+0x19d5c>
  401db8:	ldrb	w0, [x19, #2049]
  401dbc:	cbnz	w0, 401dcc <setlocale@plt+0x10c>
  401dc0:	bl	401d38 <setlocale@plt+0x78>
  401dc4:	mov	w0, #0x1                   	// #1
  401dc8:	strb	w0, [x19, #2049]
  401dcc:	ldr	x19, [sp, #16]
  401dd0:	ldp	x29, x30, [sp], #32
  401dd4:	ret
  401dd8:	b	401d68 <setlocale@plt+0xa8>
  401ddc:	stp	x29, x30, [sp, #-64]!
  401de0:	stp	x24, x23, [sp, #16]
  401de4:	stp	x22, x21, [sp, #32]
  401de8:	stp	x20, x19, [sp, #48]
  401dec:	mov	x19, x1
  401df0:	ldr	x8, [x19], #8
  401df4:	mov	w20, w0
  401df8:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  401dfc:	adrp	x21, 438000 <PC+0x4800>
  401e00:	adrp	x22, 438000 <PC+0x4800>
  401e04:	add	x0, x0, #0x2d0
  401e08:	mov	x29, sp
  401e0c:	str	x8, [x21, #224]
  401e10:	str	wzr, [x22, #268]
  401e14:	bl	40b43c <clear@@Base+0x7878>
  401e18:	bl	40b4c0 <clear@@Base+0x78fc>
  401e1c:	cbnz	w0, 401e28 <setlocale@plt+0x168>
  401e20:	mov	w8, #0x1                   	// #1
  401e24:	str	w8, [x22, #268]
  401e28:	mov	w0, #0x1                   	// #1
  401e2c:	mov	w22, #0x1                   	// #1
  401e30:	bl	401b80 <isatty@plt>
  401e34:	adrp	x23, 438000 <PC+0x4800>
  401e38:	str	w0, [x23, #252]
  401e3c:	bl	4124e8 <clear@@Base+0xe924>
  401e40:	bl	40ae4c <clear@@Base+0x7288>
  401e44:	bl	402950 <setlocale@plt+0xc90>
  401e48:	bl	40ad04 <clear@@Base+0x7140>
  401e4c:	bl	405314 <clear@@Base+0x1750>
  401e50:	bl	40f3a8 <clear@@Base+0xb7e4>
  401e54:	bl	407988 <clear@@Base+0x3dc4>
  401e58:	bl	414900 <clear@@Base+0x10d3c>
  401e5c:	bl	4170c8 <error@@Base+0x1d04>
  401e60:	ldr	x0, [x21, #224]
  401e64:	bl	40d8e8 <clear@@Base+0x9d24>
  401e68:	adrp	x1, 41a000 <winch@@Base+0xd5c>
  401e6c:	add	x1, x1, #0x2db
  401e70:	bl	401af0 <strcmp@plt>
  401e74:	adrp	x21, 437000 <PC+0x3800>
  401e78:	cbnz	w0, 401e80 <setlocale@plt+0x1c0>
  401e7c:	str	w22, [x21, #740]
  401e80:	bl	4165e4 <error@@Base+0x1220>
  401e84:	ldr	w8, [x21, #740]
  401e88:	adrp	x9, 41e000 <winch@@Base+0x4d5c>
  401e8c:	adrp	x10, 41a000 <winch@@Base+0xd5c>
  401e90:	add	x9, x9, #0xadc
  401e94:	add	x10, x10, #0x2e0
  401e98:	cmp	w8, #0x0
  401e9c:	csel	x0, x10, x9, eq  // eq = none
  401ea0:	bl	40b43c <clear@@Base+0x7878>
  401ea4:	cbz	x0, 401ee8 <setlocale@plt+0x228>
  401ea8:	mov	x21, x0
  401eac:	bl	401830 <strlen@plt>
  401eb0:	add	w8, w0, #0x1
  401eb4:	sxtw	x0, w8
  401eb8:	mov	w1, #0x1                   	// #1
  401ebc:	bl	401a60 <calloc@plt>
  401ec0:	cbnz	x0, 401edc <setlocale@plt+0x21c>
  401ec4:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  401ec8:	add	x0, x0, #0x376
  401ecc:	mov	x1, xzr
  401ed0:	bl	4153c4 <error@@Base>
  401ed4:	mov	w0, #0x1                   	// #1
  401ed8:	bl	4021cc <setlocale@plt+0x50c>
  401edc:	mov	x1, x21
  401ee0:	bl	401b50 <strcpy@plt>
  401ee4:	bl	413bf4 <clear@@Base+0x10030>
  401ee8:	cmp	w20, #0x2
  401eec:	sub	w24, w20, #0x1
  401ef0:	b.lt	401f58 <setlocale@plt+0x298>  // b.tstop
  401ef4:	adrp	x21, 41a000 <winch@@Base+0xd5c>
  401ef8:	add	x21, x21, #0x2e5
  401efc:	ldr	x22, [x19]
  401f00:	ldrb	w8, [x22]
  401f04:	cmp	w8, #0x2d
  401f08:	b.eq	401f14 <setlocale@plt+0x254>  // b.none
  401f0c:	cmp	w8, #0x2b
  401f10:	b.ne	401f1c <setlocale@plt+0x25c>  // b.any
  401f14:	ldrb	w8, [x22, #1]
  401f18:	cbnz	w8, 401f28 <setlocale@plt+0x268>
  401f1c:	bl	41473c <clear@@Base+0x10b78>
  401f20:	cbz	w0, 4020d4 <setlocale@plt+0x414>
  401f24:	ldr	x22, [x19]
  401f28:	mov	x0, x22
  401f2c:	mov	x1, x21
  401f30:	add	x19, x19, #0x8
  401f34:	sub	w24, w24, #0x1
  401f38:	bl	401af0 <strcmp@plt>
  401f3c:	cbz	w0, 401f58 <setlocale@plt+0x298>
  401f40:	mov	x0, x22
  401f44:	bl	413bf4 <clear@@Base+0x10030>
  401f48:	sub	w20, w20, #0x1
  401f4c:	cmp	w20, #0x1
  401f50:	b.gt	401efc <setlocale@plt+0x23c>
  401f54:	mov	w24, wzr
  401f58:	bl	41473c <clear@@Base+0x10b78>
  401f5c:	cbnz	w0, 4020e0 <setlocale@plt+0x420>
  401f60:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  401f64:	add	x0, x0, #0x2e8
  401f68:	bl	40b43c <clear@@Base+0x7878>
  401f6c:	adrp	x20, 438000 <PC+0x4800>
  401f70:	str	x0, [x20, #280]
  401f74:	cbz	x0, 401f80 <setlocale@plt+0x2c0>
  401f78:	ldrb	w8, [x0]
  401f7c:	cbnz	w8, 401fa4 <setlocale@plt+0x2e4>
  401f80:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  401f84:	add	x0, x0, #0x2ef
  401f88:	bl	40b43c <clear@@Base+0x7878>
  401f8c:	str	x0, [x20, #280]
  401f90:	bl	40b4c0 <clear@@Base+0x78fc>
  401f94:	cbz	w0, 401fa4 <setlocale@plt+0x2e4>
  401f98:	adrp	x8, 41a000 <winch@@Base+0xd5c>
  401f9c:	add	x8, x8, #0x2f6
  401fa0:	str	x8, [x20, #280]
  401fa4:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  401fa8:	add	x0, x0, #0x2f9
  401fac:	bl	40b43c <clear@@Base+0x7878>
  401fb0:	adrp	x20, 438000 <PC+0x4800>
  401fb4:	str	x0, [x20, #256]
  401fb8:	bl	40b4c0 <clear@@Base+0x78fc>
  401fbc:	cbz	w0, 401fcc <setlocale@plt+0x30c>
  401fc0:	adrp	x8, 41a000 <winch@@Base+0xd5c>
  401fc4:	add	x8, x8, #0x302
  401fc8:	str	x8, [x20, #256]
  401fcc:	adrp	x8, 438000 <PC+0x4800>
  401fd0:	ldr	w8, [x8, #248]
  401fd4:	cbnz	w8, 401fe8 <setlocale@plt+0x328>
  401fd8:	mov	x1, xzr
  401fdc:	cmp	w24, #0x1
  401fe0:	b.ge	402004 <setlocale@plt+0x344>  // b.tcont
  401fe4:	b	402028 <setlocale@plt+0x368>
  401fe8:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  401fec:	add	x0, x0, #0x311
  401ff0:	mov	x1, xzr
  401ff4:	bl	40e464 <clear@@Base+0xa8a0>
  401ff8:	mov	x1, x0
  401ffc:	cmp	w24, #0x1
  402000:	b.lt	402028 <setlocale@plt+0x368>  // b.tstop
  402004:	add	w20, w24, #0x1
  402008:	ldr	x0, [x19], #8
  40200c:	bl	40e464 <clear@@Base+0xa8a0>
  402010:	mov	x0, xzr
  402014:	bl	40e438 <clear@@Base+0xa874>
  402018:	sub	w20, w20, #0x1
  40201c:	cmp	w20, #0x1
  402020:	mov	x1, x0
  402024:	b.gt	402008 <setlocale@plt+0x348>
  402028:	ldr	w8, [x23, #252]
  40202c:	cbnz	w8, 402050 <setlocale@plt+0x390>
  402030:	bl	40c514 <clear@@Base+0x8950>
  402034:	cbnz	w0, 402048 <setlocale@plt+0x388>
  402038:	bl	40c7fc <clear@@Base+0x8c38>
  40203c:	mov	w0, #0x1                   	// #1
  402040:	bl	40c624 <clear@@Base+0x8a60>
  402044:	cbz	w0, 402038 <setlocale@plt+0x378>
  402048:	mov	w0, wzr
  40204c:	bl	4021cc <setlocale@plt+0x50c>
  402050:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  402054:	ldr	w8, [x8, #2104]
  402058:	cbz	w8, 402078 <setlocale@plt+0x3b8>
  40205c:	adrp	x8, 438000 <PC+0x4800>
  402060:	ldr	w8, [x8, #448]
  402064:	cbnz	w8, 402078 <setlocale@plt+0x3b8>
  402068:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40206c:	add	x0, x0, #0x328
  402070:	mov	x1, xzr
  402074:	bl	4153c4 <error@@Base>
  402078:	bl	41a170 <winch@@Base+0xecc>
  40207c:	mov	w0, #0x1                   	// #1
  402080:	bl	402358 <setlocale@plt+0x698>
  402084:	mov	w0, #0x1                   	// #1
  402088:	bl	4192e8 <winch@@Base+0x44>
  40208c:	adrp	x19, 437000 <PC+0x3800>
  402090:	ldr	x8, [x19, #664]
  402094:	cbnz	x8, 4020b0 <setlocale@plt+0x3f0>
  402098:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  40209c:	ldr	x0, [x8, #2000]
  4020a0:	adrp	x1, 41a000 <winch@@Base+0xd5c>
  4020a4:	add	x1, x1, #0x2e6
  4020a8:	bl	401af0 <strcmp@plt>
  4020ac:	cbnz	w0, 402124 <setlocale@plt+0x464>
  4020b0:	bl	40e458 <clear@@Base+0xa894>
  4020b4:	cmp	w0, #0x1
  4020b8:	b.lt	4020ec <setlocale@plt+0x42c>  // b.tstop
  4020bc:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  4020c0:	add	x0, x0, #0x352
  4020c4:	mov	x1, xzr
  4020c8:	bl	4153c4 <error@@Base>
  4020cc:	mov	w0, #0x1                   	// #1
  4020d0:	bl	4021cc <setlocale@plt+0x50c>
  4020d4:	sub	w24, w20, #0x1
  4020d8:	bl	41473c <clear@@Base+0x10b78>
  4020dc:	cbz	w0, 401f60 <setlocale@plt+0x2a0>
  4020e0:	bl	414750 <clear@@Base+0x10b8c>
  4020e4:	mov	w0, wzr
  4020e8:	bl	4021cc <setlocale@plt+0x50c>
  4020ec:	ldr	x0, [x19, #664]
  4020f0:	bl	4196b0 <winch@@Base+0x40c>
  4020f4:	bl	41a154 <winch@@Base+0xeb0>
  4020f8:	cbnz	w0, 40214c <setlocale@plt+0x48c>
  4020fc:	bl	419e14 <winch@@Base+0xb70>
  402100:	adrp	x8, 438000 <PC+0x4800>
  402104:	cmn	x0, #0x1
  402108:	str	x0, [x8, #232]
  40210c:	b.eq	40214c <setlocale@plt+0x48c>  // b.none
  402110:	adrp	x8, 438000 <PC+0x4800>
  402114:	ldr	w8, [x8, #492]
  402118:	adrp	x9, 438000 <PC+0x4800>
  40211c:	str	w8, [x9, #240]
  402120:	b	40216c <setlocale@plt+0x4ac>
  402124:	bl	40c514 <clear@@Base+0x8950>
  402128:	cbnz	w0, 40214c <setlocale@plt+0x48c>
  40212c:	adrp	x19, 438000 <PC+0x4800>
  402130:	ldr	w8, [x19, #460]
  402134:	cbz	w8, 40216c <setlocale@plt+0x4ac>
  402138:	bl	40e458 <clear@@Base+0xa894>
  40213c:	cmp	w0, #0x2
  402140:	b.lt	402154 <setlocale@plt+0x494>  // b.tstop
  402144:	str	wzr, [x19, #460]
  402148:	b	40216c <setlocale@plt+0x4ac>
  40214c:	mov	w0, #0x1                   	// #1
  402150:	bl	4021cc <setlocale@plt+0x50c>
  402154:	adrp	x8, 438000 <PC+0x4800>
  402158:	ldr	w8, [x8, #516]
  40215c:	cbnz	w8, 40216c <setlocale@plt+0x4ac>
  402160:	bl	40e2c8 <clear@@Base+0xa704>
  402164:	adrp	x8, 438000 <PC+0x4800>
  402168:	str	w0, [x8, #276]
  40216c:	bl	4038d0 <setlocale@plt+0x1c10>
  402170:	bl	408c58 <clear@@Base+0x5094>
  402174:	mov	w0, wzr
  402178:	bl	4021cc <setlocale@plt+0x50c>
  40217c:	stp	x29, x30, [sp, #-32]!
  402180:	str	x19, [sp, #16]
  402184:	mov	x29, sp
  402188:	mov	x19, x0
  40218c:	bl	401830 <strlen@plt>
  402190:	add	w8, w0, #0x1
  402194:	sxtw	x0, w8
  402198:	mov	w1, #0x1                   	// #1
  40219c:	bl	401a60 <calloc@plt>
  4021a0:	cbz	x0, 4021b4 <setlocale@plt+0x4f4>
  4021a4:	mov	x1, x19
  4021a8:	ldr	x19, [sp, #16]
  4021ac:	ldp	x29, x30, [sp], #32
  4021b0:	b	401b50 <strcpy@plt>
  4021b4:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  4021b8:	add	x0, x0, #0x376
  4021bc:	mov	x1, xzr
  4021c0:	bl	4153c4 <error@@Base>
  4021c4:	mov	w0, #0x1                   	// #1
  4021c8:	bl	4021cc <setlocale@plt+0x50c>
  4021cc:	stp	x29, x30, [sp, #-32]!
  4021d0:	str	x19, [sp, #16]
  4021d4:	mov	x29, sp
  4021d8:	tbz	w0, #31, 4021e8 <setlocale@plt+0x528>
  4021dc:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4021e0:	ldr	w19, [x8, #2096]
  4021e4:	b	4021f4 <setlocale@plt+0x534>
  4021e8:	mov	w19, w0
  4021ec:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4021f0:	str	w0, [x8, #2096]
  4021f4:	adrp	x8, 438000 <PC+0x4800>
  4021f8:	mov	w9, #0x1                   	// #1
  4021fc:	mov	x0, xzr
  402200:	str	w9, [x8, #264]
  402204:	bl	40bbbc <clear@@Base+0x7ff8>
  402208:	bl	407bc8 <clear@@Base+0x4004>
  40220c:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  402210:	ldr	w8, [x8, #2080]
  402214:	cbz	w8, 402228 <setlocale@plt+0x568>
  402218:	adrp	x8, 438000 <PC+0x4800>
  40221c:	ldr	w8, [x8, #252]
  402220:	cbz	w8, 402228 <setlocale@plt+0x568>
  402224:	bl	403bf8 <clear@@Base+0x34>
  402228:	bl	403a00 <setlocale@plt+0x1d40>
  40222c:	bl	415038 <clear@@Base+0x11474>
  402230:	mov	w0, wzr
  402234:	bl	402358 <setlocale@plt+0x698>
  402238:	bl	41a1a4 <winch@@Base+0xf00>
  40223c:	mov	w0, w19
  402240:	bl	401840 <exit@plt>
  402244:	stp	x29, x30, [sp, #-16]!
  402248:	mov	w1, w1
  40224c:	sxtw	x0, w0
  402250:	mov	x29, sp
  402254:	bl	401a60 <calloc@plt>
  402258:	cbz	x0, 402264 <setlocale@plt+0x5a4>
  40225c:	ldp	x29, x30, [sp], #16
  402260:	ret
  402264:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402268:	add	x0, x0, #0x376
  40226c:	mov	x1, xzr
  402270:	bl	4153c4 <error@@Base>
  402274:	mov	w0, #0x1                   	// #1
  402278:	bl	4021cc <setlocale@plt+0x50c>
  40227c:	b	402284 <setlocale@plt+0x5c4>
  402280:	add	x0, x0, #0x1
  402284:	ldrb	w8, [x0]
  402288:	cmp	w8, #0x20
  40228c:	b.eq	402280 <setlocale@plt+0x5c0>  // b.none
  402290:	cmp	w8, #0x9
  402294:	b.eq	402280 <setlocale@plt+0x5c0>  // b.none
  402298:	ret
  40229c:	ldrb	w9, [x1]
  4022a0:	cbz	w9, 402348 <setlocale@plt+0x688>
  4022a4:	mov	x8, x0
  4022a8:	mov	x0, xzr
  4022ac:	add	x10, x1, #0x1
  4022b0:	cbz	w2, 40231c <setlocale@plt+0x65c>
  4022b4:	ldrb	w11, [x8, x0]
  4022b8:	cbnz	w0, 4022cc <setlocale@plt+0x60c>
  4022bc:	sub	w12, w11, #0x61
  4022c0:	and	w12, w12, #0xff
  4022c4:	cmp	w12, #0x1a
  4022c8:	b.cc	402350 <setlocale@plt+0x690>  // b.lo, b.ul, b.last
  4022cc:	sub	w12, w11, #0x41
  4022d0:	and	w14, w9, #0xff
  4022d4:	sub	w9, w9, #0x41
  4022d8:	add	w13, w11, #0x20
  4022dc:	cmp	w12, #0x1a
  4022e0:	and	w9, w9, #0xff
  4022e4:	csel	w11, w13, w11, cc  // cc = lo, ul, last
  4022e8:	cmp	w9, #0x1a
  4022ec:	ccmp	w0, #0x0, #0x4, cc  // cc = lo, ul, last
  4022f0:	add	w9, w14, #0x20
  4022f4:	csel	w9, w9, w14, ne  // ne = any
  4022f8:	cmp	w11, w9
  4022fc:	b.ne	402344 <setlocale@plt+0x684>  // b.any
  402300:	ldrb	w9, [x10, x0]
  402304:	add	x0, x0, #0x1
  402308:	cbnz	w9, 4022b4 <setlocale@plt+0x5f4>
  40230c:	b	402344 <setlocale@plt+0x684>
  402310:	ldrb	w9, [x10, x0]
  402314:	add	x0, x0, #0x1
  402318:	cbz	w9, 402344 <setlocale@plt+0x684>
  40231c:	and	w12, w9, #0xff
  402320:	sub	w9, w9, #0x41
  402324:	ldrb	w11, [x8, x0]
  402328:	and	w9, w9, #0xff
  40232c:	cmp	w9, #0x1a
  402330:	ccmp	w0, #0x0, #0x4, cc  // cc = lo, ul, last
  402334:	add	w9, w12, #0x20
  402338:	csel	w9, w9, w12, ne  // ne = any
  40233c:	cmp	w9, w11
  402340:	b.eq	402310 <setlocale@plt+0x650>  // b.none
  402344:	ret
  402348:	mov	w0, wzr
  40234c:	ret
  402350:	mov	w0, #0xffffffff            	// #-1
  402354:	ret
  402358:	sub	sp, sp, #0x70
  40235c:	stp	x20, x19, [sp, #96]
  402360:	adrp	x20, 433000 <winch@@Base+0x19d5c>
  402364:	ldr	w8, [x20, #2140]
  402368:	stp	x29, x30, [sp, #64]
  40236c:	str	x21, [sp, #80]
  402370:	add	x29, sp, #0x40
  402374:	cmp	w8, w0
  402378:	b.eq	402540 <setlocale@plt+0x880>  // b.none
  40237c:	mov	w19, w0
  402380:	adrp	x8, 438000 <PC+0x4800>
  402384:	mov	w9, #0x8                   	// #8
  402388:	adrp	x21, 438000 <PC+0x4800>
  40238c:	str	w9, [x8, #332]
  402390:	cbz	w0, 402410 <setlocale@plt+0x750>
  402394:	ldr	w0, [x21, #628]
  402398:	mov	x1, sp
  40239c:	bl	401910 <tcgetattr@plt>
  4023a0:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4023a4:	ldrb	w8, [x8, #2128]
  4023a8:	tbnz	w8, #0, 4023d8 <setlocale@plt+0x718>
  4023ac:	ldp	q0, q1, [sp]
  4023b0:	ldr	q2, [sp, #32]
  4023b4:	ldur	q3, [sp, #44]
  4023b8:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4023bc:	add	x8, x8, #0x850
  4023c0:	mov	w9, #0x1                   	// #1
  4023c4:	add	x10, x8, #0x108
  4023c8:	stp	q0, q1, [x10]
  4023cc:	str	q2, [x10, #32]
  4023d0:	stur	q3, [x10, #44]
  4023d4:	strb	w9, [x8]
  4023d8:	mov	x0, sp
  4023dc:	bl	401880 <cfgetospeed@plt>
  4023e0:	cmp	w0, #0xf
  4023e4:	b.hi	402434 <setlocale@plt+0x774>  // b.pmore
  4023e8:	adrp	x9, 41a000 <winch@@Base+0xd5c>
  4023ec:	mov	w8, w0
  4023f0:	add	x9, x9, #0x38d
  4023f4:	adr	x10, 402408 <setlocale@plt+0x748>
  4023f8:	ldrb	w11, [x9, x8]
  4023fc:	add	x10, x10, x11, lsl #2
  402400:	mov	w8, wzr
  402404:	br	x10
  402408:	mov	w8, #0x1                   	// #1
  40240c:	b	4024c8 <setlocale@plt+0x808>
  402410:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  402414:	add	x8, x8, #0x958
  402418:	ldp	q0, q1, [x8]
  40241c:	ldr	q2, [x8, #32]
  402420:	ldur	q3, [x8, #44]
  402424:	stp	q0, q1, [sp]
  402428:	str	q2, [sp, #32]
  40242c:	stur	q3, [sp, #44]
  402430:	b	402524 <setlocale@plt+0x864>
  402434:	mov	w8, #0x1001                	// #4097
  402438:	cmp	w0, w8
  40243c:	b.eq	4024c4 <setlocale@plt+0x804>  // b.none
  402440:	mov	w8, #0x1002                	// #4098
  402444:	cmp	w0, w8
  402448:	b.ne	4024d0 <setlocale@plt+0x810>  // b.any
  40244c:	mov	w8, #0x11                  	// #17
  402450:	b	4024c8 <setlocale@plt+0x808>
  402454:	mov	w8, #0x2                   	// #2
  402458:	b	4024c8 <setlocale@plt+0x808>
  40245c:	mov	w8, #0x3                   	// #3
  402460:	b	4024c8 <setlocale@plt+0x808>
  402464:	mov	w8, #0x4                   	// #4
  402468:	b	4024c8 <setlocale@plt+0x808>
  40246c:	mov	w8, #0x5                   	// #5
  402470:	b	4024c8 <setlocale@plt+0x808>
  402474:	mov	w8, #0x6                   	// #6
  402478:	b	4024c8 <setlocale@plt+0x808>
  40247c:	mov	w8, #0x7                   	// #7
  402480:	b	4024c8 <setlocale@plt+0x808>
  402484:	mov	w8, #0x8                   	// #8
  402488:	b	4024c8 <setlocale@plt+0x808>
  40248c:	mov	w8, #0x9                   	// #9
  402490:	b	4024c8 <setlocale@plt+0x808>
  402494:	mov	w8, #0xa                   	// #10
  402498:	b	4024c8 <setlocale@plt+0x808>
  40249c:	mov	w8, #0xb                   	// #11
  4024a0:	b	4024c8 <setlocale@plt+0x808>
  4024a4:	mov	w8, #0xc                   	// #12
  4024a8:	b	4024c8 <setlocale@plt+0x808>
  4024ac:	mov	w8, #0xd                   	// #13
  4024b0:	b	4024c8 <setlocale@plt+0x808>
  4024b4:	mov	w8, #0xe                   	// #14
  4024b8:	b	4024c8 <setlocale@plt+0x808>
  4024bc:	mov	w8, #0xf                   	// #15
  4024c0:	b	4024c8 <setlocale@plt+0x808>
  4024c4:	mov	w8, #0x10                  	// #16
  4024c8:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  4024cc:	strh	w8, [x9, #2032]
  4024d0:	ldrb	w8, [sp, #19]
  4024d4:	adrp	x9, 438000 <PC+0x4800>
  4024d8:	ldrb	w10, [sp, #20]
  4024dc:	strb	wzr, [sp, #32]
  4024e0:	str	w8, [x9, #308]
  4024e4:	ldrb	w9, [sp, #31]
  4024e8:	adrp	x8, 438000 <PC+0x4800>
  4024ec:	str	w10, [x8, #304]
  4024f0:	adrp	x8, 438000 <PC+0x4800>
  4024f4:	str	w9, [x8, #368]
  4024f8:	ldr	w8, [sp, #12]
  4024fc:	mov	w9, #0x100                 	// #256
  402500:	strh	w9, [sp, #22]
  402504:	ldr	w9, [sp, #4]
  402508:	mov	w10, #0xffffff85            	// #-123
  40250c:	and	w8, w8, w10
  402510:	str	w8, [sp, #12]
  402514:	mov	w8, #0x1805                	// #6149
  402518:	and	w9, w9, #0xffffffc7
  40251c:	orr	w8, w9, w8
  402520:	str	w8, [sp, #4]
  402524:	ldr	w0, [x21, #628]
  402528:	bl	401950 <fsync@plt>
  40252c:	ldr	w0, [x21, #628]
  402530:	mov	x2, sp
  402534:	mov	w1, #0x1                   	// #1
  402538:	bl	401b70 <tcsetattr@plt>
  40253c:	str	w19, [x20, #2140]
  402540:	ldp	x20, x19, [sp, #96]
  402544:	ldr	x21, [sp, #80]
  402548:	ldp	x29, x30, [sp, #64]
  40254c:	add	sp, sp, #0x70
  402550:	ret
  402554:	sub	sp, sp, #0x30
  402558:	add	x2, sp, #0x8
  40255c:	mov	w0, #0x2                   	// #2
  402560:	mov	w1, #0x5413                	// #21523
  402564:	stp	x29, x30, [sp, #16]
  402568:	stp	x20, x19, [sp, #32]
  40256c:	add	x29, sp, #0x10
  402570:	bl	401cb0 <ioctl@plt>
  402574:	adrp	x20, 438000 <PC+0x4800>
  402578:	cbz	w0, 4025b4 <setlocale@plt+0x8f4>
  40257c:	mov	w19, wzr
  402580:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402584:	add	x0, x0, #0x3c5
  402588:	bl	40b43c <clear@@Base+0x7878>
  40258c:	cbz	x0, 4025c4 <setlocale@plt+0x904>
  402590:	mov	w2, #0xa                   	// #10
  402594:	mov	x1, xzr
  402598:	bl	401b10 <strtol@plt>
  40259c:	str	w0, [x20, #312]
  4025a0:	cmp	w0, #0x0
  4025a4:	b.le	402624 <setlocale@plt+0x964>
  4025a8:	adrp	x20, 438000 <PC+0x4800>
  4025ac:	cbnz	w19, 4026cc <setlocale@plt+0xa0c>
  4025b0:	b	402634 <setlocale@plt+0x974>
  4025b4:	ldrh	w0, [sp, #8]
  4025b8:	ldrh	w19, [sp, #10]
  4025bc:	cbnz	w0, 4025e8 <setlocale@plt+0x928>
  4025c0:	b	402580 <setlocale@plt+0x8c0>
  4025c4:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  4025c8:	add	x0, x0, #0x3cb
  4025cc:	bl	403f6c <clear@@Base+0x3a8>
  4025d0:	cbz	x0, 4025f8 <setlocale@plt+0x938>
  4025d4:	mov	w2, #0xa                   	// #10
  4025d8:	mov	x1, xzr
  4025dc:	bl	401b10 <strtol@plt>
  4025e0:	cmp	w0, #0x0
  4025e4:	b.le	402618 <setlocale@plt+0x958>
  4025e8:	str	w0, [x20, #312]
  4025ec:	adrp	x20, 438000 <PC+0x4800>
  4025f0:	cbnz	w19, 4026cc <setlocale@plt+0xa0c>
  4025f4:	b	402634 <setlocale@plt+0x974>
  4025f8:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4025fc:	ldrb	w8, [x8, #2132]
  402600:	tbnz	w8, #0, 402618 <setlocale@plt+0x958>
  402604:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402608:	add	x0, x0, #0x3cb
  40260c:	bl	401a70 <tgetnum@plt>
  402610:	cmp	w0, #0x0
  402614:	b.gt	4025e8 <setlocale@plt+0x928>
  402618:	ldr	w0, [x20, #312]
  40261c:	cmp	w0, #0x0
  402620:	b.gt	4025a8 <setlocale@plt+0x8e8>
  402624:	mov	w0, #0x18                  	// #24
  402628:	str	w0, [x20, #312]
  40262c:	adrp	x20, 438000 <PC+0x4800>
  402630:	cbnz	w19, 4026cc <setlocale@plt+0xa0c>
  402634:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402638:	add	x0, x0, #0x3ce
  40263c:	bl	40b43c <clear@@Base+0x7878>
  402640:	cbz	x0, 40266c <setlocale@plt+0x9ac>
  402644:	mov	w2, #0xa                   	// #10
  402648:	mov	x1, xzr
  40264c:	bl	401b10 <strtol@plt>
  402650:	str	w0, [x20, #324]
  402654:	cmp	w0, #0x0
  402658:	b.le	4026c8 <setlocale@plt+0xa08>
  40265c:	ldp	x20, x19, [sp, #32]
  402660:	ldp	x29, x30, [sp, #16]
  402664:	add	sp, sp, #0x30
  402668:	ret
  40266c:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402670:	add	x0, x0, #0x3d6
  402674:	bl	403f6c <clear@@Base+0x3a8>
  402678:	cbz	x0, 402698 <setlocale@plt+0x9d8>
  40267c:	mov	w2, #0xa                   	// #10
  402680:	mov	x1, xzr
  402684:	bl	401b10 <strtol@plt>
  402688:	mov	x19, x0
  40268c:	cmp	w19, #0x0
  402690:	b.gt	4026cc <setlocale@plt+0xa0c>
  402694:	b	4026bc <setlocale@plt+0x9fc>
  402698:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  40269c:	ldrb	w8, [x8, #2132]
  4026a0:	tbnz	w8, #0, 4026bc <setlocale@plt+0x9fc>
  4026a4:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  4026a8:	add	x0, x0, #0x3d6
  4026ac:	bl	401a70 <tgetnum@plt>
  4026b0:	mov	w19, w0
  4026b4:	cmp	w19, #0x0
  4026b8:	b.gt	4026cc <setlocale@plt+0xa0c>
  4026bc:	ldr	w0, [x20, #324]
  4026c0:	cmp	w0, #0x0
  4026c4:	b.gt	40265c <setlocale@plt+0x99c>
  4026c8:	mov	w19, #0x50                  	// #80
  4026cc:	str	w19, [x20, #324]
  4026d0:	ldp	x20, x19, [sp, #32]
  4026d4:	ldp	x29, x30, [sp, #16]
  4026d8:	add	sp, sp, #0x30
  4026dc:	ret
  4026e0:	stp	x29, x30, [sp, #-32]!
  4026e4:	mov	w8, w0
  4026e8:	str	x19, [sp, #16]
  4026ec:	adrp	x19, 433000 <winch@@Base+0x19d5c>
  4026f0:	sub	w8, w8, #0x1
  4026f4:	mov	x29, sp
  4026f8:	mov	x0, xzr
  4026fc:	add	x19, x19, #0x930
  402700:	cmp	w8, #0x27
  402704:	str	x19, [x29, #24]
  402708:	b.hi	402734 <setlocale@plt+0xa74>  // b.pmore
  40270c:	adrp	x9, 41a000 <winch@@Base+0xd5c>
  402710:	add	x9, x9, #0x39d
  402714:	adr	x10, 402724 <setlocale@plt+0xa64>
  402718:	ldrb	w11, [x9, x8]
  40271c:	add	x10, x10, x11, lsl #2
  402720:	br	x10
  402724:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402728:	add	x0, x0, #0x3d9
  40272c:	bl	403f6c <clear@@Base+0x3a8>
  402730:	cbz	x0, 4028c4 <setlocale@plt+0xc04>
  402734:	ldr	x19, [sp, #16]
  402738:	ldp	x29, x30, [sp], #32
  40273c:	ret
  402740:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402744:	add	x0, x0, #0x3dc
  402748:	bl	403f6c <clear@@Base+0x3a8>
  40274c:	cbnz	x0, 402734 <setlocale@plt+0xa74>
  402750:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  402754:	ldrb	w8, [x8, #2132]
  402758:	tbz	w8, #0, 4028e0 <setlocale@plt+0xc20>
  40275c:	mov	x0, xzr
  402760:	ldr	x19, [sp, #16]
  402764:	ldp	x29, x30, [sp], #32
  402768:	ret
  40276c:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402770:	add	x0, x0, #0x3df
  402774:	bl	403f6c <clear@@Base+0x3a8>
  402778:	cbnz	x0, 402734 <setlocale@plt+0xa74>
  40277c:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  402780:	ldrb	w8, [x8, #2132]
  402784:	tbz	w8, #0, 4028ec <setlocale@plt+0xc2c>
  402788:	mov	x0, xzr
  40278c:	ldr	x19, [sp, #16]
  402790:	ldp	x29, x30, [sp], #32
  402794:	ret
  402798:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40279c:	add	x0, x0, #0x3e2
  4027a0:	bl	403f6c <clear@@Base+0x3a8>
  4027a4:	cbnz	x0, 402734 <setlocale@plt+0xa74>
  4027a8:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4027ac:	ldrb	w8, [x8, #2132]
  4027b0:	tbz	w8, #0, 4028f8 <setlocale@plt+0xc38>
  4027b4:	mov	x0, xzr
  4027b8:	ldr	x19, [sp, #16]
  4027bc:	ldp	x29, x30, [sp], #32
  4027c0:	ret
  4027c4:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  4027c8:	add	x0, x0, #0x3e5
  4027cc:	bl	403f6c <clear@@Base+0x3a8>
  4027d0:	cbnz	x0, 402734 <setlocale@plt+0xa74>
  4027d4:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4027d8:	ldrb	w8, [x8, #2132]
  4027dc:	tbz	w8, #0, 402904 <setlocale@plt+0xc44>
  4027e0:	mov	x0, xzr
  4027e4:	ldr	x19, [sp, #16]
  4027e8:	ldp	x29, x30, [sp], #32
  4027ec:	ret
  4027f0:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  4027f4:	add	x0, x0, #0x3e8
  4027f8:	bl	403f6c <clear@@Base+0x3a8>
  4027fc:	cbnz	x0, 402734 <setlocale@plt+0xa74>
  402800:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  402804:	ldrb	w8, [x8, #2132]
  402808:	tbz	w8, #0, 402910 <setlocale@plt+0xc50>
  40280c:	mov	x0, xzr
  402810:	ldr	x19, [sp, #16]
  402814:	ldp	x29, x30, [sp], #32
  402818:	ret
  40281c:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402820:	add	x0, x0, #0x3eb
  402824:	bl	403f6c <clear@@Base+0x3a8>
  402828:	cbnz	x0, 402734 <setlocale@plt+0xa74>
  40282c:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  402830:	ldrb	w8, [x8, #2132]
  402834:	tbz	w8, #0, 40291c <setlocale@plt+0xc5c>
  402838:	mov	x0, xzr
  40283c:	ldr	x19, [sp, #16]
  402840:	ldp	x29, x30, [sp], #32
  402844:	ret
  402848:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40284c:	add	x0, x0, #0x3ee
  402850:	bl	403f6c <clear@@Base+0x3a8>
  402854:	cbnz	x0, 402734 <setlocale@plt+0xa74>
  402858:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  40285c:	ldrb	w8, [x8, #2132]
  402860:	tbz	w8, #0, 402928 <setlocale@plt+0xc68>
  402864:	mov	x0, xzr
  402868:	ldr	x19, [sp, #16]
  40286c:	ldp	x29, x30, [sp], #32
  402870:	ret
  402874:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402878:	add	x0, x0, #0x3f1
  40287c:	bl	403f6c <clear@@Base+0x3a8>
  402880:	cbnz	x0, 402734 <setlocale@plt+0xa74>
  402884:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  402888:	ldrb	w8, [x8, #2132]
  40288c:	tbnz	w8, #0, 4028a4 <setlocale@plt+0xbe4>
  402890:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402894:	add	x0, x0, #0x3f1
  402898:	add	x1, x29, #0x18
  40289c:	bl	401ba0 <tgetstr@plt>
  4028a0:	cbnz	x0, 402734 <setlocale@plt+0xa74>
  4028a4:	mov	w8, #0x7f                  	// #127
  4028a8:	b	4028b0 <setlocale@plt+0xbf0>
  4028ac:	mov	w8, #0xb                   	// #11
  4028b0:	mov	x0, x19
  4028b4:	strh	w8, [x19]
  4028b8:	ldr	x19, [sp, #16]
  4028bc:	ldp	x29, x30, [sp], #32
  4028c0:	ret
  4028c4:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4028c8:	ldrb	w8, [x8, #2132]
  4028cc:	tbz	w8, #0, 402934 <setlocale@plt+0xc74>
  4028d0:	mov	x0, xzr
  4028d4:	ldr	x19, [sp, #16]
  4028d8:	ldp	x29, x30, [sp], #32
  4028dc:	ret
  4028e0:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  4028e4:	add	x0, x0, #0x3dc
  4028e8:	b	40293c <setlocale@plt+0xc7c>
  4028ec:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  4028f0:	add	x0, x0, #0x3df
  4028f4:	b	40293c <setlocale@plt+0xc7c>
  4028f8:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  4028fc:	add	x0, x0, #0x3e2
  402900:	b	40293c <setlocale@plt+0xc7c>
  402904:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402908:	add	x0, x0, #0x3e5
  40290c:	b	40293c <setlocale@plt+0xc7c>
  402910:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402914:	add	x0, x0, #0x3e8
  402918:	b	40293c <setlocale@plt+0xc7c>
  40291c:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402920:	add	x0, x0, #0x3eb
  402924:	b	40293c <setlocale@plt+0xc7c>
  402928:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40292c:	add	x0, x0, #0x3ee
  402930:	b	40293c <setlocale@plt+0xc7c>
  402934:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402938:	add	x0, x0, #0x3d9
  40293c:	add	x1, x29, #0x18
  402940:	bl	401ba0 <tgetstr@plt>
  402944:	ldr	x19, [sp, #16]
  402948:	ldp	x29, x30, [sp], #32
  40294c:	ret
  402950:	stp	x29, x30, [sp, #-96]!
  402954:	stp	x28, x27, [sp, #16]
  402958:	stp	x26, x25, [sp, #32]
  40295c:	stp	x24, x23, [sp, #48]
  402960:	stp	x22, x21, [sp, #64]
  402964:	stp	x20, x19, [sp, #80]
  402968:	mov	x29, sp
  40296c:	sub	sp, sp, #0x810
  402970:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402974:	add	x0, x0, #0x3f4
  402978:	bl	40b43c <clear@@Base+0x7878>
  40297c:	bl	40b4c0 <clear@@Base+0x78fc>
  402980:	cmp	w0, #0x0
  402984:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402988:	cset	w8, eq  // eq = none
  40298c:	adrp	x9, 430000 <winch@@Base+0x16d5c>
  402990:	add	x0, x0, #0x407
  402994:	str	w8, [x9, #636]
  402998:	bl	40b43c <clear@@Base+0x7878>
  40299c:	adrp	x8, 41a000 <winch@@Base+0xd5c>
  4029a0:	add	x8, x8, #0x40c
  4029a4:	cmp	x0, #0x0
  4029a8:	adrp	x22, 433000 <winch@@Base+0x19d5c>
  4029ac:	csel	x1, x8, x0, eq  // eq = none
  4029b0:	mov	x0, sp
  4029b4:	strb	wzr, [x22, #2132]
  4029b8:	bl	401a50 <tgetent@plt>
  4029bc:	cmp	w0, #0x1
  4029c0:	b.eq	4029cc <setlocale@plt+0xd0c>  // b.none
  4029c4:	mov	w8, #0x1                   	// #1
  4029c8:	strb	w8, [x22, #2132]
  4029cc:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  4029d0:	add	x0, x0, #0x414
  4029d4:	bl	403f6c <clear@@Base+0x3a8>
  4029d8:	cbz	x0, 4029fc <setlocale@plt+0xd3c>
  4029dc:	ldrb	w8, [x0]
  4029e0:	cmp	w8, #0x0
  4029e4:	cset	w9, ne  // ne = any
  4029e8:	cmp	w8, #0x30
  4029ec:	cset	w8, ne  // ne = any
  4029f0:	and	w0, w9, w8
  4029f4:	cbnz	w0, 402a14 <setlocale@plt+0xd54>
  4029f8:	b	402a1c <setlocale@plt+0xd5c>
  4029fc:	ldrb	w8, [x22, #2132]
  402a00:	tbnz	w8, #0, 402a1c <setlocale@plt+0xd5c>
  402a04:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402a08:	add	x0, x0, #0x414
  402a0c:	bl	401a10 <tgetflag@plt>
  402a10:	cbz	w0, 402a1c <setlocale@plt+0xd5c>
  402a14:	mov	w8, #0x1                   	// #1
  402a18:	strb	w8, [x22, #2132]
  402a1c:	bl	402554 <setlocale@plt+0x894>
  402a20:	bl	4162f8 <error@@Base+0xf34>
  402a24:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402a28:	add	x0, x0, #0x417
  402a2c:	bl	403f6c <clear@@Base+0x3a8>
  402a30:	cbz	x0, 402a50 <setlocale@plt+0xd90>
  402a34:	ldrb	w8, [x0]
  402a38:	cmp	w8, #0x0
  402a3c:	cset	w9, ne  // ne = any
  402a40:	cmp	w8, #0x30
  402a44:	cset	w8, ne  // ne = any
  402a48:	and	w0, w9, w8
  402a4c:	b	402a6c <setlocale@plt+0xdac>
  402a50:	ldrb	w8, [x22, #2132]
  402a54:	tbz	w8, #0, 402a60 <setlocale@plt+0xda0>
  402a58:	mov	w0, wzr
  402a5c:	b	402a6c <setlocale@plt+0xdac>
  402a60:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402a64:	add	x0, x0, #0x417
  402a68:	bl	401a10 <tgetflag@plt>
  402a6c:	adrp	x8, 438000 <PC+0x4800>
  402a70:	str	w0, [x8, #340]
  402a74:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402a78:	add	x0, x0, #0x41a
  402a7c:	bl	403f6c <clear@@Base+0x3a8>
  402a80:	cbz	x0, 402aa0 <setlocale@plt+0xde0>
  402a84:	ldrb	w8, [x0]
  402a88:	cmp	w8, #0x0
  402a8c:	cset	w9, ne  // ne = any
  402a90:	cmp	w8, #0x30
  402a94:	cset	w8, ne  // ne = any
  402a98:	and	w0, w9, w8
  402a9c:	b	402abc <setlocale@plt+0xdfc>
  402aa0:	ldrb	w8, [x22, #2132]
  402aa4:	tbz	w8, #0, 402ab0 <setlocale@plt+0xdf0>
  402aa8:	mov	w0, wzr
  402aac:	b	402abc <setlocale@plt+0xdfc>
  402ab0:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402ab4:	add	x0, x0, #0x41a
  402ab8:	bl	401a10 <tgetflag@plt>
  402abc:	adrp	x8, 438000 <PC+0x4800>
  402ac0:	str	w0, [x8, #292]
  402ac4:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402ac8:	add	x0, x0, #0x41d
  402acc:	bl	403f6c <clear@@Base+0x3a8>
  402ad0:	cbz	x0, 402af0 <setlocale@plt+0xe30>
  402ad4:	ldrb	w8, [x0]
  402ad8:	cmp	w8, #0x0
  402adc:	cset	w9, ne  // ne = any
  402ae0:	cmp	w8, #0x30
  402ae4:	cset	w8, ne  // ne = any
  402ae8:	and	w0, w9, w8
  402aec:	b	402b0c <setlocale@plt+0xe4c>
  402af0:	ldrb	w8, [x22, #2132]
  402af4:	tbz	w8, #0, 402b00 <setlocale@plt+0xe40>
  402af8:	mov	w0, wzr
  402afc:	b	402b0c <setlocale@plt+0xe4c>
  402b00:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402b04:	add	x0, x0, #0x41d
  402b08:	bl	401a10 <tgetflag@plt>
  402b0c:	adrp	x23, 438000 <PC+0x4800>
  402b10:	str	w0, [x23, #296]
  402b14:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402b18:	add	x0, x0, #0x420
  402b1c:	bl	403f6c <clear@@Base+0x3a8>
  402b20:	cbz	x0, 402b40 <setlocale@plt+0xe80>
  402b24:	ldrb	w8, [x0]
  402b28:	cmp	w8, #0x0
  402b2c:	cset	w9, ne  // ne = any
  402b30:	cmp	w8, #0x30
  402b34:	cset	w8, ne  // ne = any
  402b38:	and	w0, w9, w8
  402b3c:	b	402b5c <setlocale@plt+0xe9c>
  402b40:	ldrb	w8, [x22, #2132]
  402b44:	tbz	w8, #0, 402b50 <setlocale@plt+0xe90>
  402b48:	mov	w0, wzr
  402b4c:	b	402b5c <setlocale@plt+0xe9c>
  402b50:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402b54:	add	x0, x0, #0x420
  402b58:	bl	401a10 <tgetflag@plt>
  402b5c:	adrp	x19, 438000 <PC+0x4800>
  402b60:	str	w0, [x19, #336]
  402b64:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402b68:	add	x0, x0, #0xe5d
  402b6c:	bl	403f6c <clear@@Base+0x3a8>
  402b70:	cbz	x0, 402b90 <setlocale@plt+0xed0>
  402b74:	ldrb	w8, [x0]
  402b78:	cmp	w8, #0x0
  402b7c:	cset	w9, ne  // ne = any
  402b80:	cmp	w8, #0x30
  402b84:	cset	w8, ne  // ne = any
  402b88:	and	w0, w9, w8
  402b8c:	b	402bac <setlocale@plt+0xeec>
  402b90:	ldrb	w8, [x22, #2132]
  402b94:	tbz	w8, #0, 402ba0 <setlocale@plt+0xee0>
  402b98:	mov	w0, wzr
  402b9c:	b	402bac <setlocale@plt+0xeec>
  402ba0:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402ba4:	add	x0, x0, #0xe5d
  402ba8:	bl	401a10 <tgetflag@plt>
  402bac:	adrp	x8, 438000 <PC+0x4800>
  402bb0:	str	w0, [x8, #356]
  402bb4:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402bb8:	add	x0, x0, #0x423
  402bbc:	bl	403f6c <clear@@Base+0x3a8>
  402bc0:	cbz	x0, 402bd4 <setlocale@plt+0xf14>
  402bc4:	mov	w2, #0xa                   	// #10
  402bc8:	mov	x1, xzr
  402bcc:	bl	401b10 <strtol@plt>
  402bd0:	b	402bf0 <setlocale@plt+0xf30>
  402bd4:	ldrb	w8, [x22, #2132]
  402bd8:	tbz	w8, #0, 402be4 <setlocale@plt+0xf24>
  402bdc:	mov	w0, #0xffffffff            	// #-1
  402be0:	b	402bf0 <setlocale@plt+0xf30>
  402be4:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402be8:	add	x0, x0, #0x423
  402bec:	bl	401a70 <tgetnum@plt>
  402bf0:	bic	w8, w0, w0, asr #31
  402bf4:	adrp	x9, 438000 <PC+0x4800>
  402bf8:	adrp	x10, 438000 <PC+0x4800>
  402bfc:	str	w8, [x9, #300]
  402c00:	adrp	x9, 438000 <PC+0x4800>
  402c04:	str	w8, [x10, #328]
  402c08:	adrp	x10, 438000 <PC+0x4800>
  402c0c:	str	w8, [x9, #316]
  402c10:	adrp	x9, 438000 <PC+0x4800>
  402c14:	str	w8, [x10, #360]
  402c18:	adrp	x10, 438000 <PC+0x4800>
  402c1c:	cmp	w0, #0x1
  402c20:	str	w8, [x9, #352]
  402c24:	adrp	x9, 438000 <PC+0x4800>
  402c28:	str	w8, [x10, #364]
  402c2c:	adrp	x10, 438000 <PC+0x4800>
  402c30:	str	w8, [x9, #320]
  402c34:	str	w8, [x10, #348]
  402c38:	b.lt	402c44 <setlocale@plt+0xf84>  // b.tstop
  402c3c:	adrp	x8, 438000 <PC+0x4800>
  402c40:	str	wzr, [x8, #564]
  402c44:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  402c48:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402c4c:	add	x8, x8, #0x994
  402c50:	add	x0, x0, #0x426
  402c54:	stur	x8, [x29, #-16]
  402c58:	bl	403f6c <clear@@Base+0x3a8>
  402c5c:	cbz	x0, 402c94 <setlocale@plt+0xfd4>
  402c60:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  402c64:	str	x0, [x8, #2152]
  402c68:	ldrb	w8, [x0]
  402c6c:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  402c70:	strb	w8, [x9, #2048]
  402c74:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  402c78:	add	x0, x0, #0x738
  402c7c:	bl	403f6c <clear@@Base+0x3a8>
  402c80:	cbnz	x0, 402ccc <setlocale@plt+0x100c>
  402c84:	ldrb	w8, [x22, #2132]
  402c88:	tbz	w8, #0, 402cbc <setlocale@plt+0xffc>
  402c8c:	mov	x0, xzr
  402c90:	b	402ccc <setlocale@plt+0x100c>
  402c94:	ldrb	w8, [x22, #2132]
  402c98:	tbnz	w8, #0, 402c74 <setlocale@plt+0xfb4>
  402c9c:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402ca0:	add	x0, x0, #0x426
  402ca4:	sub	x1, x29, #0x10
  402ca8:	bl	401ba0 <tgetstr@plt>
  402cac:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  402cb0:	str	x0, [x8, #2152]
  402cb4:	cbnz	x0, 402c68 <setlocale@plt+0xfa8>
  402cb8:	b	402c74 <setlocale@plt+0xfb4>
  402cbc:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  402cc0:	add	x0, x0, #0x738
  402cc4:	sub	x1, x29, #0x10
  402cc8:	bl	401ba0 <tgetstr@plt>
  402ccc:	adrp	x24, 41a000 <winch@@Base+0xd5c>
  402cd0:	add	x24, x24, #0x480
  402cd4:	cmp	x0, #0x0
  402cd8:	csel	x8, x24, x0, eq  // eq = none
  402cdc:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  402ce0:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  402ce4:	add	x0, x0, #0x130
  402ce8:	str	x8, [x9, #2160]
  402cec:	bl	403f6c <clear@@Base+0x3a8>
  402cf0:	cbnz	x0, 402d14 <setlocale@plt+0x1054>
  402cf4:	ldrb	w8, [x22, #2132]
  402cf8:	tbz	w8, #0, 402d04 <setlocale@plt+0x1044>
  402cfc:	mov	x0, xzr
  402d00:	b	402d14 <setlocale@plt+0x1054>
  402d04:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  402d08:	add	x0, x0, #0x130
  402d0c:	sub	x1, x29, #0x10
  402d10:	bl	401ba0 <tgetstr@plt>
  402d14:	cmp	x0, #0x0
  402d18:	csel	x8, x24, x0, eq  // eq = none
  402d1c:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402d20:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  402d24:	add	x0, x0, #0x429
  402d28:	str	x8, [x9, #2168]
  402d2c:	bl	403f6c <clear@@Base+0x3a8>
  402d30:	cbnz	x0, 402d54 <setlocale@plt+0x1094>
  402d34:	ldrb	w8, [x22, #2132]
  402d38:	tbz	w8, #0, 402d44 <setlocale@plt+0x1084>
  402d3c:	mov	x0, xzr
  402d40:	b	402d54 <setlocale@plt+0x1094>
  402d44:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402d48:	add	x0, x0, #0x429
  402d4c:	sub	x1, x29, #0x10
  402d50:	bl	401ba0 <tgetstr@plt>
  402d54:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  402d58:	str	x0, [x8, #2112]
  402d5c:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402d60:	add	x0, x0, #0x42c
  402d64:	bl	403f6c <clear@@Base+0x3a8>
  402d68:	cbnz	x0, 402d8c <setlocale@plt+0x10cc>
  402d6c:	ldrb	w8, [x22, #2132]
  402d70:	tbz	w8, #0, 402d7c <setlocale@plt+0x10bc>
  402d74:	mov	x0, xzr
  402d78:	b	402d8c <setlocale@plt+0x10cc>
  402d7c:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402d80:	add	x0, x0, #0x42c
  402d84:	sub	x1, x29, #0x10
  402d88:	bl	401ba0 <tgetstr@plt>
  402d8c:	adrp	x8, 41a000 <winch@@Base+0xd5c>
  402d90:	add	x8, x8, #0x438
  402d94:	cmp	x0, #0x0
  402d98:	csel	x8, x8, x0, eq  // eq = none
  402d9c:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402da0:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  402da4:	add	x0, x0, #0x449
  402da8:	str	x8, [x9, #2176]
  402dac:	bl	403f6c <clear@@Base+0x3a8>
  402db0:	cbnz	x0, 402dd4 <setlocale@plt+0x1114>
  402db4:	ldrb	w8, [x22, #2132]
  402db8:	tbz	w8, #0, 402dc4 <setlocale@plt+0x1104>
  402dbc:	mov	x0, xzr
  402dc0:	b	402dd4 <setlocale@plt+0x1114>
  402dc4:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402dc8:	add	x0, x0, #0x449
  402dcc:	sub	x1, x29, #0x10
  402dd0:	bl	401ba0 <tgetstr@plt>
  402dd4:	adrp	x8, 41a000 <winch@@Base+0xd5c>
  402dd8:	add	x8, x8, #0x453
  402ddc:	cmp	x0, #0x0
  402de0:	csel	x8, x8, x0, eq  // eq = none
  402de4:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402de8:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  402dec:	add	x0, x0, #0x464
  402df0:	str	x8, [x9, #2184]
  402df4:	bl	403f6c <clear@@Base+0x3a8>
  402df8:	cbnz	x0, 402e1c <setlocale@plt+0x115c>
  402dfc:	ldrb	w8, [x22, #2132]
  402e00:	tbz	w8, #0, 402e0c <setlocale@plt+0x114c>
  402e04:	mov	x0, xzr
  402e08:	b	402e1c <setlocale@plt+0x115c>
  402e0c:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402e10:	add	x0, x0, #0x464
  402e14:	sub	x1, x29, #0x10
  402e18:	bl	401ba0 <tgetstr@plt>
  402e1c:	cmp	x0, #0x0
  402e20:	csel	x8, x24, x0, eq  // eq = none
  402e24:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402e28:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  402e2c:	add	x0, x0, #0x574
  402e30:	str	x8, [x9, #2192]
  402e34:	bl	403f6c <clear@@Base+0x3a8>
  402e38:	cbnz	x0, 402e5c <setlocale@plt+0x119c>
  402e3c:	ldrb	w8, [x22, #2132]
  402e40:	tbz	w8, #0, 402e4c <setlocale@plt+0x118c>
  402e44:	mov	x0, xzr
  402e48:	b	402e5c <setlocale@plt+0x119c>
  402e4c:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402e50:	add	x0, x0, #0x574
  402e54:	sub	x1, x29, #0x10
  402e58:	bl	401ba0 <tgetstr@plt>
  402e5c:	cmp	x0, #0x0
  402e60:	csel	x8, x24, x0, eq  // eq = none
  402e64:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  402e68:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  402e6c:	add	x0, x0, #0x588
  402e70:	str	x8, [x9, #2200]
  402e74:	bl	403f6c <clear@@Base+0x3a8>
  402e78:	adrp	x20, 433000 <winch@@Base+0x19d5c>
  402e7c:	cbz	x0, 402eec <setlocale@plt+0x122c>
  402e80:	str	x0, [x20, #2208]
  402e84:	ldrb	w8, [x0]
  402e88:	cbz	w8, 402f2c <setlocale@plt+0x126c>
  402e8c:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402e90:	add	x0, x0, #0x467
  402e94:	bl	403f6c <clear@@Base+0x3a8>
  402e98:	cbz	x0, 402f4c <setlocale@plt+0x128c>
  402e9c:	ldr	w9, [x19, #336]
  402ea0:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  402ea4:	str	x0, [x8, #2216]
  402ea8:	cbz	w9, 402ec8 <setlocale@plt+0x1208>
  402eac:	cbz	x0, 402eb8 <setlocale@plt+0x11f8>
  402eb0:	ldrb	w9, [x0]
  402eb4:	cbnz	w9, 402ec8 <setlocale@plt+0x1208>
  402eb8:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  402ebc:	mov	w10, #0x1                   	// #1
  402ec0:	str	w10, [x9, #2104]
  402ec4:	str	x24, [x8, #2216]
  402ec8:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402ecc:	add	x0, x0, #0x46a
  402ed0:	bl	403f6c <clear@@Base+0x3a8>
  402ed4:	adrp	x19, 433000 <winch@@Base+0x19d5c>
  402ed8:	cbz	x0, 402f00 <setlocale@plt+0x1240>
  402edc:	str	x0, [x19, #2224]
  402ee0:	ldrb	w8, [x0]
  402ee4:	cbnz	w8, 402f9c <setlocale@plt+0x12dc>
  402ee8:	b	402f84 <setlocale@plt+0x12c4>
  402eec:	ldrb	w8, [x22, #2132]
  402ef0:	cmp	w8, #0x1
  402ef4:	b.ne	402f14 <setlocale@plt+0x1254>  // b.any
  402ef8:	str	xzr, [x20, #2208]
  402efc:	b	402f2c <setlocale@plt+0x126c>
  402f00:	ldrb	w8, [x22, #2132]
  402f04:	cmp	w8, #0x1
  402f08:	b.ne	402f6c <setlocale@plt+0x12ac>  // b.any
  402f0c:	str	xzr, [x19, #2224]
  402f10:	b	402f84 <setlocale@plt+0x12c4>
  402f14:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  402f18:	add	x0, x0, #0x588
  402f1c:	sub	x1, x29, #0x10
  402f20:	bl	401ba0 <tgetstr@plt>
  402f24:	str	x0, [x20, #2208]
  402f28:	cbnz	x0, 402e84 <setlocale@plt+0x11c4>
  402f2c:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  402f30:	mov	w9, #0x1                   	// #1
  402f34:	str	w9, [x8, #2104]
  402f38:	str	x24, [x20, #2208]
  402f3c:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402f40:	add	x0, x0, #0x467
  402f44:	bl	403f6c <clear@@Base+0x3a8>
  402f48:	cbnz	x0, 402e9c <setlocale@plt+0x11dc>
  402f4c:	ldrb	w8, [x22, #2132]
  402f50:	tbz	w8, #0, 402fd8 <setlocale@plt+0x1318>
  402f54:	mov	x0, xzr
  402f58:	ldr	w9, [x19, #336]
  402f5c:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  402f60:	str	x0, [x8, #2216]
  402f64:	cbnz	w9, 402eac <setlocale@plt+0x11ec>
  402f68:	b	402ec8 <setlocale@plt+0x1208>
  402f6c:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402f70:	add	x0, x0, #0x46a
  402f74:	sub	x1, x29, #0x10
  402f78:	bl	401ba0 <tgetstr@plt>
  402f7c:	str	x0, [x19, #2224]
  402f80:	cbnz	x0, 402ee0 <setlocale@plt+0x1220>
  402f84:	adrp	x10, 41e000 <winch@@Base+0x4d5c>
  402f88:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  402f8c:	mov	w9, #0x1                   	// #1
  402f90:	add	x10, x10, #0x797
  402f94:	str	w9, [x8, #2104]
  402f98:	str	x10, [x19, #2224]
  402f9c:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402fa0:	add	x0, x0, #0x46d
  402fa4:	bl	403f6c <clear@@Base+0x3a8>
  402fa8:	adrp	x25, 433000 <winch@@Base+0x19d5c>
  402fac:	cbz	x0, 402fc4 <setlocale@plt+0x1304>
  402fb0:	str	x0, [x25, #2232]
  402fb4:	ldrb	w8, [x0]
  402fb8:	cbz	w8, 403014 <setlocale@plt+0x1354>
  402fbc:	mov	w8, #0x1                   	// #1
  402fc0:	b	40301c <setlocale@plt+0x135c>
  402fc4:	ldrb	w8, [x22, #2132]
  402fc8:	cmp	w8, #0x1
  402fcc:	b.ne	402ffc <setlocale@plt+0x133c>  // b.any
  402fd0:	str	xzr, [x25, #2232]
  402fd4:	b	403014 <setlocale@plt+0x1354>
  402fd8:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  402fdc:	add	x0, x0, #0x467
  402fe0:	sub	x1, x29, #0x10
  402fe4:	bl	401ba0 <tgetstr@plt>
  402fe8:	ldr	w9, [x19, #336]
  402fec:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  402ff0:	str	x0, [x8, #2216]
  402ff4:	cbnz	w9, 402eac <setlocale@plt+0x11ec>
  402ff8:	b	402ec8 <setlocale@plt+0x1208>
  402ffc:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  403000:	add	x0, x0, #0x46d
  403004:	sub	x1, x29, #0x10
  403008:	bl	401ba0 <tgetstr@plt>
  40300c:	str	x0, [x25, #2232]
  403010:	cbnz	x0, 402fb4 <setlocale@plt+0x12f4>
  403014:	mov	w8, wzr
  403018:	str	x24, [x25, #2232]
  40301c:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  403020:	adrp	x9, 438000 <PC+0x4800>
  403024:	add	x0, x0, #0x470
  403028:	str	w8, [x9, #344]
  40302c:	bl	403f6c <clear@@Base+0x3a8>
  403030:	adrp	x20, 433000 <winch@@Base+0x19d5c>
  403034:	adrp	x21, 433000 <winch@@Base+0x19d5c>
  403038:	add	x20, x20, #0x8c0
  40303c:	cbz	x0, 40305c <setlocale@plt+0x139c>
  403040:	str	x0, [x21, #2240]
  403044:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  403048:	add	x0, x0, #0x5c5
  40304c:	bl	403f6c <clear@@Base+0x3a8>
  403050:	cbz	x0, 403070 <setlocale@plt+0x13b0>
  403054:	mov	x19, x0
  403058:	b	403104 <setlocale@plt+0x1444>
  40305c:	ldrb	w8, [x22, #2132]
  403060:	cmp	w8, #0x1
  403064:	b.ne	403088 <setlocale@plt+0x13c8>  // b.any
  403068:	str	xzr, [x21, #2240]
  40306c:	b	4030a0 <setlocale@plt+0x13e0>
  403070:	ldrb	w8, [x22, #2132]
  403074:	cmp	w8, #0x1
  403078:	b.ne	4030ac <setlocale@plt+0x13ec>  // b.any
  40307c:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403080:	str	xzr, [x8, #2248]
  403084:	b	4030cc <setlocale@plt+0x140c>
  403088:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40308c:	add	x0, x0, #0x470
  403090:	sub	x1, x29, #0x10
  403094:	bl	401ba0 <tgetstr@plt>
  403098:	str	x0, [x21, #2240]
  40309c:	cbnz	x0, 403044 <setlocale@plt+0x1384>
  4030a0:	stp	x24, x24, [x20]
  4030a4:	mov	x19, x24
  4030a8:	b	40310c <setlocale@plt+0x144c>
  4030ac:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  4030b0:	add	x0, x0, #0x5c5
  4030b4:	sub	x1, x29, #0x10
  4030b8:	bl	401ba0 <tgetstr@plt>
  4030bc:	mov	x19, x0
  4030c0:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4030c4:	str	x0, [x8, #2248]
  4030c8:	cbnz	x0, 40310c <setlocale@plt+0x144c>
  4030cc:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  4030d0:	add	x0, x0, #0x3a9
  4030d4:	bl	403f6c <clear@@Base+0x3a8>
  4030d8:	cbnz	x0, 4030fc <setlocale@plt+0x143c>
  4030dc:	ldrb	w8, [x22, #2132]
  4030e0:	tbz	w8, #0, 4030ec <setlocale@plt+0x142c>
  4030e4:	mov	x0, xzr
  4030e8:	b	4030fc <setlocale@plt+0x143c>
  4030ec:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  4030f0:	add	x0, x0, #0x3a9
  4030f4:	sub	x1, x29, #0x10
  4030f8:	bl	401ba0 <tgetstr@plt>
  4030fc:	cmp	x0, #0x0
  403100:	csel	x19, x24, x0, eq  // eq = none
  403104:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403108:	str	x19, [x8, #2248]
  40310c:	ldr	x21, [x21, #2240]
  403110:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  403114:	add	x0, x0, #0x473
  403118:	bl	403f6c <clear@@Base+0x3a8>
  40311c:	cbz	x0, 403144 <setlocale@plt+0x1484>
  403120:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403124:	str	x0, [x8, #2256]
  403128:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40312c:	add	x0, x0, #0x476
  403130:	bl	403f6c <clear@@Base+0x3a8>
  403134:	cbz	x0, 40315c <setlocale@plt+0x149c>
  403138:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  40313c:	str	x0, [x8, #2264]
  403140:	b	4031fc <setlocale@plt+0x153c>
  403144:	ldrb	w8, [x22, #2132]
  403148:	cmp	w8, #0x1
  40314c:	b.ne	403174 <setlocale@plt+0x14b4>  // b.any
  403150:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403154:	str	xzr, [x8, #2256]
  403158:	b	403190 <setlocale@plt+0x14d0>
  40315c:	ldrb	w8, [x22, #2132]
  403160:	cmp	w8, #0x1
  403164:	b.ne	4031a0 <setlocale@plt+0x14e0>  // b.any
  403168:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  40316c:	str	xzr, [x8, #2264]
  403170:	b	4031bc <setlocale@plt+0x14fc>
  403174:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  403178:	add	x0, x0, #0x473
  40317c:	sub	x1, x29, #0x10
  403180:	bl	401ba0 <tgetstr@plt>
  403184:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403188:	str	x0, [x8, #2256]
  40318c:	cbnz	x0, 403128 <setlocale@plt+0x1468>
  403190:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403194:	add	x8, x8, #0x8d0
  403198:	stp	x21, x19, [x8]
  40319c:	b	4031fc <setlocale@plt+0x153c>
  4031a0:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  4031a4:	add	x0, x0, #0x476
  4031a8:	sub	x1, x29, #0x10
  4031ac:	bl	401ba0 <tgetstr@plt>
  4031b0:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4031b4:	str	x0, [x8, #2264]
  4031b8:	cbnz	x0, 4031fc <setlocale@plt+0x153c>
  4031bc:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  4031c0:	add	x0, x0, #0x3a9
  4031c4:	bl	403f6c <clear@@Base+0x3a8>
  4031c8:	cbnz	x0, 4031ec <setlocale@plt+0x152c>
  4031cc:	ldrb	w8, [x22, #2132]
  4031d0:	tbz	w8, #0, 4031dc <setlocale@plt+0x151c>
  4031d4:	mov	x0, xzr
  4031d8:	b	4031ec <setlocale@plt+0x152c>
  4031dc:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  4031e0:	add	x0, x0, #0x3a9
  4031e4:	sub	x1, x29, #0x10
  4031e8:	bl	401ba0 <tgetstr@plt>
  4031ec:	cmp	x0, #0x0
  4031f0:	csel	x8, x24, x0, eq  // eq = none
  4031f4:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  4031f8:	str	x8, [x9, #2264]
  4031fc:	ldp	x19, x21, [x20]
  403200:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  403204:	add	x0, x0, #0x479
  403208:	bl	403f6c <clear@@Base+0x3a8>
  40320c:	cbz	x0, 403234 <setlocale@plt+0x1574>
  403210:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403214:	str	x0, [x8, #2272]
  403218:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  40321c:	add	x0, x0, #0x3a9
  403220:	bl	403f6c <clear@@Base+0x3a8>
  403224:	cbz	x0, 40324c <setlocale@plt+0x158c>
  403228:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  40322c:	str	x0, [x8, #2280]
  403230:	b	4032ec <setlocale@plt+0x162c>
  403234:	ldrb	w8, [x22, #2132]
  403238:	cmp	w8, #0x1
  40323c:	b.ne	403264 <setlocale@plt+0x15a4>  // b.any
  403240:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403244:	str	xzr, [x8, #2272]
  403248:	b	403280 <setlocale@plt+0x15c0>
  40324c:	ldrb	w8, [x22, #2132]
  403250:	cmp	w8, #0x1
  403254:	b.ne	403290 <setlocale@plt+0x15d0>  // b.any
  403258:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  40325c:	str	xzr, [x8, #2280]
  403260:	b	4032ac <setlocale@plt+0x15ec>
  403264:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  403268:	add	x0, x0, #0x479
  40326c:	sub	x1, x29, #0x10
  403270:	bl	401ba0 <tgetstr@plt>
  403274:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403278:	str	x0, [x8, #2272]
  40327c:	cbnz	x0, 403218 <setlocale@plt+0x1558>
  403280:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403284:	add	x8, x8, #0x8e0
  403288:	stp	x19, x21, [x8]
  40328c:	b	4032ec <setlocale@plt+0x162c>
  403290:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  403294:	add	x0, x0, #0x3a9
  403298:	sub	x1, x29, #0x10
  40329c:	bl	401ba0 <tgetstr@plt>
  4032a0:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4032a4:	str	x0, [x8, #2280]
  4032a8:	cbnz	x0, 4032ec <setlocale@plt+0x162c>
  4032ac:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  4032b0:	add	x0, x0, #0x3a9
  4032b4:	bl	403f6c <clear@@Base+0x3a8>
  4032b8:	cbnz	x0, 4032dc <setlocale@plt+0x161c>
  4032bc:	ldrb	w8, [x22, #2132]
  4032c0:	tbz	w8, #0, 4032cc <setlocale@plt+0x160c>
  4032c4:	mov	x0, xzr
  4032c8:	b	4032dc <setlocale@plt+0x161c>
  4032cc:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  4032d0:	add	x0, x0, #0x3a9
  4032d4:	sub	x1, x29, #0x10
  4032d8:	bl	401ba0 <tgetstr@plt>
  4032dc:	cmp	x0, #0x0
  4032e0:	csel	x8, x24, x0, eq  // eq = none
  4032e4:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  4032e8:	str	x8, [x9, #2280]
  4032ec:	ldp	x19, x20, [x20]
  4032f0:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  4032f4:	add	x0, x0, #0x576
  4032f8:	bl	403f6c <clear@@Base+0x3a8>
  4032fc:	cbz	x0, 403324 <setlocale@plt+0x1664>
  403300:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403304:	str	x0, [x8, #2288]
  403308:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  40330c:	add	x0, x0, #0x3a9
  403310:	bl	403f6c <clear@@Base+0x3a8>
  403314:	cbz	x0, 40333c <setlocale@plt+0x167c>
  403318:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  40331c:	str	x0, [x8, #2296]
  403320:	b	4033dc <setlocale@plt+0x171c>
  403324:	ldrb	w8, [x22, #2132]
  403328:	cmp	w8, #0x1
  40332c:	b.ne	403354 <setlocale@plt+0x1694>  // b.any
  403330:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403334:	str	xzr, [x8, #2288]
  403338:	b	403370 <setlocale@plt+0x16b0>
  40333c:	ldrb	w8, [x22, #2132]
  403340:	cmp	w8, #0x1
  403344:	b.ne	403380 <setlocale@plt+0x16c0>  // b.any
  403348:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  40334c:	str	xzr, [x8, #2296]
  403350:	b	40339c <setlocale@plt+0x16dc>
  403354:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  403358:	add	x0, x0, #0x576
  40335c:	sub	x1, x29, #0x10
  403360:	bl	401ba0 <tgetstr@plt>
  403364:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403368:	str	x0, [x8, #2288]
  40336c:	cbnz	x0, 403308 <setlocale@plt+0x1648>
  403370:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403374:	add	x8, x8, #0x8f0
  403378:	stp	x19, x20, [x8]
  40337c:	b	4033dc <setlocale@plt+0x171c>
  403380:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  403384:	add	x0, x0, #0x3a9
  403388:	sub	x1, x29, #0x10
  40338c:	bl	401ba0 <tgetstr@plt>
  403390:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403394:	str	x0, [x8, #2296]
  403398:	cbnz	x0, 4033dc <setlocale@plt+0x171c>
  40339c:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  4033a0:	add	x0, x0, #0x3a9
  4033a4:	bl	403f6c <clear@@Base+0x3a8>
  4033a8:	cbnz	x0, 4033cc <setlocale@plt+0x170c>
  4033ac:	ldrb	w8, [x22, #2132]
  4033b0:	tbz	w8, #0, 4033bc <setlocale@plt+0x16fc>
  4033b4:	mov	x0, xzr
  4033b8:	b	4033cc <setlocale@plt+0x170c>
  4033bc:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  4033c0:	add	x0, x0, #0x3a9
  4033c4:	sub	x1, x29, #0x10
  4033c8:	bl	401ba0 <tgetstr@plt>
  4033cc:	cmp	x0, #0x0
  4033d0:	csel	x8, x24, x0, eq  // eq = none
  4033d4:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  4033d8:	str	x8, [x9, #2296]
  4033dc:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  4033e0:	add	x0, x0, #0x47c
  4033e4:	bl	403f6c <clear@@Base+0x3a8>
  4033e8:	cbnz	x0, 40340c <setlocale@plt+0x174c>
  4033ec:	ldrb	w8, [x22, #2132]
  4033f0:	tbz	w8, #0, 4033fc <setlocale@plt+0x173c>
  4033f4:	mov	x0, xzr
  4033f8:	b	40340c <setlocale@plt+0x174c>
  4033fc:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  403400:	add	x0, x0, #0x47c
  403404:	sub	x1, x29, #0x10
  403408:	bl	401ba0 <tgetstr@plt>
  40340c:	cmp	x0, #0x0
  403410:	csel	x8, x24, x0, eq  // eq = none
  403414:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  403418:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  40341c:	add	x0, x0, #0x6a9
  403420:	str	x8, [x9, #2304]
  403424:	bl	403f6c <clear@@Base+0x3a8>
  403428:	adrp	x19, 433000 <winch@@Base+0x19d5c>
  40342c:	cbz	x0, 403450 <setlocale@plt+0x1790>
  403430:	ldrb	w8, [x0]
  403434:	cmp	w8, #0x0
  403438:	cset	w9, ne  // ne = any
  40343c:	cmp	w8, #0x30
  403440:	cset	w8, ne  // ne = any
  403444:	and	w0, w9, w8
  403448:	cbnz	w0, 4034c4 <setlocale@plt+0x1804>
  40344c:	b	403468 <setlocale@plt+0x17a8>
  403450:	ldrb	w8, [x22, #2132]
  403454:	tbnz	w8, #0, 403468 <setlocale@plt+0x17a8>
  403458:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  40345c:	add	x0, x0, #0x6a9
  403460:	bl	401a10 <tgetflag@plt>
  403464:	cbnz	w0, 4034c4 <setlocale@plt+0x1804>
  403468:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40346c:	add	x0, x0, #0x481
  403470:	bl	403f6c <clear@@Base+0x3a8>
  403474:	cbz	x0, 403498 <setlocale@plt+0x17d8>
  403478:	str	x0, [x19, #2312]
  40347c:	ldrb	w8, [x0]
  403480:	cbz	w8, 4034c4 <setlocale@plt+0x1804>
  403484:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  403488:	add	x0, x0, #0x20e
  40348c:	bl	403f6c <clear@@Base+0x3a8>
  403490:	cbnz	x0, 403500 <setlocale@plt+0x1840>
  403494:	b	4034e0 <setlocale@plt+0x1820>
  403498:	ldrb	w8, [x22, #2132]
  40349c:	cmp	w8, #0x1
  4034a0:	b.ne	4034ac <setlocale@plt+0x17ec>  // b.any
  4034a4:	str	xzr, [x19, #2312]
  4034a8:	b	4034c4 <setlocale@plt+0x1804>
  4034ac:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  4034b0:	add	x0, x0, #0x481
  4034b4:	sub	x1, x29, #0x10
  4034b8:	bl	401ba0 <tgetstr@plt>
  4034bc:	str	x0, [x19, #2312]
  4034c0:	cbnz	x0, 40347c <setlocale@plt+0x17bc>
  4034c4:	adrp	x8, 41a000 <winch@@Base+0xd5c>
  4034c8:	add	x8, x8, #0x47f
  4034cc:	str	x8, [x19, #2312]
  4034d0:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  4034d4:	add	x0, x0, #0x20e
  4034d8:	bl	403f6c <clear@@Base+0x3a8>
  4034dc:	cbnz	x0, 403500 <setlocale@plt+0x1840>
  4034e0:	ldrb	w8, [x22, #2132]
  4034e4:	tbz	w8, #0, 4034f0 <setlocale@plt+0x1830>
  4034e8:	mov	x0, xzr
  4034ec:	b	403500 <setlocale@plt+0x1840>
  4034f0:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  4034f4:	add	x0, x0, #0x20e
  4034f8:	sub	x1, x29, #0x10
  4034fc:	bl	401ba0 <tgetstr@plt>
  403500:	ldr	x8, [x25, #2232]
  403504:	cmp	x0, #0x0
  403508:	csel	x19, x24, x0, eq  // eq = none
  40350c:	ldrb	w9, [x8]
  403510:	cbz	w9, 4035a8 <setlocale@plt+0x18e8>
  403514:	ldur	x20, [x29, #-16]
  403518:	mov	x0, x8
  40351c:	mov	w1, wzr
  403520:	mov	w2, wzr
  403524:	bl	4018f0 <tgoto@plt>
  403528:	mov	x1, x0
  40352c:	mov	x0, x20
  403530:	bl	401b50 <strcpy@plt>
  403534:	ldur	x20, [x29, #-16]
  403538:	mov	x0, x20
  40353c:	bl	401830 <strlen@plt>
  403540:	add	x8, x0, x20
  403544:	add	x8, x8, #0x1
  403548:	stur	x8, [x29, #-16]
  40354c:	ldrb	w9, [x19]
  403550:	ldrb	w8, [x20]
  403554:	adrp	x26, 438000 <PC+0x4800>
  403558:	cbz	w9, 4035bc <setlocale@plt+0x18fc>
  40355c:	cbz	w8, 4035d8 <setlocale@plt+0x1918>
  403560:	ldr	w1, [x26, #312]
  403564:	adrp	x21, 404000 <clear@@Base+0x43c>
  403568:	add	x21, x21, #0x4c
  40356c:	adrp	x27, 433000 <winch@@Base+0x19d5c>
  403570:	mov	x0, x19
  403574:	mov	x2, x21
  403578:	str	wzr, [x27, #2148]
  40357c:	bl	401890 <tputs@plt>
  403580:	ldr	w1, [x26, #312]
  403584:	ldr	w28, [x27, #2148]
  403588:	mov	x0, x20
  40358c:	mov	x2, x21
  403590:	str	wzr, [x27, #2148]
  403594:	bl	401890 <tputs@plt>
  403598:	ldr	w8, [x27, #2148]
  40359c:	cmp	w28, w8
  4035a0:	csel	x20, x19, x20, lt  // lt = tstop
  4035a4:	b	4035dc <setlocale@plt+0x191c>
  4035a8:	mov	x20, x24
  4035ac:	ldrb	w9, [x19]
  4035b0:	ldrb	w8, [x20]
  4035b4:	adrp	x26, 438000 <PC+0x4800>
  4035b8:	cbnz	w9, 40355c <setlocale@plt+0x189c>
  4035bc:	cbnz	w8, 4035dc <setlocale@plt+0x191c>
  4035c0:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4035c4:	mov	w9, #0x1                   	// #1
  4035c8:	adrp	x20, 41a000 <winch@@Base+0xd5c>
  4035cc:	str	w9, [x8, #2104]
  4035d0:	add	x20, x20, #0x484
  4035d4:	b	4035dc <setlocale@plt+0x191c>
  4035d8:	mov	x20, x19
  4035dc:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  4035e0:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4035e4:	add	x0, x0, #0xfff
  4035e8:	str	x20, [x8, #2320]
  4035ec:	bl	403f6c <clear@@Base+0x3a8>
  4035f0:	cbnz	x0, 403614 <setlocale@plt+0x1954>
  4035f4:	ldrb	w8, [x22, #2132]
  4035f8:	tbz	w8, #0, 403604 <setlocale@plt+0x1944>
  4035fc:	mov	x0, xzr
  403600:	b	403614 <setlocale@plt+0x1954>
  403604:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  403608:	add	x0, x0, #0xfff
  40360c:	sub	x1, x29, #0x10
  403610:	bl	401ba0 <tgetstr@plt>
  403614:	ldr	x8, [x25, #2232]
  403618:	cmp	x0, #0x0
  40361c:	csel	x19, x24, x0, eq  // eq = none
  403620:	ldrb	w9, [x8]
  403624:	cbz	w9, 4036bc <setlocale@plt+0x19fc>
  403628:	ldr	w9, [x26, #312]
  40362c:	ldur	x20, [x29, #-16]
  403630:	mov	x0, x8
  403634:	mov	w1, wzr
  403638:	sub	w2, w9, #0x1
  40363c:	bl	4018f0 <tgoto@plt>
  403640:	mov	x1, x0
  403644:	mov	x0, x20
  403648:	bl	401b50 <strcpy@plt>
  40364c:	ldur	x20, [x29, #-16]
  403650:	mov	x0, x20
  403654:	bl	401830 <strlen@plt>
  403658:	add	x8, x0, x20
  40365c:	add	x8, x8, #0x1
  403660:	stur	x8, [x29, #-16]
  403664:	ldrb	w9, [x19]
  403668:	ldrb	w8, [x20]
  40366c:	cbz	w9, 4036cc <setlocale@plt+0x1a0c>
  403670:	cbz	w8, 4036e8 <setlocale@plt+0x1a28>
  403674:	ldr	w1, [x26, #312]
  403678:	adrp	x21, 404000 <clear@@Base+0x43c>
  40367c:	add	x21, x21, #0x4c
  403680:	adrp	x25, 433000 <winch@@Base+0x19d5c>
  403684:	mov	x0, x19
  403688:	mov	x2, x21
  40368c:	str	wzr, [x25, #2148]
  403690:	bl	401890 <tputs@plt>
  403694:	ldr	w1, [x26, #312]
  403698:	ldr	w27, [x25, #2148]
  40369c:	mov	x0, x20
  4036a0:	mov	x2, x21
  4036a4:	str	wzr, [x25, #2148]
  4036a8:	bl	401890 <tputs@plt>
  4036ac:	ldr	w8, [x25, #2148]
  4036b0:	cmp	w27, w8
  4036b4:	csel	x20, x19, x20, lt  // lt = tstop
  4036b8:	b	4036ec <setlocale@plt+0x1a2c>
  4036bc:	mov	x20, x24
  4036c0:	ldrb	w9, [x19]
  4036c4:	ldrb	w8, [x20]
  4036c8:	cbnz	w9, 403670 <setlocale@plt+0x19b0>
  4036cc:	cbnz	w8, 4036ec <setlocale@plt+0x1a2c>
  4036d0:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4036d4:	mov	w9, #0x1                   	// #1
  4036d8:	adrp	x20, 41a000 <winch@@Base+0xd5c>
  4036dc:	str	w9, [x8, #2104]
  4036e0:	add	x20, x20, #0x488
  4036e4:	b	4036ec <setlocale@plt+0x1a2c>
  4036e8:	mov	x20, x19
  4036ec:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  4036f0:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4036f4:	add	x0, x0, #0x48a
  4036f8:	str	x20, [x8, #2328]
  4036fc:	bl	403f6c <clear@@Base+0x3a8>
  403700:	cbnz	x0, 403724 <setlocale@plt+0x1a64>
  403704:	ldrb	w8, [x22, #2132]
  403708:	tbz	w8, #0, 403714 <setlocale@plt+0x1a54>
  40370c:	mov	x0, xzr
  403710:	b	403724 <setlocale@plt+0x1a64>
  403714:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  403718:	add	x0, x0, #0x48a
  40371c:	sub	x1, x29, #0x10
  403720:	bl	401ba0 <tgetstr@plt>
  403724:	adrp	x8, 41a000 <winch@@Base+0xd5c>
  403728:	add	x8, x8, #0x488
  40372c:	cmp	x0, #0x0
  403730:	csel	x8, x8, x0, eq  // eq = none
  403734:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  403738:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  40373c:	add	x0, x0, #0x68e
  403740:	str	x8, [x9, #2336]
  403744:	bl	403f6c <clear@@Base+0x3a8>
  403748:	cbnz	x0, 40376c <setlocale@plt+0x1aac>
  40374c:	ldrb	w8, [x22, #2132]
  403750:	tbz	w8, #0, 40375c <setlocale@plt+0x1a9c>
  403754:	mov	x0, xzr
  403758:	b	40376c <setlocale@plt+0x1aac>
  40375c:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  403760:	add	x0, x0, #0x68e
  403764:	sub	x1, x29, #0x10
  403768:	bl	401ba0 <tgetstr@plt>
  40376c:	cmp	x0, #0x0
  403770:	csel	x19, x24, x0, eq  // eq = none
  403774:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  403778:	add	x0, x0, #0x48d
  40377c:	bl	403f6c <clear@@Base+0x3a8>
  403780:	cbnz	x0, 403790 <setlocale@plt+0x1ad0>
  403784:	ldrb	w8, [x22, #2132]
  403788:	tbz	w8, #0, 4037b8 <setlocale@plt+0x1af8>
  40378c:	mov	x0, xzr
  403790:	ldr	w8, [x23, #296]
  403794:	cbz	w8, 4037d0 <setlocale@plt+0x1b10>
  403798:	ldrb	w8, [x19]
  40379c:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  4037a0:	str	x19, [x9, #2344]
  4037a4:	cbnz	w8, 403858 <setlocale@plt+0x1b98>
  4037a8:	adrp	x8, 434000 <PC+0x800>
  4037ac:	mov	w9, #0x1                   	// #1
  4037b0:	str	w9, [x8, #2024]
  4037b4:	b	403858 <setlocale@plt+0x1b98>
  4037b8:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  4037bc:	add	x0, x0, #0x48d
  4037c0:	sub	x1, x29, #0x10
  4037c4:	bl	401ba0 <tgetstr@plt>
  4037c8:	ldr	w8, [x23, #296]
  4037cc:	cbnz	w8, 403798 <setlocale@plt+0x1ad8>
  4037d0:	cmp	x0, #0x0
  4037d4:	csel	x20, x24, x0, eq  // eq = none
  4037d8:	ldrb	w9, [x19]
  4037dc:	ldrb	w8, [x20]
  4037e0:	cbz	w9, 403830 <setlocale@plt+0x1b70>
  4037e4:	cbz	w8, 40384c <setlocale@plt+0x1b8c>
  4037e8:	ldr	w1, [x26, #312]
  4037ec:	adrp	x21, 404000 <clear@@Base+0x43c>
  4037f0:	add	x21, x21, #0x4c
  4037f4:	adrp	x22, 433000 <winch@@Base+0x19d5c>
  4037f8:	mov	x0, x19
  4037fc:	mov	x2, x21
  403800:	str	wzr, [x22, #2148]
  403804:	bl	401890 <tputs@plt>
  403808:	ldr	w1, [x26, #312]
  40380c:	ldr	w23, [x22, #2148]
  403810:	mov	x0, x20
  403814:	mov	x2, x21
  403818:	str	wzr, [x22, #2148]
  40381c:	bl	401890 <tputs@plt>
  403820:	ldr	w8, [x22, #2148]
  403824:	cmp	w23, w8
  403828:	csel	x19, x19, x20, lt  // lt = tstop
  40382c:	b	403798 <setlocale@plt+0x1ad8>
  403830:	cbnz	w8, 403850 <setlocale@plt+0x1b90>
  403834:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403838:	mov	w9, #0x1                   	// #1
  40383c:	adrp	x19, 41a000 <winch@@Base+0xd5c>
  403840:	str	w9, [x8, #2104]
  403844:	add	x19, x19, #0x480
  403848:	b	403798 <setlocale@plt+0x1ad8>
  40384c:	mov	x20, x19
  403850:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403854:	str	x20, [x8, #2344]
  403858:	add	sp, sp, #0x810
  40385c:	ldp	x20, x19, [sp, #80]
  403860:	ldp	x22, x21, [sp, #64]
  403864:	ldp	x24, x23, [sp, #48]
  403868:	ldp	x26, x25, [sp, #32]
  40386c:	ldp	x28, x27, [sp, #16]
  403870:	ldp	x29, x30, [sp], #96
  403874:	ret
  403878:	adrp	x8, 438000 <PC+0x4800>
  40387c:	ldr	w8, [x8, #440]
  403880:	cbz	w8, 4038a0 <setlocale@plt+0x1be0>
  403884:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403888:	adrp	x9, 438000 <PC+0x4800>
  40388c:	ldr	x0, [x8, #2176]
  403890:	ldr	w1, [x9, #312]
  403894:	adrp	x2, 414000 <clear@@Base+0x1043c>
  403898:	add	x2, x2, #0xf78
  40389c:	b	401890 <tputs@plt>
  4038a0:	ret
  4038a4:	adrp	x8, 438000 <PC+0x4800>
  4038a8:	ldr	w8, [x8, #440]
  4038ac:	cbz	w8, 4038cc <setlocale@plt+0x1c0c>
  4038b0:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4038b4:	adrp	x9, 438000 <PC+0x4800>
  4038b8:	ldr	x0, [x8, #2184]
  4038bc:	ldr	w1, [x9, #312]
  4038c0:	adrp	x2, 414000 <clear@@Base+0x1043c>
  4038c4:	add	x2, x2, #0xf78
  4038c8:	b	401890 <tputs@plt>
  4038cc:	ret
  4038d0:	stp	x29, x30, [sp, #-32]!
  4038d4:	adrp	x8, 438000 <PC+0x4800>
  4038d8:	ldr	w8, [x8, #460]
  4038dc:	stp	x20, x19, [sp, #16]
  4038e0:	adrp	x19, 438000 <PC+0x4800>
  4038e4:	mov	x29, sp
  4038e8:	cbz	w8, 4038f8 <setlocale@plt+0x1c38>
  4038ec:	adrp	x8, 438000 <PC+0x4800>
  4038f0:	ldr	w8, [x8, #276]
  4038f4:	cbnz	w8, 403934 <setlocale@plt+0x1c74>
  4038f8:	adrp	x8, 438000 <PC+0x4800>
  4038fc:	ldr	w8, [x8, #516]
  403900:	cbz	w8, 40399c <setlocale@plt+0x1cdc>
  403904:	adrp	x8, 438000 <PC+0x4800>
  403908:	ldr	w8, [x8, #464]
  40390c:	cbz	w8, 4039c0 <setlocale@plt+0x1d00>
  403910:	adrp	x8, 438000 <PC+0x4800>
  403914:	ldr	w8, [x8, #440]
  403918:	cbz	w8, 403934 <setlocale@plt+0x1c74>
  40391c:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403920:	ldr	x0, [x8, #2176]
  403924:	ldr	w1, [x19, #312]
  403928:	adrp	x2, 414000 <clear@@Base+0x1043c>
  40392c:	add	x2, x2, #0xf78
  403930:	bl	401890 <tputs@plt>
  403934:	adrp	x8, 438000 <PC+0x4800>
  403938:	ldr	w8, [x8, #452]
  40393c:	cbz	w8, 40396c <setlocale@plt+0x1cac>
  403940:	ldr	w8, [x19, #312]
  403944:	cmp	w8, #0x2
  403948:	b.lt	403984 <setlocale@plt+0x1cc4>  // b.tstop
  40394c:	mov	w20, #0x1                   	// #1
  403950:	mov	w0, #0xa                   	// #10
  403954:	bl	414f78 <clear@@Base+0x113b4>
  403958:	ldr	w8, [x19, #312]
  40395c:	add	w20, w20, #0x1
  403960:	cmp	w20, w8
  403964:	b.lt	403950 <setlocale@plt+0x1c90>  // b.tstop
  403968:	b	403984 <setlocale@plt+0x1cc4>
  40396c:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403970:	ldr	x0, [x8, #2336]
  403974:	adrp	x2, 414000 <clear@@Base+0x1043c>
  403978:	add	x2, x2, #0xf78
  40397c:	mov	w1, #0x1                   	// #1
  403980:	bl	401890 <tputs@plt>
  403984:	ldp	x20, x19, [sp, #16]
  403988:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  40398c:	mov	w9, #0x1                   	// #1
  403990:	strb	w9, [x8, #2136]
  403994:	ldp	x29, x30, [sp], #32
  403998:	ret
  40399c:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4039a0:	ldr	x0, [x8, #2192]
  4039a4:	ldr	w1, [x19, #312]
  4039a8:	adrp	x2, 414000 <clear@@Base+0x1043c>
  4039ac:	add	x2, x2, #0xf78
  4039b0:	bl	401890 <tputs@plt>
  4039b4:	adrp	x8, 438000 <PC+0x4800>
  4039b8:	ldr	w8, [x8, #464]
  4039bc:	cbnz	w8, 403910 <setlocale@plt+0x1c50>
  4039c0:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4039c4:	ldr	x0, [x8, #2160]
  4039c8:	ldr	w1, [x19, #312]
  4039cc:	adrp	x2, 414000 <clear@@Base+0x1043c>
  4039d0:	add	x2, x2, #0xf78
  4039d4:	bl	401890 <tputs@plt>
  4039d8:	adrp	x8, 438000 <PC+0x4800>
  4039dc:	ldr	w8, [x8, #440]
  4039e0:	cbnz	w8, 40391c <setlocale@plt+0x1c5c>
  4039e4:	b	403934 <setlocale@plt+0x1c74>
  4039e8:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4039ec:	ldr	x0, [x8, #2336]
  4039f0:	adrp	x2, 414000 <clear@@Base+0x1043c>
  4039f4:	add	x2, x2, #0xf78
  4039f8:	mov	w1, #0x1                   	// #1
  4039fc:	b	401890 <tputs@plt>
  403a00:	stp	x29, x30, [sp, #-32]!
  403a04:	stp	x20, x19, [sp, #16]
  403a08:	adrp	x19, 433000 <winch@@Base+0x19d5c>
  403a0c:	ldrb	w8, [x19, #2136]
  403a10:	mov	x29, sp
  403a14:	cmp	w8, #0x1
  403a18:	b.ne	403a78 <setlocale@plt+0x1db8>  // b.any
  403a1c:	adrp	x8, 438000 <PC+0x4800>
  403a20:	ldr	w8, [x8, #460]
  403a24:	cbz	w8, 403a34 <setlocale@plt+0x1d74>
  403a28:	adrp	x8, 438000 <PC+0x4800>
  403a2c:	ldr	w8, [x8, #276]
  403a30:	cbnz	w8, 403a74 <setlocale@plt+0x1db4>
  403a34:	adrp	x8, 438000 <PC+0x4800>
  403a38:	ldr	w8, [x8, #440]
  403a3c:	adrp	x20, 438000 <PC+0x4800>
  403a40:	cbz	w8, 403a5c <setlocale@plt+0x1d9c>
  403a44:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403a48:	ldr	x0, [x8, #2184]
  403a4c:	ldr	w1, [x20, #312]
  403a50:	adrp	x2, 414000 <clear@@Base+0x1043c>
  403a54:	add	x2, x2, #0xf78
  403a58:	bl	401890 <tputs@plt>
  403a5c:	adrp	x8, 438000 <PC+0x4800>
  403a60:	ldr	w8, [x8, #464]
  403a64:	cbz	w8, 403a84 <setlocale@plt+0x1dc4>
  403a68:	adrp	x8, 438000 <PC+0x4800>
  403a6c:	ldr	w8, [x8, #516]
  403a70:	cbz	w8, 403aa8 <setlocale@plt+0x1de8>
  403a74:	strb	wzr, [x19, #2136]
  403a78:	ldp	x20, x19, [sp, #16]
  403a7c:	ldp	x29, x30, [sp], #32
  403a80:	ret
  403a84:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403a88:	ldr	x0, [x8, #2168]
  403a8c:	ldr	w1, [x20, #312]
  403a90:	adrp	x2, 414000 <clear@@Base+0x1043c>
  403a94:	add	x2, x2, #0xf78
  403a98:	bl	401890 <tputs@plt>
  403a9c:	adrp	x8, 438000 <PC+0x4800>
  403aa0:	ldr	w8, [x8, #516]
  403aa4:	cbnz	w8, 403a74 <setlocale@plt+0x1db4>
  403aa8:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403aac:	ldr	x0, [x8, #2200]
  403ab0:	ldr	w1, [x20, #312]
  403ab4:	adrp	x2, 414000 <clear@@Base+0x1043c>
  403ab8:	add	x2, x2, #0xf78
  403abc:	bl	401890 <tputs@plt>
  403ac0:	b	403a74 <setlocale@plt+0x1db4>
  403ac4:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403ac8:	ldr	x0, [x8, #2320]
  403acc:	adrp	x2, 414000 <clear@@Base+0x1043c>
  403ad0:	add	x2, x2, #0xf78
  403ad4:	mov	w1, #0x1                   	// #1
  403ad8:	b	401890 <tputs@plt>
  403adc:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403ae0:	adrp	x9, 438000 <PC+0x4800>
  403ae4:	ldr	x0, [x8, #2344]
  403ae8:	ldr	w1, [x9, #312]
  403aec:	adrp	x2, 414000 <clear@@Base+0x1043c>
  403af0:	add	x2, x2, #0xf78
  403af4:	b	401890 <tputs@plt>
  403af8:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403afc:	ldrb	w8, [x8, #2136]
  403b00:	cmp	w8, #0x1
  403b04:	b.ne	403b20 <setlocale@plt+0x1e60>  // b.any
  403b08:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403b0c:	ldr	x0, [x8, #2328]
  403b10:	adrp	x2, 414000 <clear@@Base+0x1043c>
  403b14:	add	x2, x2, #0xf78
  403b18:	mov	w1, #0x1                   	// #1
  403b1c:	b	401890 <tputs@plt>
  403b20:	ret
  403b24:	ret
  403b28:	stp	x29, x30, [sp, #-16]!
  403b2c:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403b30:	ldr	x8, [x8, #2232]
  403b34:	mov	w2, w0
  403b38:	mov	w1, wzr
  403b3c:	mov	x29, sp
  403b40:	mov	x0, x8
  403b44:	bl	4018f0 <tgoto@plt>
  403b48:	adrp	x2, 414000 <clear@@Base+0x1043c>
  403b4c:	add	x2, x2, #0xf78
  403b50:	mov	w1, #0x1                   	// #1
  403b54:	ldp	x29, x30, [sp], #16
  403b58:	b	401890 <tputs@plt>
  403b5c:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403b60:	ldr	x0, [x8, #2304]
  403b64:	ldrb	w8, [x0]
  403b68:	cbz	w8, 403b80 <setlocale@plt+0x1ec0>
  403b6c:	adrp	x8, 438000 <PC+0x4800>
  403b70:	ldr	w1, [x8, #312]
  403b74:	adrp	x2, 414000 <clear@@Base+0x1043c>
  403b78:	add	x2, x2, #0xf78
  403b7c:	b	401890 <tputs@plt>
  403b80:	ret
  403b84:	adrp	x8, 438000 <PC+0x4800>
  403b88:	ldr	w8, [x8, #484]
  403b8c:	cmp	w8, #0x2
  403b90:	b.ne	403bb8 <setlocale@plt+0x1ef8>  // b.any
  403b94:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403b98:	ldr	x0, [x8, #2304]
  403b9c:	ldrb	w8, [x0]
  403ba0:	cbz	w8, 403bc0 <setlocale@plt+0x1f00>
  403ba4:	adrp	x8, 438000 <PC+0x4800>
  403ba8:	ldr	w1, [x8, #312]
  403bac:	adrp	x2, 414000 <clear@@Base+0x1043c>
  403bb0:	add	x2, x2, #0xf78
  403bb4:	b	401890 <tputs@plt>
  403bb8:	mov	w0, #0x7                   	// #7
  403bbc:	b	414f78 <clear@@Base+0x113b4>
  403bc0:	ret

0000000000403bc4 <clear@@Base>:
  403bc4:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403bc8:	adrp	x9, 438000 <PC+0x4800>
  403bcc:	ldr	x0, [x8, #2224]
  403bd0:	ldr	w1, [x9, #312]
  403bd4:	adrp	x2, 414000 <clear@@Base+0x1043c>
  403bd8:	add	x2, x2, #0xf78
  403bdc:	b	401890 <tputs@plt>
  403be0:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403be4:	ldr	x0, [x8, #2208]
  403be8:	adrp	x2, 414000 <clear@@Base+0x1043c>
  403bec:	add	x2, x2, #0xf78
  403bf0:	mov	w1, #0x1                   	// #1
  403bf4:	b	401890 <tputs@plt>
  403bf8:	stp	x29, x30, [sp, #-32]!
  403bfc:	adrp	x8, 438000 <PC+0x4800>
  403c00:	ldr	w8, [x8, #552]
  403c04:	str	x19, [sp, #16]
  403c08:	mov	x29, sp
  403c0c:	cbz	w8, 403c2c <clear@@Base+0x68>
  403c10:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403c14:	add	x8, x8, #0x858
  403c18:	ldrb	w9, [x8]
  403c1c:	cmp	w9, #0x1
  403c20:	b.ne	403c48 <clear@@Base+0x84>  // b.any
  403c24:	add	x8, x8, #0xc0
  403c28:	b	403c34 <clear@@Base+0x70>
  403c2c:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403c30:	add	x8, x8, #0x920
  403c34:	ldr	x0, [x8]
  403c38:	adrp	x2, 414000 <clear@@Base+0x1043c>
  403c3c:	add	x2, x2, #0xf78
  403c40:	mov	w1, #0x1                   	// #1
  403c44:	bl	401890 <tputs@plt>
  403c48:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403c4c:	ldr	w19, [x8, #2144]
  403c50:	cbz	w19, 403c98 <clear@@Base+0xd4>
  403c54:	bl	403cd0 <clear@@Base+0x10c>
  403c58:	adrp	x8, 438000 <PC+0x4800>
  403c5c:	ldr	w8, [x8, #336]
  403c60:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  403c64:	add	x9, x9, #0x8a0
  403c68:	add	x10, x9, #0x8
  403c6c:	cmp	w8, #0x0
  403c70:	csel	x8, x9, x10, eq  // eq = none
  403c74:	ldr	x0, [x8]
  403c78:	adrp	x2, 414000 <clear@@Base+0x1043c>
  403c7c:	add	x2, x2, #0xf78
  403c80:	mov	w1, #0x1                   	// #1
  403c84:	bl	401890 <tputs@plt>
  403c88:	mov	w0, w19
  403c8c:	ldr	x19, [sp, #16]
  403c90:	ldp	x29, x30, [sp], #32
  403c94:	b	403d88 <clear@@Base+0x1c4>
  403c98:	adrp	x8, 438000 <PC+0x4800>
  403c9c:	ldr	w8, [x8, #336]
  403ca0:	cbz	w8, 403cb0 <clear@@Base+0xec>
  403ca4:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403ca8:	ldr	x0, [x8, #2216]
  403cac:	b	403cb8 <clear@@Base+0xf4>
  403cb0:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403cb4:	ldr	x0, [x8, #2208]
  403cb8:	ldr	x19, [sp, #16]
  403cbc:	adrp	x2, 414000 <clear@@Base+0x1043c>
  403cc0:	add	x2, x2, #0xf78
  403cc4:	mov	w1, #0x1                   	// #1
  403cc8:	ldp	x29, x30, [sp], #32
  403ccc:	b	401890 <tputs@plt>
  403cd0:	stp	x29, x30, [sp, #-32]!
  403cd4:	stp	x20, x19, [sp, #16]
  403cd8:	adrp	x19, 433000 <winch@@Base+0x19d5c>
  403cdc:	ldr	w8, [x19, #2144]
  403ce0:	adrp	x20, 433000 <winch@@Base+0x19d5c>
  403ce4:	add	x20, x20, #0x860
  403ce8:	mov	x29, sp
  403cec:	tbnz	w8, #3, 403d0c <clear@@Base+0x148>
  403cf0:	tbnz	w8, #2, 403d28 <clear@@Base+0x164>
  403cf4:	tbnz	w8, #1, 403d44 <clear@@Base+0x180>
  403cf8:	tbnz	w8, #0, 403d60 <clear@@Base+0x19c>
  403cfc:	str	wzr, [x19, #2144]
  403d00:	ldp	x20, x19, [sp, #16]
  403d04:	ldp	x29, x30, [sp], #32
  403d08:	ret
  403d0c:	ldr	x0, [x20, #104]
  403d10:	adrp	x2, 414000 <clear@@Base+0x1043c>
  403d14:	add	x2, x2, #0xf78
  403d18:	mov	w1, #0x1                   	// #1
  403d1c:	bl	401890 <tputs@plt>
  403d20:	ldr	w8, [x20]
  403d24:	tbz	w8, #2, 403cf4 <clear@@Base+0x130>
  403d28:	ldr	x0, [x20, #152]
  403d2c:	adrp	x2, 414000 <clear@@Base+0x1043c>
  403d30:	add	x2, x2, #0xf78
  403d34:	mov	w1, #0x1                   	// #1
  403d38:	bl	401890 <tputs@plt>
  403d3c:	ldr	w8, [x20]
  403d40:	tbz	w8, #1, 403cf8 <clear@@Base+0x134>
  403d44:	ldr	x0, [x20, #136]
  403d48:	adrp	x2, 414000 <clear@@Base+0x1043c>
  403d4c:	add	x2, x2, #0xf78
  403d50:	mov	w1, #0x1                   	// #1
  403d54:	bl	401890 <tputs@plt>
  403d58:	ldr	w8, [x20]
  403d5c:	tbz	w8, #0, 403cfc <clear@@Base+0x138>
  403d60:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403d64:	ldr	x0, [x8, #2264]
  403d68:	adrp	x2, 414000 <clear@@Base+0x1043c>
  403d6c:	add	x2, x2, #0xf78
  403d70:	mov	w1, #0x1                   	// #1
  403d74:	bl	401890 <tputs@plt>
  403d78:	str	wzr, [x19, #2144]
  403d7c:	ldp	x20, x19, [sp, #16]
  403d80:	ldp	x29, x30, [sp], #32
  403d84:	ret
  403d88:	stp	x29, x30, [sp, #-48]!
  403d8c:	adrp	x8, 430000 <winch@@Base+0x16d5c>
  403d90:	ldr	w8, [x8, #1840]
  403d94:	lsl	w9, w0, #26
  403d98:	stp	x20, x19, [sp, #32]
  403d9c:	str	x21, [sp, #16]
  403da0:	and	w8, w8, w9, asr #31
  403da4:	orr	w19, w8, w0
  403da8:	lsr	w20, w19, #3
  403dac:	mov	x29, sp
  403db0:	tbnz	w19, #0, 403dfc <clear@@Base+0x238>
  403db4:	and	w20, w20, #0x8
  403db8:	and	w21, w19, #0xffffff9f
  403dbc:	tbnz	w19, #1, 403e20 <clear@@Base+0x25c>
  403dc0:	orr	w20, w20, w21
  403dc4:	tbnz	w19, #2, 403e40 <clear@@Base+0x27c>
  403dc8:	tbz	w20, #3, 403de4 <clear@@Base+0x220>
  403dcc:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403dd0:	ldr	x0, [x8, #2240]
  403dd4:	adrp	x2, 414000 <clear@@Base+0x1043c>
  403dd8:	add	x2, x2, #0xf78
  403ddc:	mov	w1, #0x1                   	// #1
  403de0:	bl	401890 <tputs@plt>
  403de4:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403de8:	str	w20, [x8, #2144]
  403dec:	ldp	x20, x19, [sp, #32]
  403df0:	ldr	x21, [sp, #16]
  403df4:	ldp	x29, x30, [sp], #48
  403df8:	ret
  403dfc:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403e00:	ldr	x0, [x8, #2256]
  403e04:	adrp	x2, 414000 <clear@@Base+0x1043c>
  403e08:	add	x2, x2, #0xf78
  403e0c:	mov	w1, #0x1                   	// #1
  403e10:	bl	401890 <tputs@plt>
  403e14:	and	w20, w20, #0x8
  403e18:	and	w21, w19, #0xffffff9f
  403e1c:	tbz	w19, #1, 403dc0 <clear@@Base+0x1fc>
  403e20:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403e24:	ldr	x0, [x8, #2272]
  403e28:	adrp	x2, 414000 <clear@@Base+0x1043c>
  403e2c:	add	x2, x2, #0xf78
  403e30:	mov	w1, #0x1                   	// #1
  403e34:	bl	401890 <tputs@plt>
  403e38:	orr	w20, w20, w21
  403e3c:	tbz	w19, #2, 403dc8 <clear@@Base+0x204>
  403e40:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403e44:	ldr	x0, [x8, #2288]
  403e48:	adrp	x2, 414000 <clear@@Base+0x1043c>
  403e4c:	add	x2, x2, #0xf78
  403e50:	mov	w1, #0x1                   	// #1
  403e54:	bl	401890 <tputs@plt>
  403e58:	tbnz	w20, #3, 403dcc <clear@@Base+0x208>
  403e5c:	b	403de4 <clear@@Base+0x220>
  403e60:	adrp	x8, 430000 <winch@@Base+0x16d5c>
  403e64:	ldr	w8, [x8, #1840]
  403e68:	lsl	w9, w0, #26
  403e6c:	and	w8, w8, w9, asr #31
  403e70:	orr	w8, w8, w0
  403e74:	lsr	w9, w8, #3
  403e78:	and	w9, w9, #0x8
  403e7c:	and	w8, w8, #0xffffff9f
  403e80:	orr	w0, w9, w8
  403e84:	ret
  403e88:	stp	x29, x30, [sp, #-32]!
  403e8c:	adrp	x8, 430000 <winch@@Base+0x16d5c>
  403e90:	ldr	w8, [x8, #1840]
  403e94:	lsl	w9, w0, #26
  403e98:	adrp	x10, 433000 <winch@@Base+0x19d5c>
  403e9c:	ldr	w10, [x10, #2144]
  403ea0:	and	w8, w8, w9, asr #31
  403ea4:	orr	w8, w8, w0
  403ea8:	lsr	w9, w8, #3
  403eac:	and	w8, w8, #0xffffff8f
  403eb0:	and	w9, w9, #0x8
  403eb4:	orr	w8, w9, w8
  403eb8:	and	w9, w10, #0xffffffef
  403ebc:	cmp	w8, w9
  403ec0:	str	x19, [sp, #16]
  403ec4:	mov	x29, sp
  403ec8:	b.ne	403ed8 <clear@@Base+0x314>  // b.any
  403ecc:	ldr	x19, [sp, #16]
  403ed0:	ldp	x29, x30, [sp], #32
  403ed4:	ret
  403ed8:	mov	w19, w0
  403edc:	bl	403cd0 <clear@@Base+0x10c>
  403ee0:	mov	w0, w19
  403ee4:	ldr	x19, [sp, #16]
  403ee8:	ldp	x29, x30, [sp], #32
  403eec:	b	403d88 <clear@@Base+0x1c4>
  403ef0:	adrp	x8, 430000 <winch@@Base+0x16d5c>
  403ef4:	ldr	w8, [x8, #1840]
  403ef8:	lsl	w9, w0, #26
  403efc:	lsl	w10, w1, #26
  403f00:	and	w9, w8, w9, asr #31
  403f04:	and	w8, w8, w10, asr #31
  403f08:	orr	w9, w9, w0
  403f0c:	orr	w8, w8, w1
  403f10:	lsr	w10, w9, #3
  403f14:	lsr	w11, w8, #3
  403f18:	and	w9, w9, #0xffffff9f
  403f1c:	and	w8, w8, #0xffffff9f
  403f20:	and	w10, w10, #0x8
  403f24:	and	w11, w11, #0x8
  403f28:	orr	w9, w10, w9
  403f2c:	orr	w8, w11, w8
  403f30:	cmp	w9, w8
  403f34:	cset	w0, eq  // eq = none
  403f38:	ret
  403f3c:	adrp	x8, 430000 <winch@@Base+0x16d5c>
  403f40:	ldr	w8, [x8, #636]
  403f44:	cbz	w8, 403f54 <clear@@Base+0x390>
  403f48:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  403f4c:	add	x0, x0, #0x490
  403f50:	b	4150b0 <clear@@Base+0x114ec>
  403f54:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  403f58:	ldr	x0, [x8, #2312]
  403f5c:	adrp	x2, 414000 <clear@@Base+0x1043c>
  403f60:	add	x2, x2, #0xf78
  403f64:	mov	w1, #0x1                   	// #1
  403f68:	b	401890 <tputs@plt>
  403f6c:	sub	sp, sp, #0x70
  403f70:	adrp	x8, 430000 <winch@@Base+0x16d5c>
  403f74:	ldr	w8, [x8, #636]
  403f78:	stp	x20, x19, [sp, #96]
  403f7c:	mov	x19, x0
  403f80:	stp	x29, x30, [sp, #64]
  403f84:	stp	x22, x21, [sp, #80]
  403f88:	add	x29, sp, #0x40
  403f8c:	cbz	w8, 40400c <clear@@Base+0x448>
  403f90:	adrp	x21, 433000 <winch@@Base+0x19d5c>
  403f94:	ldr	x20, [x21, #2120]
  403f98:	cbz	x20, 403fb4 <clear@@Base+0x3f0>
  403f9c:	ldr	x0, [x20, #8]
  403fa0:	mov	x1, x19
  403fa4:	bl	401af0 <strcmp@plt>
  403fa8:	cbz	w0, 404030 <clear@@Base+0x46c>
  403fac:	ldr	x20, [x20]
  403fb0:	cbnz	x20, 403f9c <clear@@Base+0x3d8>
  403fb4:	mov	w0, #0x1                   	// #1
  403fb8:	mov	w1, #0x18                  	// #24
  403fbc:	bl	402244 <setlocale@plt+0x584>
  403fc0:	mov	x20, x0
  403fc4:	mov	x0, x19
  403fc8:	bl	40217c <setlocale@plt+0x4bc>
  403fcc:	str	x0, [x20, #8]
  403fd0:	mov	x0, x19
  403fd4:	bl	401830 <strlen@plt>
  403fd8:	add	w0, w0, #0x3
  403fdc:	mov	w1, #0x1                   	// #1
  403fe0:	bl	402244 <setlocale@plt+0x584>
  403fe4:	adrp	x1, 41a000 <winch@@Base+0xd5c>
  403fe8:	mov	x22, x20
  403fec:	add	x1, x1, #0x495
  403ff0:	mov	x2, x19
  403ff4:	str	x0, [x22, #16]!
  403ff8:	bl	4018b0 <sprintf@plt>
  403ffc:	ldr	x8, [x21, #2120]
  404000:	str	x8, [x20]
  404004:	str	x20, [x21, #2120]
  404008:	b	404034 <clear@@Base+0x470>
  40400c:	adrp	x2, 41a000 <winch@@Base+0xd5c>
  404010:	add	x2, x2, #0x49a
  404014:	mov	x0, sp
  404018:	mov	w1, #0x40                  	// #64
  40401c:	mov	x3, x19
  404020:	bl	401900 <snprintf@plt>
  404024:	mov	x0, sp
  404028:	bl	40b43c <clear@@Base+0x7878>
  40402c:	b	404038 <clear@@Base+0x474>
  404030:	add	x22, x20, #0x10
  404034:	ldr	x0, [x22]
  404038:	ldp	x20, x19, [sp, #96]
  40403c:	ldp	x22, x21, [sp, #80]
  404040:	ldp	x29, x30, [sp, #64]
  404044:	add	sp, sp, #0x70
  404048:	ret
  40404c:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  404050:	ldr	w9, [x8, #2148]
  404054:	add	w9, w9, #0x1
  404058:	str	w9, [x8, #2148]
  40405c:	ret
  404060:	stp	x29, x30, [sp, #-64]!
  404064:	cmp	w2, #0x0
  404068:	stp	x22, x21, [sp, #32]
  40406c:	mov	w21, w0
  404070:	csetm	w0, eq  // eq = none
  404074:	str	x23, [sp, #16]
  404078:	stp	x20, x19, [sp, #48]
  40407c:	mov	x29, sp
  404080:	mov	w22, w3
  404084:	mov	w19, w2
  404088:	mov	w20, w1
  40408c:	bl	416194 <error@@Base+0xdd0>
  404090:	cmn	x0, #0x1
  404094:	b.eq	4040a0 <clear@@Base+0x4dc>  // b.none
  404098:	bl	4049c0 <clear@@Base+0xdfc>
  40409c:	cbz	w0, 4040c4 <clear@@Base+0x500>
  4040a0:	cbz	w19, 4040e8 <clear@@Base+0x524>
  4040a4:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  4040a8:	add	x0, x0, #0x4aa
  4040ac:	b	4040fc <clear@@Base+0x538>
  4040b0:	cmp	w0, w21
  4040b4:	b.ne	4040c4 <clear@@Base+0x500>  // b.any
  4040b8:	cmp	w22, #0x2
  4040bc:	sub	w22, w22, #0x1
  4040c0:	b.lt	404114 <clear@@Base+0x550>  // b.tstop
  4040c4:	bl	404860 <clear@@Base+0xc9c>
  4040c8:	cmp	w0, #0xa
  4040cc:	b.eq	4040d8 <clear@@Base+0x514>  // b.none
  4040d0:	cmn	w0, #0x1
  4040d4:	b.ne	4040b0 <clear@@Base+0x4ec>  // b.any
  4040d8:	cbz	w19, 4040f4 <clear@@Base+0x530>
  4040dc:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  4040e0:	add	x0, x0, #0x4d5
  4040e4:	b	4040fc <clear@@Base+0x538>
  4040e8:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  4040ec:	add	x0, x0, #0x4be
  4040f0:	b	4040fc <clear@@Base+0x538>
  4040f4:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  4040f8:	add	x0, x0, #0x4ec
  4040fc:	ldp	x20, x19, [sp, #48]
  404100:	ldp	x22, x21, [sp, #32]
  404104:	ldr	x23, [sp, #16]
  404108:	mov	x1, xzr
  40410c:	ldp	x29, x30, [sp], #64
  404110:	b	4153c4 <error@@Base>
  404114:	cbnz	w19, 40411c <clear@@Base+0x558>
  404118:	bl	404d34 <clear@@Base+0x1170>
  40411c:	adrp	x8, 404000 <clear@@Base+0x43c>
  404120:	adrp	x9, 404000 <clear@@Base+0x43c>
  404124:	add	x8, x8, #0xd34
  404128:	add	x9, x9, #0x860
  40412c:	cmp	w19, #0x0
  404130:	csel	x22, x9, x8, ne  // ne = any
  404134:	blr	x22
  404138:	cmn	w0, #0x1
  40413c:	b.eq	404178 <clear@@Base+0x5b4>  // b.none
  404140:	mov	w23, wzr
  404144:	b	404158 <clear@@Base+0x594>
  404148:	add	w23, w23, #0x1
  40414c:	blr	x22
  404150:	cmn	w0, #0x1
  404154:	b.eq	404178 <clear@@Base+0x5b4>  // b.none
  404158:	cmp	w0, w21
  40415c:	b.eq	404148 <clear@@Base+0x584>  // b.none
  404160:	cmp	w0, w20
  404164:	b.ne	40414c <clear@@Base+0x588>  // b.any
  404168:	cmp	w23, #0x0
  40416c:	b.le	404184 <clear@@Base+0x5c0>
  404170:	sub	w23, w23, #0x1
  404174:	b	40414c <clear@@Base+0x588>
  404178:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40417c:	add	x0, x0, #0x506
  404180:	b	4040fc <clear@@Base+0x538>
  404184:	bl	4046ec <clear@@Base+0xb28>
  404188:	cmp	w19, #0x0
  40418c:	ldp	x20, x19, [sp, #48]
  404190:	ldp	x22, x21, [sp, #32]
  404194:	ldr	x23, [sp, #16]
  404198:	mov	w8, #0xffffffff            	// #-1
  40419c:	cneg	w1, w8, eq  // eq = none
  4041a0:	ldp	x29, x30, [sp], #64
  4041a4:	b	40f180 <clear@@Base+0xb5bc>
  4041a8:	sub	sp, sp, #0xe0
  4041ac:	stp	x24, x23, [sp, #176]
  4041b0:	adrp	x23, 433000 <winch@@Base+0x19d5c>
  4041b4:	stp	x26, x25, [sp, #160]
  4041b8:	ldr	x25, [x23, #3488]
  4041bc:	stp	x29, x30, [sp, #128]
  4041c0:	str	x27, [sp, #144]
  4041c4:	stp	x22, x21, [sp, #192]
  4041c8:	stp	x20, x19, [sp, #208]
  4041cc:	add	x29, sp, #0x80
  4041d0:	cbz	x25, 40467c <clear@@Base+0xab8>
  4041d4:	ldr	x9, [x25]
  4041d8:	mov	w8, #0x8024                	// #32804
  4041dc:	add	x20, x25, x8
  4041e0:	cmp	x9, x25
  4041e4:	b.eq	404210 <clear@@Base+0x64c>  // b.none
  4041e8:	ldur	x8, [x20, #20]
  4041ec:	ldr	x10, [x9, #32]
  4041f0:	cmp	x8, x10
  4041f4:	b.ne	404214 <clear@@Base+0x650>  // b.any
  4041f8:	ldr	w10, [x20, #28]
  4041fc:	ldr	w11, [x9, #40]
  404200:	cmp	w10, w11
  404204:	b.cs	404214 <clear@@Base+0x650>  // b.hs, b.nlast
  404208:	add	x8, x9, x10
  40420c:	b	404648 <clear@@Base+0xa84>
  404210:	ldur	x8, [x20, #20]
  404214:	and	x24, x8, #0x3ff
  404218:	add	x21, x25, x24, lsl #5
  40421c:	ldr	x19, [x21, #48]!
  404220:	sub	x22, x21, #0x10
  404224:	cmp	x19, x22
  404228:	b.eq	404244 <clear@@Base+0x680>  // b.none
  40422c:	ldr	x9, [x19, #32]
  404230:	cmp	x9, x8
  404234:	b.eq	4042e4 <clear@@Base+0x720>  // b.none
  404238:	ldr	x19, [x19, #16]
  40423c:	cmp	x19, x22
  404240:	b.ne	40422c <clear@@Base+0x668>  // b.any
  404244:	ldr	x19, [x25, #8]
  404248:	cmp	x19, x25
  40424c:	b.eq	40425c <clear@@Base+0x698>  // b.none
  404250:	ldr	x8, [x19, #32]
  404254:	cmn	x8, #0x1
  404258:	b.eq	404304 <clear@@Base+0x740>  // b.none
  40425c:	adrp	x26, 438000 <PC+0x4800>
  404260:	ldr	w8, [x26, #520]
  404264:	cbz	w8, 404270 <clear@@Base+0x6ac>
  404268:	ldrb	w8, [x20]
  40426c:	tbz	w8, #0, 404288 <clear@@Base+0x6c4>
  404270:	adrp	x8, 430000 <winch@@Base+0x16d5c>
  404274:	ldr	w8, [x8, #640]
  404278:	tbnz	w8, #31, 404288 <clear@@Base+0x6c4>
  40427c:	ldr	w9, [x20, #12]
  404280:	cmp	w9, w8
  404284:	b.ge	404304 <clear@@Base+0x740>  // b.tcont
  404288:	mov	w0, #0x1                   	// #1
  40428c:	mov	w1, #0x2030                	// #8240
  404290:	bl	401a60 <calloc@plt>
  404294:	cbz	x0, 4042fc <clear@@Base+0x738>
  404298:	ldr	w8, [x20, #12]
  40429c:	mov	x9, #0xffffffffffffffff    	// #-1
  4042a0:	mov	x19, x0
  4042a4:	add	w8, w8, #0x1
  4042a8:	str	w8, [x20, #12]
  4042ac:	str	x9, [x0, #32]
  4042b0:	str	x25, [x0]
  4042b4:	ldr	x8, [x25, #8]
  4042b8:	add	x9, x25, #0x20
  4042bc:	str	x8, [x0, #8]
  4042c0:	ldr	x8, [x25, #8]
  4042c4:	str	x0, [x8]
  4042c8:	ldr	x8, [x25, #48]
  4042cc:	str	x0, [x25, #8]
  4042d0:	stp	x8, x9, [x0, #16]
  4042d4:	ldr	x8, [x25, #48]
  4042d8:	str	x0, [x8, #24]
  4042dc:	str	x0, [x25, #48]
  4042e0:	b	404304 <clear@@Base+0x740>
  4042e4:	ldr	w9, [x20, #28]
  4042e8:	ldr	w10, [x19, #40]
  4042ec:	cmp	w9, w10
  4042f0:	b.cs	404334 <clear@@Base+0x770>  // b.hs, b.nlast
  4042f4:	mov	w26, wzr
  4042f8:	b	4045b8 <clear@@Base+0x9f4>
  4042fc:	str	wzr, [x26, #520]
  404300:	ldr	x19, [x25, #8]
  404304:	ldp	x9, x8, [x19, #16]
  404308:	str	x8, [x9, #24]
  40430c:	ldr	x8, [x19, #24]
  404310:	str	x9, [x8, #16]
  404314:	ldur	x8, [x20, #20]
  404318:	str	wzr, [x19, #40]
  40431c:	str	x8, [x19, #32]
  404320:	ldr	x9, [x21]
  404324:	stp	x9, x22, [x19, #16]
  404328:	ldr	x9, [x21]
  40432c:	str	x19, [x9, #24]
  404330:	str	x19, [x21]
  404334:	ldr	w9, [x19, #40]
  404338:	mov	w26, wzr
  40433c:	mov	w10, #0x8020                	// #32800
  404340:	lsl	x11, x8, #13
  404344:	add	x8, x25, x10
  404348:	add	x20, x11, w9, uxtw
  40434c:	adrp	x27, 438000 <PC+0x4800>
  404350:	cbz	x25, 4043a0 <clear@@Base+0x7dc>
  404354:	ldr	w9, [x27, #372]
  404358:	cbnz	w9, 4043a0 <clear@@Base+0x7dc>
  40435c:	ldr	w9, [x8, #4]
  404360:	tbnz	w9, #3, 404378 <clear@@Base+0x7b4>
  404364:	tbnz	w9, #4, 40438c <clear@@Base+0x7c8>
  404368:	ldr	x9, [x8, #40]
  40436c:	cmn	x9, #0x1
  404370:	b.ne	404398 <clear@@Base+0x7d4>  // b.any
  404374:	b	4043a0 <clear@@Base+0x7dc>
  404378:	adrp	x9, 41e000 <winch@@Base+0x4d5c>
  40437c:	ldrsw	x9, [x9, #960]
  404380:	cmn	x9, #0x1
  404384:	b.ne	404398 <clear@@Base+0x7d4>  // b.any
  404388:	b	4043a0 <clear@@Base+0x7dc>
  40438c:	mov	x9, xzr
  404390:	cmn	x9, #0x1
  404394:	b.eq	4043a0 <clear@@Base+0x7dc>  // b.none
  404398:	cmp	x20, x9
  40439c:	b.ge	40467c <clear@@Base+0xab8>  // b.tcont
  4043a0:	ldr	x9, [x8, #8]
  4043a4:	cmp	x20, x9
  4043a8:	b.eq	4043d8 <clear@@Base+0x814>  // b.none
  4043ac:	ldrb	w9, [x8, #4]
  4043b0:	tbz	w9, #0, 404650 <clear@@Base+0xa8c>
  4043b4:	ldr	w0, [x8]
  4043b8:	mov	x1, x20
  4043bc:	mov	w2, wzr
  4043c0:	bl	4018e0 <lseek@plt>
  4043c4:	cmn	x0, #0x1
  4043c8:	b.eq	404658 <clear@@Base+0xa94>  // b.none
  4043cc:	ldr	x25, [x23, #3488]
  4043d0:	mov	w8, #0x8028                	// #32808
  4043d4:	str	x20, [x25, x8]
  4043d8:	adrp	x8, 430000 <winch@@Base+0x16d5c>
  4043dc:	ldr	w9, [x8, #644]
  4043e0:	cmn	w9, #0x1
  4043e4:	b.eq	404404 <clear@@Base+0x840>  // b.none
  4043e8:	ldr	w10, [x19, #40]
  4043ec:	mov	w11, #0xffffffff            	// #-1
  4043f0:	mov	w21, #0x1                   	// #1
  4043f4:	add	x10, x19, x10
  4043f8:	strb	w9, [x10, #44]
  4043fc:	str	w11, [x8, #644]
  404400:	b	404478 <clear@@Base+0x8b4>
  404404:	mov	w8, #0x8020                	// #32800
  404408:	add	x8, x25, x8
  40440c:	ldrb	w9, [x8, #4]
  404410:	tbnz	w9, #3, 40445c <clear@@Base+0x898>
  404414:	ldr	w9, [x19, #40]
  404418:	ldr	w0, [x8]
  40441c:	mov	w8, #0x2000                	// #8192
  404420:	add	x10, x19, x9
  404424:	add	x1, x10, #0x2c
  404428:	sub	w2, w8, w9
  40442c:	bl	414bcc <clear@@Base+0x11008>
  404430:	cmn	w0, #0x2
  404434:	b.eq	40467c <clear@@Base+0xab8>  // b.none
  404438:	mov	w21, w0
  40443c:	tbz	w0, #31, 404478 <clear@@Base+0x8b4>
  404440:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  404444:	add	x0, x0, #0x525
  404448:	mov	x1, xzr
  40444c:	bl	4153c4 <error@@Base>
  404450:	bl	403be0 <clear@@Base+0x1c>
  404454:	mov	w21, wzr
  404458:	b	404478 <clear@@Base+0x8b4>
  40445c:	adrp	x8, 41b000 <winch@@Base+0x1d5c>
  404460:	add	x8, x8, #0x2f8
  404464:	ldr	w9, [x19, #40]
  404468:	ldrb	w8, [x8, x20]
  40446c:	mov	w21, #0x1                   	// #1
  404470:	add	x9, x19, x9
  404474:	strb	w8, [x9, #44]
  404478:	cmp	w21, #0x1
  40447c:	b.lt	4044b4 <clear@@Base+0x8f0>  // b.tstop
  404480:	adrp	x8, 438000 <PC+0x4800>
  404484:	ldr	w8, [x8, #268]
  404488:	cbnz	w8, 4044b4 <clear@@Base+0x8f0>
  40448c:	adrp	x8, 430000 <winch@@Base+0x16d5c>
  404490:	ldr	w0, [x8, #632]
  404494:	tbnz	w0, #31, 4044b4 <clear@@Base+0x8f0>
  404498:	ldr	w8, [x19, #40]
  40449c:	mov	w22, w21
  4044a0:	mov	x2, x22
  4044a4:	add	x8, x19, x8
  4044a8:	add	x1, x8, #0x2c
  4044ac:	bl	401ad0 <write@plt>
  4044b0:	b	4044b8 <clear@@Base+0x8f4>
  4044b4:	mov	w22, w21
  4044b8:	ldr	x25, [x23, #3488]
  4044bc:	mov	w8, #0x8028                	// #32808
  4044c0:	add	x8, x25, x8
  4044c4:	ldr	x9, [x8]
  4044c8:	add	x9, x9, x22
  4044cc:	str	x9, [x8]
  4044d0:	ldr	w9, [x19, #40]
  4044d4:	add	w9, w9, w21
  4044d8:	str	w9, [x19, #40]
  4044dc:	cbnz	w21, 4045b8 <clear@@Base+0x9f4>
  4044e0:	str	x20, [x8, #32]
  4044e4:	ldr	w8, [x27, #372]
  4044e8:	cbz	w8, 4045a8 <clear@@Base+0x9e4>
  4044ec:	cbnz	w26, 404508 <clear@@Base+0x944>
  4044f0:	bl	417098 <error@@Base+0x1cd4>
  4044f4:	str	x0, [sp]
  4044f8:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  4044fc:	add	x0, x0, #0x233
  404500:	mov	x1, sp
  404504:	bl	415b1c <error@@Base+0x758>
  404508:	mov	w0, #0x1                   	// #1
  40450c:	mov	w26, #0x1                   	// #1
  404510:	bl	401a30 <sleep@plt>
  404514:	adrp	x8, 438000 <PC+0x4800>
  404518:	ldr	w8, [x8, #572]
  40451c:	cmp	w8, #0x1
  404520:	b.ne	4045a8 <clear@@Base+0x9e4>  // b.any
  404524:	ldr	x8, [x23, #3488]
  404528:	cbz	x8, 404544 <clear@@Base+0x980>
  40452c:	mov	w9, #0x8038                	// #32824
  404530:	add	x8, x8, x9
  404534:	ldr	x9, [x8]
  404538:	ldr	w8, [x8, #8]
  40453c:	add	x20, x8, x9, lsl #13
  404540:	b	404548 <clear@@Base+0x984>
  404544:	mov	x20, #0xffffffffffffffff    	// #-1
  404548:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  40454c:	ldr	x0, [x8, #2064]
  404550:	bl	40e5bc <clear@@Base+0xa9f8>
  404554:	mov	x1, x0
  404558:	mov	x2, sp
  40455c:	mov	w0, wzr
  404560:	bl	401c60 <__xstat@plt>
  404564:	cbnz	w0, 4045a4 <clear@@Base+0x9e0>
  404568:	adrp	x9, 438000 <PC+0x4800>
  40456c:	ldr	x8, [sp, #8]
  404570:	ldr	x9, [x9, #376]
  404574:	cmp	x8, x9
  404578:	b.ne	404670 <clear@@Base+0xaac>  // b.any
  40457c:	adrp	x9, 438000 <PC+0x4800>
  404580:	ldr	x8, [sp]
  404584:	ldr	x9, [x9, #384]
  404588:	cmp	x8, x9
  40458c:	b.ne	404670 <clear@@Base+0xaac>  // b.any
  404590:	cmn	x20, #0x1
  404594:	b.eq	4045a4 <clear@@Base+0x9e0>  // b.none
  404598:	ldr	x8, [sp, #48]
  40459c:	cmp	x8, x20
  4045a0:	b.lt	404670 <clear@@Base+0xaac>  // b.tstop
  4045a4:	mov	w26, #0x1                   	// #1
  4045a8:	adrp	x8, 438000 <PC+0x4800>
  4045ac:	ldr	w8, [x8, #624]
  4045b0:	cbnz	w8, 40467c <clear@@Base+0xab8>
  4045b4:	ldr	x25, [x23, #3488]
  4045b8:	ldr	x8, [x25]
  4045bc:	cmp	x8, x19
  4045c0:	b.eq	404620 <clear@@Base+0xa5c>  // b.none
  4045c4:	ldp	x9, x8, [x19]
  4045c8:	str	x8, [x9, #8]
  4045cc:	ldr	x8, [x19, #8]
  4045d0:	str	x9, [x8]
  4045d4:	ldr	x8, [x23, #3488]
  4045d8:	ldr	x8, [x8]
  4045dc:	str	x8, [x19]
  4045e0:	ldr	x25, [x23, #3488]
  4045e4:	str	x25, [x19, #8]
  4045e8:	ldr	x8, [x25]
  4045ec:	add	x10, x25, x24, lsl #5
  4045f0:	str	x19, [x8, #8]
  4045f4:	str	x19, [x25]
  4045f8:	ldp	x9, x8, [x19, #16]
  4045fc:	str	x8, [x9, #24]
  404600:	ldr	x8, [x19, #24]
  404604:	str	x9, [x8, #16]
  404608:	ldr	x8, [x10, #48]
  40460c:	add	x9, x10, #0x20
  404610:	stp	x8, x9, [x19, #16]
  404614:	ldr	x8, [x10, #48]
  404618:	str	x19, [x8, #24]
  40461c:	str	x19, [x10, #48]
  404620:	mov	w8, #0x8040                	// #32832
  404624:	ldr	w8, [x25, x8]
  404628:	ldr	w9, [x19, #40]
  40462c:	cmp	w8, w9
  404630:	b.cc	404644 <clear@@Base+0xa80>  // b.lo, b.ul, b.last
  404634:	mov	w8, #0x8038                	// #32824
  404638:	add	x8, x25, x8
  40463c:	ldr	x8, [x8]
  404640:	b	40433c <clear@@Base+0x778>
  404644:	add	x8, x19, x8
  404648:	ldrb	w0, [x8, #44]
  40464c:	b	404680 <clear@@Base+0xabc>
  404650:	mov	w0, #0x3f                  	// #63
  404654:	b	404680 <clear@@Base+0xabc>
  404658:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40465c:	add	x0, x0, #0x51a
  404660:	mov	x1, xzr
  404664:	bl	4153c4 <error@@Base>
  404668:	bl	403be0 <clear@@Base+0x1c>
  40466c:	b	40467c <clear@@Base+0xab8>
  404670:	adrp	x8, 438000 <PC+0x4800>
  404674:	mov	w9, #0x2                   	// #2
  404678:	str	w9, [x8, #396]
  40467c:	mov	w0, #0xffffffff            	// #-1
  404680:	ldp	x20, x19, [sp, #208]
  404684:	ldp	x22, x21, [sp, #192]
  404688:	ldp	x24, x23, [sp, #176]
  40468c:	ldp	x26, x25, [sp, #160]
  404690:	ldr	x27, [sp, #144]
  404694:	ldp	x29, x30, [sp, #128]
  404698:	add	sp, sp, #0xe0
  40469c:	ret
  4046a0:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4046a4:	ldr	x8, [x8, #3488]
  4046a8:	mov	x0, #0xffffffffffffffff    	// #-1
  4046ac:	cbz	x8, 4046d4 <clear@@Base+0xb10>
  4046b0:	adrp	x9, 438000 <PC+0x4800>
  4046b4:	ldr	w9, [x9, #372]
  4046b8:	cbnz	w9, 4046d4 <clear@@Base+0xb10>
  4046bc:	mov	w9, #0x8024                	// #32804
  4046c0:	add	x8, x8, x9
  4046c4:	ldr	w9, [x8]
  4046c8:	tbnz	w9, #3, 4046d8 <clear@@Base+0xb14>
  4046cc:	tbnz	w9, #4, 4046e4 <clear@@Base+0xb20>
  4046d0:	ldur	x0, [x8, #36]
  4046d4:	ret
  4046d8:	adrp	x8, 41e000 <winch@@Base+0x4d5c>
  4046dc:	ldrsw	x0, [x8, #960]
  4046e0:	ret
  4046e4:	mov	x0, xzr
  4046e8:	ret
  4046ec:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4046f0:	ldr	x8, [x8, #3488]
  4046f4:	cbz	x8, 404710 <clear@@Base+0xb4c>
  4046f8:	mov	w9, #0x8038                	// #32824
  4046fc:	add	x8, x8, x9
  404700:	ldr	x9, [x8]
  404704:	ldr	w8, [x8, #8]
  404708:	add	x0, x8, x9, lsl #13
  40470c:	ret
  404710:	mov	x0, #0xffffffffffffffff    	// #-1
  404714:	ret
  404718:	stp	x29, x30, [sp, #-32]!
  40471c:	stp	x20, x19, [sp, #16]
  404720:	mov	w19, w0
  404724:	cmn	w0, #0x1
  404728:	adrp	x20, 430000 <winch@@Base+0x16d5c>
  40472c:	mov	x29, sp
  404730:	b.eq	404750 <clear@@Base+0xb8c>  // b.none
  404734:	ldr	w8, [x20, #644]
  404738:	cmn	w8, #0x1
  40473c:	b.eq	404750 <clear@@Base+0xb8c>  // b.none
  404740:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  404744:	add	x0, x0, #0x530
  404748:	mov	x1, xzr
  40474c:	bl	4153c4 <error@@Base>
  404750:	str	w19, [x20, #644]
  404754:	ldp	x20, x19, [sp, #16]
  404758:	ldp	x29, x30, [sp], #32
  40475c:	ret
  404760:	stp	x29, x30, [sp, #-64]!
  404764:	stp	x20, x19, [sp, #48]
  404768:	adrp	x19, 430000 <winch@@Base+0x16d5c>
  40476c:	ldr	w0, [x19, #632]
  404770:	stp	x24, x23, [sp, #16]
  404774:	stp	x22, x21, [sp, #32]
  404778:	mov	x29, sp
  40477c:	tbnz	w0, #31, 40484c <clear@@Base+0xc88>
  404780:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  404784:	ldrb	w8, [x8, #3480]
  404788:	tbnz	w8, #0, 404838 <clear@@Base+0xc74>
  40478c:	adrp	x20, 433000 <winch@@Base+0x19d5c>
  404790:	ldr	x8, [x20, #3488]
  404794:	mov	w9, #0x8048                	// #32840
  404798:	ldr	x8, [x8, x9]
  40479c:	cmn	x8, #0x1
  4047a0:	b.ne	404838 <clear@@Base+0xc74>  // b.any
  4047a4:	adrp	x21, 433000 <winch@@Base+0x19d5c>
  4047a8:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  4047ac:	add	x21, x21, #0xd98
  4047b0:	mov	w8, #0x1                   	// #1
  4047b4:	add	x0, x0, #0x545
  4047b8:	mov	x1, xzr
  4047bc:	strb	w8, [x21]
  4047c0:	bl	415b1c <error@@Base+0x758>
  4047c4:	ldr	x8, [x21, #8]
  4047c8:	mov	w21, #0x8038                	// #32824
  4047cc:	mov	w22, #0x8040                	// #32832
  4047d0:	mov	w23, #0x1ffe                	// #8190
  4047d4:	adrp	x24, 438000 <PC+0x4800>
  4047d8:	b	4047fc <clear@@Base+0xc38>
  4047dc:	ldr	x11, [x9]
  4047e0:	mov	w10, wzr
  4047e4:	add	x11, x11, #0x1
  4047e8:	str	x11, [x9]
  4047ec:	str	w10, [x9, #8]
  4047f0:	ldrb	w9, [x24, #624]
  4047f4:	tst	w9, #0x3
  4047f8:	b.ne	404834 <clear@@Base+0xc70>  // b.any
  4047fc:	cbz	x8, 404834 <clear@@Base+0xc70>
  404800:	bl	4041a8 <clear@@Base+0x5e4>
  404804:	cmn	w0, #0x1
  404808:	b.eq	404834 <clear@@Base+0xc70>  // b.none
  40480c:	ldr	x8, [x20, #3488]
  404810:	ldr	w10, [x8, x22]
  404814:	add	x9, x8, x21
  404818:	cmp	w10, w23
  40481c:	b.hi	4047dc <clear@@Base+0xc18>  // b.pmore
  404820:	add	w10, w10, #0x1
  404824:	str	w10, [x9, #8]
  404828:	ldrb	w9, [x24, #624]
  40482c:	tst	w9, #0x3
  404830:	b.eq	4047fc <clear@@Base+0xc38>  // b.none
  404834:	ldr	w0, [x19, #632]
  404838:	bl	401ab0 <close@plt>
  40483c:	mov	w8, #0xffffffff            	// #-1
  404840:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  404844:	str	w8, [x19, #632]
  404848:	str	xzr, [x9, #2088]
  40484c:	ldp	x20, x19, [sp, #48]
  404850:	ldp	x22, x21, [sp, #32]
  404854:	ldp	x24, x23, [sp, #16]
  404858:	ldp	x29, x30, [sp], #64
  40485c:	ret
  404860:	stp	x29, x30, [sp, #-32]!
  404864:	str	x19, [sp, #16]
  404868:	adrp	x19, 433000 <winch@@Base+0x19d5c>
  40486c:	ldr	x8, [x19, #3488]
  404870:	mov	x29, sp
  404874:	cbz	x8, 4048b8 <clear@@Base+0xcf4>
  404878:	bl	4041a8 <clear@@Base+0x5e4>
  40487c:	cmn	w0, #0x1
  404880:	b.eq	4048ac <clear@@Base+0xce8>  // b.none
  404884:	ldr	x8, [x19, #3488]
  404888:	mov	w9, #0x8040                	// #32832
  40488c:	mov	w10, #0x8038                	// #32824
  404890:	mov	w11, #0x1ffe                	// #8190
  404894:	ldr	w9, [x8, x9]
  404898:	add	x8, x8, x10
  40489c:	cmp	w9, w11
  4048a0:	b.hi	4048c8 <clear@@Base+0xd04>  // b.pmore
  4048a4:	add	w9, w9, #0x1
  4048a8:	str	w9, [x8, #8]
  4048ac:	ldr	x19, [sp, #16]
  4048b0:	ldp	x29, x30, [sp], #32
  4048b4:	ret
  4048b8:	mov	w0, #0xffffffff            	// #-1
  4048bc:	ldr	x19, [sp, #16]
  4048c0:	ldp	x29, x30, [sp], #32
  4048c4:	ret
  4048c8:	ldr	x9, [x8]
  4048cc:	str	wzr, [x8, #8]
  4048d0:	add	x9, x9, #0x1
  4048d4:	str	x9, [x8]
  4048d8:	ldr	x19, [sp, #16]
  4048dc:	ldp	x29, x30, [sp], #32
  4048e0:	ret
  4048e4:	stp	x29, x30, [sp, #-64]!
  4048e8:	stp	x20, x19, [sp, #48]
  4048ec:	adrp	x20, 433000 <winch@@Base+0x19d5c>
  4048f0:	ldr	x8, [x20, #3488]
  4048f4:	stp	x24, x23, [sp, #16]
  4048f8:	stp	x22, x21, [sp, #32]
  4048fc:	mov	w9, #0x8028                	// #32808
  404900:	ldr	x10, [x8, x9]
  404904:	mov	w9, #0x1fff                	// #8191
  404908:	mov	w11, #0x3ffe                	// #16382
  40490c:	mov	x29, sp
  404910:	add	x9, x10, x9
  404914:	add	x11, x10, x11
  404918:	cmp	x9, #0x0
  40491c:	csel	x9, x11, x9, lt  // lt = tstop
  404920:	cmp	x10, #0x1
  404924:	b.lt	4049ac <clear@@Base+0xde8>  // b.tstop
  404928:	adrp	x19, 41a000 <winch@@Base+0xd5c>
  40492c:	mov	x21, xzr
  404930:	mov	w23, wzr
  404934:	asr	x22, x9, #13
  404938:	add	x19, x19, #0x557
  40493c:	adrp	x24, 430000 <winch@@Base+0x16d5c>
  404940:	ldr	x9, [x8]
  404944:	cmp	x9, x8
  404948:	b.eq	404964 <clear@@Base+0xda0>  // b.none
  40494c:	ldr	x10, [x9, #32]
  404950:	cmp	x10, x21
  404954:	b.eq	40497c <clear@@Base+0xdb8>  // b.none
  404958:	ldr	x9, [x9]
  40495c:	cmp	x9, x8
  404960:	b.ne	40494c <clear@@Base+0xd88>  // b.any
  404964:	cbnz	w23, 40498c <clear@@Base+0xdc8>
  404968:	mov	x0, x19
  40496c:	mov	x1, xzr
  404970:	bl	4153c4 <error@@Base>
  404974:	mov	w23, #0x1                   	// #1
  404978:	b	40498c <clear@@Base+0xdc8>
  40497c:	ldr	w0, [x24, #632]
  404980:	ldr	w2, [x9, #40]
  404984:	add	x1, x9, #0x2c
  404988:	bl	401ad0 <write@plt>
  40498c:	add	x21, x21, #0x1
  404990:	cmp	x21, x22
  404994:	b.ge	4049ac <clear@@Base+0xde8>  // b.tcont
  404998:	ldr	x8, [x20, #3488]
  40499c:	ldr	x9, [x8]
  4049a0:	cmp	x9, x8
  4049a4:	b.ne	40494c <clear@@Base+0xd88>  // b.any
  4049a8:	b	404964 <clear@@Base+0xda0>
  4049ac:	ldp	x20, x19, [sp, #48]
  4049b0:	ldp	x22, x21, [sp, #32]
  4049b4:	ldp	x24, x23, [sp, #16]
  4049b8:	ldp	x29, x30, [sp], #64
  4049bc:	ret
  4049c0:	stp	x29, x30, [sp, #-64]!
  4049c4:	stp	x20, x19, [sp, #48]
  4049c8:	adrp	x20, 433000 <winch@@Base+0x19d5c>
  4049cc:	ldr	x8, [x20, #3488]
  4049d0:	stp	x24, x23, [sp, #16]
  4049d4:	stp	x22, x21, [sp, #32]
  4049d8:	mov	x29, sp
  4049dc:	cbz	x8, 404b38 <clear@@Base+0xf74>
  4049e0:	adrp	x9, 438000 <PC+0x4800>
  4049e4:	ldr	w10, [x9, #372]
  4049e8:	mov	w9, #0x8024                	// #32804
  4049ec:	mov	x19, x0
  4049f0:	add	x9, x8, x9
  4049f4:	cbz	w10, 404a04 <clear@@Base+0xe40>
  4049f8:	mov	x10, #0xffffffffffffffff    	// #-1
  4049fc:	tbz	x19, #63, 404a34 <clear@@Base+0xe70>
  404a00:	b	404a44 <clear@@Base+0xe80>
  404a04:	ldr	w10, [x9]
  404a08:	tbnz	w10, #3, 404a1c <clear@@Base+0xe58>
  404a0c:	tbnz	w10, #4, 404a2c <clear@@Base+0xe68>
  404a10:	ldur	x10, [x9, #36]
  404a14:	tbz	x19, #63, 404a34 <clear@@Base+0xe70>
  404a18:	b	404a44 <clear@@Base+0xe80>
  404a1c:	adrp	x10, 41e000 <winch@@Base+0x4d5c>
  404a20:	ldrsw	x10, [x10, #960]
  404a24:	tbz	x19, #63, 404a34 <clear@@Base+0xe70>
  404a28:	b	404a44 <clear@@Base+0xe80>
  404a2c:	mov	x10, xzr
  404a30:	tbnz	x19, #63, 404a44 <clear@@Base+0xe80>
  404a34:	cmn	x10, #0x1
  404a38:	b.eq	404a4c <clear@@Base+0xe88>  // b.none
  404a3c:	cmp	x10, x19
  404a40:	b.ge	404a4c <clear@@Base+0xe88>  // b.tcont
  404a44:	mov	w0, #0x1                   	// #1
  404a48:	b	404b3c <clear@@Base+0xf78>
  404a4c:	ldrb	w11, [x9]
  404a50:	lsr	x10, x19, #13
  404a54:	tbnz	w11, #0, 404a64 <clear@@Base+0xea0>
  404a58:	ldur	x11, [x9, #4]
  404a5c:	cmp	x11, x19
  404a60:	b.ne	404a8c <clear@@Base+0xec8>  // b.any
  404a64:	mov	w8, #0x1fff                	// #8191
  404a68:	add	x8, x19, x8
  404a6c:	cmp	x19, #0x0
  404a70:	csel	x8, x8, x19, lt  // lt = tstop
  404a74:	and	w8, w8, #0xffffe000
  404a78:	sub	w8, w19, w8
  404a7c:	mov	w0, wzr
  404a80:	stur	x10, [x9, #20]
  404a84:	str	w8, [x9, #28]
  404a88:	b	404b3c <clear@@Base+0xf78>
  404a8c:	ubfx	x12, x19, #13, #10
  404a90:	add	x13, x8, x12, lsl #5
  404a94:	ldr	x12, [x13, #48]
  404a98:	add	x13, x13, #0x20
  404a9c:	cmp	x12, x13
  404aa0:	b.eq	404abc <clear@@Base+0xef8>  // b.none
  404aa4:	ldr	x14, [x12, #32]
  404aa8:	cmp	x14, x10
  404aac:	b.eq	404a64 <clear@@Base+0xea0>  // b.none
  404ab0:	ldr	x12, [x12, #16]
  404ab4:	cmp	x12, x13
  404ab8:	b.ne	404aa4 <clear@@Base+0xee0>  // b.any
  404abc:	cmp	x11, x19
  404ac0:	b.gt	404a44 <clear@@Base+0xe80>
  404ac4:	b.ge	404b38 <clear@@Base+0xf74>  // b.tcont
  404ac8:	mov	w21, #0x8028                	// #32808
  404acc:	mov	w22, #0x8040                	// #32832
  404ad0:	mov	w23, #0x1ffe                	// #8190
  404ad4:	adrp	x24, 438000 <PC+0x4800>
  404ad8:	cbz	x8, 404a44 <clear@@Base+0xe80>
  404adc:	bl	4041a8 <clear@@Base+0x5e4>
  404ae0:	cmn	w0, #0x1
  404ae4:	b.eq	404a44 <clear@@Base+0xe80>  // b.none
  404ae8:	ldr	x8, [x20, #3488]
  404aec:	ldr	w10, [x8, x22]
  404af0:	add	x9, x8, x21
  404af4:	cmp	w10, w23
  404af8:	b.hi	404b04 <clear@@Base+0xf40>  // b.pmore
  404afc:	add	w10, w10, #0x1
  404b00:	b	404b14 <clear@@Base+0xf50>
  404b04:	ldr	x11, [x9, #16]
  404b08:	mov	w10, wzr
  404b0c:	add	x11, x11, #0x1
  404b10:	str	x11, [x9, #16]
  404b14:	str	w10, [x9, #24]
  404b18:	ldrb	w10, [x24, #624]
  404b1c:	tst	w10, #0x3
  404b20:	b.ne	404a44 <clear@@Base+0xe80>  // b.any
  404b24:	ldr	x9, [x9]
  404b28:	mov	w0, wzr
  404b2c:	cmp	x9, x19
  404b30:	b.lt	404ad8 <clear@@Base+0xf14>  // b.tstop
  404b34:	b	404b3c <clear@@Base+0xf78>
  404b38:	mov	w0, wzr
  404b3c:	ldp	x20, x19, [sp, #48]
  404b40:	ldp	x22, x21, [sp, #32]
  404b44:	ldp	x24, x23, [sp, #16]
  404b48:	ldp	x29, x30, [sp], #64
  404b4c:	ret
  404b50:	stp	x29, x30, [sp, #-32]!
  404b54:	str	x19, [sp, #16]
  404b58:	adrp	x19, 433000 <winch@@Base+0x19d5c>
  404b5c:	ldr	x8, [x19, #3488]
  404b60:	mov	x29, sp
  404b64:	cbz	x8, 404c38 <clear@@Base+0x1074>
  404b68:	mov	w9, #0x8020                	// #32800
  404b6c:	add	x9, x8, x9
  404b70:	ldrb	w10, [x9, #4]
  404b74:	tbz	w10, #0, 404b8c <clear@@Base+0xfc8>
  404b78:	ldr	w0, [x9]
  404b7c:	bl	40d880 <clear@@Base+0x9cbc>
  404b80:	ldr	x8, [x19, #3488]
  404b84:	mov	w9, #0x8048                	// #32840
  404b88:	str	x0, [x8, x9]
  404b8c:	cbz	x8, 404c00 <clear@@Base+0x103c>
  404b90:	adrp	x9, 438000 <PC+0x4800>
  404b94:	ldr	w9, [x9, #372]
  404b98:	cbnz	w9, 404c00 <clear@@Base+0x103c>
  404b9c:	mov	w9, #0x8024                	// #32804
  404ba0:	add	x9, x8, x9
  404ba4:	ldr	w10, [x9]
  404ba8:	tbnz	w10, #3, 404bc0 <clear@@Base+0xffc>
  404bac:	tbnz	w10, #4, 404c58 <clear@@Base+0x1094>
  404bb0:	ldur	x0, [x9, #36]
  404bb4:	cmn	x0, #0x1
  404bb8:	b.ne	404bd0 <clear@@Base+0x100c>  // b.any
  404bbc:	b	404c00 <clear@@Base+0x103c>
  404bc0:	adrp	x9, 41e000 <winch@@Base+0x4d5c>
  404bc4:	ldrsw	x0, [x9, #960]
  404bc8:	cmn	x0, #0x1
  404bcc:	b.eq	404c00 <clear@@Base+0x103c>  // b.none
  404bd0:	ldr	x19, [sp, #16]
  404bd4:	ldp	x29, x30, [sp], #32
  404bd8:	b	4049c0 <clear@@Base+0xdfc>
  404bdc:	ldr	x11, [x9]
  404be0:	mov	w10, wzr
  404be4:	add	x11, x11, #0x1
  404be8:	str	x11, [x9]
  404bec:	str	w10, [x9, #8]
  404bf0:	adrp	x9, 438000 <PC+0x4800>
  404bf4:	ldrb	w9, [x9, #624]
  404bf8:	tst	w9, #0x3
  404bfc:	b.ne	404c48 <clear@@Base+0x1084>  // b.any
  404c00:	cbz	x8, 404c38 <clear@@Base+0x1074>
  404c04:	bl	4041a8 <clear@@Base+0x5e4>
  404c08:	cmn	w0, #0x1
  404c0c:	b.eq	404c38 <clear@@Base+0x1074>  // b.none
  404c10:	ldr	x8, [x19, #3488]
  404c14:	mov	w9, #0x8040                	// #32832
  404c18:	mov	w11, #0x1ffe                	// #8190
  404c1c:	ldr	w10, [x8, x9]
  404c20:	mov	w9, #0x8038                	// #32824
  404c24:	add	x9, x8, x9
  404c28:	cmp	w10, w11
  404c2c:	b.hi	404bdc <clear@@Base+0x1018>  // b.pmore
  404c30:	add	w10, w10, #0x1
  404c34:	b	404bec <clear@@Base+0x1028>
  404c38:	mov	w0, wzr
  404c3c:	ldr	x19, [sp, #16]
  404c40:	ldp	x29, x30, [sp], #32
  404c44:	ret
  404c48:	mov	w0, #0x1                   	// #1
  404c4c:	ldr	x19, [sp, #16]
  404c50:	ldp	x29, x30, [sp], #32
  404c54:	ret
  404c58:	mov	x0, xzr
  404c5c:	ldr	x19, [sp, #16]
  404c60:	ldp	x29, x30, [sp], #32
  404c64:	b	4049c0 <clear@@Base+0xdfc>
  404c68:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  404c6c:	ldr	x8, [x8, #3488]
  404c70:	cbz	x8, 404cb4 <clear@@Base+0x10f0>
  404c74:	mov	w9, #0x8024                	// #32804
  404c78:	ldrb	w9, [x8, x9]
  404c7c:	tbnz	w9, #0, 404cb4 <clear@@Base+0x10f0>
  404c80:	ldr	x9, [x8]
  404c84:	cmp	x9, x8
  404c88:	b.eq	404cb8 <clear@@Base+0x10f4>  // b.none
  404c8c:	mov	x0, xzr
  404c90:	ldr	x10, [x9, #32]
  404c94:	ldr	w11, [x9, #40]
  404c98:	ldr	x9, [x9]
  404c9c:	add	x10, x11, x10, lsl #13
  404ca0:	cmp	x10, x0
  404ca4:	csel	x0, x10, x0, gt
  404ca8:	cmp	x9, x8
  404cac:	b.ne	404c90 <clear@@Base+0x10cc>  // b.any
  404cb0:	b	4049c0 <clear@@Base+0xdfc>
  404cb4:	b	404b50 <clear@@Base+0xf8c>
  404cb8:	mov	x0, xzr
  404cbc:	b	4049c0 <clear@@Base+0xdfc>
  404cc0:	stp	x29, x30, [sp, #-16]!
  404cc4:	mov	x0, xzr
  404cc8:	mov	x29, sp
  404ccc:	bl	4049c0 <clear@@Base+0xdfc>
  404cd0:	cbz	w0, 404d20 <clear@@Base+0x115c>
  404cd4:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  404cd8:	ldr	x9, [x8, #3488]
  404cdc:	ldr	x8, [x9]
  404ce0:	cmp	x8, x9
  404ce4:	b.eq	404d28 <clear@@Base+0x1164>  // b.none
  404ce8:	mov	w10, #0x8038                	// #32824
  404cec:	add	x10, x9, x10
  404cf0:	mov	x11, x8
  404cf4:	ldr	x12, [x11, #32]
  404cf8:	ldr	x13, [x8, #32]
  404cfc:	cmp	x12, x13
  404d00:	csel	x8, x11, x8, lt  // lt = tstop
  404d04:	ldr	x11, [x11]
  404d08:	cmp	x11, x9
  404d0c:	b.ne	404cf4 <clear@@Base+0x1130>  // b.any
  404d10:	ldr	x8, [x8, #32]
  404d14:	mov	w0, wzr
  404d18:	str	wzr, [x10, #8]
  404d1c:	str	x8, [x10]
  404d20:	ldp	x29, x30, [sp], #16
  404d24:	ret
  404d28:	mov	w0, #0x1                   	// #1
  404d2c:	ldp	x29, x30, [sp], #16
  404d30:	ret
  404d34:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  404d38:	ldr	x10, [x8, #3488]
  404d3c:	cbz	x10, 404da0 <clear@@Base+0x11dc>
  404d40:	mov	w8, #0x8024                	// #32804
  404d44:	add	x8, x10, x8
  404d48:	ldr	w9, [x8, #28]
  404d4c:	cbz	w9, 404d5c <clear@@Base+0x1198>
  404d50:	sub	w9, w9, #0x1
  404d54:	str	w9, [x8, #28]
  404d58:	b	4041a8 <clear@@Base+0x5e4>
  404d5c:	ldur	x9, [x8, #20]
  404d60:	subs	x9, x9, #0x1
  404d64:	b.lt	404da0 <clear@@Base+0x11dc>  // b.tstop
  404d68:	ldrb	w11, [x8]
  404d6c:	tbnz	w11, #0, 404da8 <clear@@Base+0x11e4>
  404d70:	and	x11, x9, #0x3ff
  404d74:	add	x11, x10, x11, lsl #5
  404d78:	ldr	x10, [x11, #48]
  404d7c:	add	x11, x11, #0x20
  404d80:	cmp	x10, x11
  404d84:	b.eq	404da0 <clear@@Base+0x11dc>  // b.none
  404d88:	ldr	x12, [x10, #32]
  404d8c:	cmp	x12, x9
  404d90:	b.eq	404da8 <clear@@Base+0x11e4>  // b.none
  404d94:	ldr	x10, [x10, #16]
  404d98:	cmp	x10, x11
  404d9c:	b.ne	404d88 <clear@@Base+0x11c4>  // b.any
  404da0:	mov	w0, #0xffffffff            	// #-1
  404da4:	ret
  404da8:	stur	x9, [x8, #20]
  404dac:	mov	w9, #0x1fff                	// #8191
  404db0:	str	w9, [x8, #28]
  404db4:	b	4041a8 <clear@@Base+0x5e4>
  404db8:	tbnz	w0, #31, 404df0 <clear@@Base+0x122c>
  404dbc:	lsl	w8, w0, #10
  404dc0:	mov	w9, #0x1fff                	// #8191
  404dc4:	mov	w10, #0x3ffe                	// #16382
  404dc8:	add	w9, w8, w9
  404dcc:	add	w8, w8, w10
  404dd0:	cmp	w9, #0x0
  404dd4:	csel	w8, w8, w9, lt  // lt = tstop
  404dd8:	asr	w8, w8, #13
  404ddc:	cmp	w8, #0x1
  404de0:	csinc	w8, w8, wzr, gt
  404de4:	adrp	x9, 430000 <winch@@Base+0x16d5c>
  404de8:	str	w8, [x9, #640]
  404dec:	ret
  404df0:	mov	w8, #0xffffffff            	// #-1
  404df4:	adrp	x9, 430000 <winch@@Base+0x16d5c>
  404df8:	str	w8, [x9, #640]
  404dfc:	ret
  404e00:	stp	x29, x30, [sp, #-32]!
  404e04:	str	x19, [sp, #16]
  404e08:	adrp	x19, 433000 <winch@@Base+0x19d5c>
  404e0c:	ldr	x8, [x19, #3488]
  404e10:	mov	x29, sp
  404e14:	cbz	x8, 404eb8 <clear@@Base+0x12f4>
  404e18:	mov	w9, #0x8020                	// #32800
  404e1c:	add	x9, x8, x9
  404e20:	ldrb	w10, [x9, #4]
  404e24:	tbnz	w10, #0, 404e34 <clear@@Base+0x1270>
  404e28:	mov	x8, #0xffffffffffffffff    	// #-1
  404e2c:	str	x8, [x9, #40]
  404e30:	b	404eb8 <clear@@Base+0x12f4>
  404e34:	ldr	x10, [x8]
  404e38:	cmp	x10, x8
  404e3c:	b.eq	404e54 <clear@@Base+0x1290>  // b.none
  404e40:	mov	x11, #0xffffffffffffffff    	// #-1
  404e44:	str	x11, [x10, #32]
  404e48:	ldr	x10, [x10]
  404e4c:	cmp	x10, x8
  404e50:	b.ne	404e44 <clear@@Base+0x1280>  // b.any
  404e54:	ldr	w0, [x9]
  404e58:	bl	40d880 <clear@@Base+0x9cbc>
  404e5c:	ldr	x9, [x19, #3488]
  404e60:	mov	w8, #0x8020                	// #32800
  404e64:	mov	w10, #0x8048                	// #32840
  404e68:	mov	w11, #0x8028                	// #32808
  404e6c:	mov	w12, #0x8038                	// #32824
  404e70:	mov	w13, #0x8040                	// #32832
  404e74:	add	x8, x9, x8
  404e78:	str	x0, [x9, x10]
  404e7c:	str	xzr, [x9, x11]
  404e80:	str	xzr, [x9, x12]
  404e84:	str	wzr, [x9, x13]
  404e88:	cbnz	x0, 404ea0 <clear@@Base+0x12dc>
  404e8c:	ldr	w9, [x8, #4]
  404e90:	mov	x10, #0xffffffffffffffff    	// #-1
  404e94:	str	x10, [x8, #40]
  404e98:	and	w9, w9, #0xfffffffe
  404e9c:	str	w9, [x8, #4]
  404ea0:	ldr	w0, [x8]
  404ea4:	mov	x1, xzr
  404ea8:	mov	w2, wzr
  404eac:	bl	4018e0 <lseek@plt>
  404eb0:	cmn	x0, #0x1
  404eb4:	b.eq	404ec4 <clear@@Base+0x1300>  // b.none
  404eb8:	ldr	x19, [sp, #16]
  404ebc:	ldp	x29, x30, [sp], #32
  404ec0:	ret
  404ec4:	ldr	x19, [sp, #16]
  404ec8:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  404ecc:	add	x0, x0, #0x577
  404ed0:	mov	x1, xzr
  404ed4:	ldp	x29, x30, [sp], #32
  404ed8:	b	4153c4 <error@@Base>
  404edc:	stp	x29, x30, [sp, #-16]!
  404ee0:	mov	w1, #0x1                   	// #1
  404ee4:	mov	w2, wzr
  404ee8:	mov	x29, sp
  404eec:	bl	4018e0 <lseek@plt>
  404ef0:	cmn	x0, #0x1
  404ef4:	cset	w0, ne  // ne = any
  404ef8:	ldp	x29, x30, [sp], #16
  404efc:	ret
  404f00:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  404f04:	ldr	x8, [x8, #3488]
  404f08:	mov	w9, #0x8028                	// #32808
  404f0c:	add	x8, x8, x9
  404f10:	ldr	x9, [x8]
  404f14:	str	x9, [x8, #32]
  404f18:	ret
  404f1c:	stp	x29, x30, [sp, #-48]!
  404f20:	stp	x22, x21, [sp, #16]
  404f24:	stp	x20, x19, [sp, #32]
  404f28:	adrp	x22, 433000 <winch@@Base+0x19d5c>
  404f2c:	ldr	x8, [x22, #2064]
  404f30:	mov	w19, w0
  404f34:	mov	x29, sp
  404f38:	mov	w20, w1
  404f3c:	mov	x0, x8
  404f40:	bl	40e614 <clear@@Base+0xaa50>
  404f44:	adrp	x21, 433000 <winch@@Base+0x19d5c>
  404f48:	str	x0, [x21, #3488]
  404f4c:	cbnz	x0, 404fe8 <clear@@Base+0x1424>
  404f50:	mov	w0, #0x1                   	// #1
  404f54:	mov	w1, #0x8050                	// #32848
  404f58:	bl	401a60 <calloc@plt>
  404f5c:	mov	w9, #0x8020                	// #32800
  404f60:	mov	x1, x0
  404f64:	mov	x8, xzr
  404f68:	mov	w10, #0xffffffff            	// #-1
  404f6c:	mov	x11, #0xffffffffffffffff    	// #-1
  404f70:	add	x9, x0, x9
  404f74:	str	x0, [x21, #3488]
  404f78:	stp	x0, x0, [x0]
  404f7c:	stp	w10, w20, [x9]
  404f80:	str	x11, [x9, #40]
  404f84:	add	x9, x1, x8
  404f88:	add	x8, x8, #0x40
  404f8c:	add	x10, x9, #0x20
  404f90:	add	x11, x9, #0x40
  404f94:	cmp	x8, #0x8, lsl #12
  404f98:	stp	x10, x10, [x9, #48]
  404f9c:	stp	x11, x11, [x9, #80]
  404fa0:	b.ne	404f84 <clear@@Base+0x13c0>  // b.any
  404fa4:	tbz	w20, #0, 404fdc <clear@@Base+0x1418>
  404fa8:	mov	w1, #0x1                   	// #1
  404fac:	mov	w0, w19
  404fb0:	mov	w2, wzr
  404fb4:	bl	4018e0 <lseek@plt>
  404fb8:	cmn	x0, #0x1
  404fbc:	b.eq	404fc8 <clear@@Base+0x1404>  // b.none
  404fc0:	ldr	x1, [x21, #3488]
  404fc4:	b	404fdc <clear@@Base+0x1418>
  404fc8:	ldr	x1, [x21, #3488]
  404fcc:	mov	w8, #0x8024                	// #32804
  404fd0:	ldr	w9, [x1, x8]
  404fd4:	and	w9, w9, #0xfffffffe
  404fd8:	str	w9, [x1, x8]
  404fdc:	ldr	x0, [x22, #2064]
  404fe0:	bl	40e61c <clear@@Base+0xaa58>
  404fe4:	ldr	x0, [x21, #3488]
  404fe8:	mov	w8, #0x8020                	// #32800
  404fec:	add	x8, x0, x8
  404ff0:	ldr	w9, [x8]
  404ff4:	cmn	w9, #0x1
  404ff8:	b.eq	405018 <clear@@Base+0x1454>  // b.none
  404ffc:	mov	w19, w9
  405000:	cbz	x0, 4050a8 <clear@@Base+0x14e4>
  405004:	ldrb	w9, [x8, #4]
  405008:	tbnz	w9, #0, 405024 <clear@@Base+0x1460>
  40500c:	mov	x9, #0xffffffffffffffff    	// #-1
  405010:	str	x9, [x8, #40]
  405014:	b	4050a8 <clear@@Base+0x14e4>
  405018:	str	w19, [x8]
  40501c:	ldrb	w9, [x8, #4]
  405020:	tbz	w9, #0, 40500c <clear@@Base+0x1448>
  405024:	ldr	x8, [x0]
  405028:	cmp	x8, x0
  40502c:	b.eq	405044 <clear@@Base+0x1480>  // b.none
  405030:	mov	x9, #0xffffffffffffffff    	// #-1
  405034:	str	x9, [x8, #32]
  405038:	ldr	x8, [x8]
  40503c:	cmp	x8, x0
  405040:	b.ne	405034 <clear@@Base+0x1470>  // b.any
  405044:	mov	w0, w19
  405048:	bl	40d880 <clear@@Base+0x9cbc>
  40504c:	ldr	x9, [x21, #3488]
  405050:	mov	w8, #0x8020                	// #32800
  405054:	mov	w10, #0x8048                	// #32840
  405058:	mov	w11, #0x8028                	// #32808
  40505c:	mov	w12, #0x8038                	// #32824
  405060:	mov	w13, #0x8040                	// #32832
  405064:	add	x8, x9, x8
  405068:	str	x0, [x9, x10]
  40506c:	str	xzr, [x9, x11]
  405070:	str	xzr, [x9, x12]
  405074:	str	wzr, [x9, x13]
  405078:	cbnz	x0, 405090 <clear@@Base+0x14cc>
  40507c:	ldr	w9, [x8, #4]
  405080:	mov	x10, #0xffffffffffffffff    	// #-1
  405084:	str	x10, [x8, #40]
  405088:	and	w9, w9, #0xfffffffe
  40508c:	str	w9, [x8, #4]
  405090:	ldr	w0, [x8]
  405094:	mov	x1, xzr
  405098:	mov	w2, wzr
  40509c:	bl	4018e0 <lseek@plt>
  4050a0:	cmn	x0, #0x1
  4050a4:	b.eq	4050b8 <clear@@Base+0x14f4>  // b.none
  4050a8:	ldp	x20, x19, [sp, #32]
  4050ac:	ldp	x22, x21, [sp, #16]
  4050b0:	ldp	x29, x30, [sp], #48
  4050b4:	ret
  4050b8:	ldp	x20, x19, [sp, #32]
  4050bc:	ldp	x22, x21, [sp, #16]
  4050c0:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  4050c4:	add	x0, x0, #0x577
  4050c8:	mov	x1, xzr
  4050cc:	ldp	x29, x30, [sp], #48
  4050d0:	b	4153c4 <error@@Base>
  4050d4:	stp	x29, x30, [sp, #-32]!
  4050d8:	stp	x20, x19, [sp, #16]
  4050dc:	adrp	x19, 433000 <winch@@Base+0x19d5c>
  4050e0:	ldr	x0, [x19, #3488]
  4050e4:	mov	x29, sp
  4050e8:	cbz	x0, 405194 <clear@@Base+0x15d0>
  4050ec:	mov	w8, #0x8024                	// #32804
  4050f0:	ldr	w8, [x0, x8]
  4050f4:	mov	w9, #0xd                   	// #13
  4050f8:	mov	w20, #0x1                   	// #1
  4050fc:	tst	w8, w9
  405100:	b.eq	405178 <clear@@Base+0x15b4>  // b.none
  405104:	tbnz	w8, #1, 405178 <clear@@Base+0x15b4>
  405108:	ldr	x8, [x0]
  40510c:	cmp	x8, x0
  405110:	b.eq	40513c <clear@@Base+0x1578>  // b.none
  405114:	ldp	x10, x9, [x8]
  405118:	mov	x0, x8
  40511c:	str	x9, [x10, #8]
  405120:	ldr	x9, [x8, #8]
  405124:	str	x10, [x9]
  405128:	bl	401b20 <free@plt>
  40512c:	ldr	x0, [x19, #3488]
  405130:	ldr	x8, [x0]
  405134:	cmp	x8, x0
  405138:	b.ne	405114 <clear@@Base+0x1550>  // b.any
  40513c:	mov	w9, #0x8024                	// #32804
  405140:	mov	x8, xzr
  405144:	mov	w10, #0x8030                	// #32816
  405148:	add	x9, x0, x9
  40514c:	str	wzr, [x0, x10]
  405150:	add	x10, x0, x8
  405154:	add	x8, x8, #0x40
  405158:	add	x11, x10, #0x20
  40515c:	add	x12, x10, #0x40
  405160:	cmp	x8, #0x8, lsl #12
  405164:	stp	x11, x11, [x10, #48]
  405168:	stp	x12, x12, [x10, #80]
  40516c:	b.ne	405150 <clear@@Base+0x158c>  // b.any
  405170:	ldr	w8, [x9]
  405174:	mov	w20, wzr
  405178:	tbnz	w8, #1, 405194 <clear@@Base+0x15d0>
  40517c:	tst	w8, #0xc
  405180:	b.eq	4051a0 <clear@@Base+0x15dc>  // b.none
  405184:	mov	w8, #0x8020                	// #32800
  405188:	mov	w9, #0xffffffff            	// #-1
  40518c:	str	w9, [x0, x8]
  405190:	cbz	w20, 4051c0 <clear@@Base+0x15fc>
  405194:	ldp	x20, x19, [sp, #16]
  405198:	ldp	x29, x30, [sp], #32
  40519c:	ret
  4051a0:	mov	w8, #0x8020                	// #32800
  4051a4:	ldr	w0, [x0, x8]
  4051a8:	bl	401ab0 <close@plt>
  4051ac:	ldr	x0, [x19, #3488]
  4051b0:	mov	w8, #0x8020                	// #32800
  4051b4:	mov	w9, #0xffffffff            	// #-1
  4051b8:	str	w9, [x0, x8]
  4051bc:	cbnz	w20, 405194 <clear@@Base+0x15d0>
  4051c0:	bl	401b20 <free@plt>
  4051c4:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4051c8:	str	xzr, [x19, #3488]
  4051cc:	ldr	x0, [x8, #2064]
  4051d0:	ldp	x20, x19, [sp, #16]
  4051d4:	mov	x1, xzr
  4051d8:	ldp	x29, x30, [sp], #32
  4051dc:	b	40e61c <clear@@Base+0xaa58>
  4051e0:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4051e4:	ldr	x8, [x8, #3488]
  4051e8:	cbz	x8, 4051f8 <clear@@Base+0x1634>
  4051ec:	mov	w9, #0x8024                	// #32804
  4051f0:	ldr	w0, [x8, x9]
  4051f4:	ret
  4051f8:	mov	w0, wzr
  4051fc:	ret
  405200:	stp	x29, x30, [sp, #-48]!
  405204:	stp	x22, x21, [sp, #16]
  405208:	stp	x20, x19, [sp, #32]
  40520c:	mov	x22, x3
  405210:	mov	x21, x2
  405214:	mov	x19, x1
  405218:	mov	x20, x0
  40521c:	mov	x29, sp
  405220:	cbz	x0, 405254 <clear@@Base+0x1690>
  405224:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  405228:	ldr	w8, [x8, #3496]
  40522c:	cbz	w8, 405254 <clear@@Base+0x1690>
  405230:	ldrb	w9, [x20]
  405234:	cbz	w9, 40529c <clear@@Base+0x16d8>
  405238:	add	x8, x20, #0x1
  40523c:	sub	w9, w9, #0x20
  405240:	and	w9, w9, #0xff
  405244:	cmp	w9, #0x5e
  405248:	b.hi	40529c <clear@@Base+0x16d8>  // b.pmore
  40524c:	ldrb	w9, [x8], #1
  405250:	cbnz	w9, 40523c <clear@@Base+0x1678>
  405254:	cbz	x20, 40529c <clear@@Base+0x16d8>
  405258:	ldrb	w8, [x20]
  40525c:	cbz	w8, 40529c <clear@@Base+0x16d8>
  405260:	cmp	w8, #0x2a
  405264:	b.ne	40528c <clear@@Base+0x16c8>  // b.any
  405268:	ldrb	w8, [x20, #1]
  40526c:	cbz	w8, 40529c <clear@@Base+0x16d8>
  405270:	mov	x0, x20
  405274:	ldrb	w8, [x0, #2]!
  405278:	cbz	w8, 40529c <clear@@Base+0x16d8>
  40527c:	mov	w1, #0x6e                  	// #110
  405280:	bl	401b30 <strchr@plt>
  405284:	cbnz	x0, 40529c <clear@@Base+0x16d8>
  405288:	b	4052a0 <clear@@Base+0x16dc>
  40528c:	mov	w1, #0x6e                  	// #110
  405290:	mov	x0, x20
  405294:	bl	401b30 <strchr@plt>
  405298:	cbz	x0, 405300 <clear@@Base+0x173c>
  40529c:	mov	x20, x22
  4052a0:	ldrb	w8, [x20]
  4052a4:	cmp	w8, #0x2a
  4052a8:	b.ne	405300 <clear@@Base+0x173c>  // b.any
  4052ac:	ldrb	w9, [x20, #1]
  4052b0:	sub	w8, w9, #0x64
  4052b4:	cmp	w8, #0x11
  4052b8:	b.hi	4052e0 <clear@@Base+0x171c>  // b.pmore
  4052bc:	adrp	x9, 41a000 <winch@@Base+0xd5c>
  4052c0:	add	x9, x9, #0x588
  4052c4:	adr	x10, 4052d8 <clear@@Base+0x1714>
  4052c8:	ldrb	w11, [x9, x8]
  4052cc:	add	x10, x10, x11, lsl #2
  4052d0:	mov	w8, #0x2                   	// #2
  4052d4:	br	x10
  4052d8:	mov	w8, #0x4                   	// #4
  4052dc:	b	4052f8 <clear@@Base+0x1734>
  4052e0:	cbz	w9, 405300 <clear@@Base+0x173c>
  4052e4:	mov	w8, wzr
  4052e8:	b	4052f8 <clear@@Base+0x1734>
  4052ec:	mov	w8, #0x8                   	// #8
  4052f0:	b	4052f8 <clear@@Base+0x1734>
  4052f4:	mov	w8, #0x1                   	// #1
  4052f8:	add	x20, x20, #0x2
  4052fc:	str	w8, [x21]
  405300:	str	x20, [x19]
  405304:	ldp	x20, x19, [sp, #32]
  405308:	ldp	x22, x21, [sp, #16]
  40530c:	ldp	x29, x30, [sp], #48
  405310:	ret
  405314:	stp	x29, x30, [sp, #-48]!
  405318:	adrp	x1, 41a000 <winch@@Base+0xd5c>
  40531c:	add	x1, x1, #0x480
  405320:	mov	w0, #0x6                   	// #6
  405324:	str	x21, [sp, #16]
  405328:	stp	x20, x19, [sp, #32]
  40532c:	mov	x29, sp
  405330:	bl	401cc0 <setlocale@plt>
  405334:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  405338:	add	x0, x0, #0xa8c
  40533c:	bl	40b43c <clear@@Base+0x7878>
  405340:	adrp	x19, 433000 <winch@@Base+0x19d5c>
  405344:	add	x19, x19, #0xdb0
  405348:	cbz	x0, 4053d4 <clear@@Base+0x1810>
  40534c:	ldrb	w8, [x0]
  405350:	mov	x20, x0
  405354:	cbz	w8, 4053d4 <clear@@Base+0x1810>
  405358:	adrp	x8, 430000 <winch@@Base+0x16d5c>
  40535c:	ldr	x1, [x8, #1152]
  405360:	cbz	x1, 405380 <clear@@Base+0x17bc>
  405364:	adrp	x21, 430000 <winch@@Base+0x16d5c>
  405368:	add	x21, x21, #0x490
  40536c:	mov	x0, x20
  405370:	bl	401af0 <strcmp@plt>
  405374:	cbz	w0, 405390 <clear@@Base+0x17cc>
  405378:	ldr	x1, [x21], #16
  40537c:	cbnz	x1, 40536c <clear@@Base+0x17a8>
  405380:	adrp	x8, 430000 <winch@@Base+0x16d5c>
  405384:	ldr	x1, [x8, #648]
  405388:	cbnz	x1, 4053a0 <clear@@Base+0x17dc>
  40538c:	b	4053bc <clear@@Base+0x17f8>
  405390:	ldur	x20, [x21, #-8]
  405394:	adrp	x8, 430000 <winch@@Base+0x16d5c>
  405398:	ldr	x1, [x8, #648]
  40539c:	cbz	x1, 4053bc <clear@@Base+0x17f8>
  4053a0:	adrp	x21, 430000 <winch@@Base+0x16d5c>
  4053a4:	add	x21, x21, #0x2a0
  4053a8:	mov	x0, x20
  4053ac:	bl	401af0 <strcmp@plt>
  4053b0:	cbz	w0, 4055c8 <clear@@Base+0x1a04>
  4053b4:	ldr	x1, [x21], #24
  4053b8:	cbnz	x1, 4053a8 <clear@@Base+0x17e4>
  4053bc:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  4053c0:	add	x0, x0, #0xab9
  4053c4:	mov	x1, xzr
  4053c8:	bl	4153c4 <error@@Base>
  4053cc:	mov	w0, #0x1                   	// #1
  4053d0:	bl	4021cc <setlocale@plt+0x50c>
  4053d4:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  4053d8:	add	x0, x0, #0xa98
  4053dc:	bl	40b43c <clear@@Base+0x7878>
  4053e0:	mov	x20, x0
  4053e4:	bl	40b4c0 <clear@@Base+0x78fc>
  4053e8:	cbz	w0, 40543c <clear@@Base+0x1878>
  4053ec:	mov	w0, #0xe                   	// #14
  4053f0:	bl	401970 <nl_langinfo@plt>
  4053f4:	cbz	x0, 405474 <clear@@Base+0x18b0>
  4053f8:	ldrb	w8, [x0]
  4053fc:	mov	x20, x0
  405400:	cbz	w8, 405474 <clear@@Base+0x18b0>
  405404:	adrp	x8, 430000 <winch@@Base+0x16d5c>
  405408:	ldr	x1, [x8, #1152]
  40540c:	cbz	x1, 40542c <clear@@Base+0x1868>
  405410:	adrp	x21, 430000 <winch@@Base+0x16d5c>
  405414:	add	x21, x21, #0x490
  405418:	mov	x0, x20
  40541c:	bl	401af0 <strcmp@plt>
  405420:	cbz	w0, 405448 <clear@@Base+0x1884>
  405424:	ldr	x1, [x21], #16
  405428:	cbnz	x1, 405418 <clear@@Base+0x1854>
  40542c:	adrp	x8, 430000 <winch@@Base+0x16d5c>
  405430:	ldr	x1, [x8, #648]
  405434:	cbnz	x1, 405458 <clear@@Base+0x1894>
  405438:	b	405474 <clear@@Base+0x18b0>
  40543c:	mov	x0, x20
  405440:	bl	406218 <clear@@Base+0x2654>
  405444:	b	4055e0 <clear@@Base+0x1a1c>
  405448:	ldur	x20, [x21, #-8]
  40544c:	adrp	x8, 430000 <winch@@Base+0x16d5c>
  405450:	ldr	x1, [x8, #648]
  405454:	cbz	x1, 405474 <clear@@Base+0x18b0>
  405458:	adrp	x21, 430000 <winch@@Base+0x16d5c>
  40545c:	add	x21, x21, #0x2a0
  405460:	mov	x0, x20
  405464:	bl	401af0 <strcmp@plt>
  405468:	cbz	w0, 4055c8 <clear@@Base+0x1a04>
  40546c:	ldr	x1, [x21], #24
  405470:	cbnz	x1, 405460 <clear@@Base+0x189c>
  405474:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  405478:	add	x0, x0, #0xaa4
  40547c:	bl	40b43c <clear@@Base+0x7878>
  405480:	mov	x20, x0
  405484:	cbnz	x0, 4054b0 <clear@@Base+0x18ec>
  405488:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40548c:	add	x0, x0, #0xaab
  405490:	bl	40b43c <clear@@Base+0x7878>
  405494:	mov	x20, x0
  405498:	cbnz	x0, 4054b0 <clear@@Base+0x18ec>
  40549c:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  4054a0:	add	x0, x0, #0xab4
  4054a4:	bl	40b43c <clear@@Base+0x7878>
  4054a8:	mov	x20, x0
  4054ac:	cbz	x0, 405578 <clear@@Base+0x19b4>
  4054b0:	adrp	x1, 41a000 <winch@@Base+0xd5c>
  4054b4:	add	x1, x1, #0x8e0
  4054b8:	mov	x0, x20
  4054bc:	bl	401bc0 <strstr@plt>
  4054c0:	cbnz	x0, 405500 <clear@@Base+0x193c>
  4054c4:	adrp	x1, 41a000 <winch@@Base+0xd5c>
  4054c8:	add	x1, x1, #0x5ca
  4054cc:	mov	x0, x20
  4054d0:	bl	401bc0 <strstr@plt>
  4054d4:	cbnz	x0, 405500 <clear@@Base+0x193c>
  4054d8:	adrp	x1, 41a000 <winch@@Base+0xd5c>
  4054dc:	add	x1, x1, #0x8eb
  4054e0:	mov	x0, x20
  4054e4:	bl	401bc0 <strstr@plt>
  4054e8:	cbnz	x0, 405500 <clear@@Base+0x193c>
  4054ec:	adrp	x1, 41a000 <winch@@Base+0xd5c>
  4054f0:	add	x1, x1, #0x8e6
  4054f4:	mov	x0, x20
  4054f8:	bl	401bc0 <strstr@plt>
  4054fc:	cbz	x0, 405578 <clear@@Base+0x19b4>
  405500:	adrp	x8, 430000 <winch@@Base+0x16d5c>
  405504:	ldr	x1, [x8, #1152]
  405508:	cbz	x1, 405534 <clear@@Base+0x1970>
  40550c:	adrp	x21, 430000 <winch@@Base+0x16d5c>
  405510:	adrp	x20, 41a000 <winch@@Base+0xd5c>
  405514:	add	x21, x21, #0x490
  405518:	add	x20, x20, #0x5ca
  40551c:	mov	x0, x20
  405520:	bl	401af0 <strcmp@plt>
  405524:	cbz	w0, 40554c <clear@@Base+0x1988>
  405528:	ldr	x1, [x21], #16
  40552c:	cbnz	x1, 40551c <clear@@Base+0x1958>
  405530:	b	40553c <clear@@Base+0x1978>
  405534:	adrp	x20, 41a000 <winch@@Base+0xd5c>
  405538:	add	x20, x20, #0x5ca
  40553c:	adrp	x8, 430000 <winch@@Base+0x16d5c>
  405540:	ldr	x1, [x8, #648]
  405544:	cbnz	x1, 40555c <clear@@Base+0x1998>
  405548:	b	405578 <clear@@Base+0x19b4>
  40554c:	ldur	x20, [x21, #-8]
  405550:	adrp	x8, 430000 <winch@@Base+0x16d5c>
  405554:	ldr	x1, [x8, #648]
  405558:	cbz	x1, 405578 <clear@@Base+0x19b4>
  40555c:	adrp	x21, 430000 <winch@@Base+0x16d5c>
  405560:	add	x21, x21, #0x2a0
  405564:	mov	x0, x20
  405568:	bl	401af0 <strcmp@plt>
  40556c:	cbz	w0, 4055c8 <clear@@Base+0x1a04>
  405570:	ldr	x1, [x21], #24
  405574:	cbnz	x1, 405564 <clear@@Base+0x19a0>
  405578:	bl	401b00 <__ctype_b_loc@plt>
  40557c:	mov	x8, xzr
  405580:	mov	w9, #0x3                   	// #3
  405584:	mov	w10, #0x2                   	// #2
  405588:	b	4055a0 <clear@@Base+0x19dc>
  40558c:	add	x11, x19, x8
  405590:	strb	wzr, [x11, #80]
  405594:	add	x8, x8, #0x1
  405598:	cmp	x8, #0x100
  40559c:	b.eq	4055e0 <clear@@Base+0x1a1c>  // b.none
  4055a0:	ldr	x11, [x0]
  4055a4:	ldrh	w11, [x11, x8, lsl #1]
  4055a8:	tbnz	w11, #14, 40558c <clear@@Base+0x19c8>
  4055ac:	tbnz	w11, #1, 4055bc <clear@@Base+0x19f8>
  4055b0:	add	x11, x19, x8
  4055b4:	strb	w9, [x11, #80]
  4055b8:	b	405594 <clear@@Base+0x19d0>
  4055bc:	add	x11, x19, x8
  4055c0:	strb	w10, [x11, #80]
  4055c4:	b	405594 <clear@@Base+0x19d0>
  4055c8:	ldur	x0, [x21, #-8]
  4055cc:	bl	406218 <clear@@Base+0x2654>
  4055d0:	ldur	x8, [x21, #-16]
  4055d4:	cbz	x8, 4055e0 <clear@@Base+0x1a1c>
  4055d8:	mov	w9, #0x1                   	// #1
  4055dc:	str	w9, [x8]
  4055e0:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  4055e4:	add	x0, x0, #0xa5c
  4055e8:	bl	40b43c <clear@@Base+0x7878>
  4055ec:	adrp	x20, 430000 <winch@@Base+0x16d5c>
  4055f0:	add	x20, x20, #0x730
  4055f4:	adrp	x3, 41a000 <winch@@Base+0xd5c>
  4055f8:	add	x3, x3, #0xa67
  4055fc:	mov	x1, x19
  405600:	mov	x2, x20
  405604:	bl	405200 <clear@@Base+0x163c>
  405608:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40560c:	add	x0, x0, #0xa70
  405610:	bl	40b43c <clear@@Base+0x7878>
  405614:	add	x1, x19, #0x8
  405618:	mov	x2, x20
  40561c:	ldp	x20, x19, [sp, #32]
  405620:	ldr	x21, [sp, #16]
  405624:	adrp	x3, 41a000 <winch@@Base+0xd5c>
  405628:	add	x3, x3, #0xa7e
  40562c:	ldp	x29, x30, [sp], #48
  405630:	b	405200 <clear@@Base+0x163c>
  405634:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  405638:	ldr	w8, [x8, #3496]
  40563c:	cbz	w8, 405680 <clear@@Base+0x1abc>
  405640:	adrp	x8, 431000 <winch@@Base+0x17d5c>
  405644:	ldr	x9, [x8, #3112]
  405648:	ldr	x8, [x9]
  40564c:	cmp	x8, x0
  405650:	b.ls	40569c <clear@@Base+0x1ad8>  // b.plast
  405654:	adrp	x8, 438000 <PC+0x4800>
  405658:	ldr	w8, [x8, #524]
  40565c:	cmp	w8, #0x2
  405660:	b.ne	405678 <clear@@Base+0x1ab4>  // b.any
  405664:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  405668:	ldr	x9, [x8, #1096]
  40566c:	ldr	x8, [x9]
  405670:	cmp	x8, x0
  405674:	b.ls	405700 <clear@@Base+0x1b3c>  // b.plast
  405678:	mov	w0, wzr
  40567c:	ret
  405680:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  405684:	add	x8, x8, #0xdb0
  405688:	add	x8, x8, w0, uxtb
  40568c:	ldrb	w8, [x8, #80]
  405690:	and	w8, w8, #0x1
  405694:	mov	w0, w8
  405698:	ret
  40569c:	adrp	x8, 431000 <winch@@Base+0x17d5c>
  4056a0:	ldr	w11, [x8, #3120]
  4056a4:	mov	w10, wzr
  4056a8:	cmp	w10, w11
  4056ac:	b.ge	405654 <clear@@Base+0x1a90>  // b.tcont
  4056b0:	sub	w8, w11, #0x1
  4056b4:	add	w11, w10, w8
  4056b8:	cmp	w11, #0x0
  4056bc:	cinc	w12, w11, lt  // lt = tstop
  4056c0:	asr	w11, w12, #1
  4056c4:	add	x13, x9, w11, sxtw #4
  4056c8:	ldr	x13, [x13, #8]
  4056cc:	cmp	x13, x0
  4056d0:	b.cs	4056e4 <clear@@Base+0x1b20>  // b.hs, b.nlast
  4056d4:	cmp	w11, w8
  4056d8:	add	w10, w11, #0x1
  4056dc:	b.lt	4056b4 <clear@@Base+0x1af0>  // b.tstop
  4056e0:	b	405654 <clear@@Base+0x1a90>
  4056e4:	sbfx	x8, x12, #1, #31
  4056e8:	lsl	x8, x8, #4
  4056ec:	ldr	x8, [x9, x8]
  4056f0:	cmp	x8, x0
  4056f4:	mov	w8, #0x1                   	// #1
  4056f8:	b.hi	4056a8 <clear@@Base+0x1ae4>  // b.pmore
  4056fc:	b	405694 <clear@@Base+0x1ad0>
  405700:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  405704:	ldr	w11, [x8, #1104]
  405708:	mov	w10, wzr
  40570c:	cmp	w10, w11
  405710:	b.ge	405678 <clear@@Base+0x1ab4>  // b.tcont
  405714:	sub	w8, w11, #0x1
  405718:	add	w11, w10, w8
  40571c:	cmp	w11, #0x0
  405720:	cinc	w12, w11, lt  // lt = tstop
  405724:	asr	w11, w12, #1
  405728:	add	x13, x9, w11, sxtw #4
  40572c:	ldr	x13, [x13, #8]
  405730:	cmp	x13, x0
  405734:	b.cs	405748 <clear@@Base+0x1b84>  // b.hs, b.nlast
  405738:	cmp	w11, w8
  40573c:	add	w10, w11, #0x1
  405740:	b.lt	405718 <clear@@Base+0x1b54>  // b.tstop
  405744:	b	405678 <clear@@Base+0x1ab4>
  405748:	sbfx	x8, x12, #1, #31
  40574c:	lsl	x8, x8, #4
  405750:	ldr	x8, [x9, x8]
  405754:	cmp	x8, x0
  405758:	mov	w8, #0x1                   	// #1
  40575c:	b.hi	40570c <clear@@Base+0x1b48>  // b.pmore
  405760:	b	405694 <clear@@Base+0x1ad0>
  405764:	adrp	x8, 431000 <winch@@Base+0x17d5c>
  405768:	ldr	x9, [x8, #3112]
  40576c:	ldr	x8, [x9]
  405770:	cmp	x8, x0
  405774:	b.ls	4057a4 <clear@@Base+0x1be0>  // b.plast
  405778:	adrp	x8, 438000 <PC+0x4800>
  40577c:	ldr	w8, [x8, #524]
  405780:	cmp	w8, #0x2
  405784:	b.ne	40579c <clear@@Base+0x1bd8>  // b.any
  405788:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  40578c:	ldr	x9, [x8, #1096]
  405790:	ldr	x8, [x9]
  405794:	cmp	x8, x0
  405798:	b.ls	405808 <clear@@Base+0x1c44>  // b.plast
  40579c:	mov	w0, wzr
  4057a0:	ret
  4057a4:	adrp	x8, 431000 <winch@@Base+0x17d5c>
  4057a8:	ldr	w11, [x8, #3120]
  4057ac:	mov	w10, wzr
  4057b0:	cmp	w10, w11
  4057b4:	b.ge	405778 <clear@@Base+0x1bb4>  // b.tcont
  4057b8:	sub	w8, w11, #0x1
  4057bc:	add	w11, w10, w8
  4057c0:	cmp	w11, #0x0
  4057c4:	cinc	w12, w11, lt  // lt = tstop
  4057c8:	asr	w11, w12, #1
  4057cc:	add	x13, x9, w11, sxtw #4
  4057d0:	ldr	x13, [x13, #8]
  4057d4:	cmp	x13, x0
  4057d8:	b.cs	4057ec <clear@@Base+0x1c28>  // b.hs, b.nlast
  4057dc:	cmp	w11, w8
  4057e0:	add	w10, w11, #0x1
  4057e4:	b.lt	4057bc <clear@@Base+0x1bf8>  // b.tstop
  4057e8:	b	405778 <clear@@Base+0x1bb4>
  4057ec:	sbfx	x8, x12, #1, #31
  4057f0:	lsl	x8, x8, #4
  4057f4:	ldr	x8, [x9, x8]
  4057f8:	cmp	x8, x0
  4057fc:	mov	w8, #0x1                   	// #1
  405800:	b.hi	4057b0 <clear@@Base+0x1bec>  // b.pmore
  405804:	b	405868 <clear@@Base+0x1ca4>
  405808:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  40580c:	ldr	w11, [x8, #1104]
  405810:	mov	w10, wzr
  405814:	cmp	w10, w11
  405818:	b.ge	40579c <clear@@Base+0x1bd8>  // b.tcont
  40581c:	sub	w8, w11, #0x1
  405820:	add	w11, w10, w8
  405824:	cmp	w11, #0x0
  405828:	cinc	w12, w11, lt  // lt = tstop
  40582c:	asr	w11, w12, #1
  405830:	add	x13, x9, w11, sxtw #4
  405834:	ldr	x13, [x13, #8]
  405838:	cmp	x13, x0
  40583c:	b.cs	405850 <clear@@Base+0x1c8c>  // b.hs, b.nlast
  405840:	cmp	w11, w8
  405844:	add	w10, w11, #0x1
  405848:	b.lt	405820 <clear@@Base+0x1c5c>  // b.tstop
  40584c:	b	40579c <clear@@Base+0x1bd8>
  405850:	sbfx	x8, x12, #1, #31
  405854:	lsl	x8, x8, #4
  405858:	ldr	x8, [x9, x8]
  40585c:	cmp	x8, x0
  405860:	mov	w8, #0x1                   	// #1
  405864:	b.hi	405814 <clear@@Base+0x1c50>  // b.pmore
  405868:	mov	w0, w8
  40586c:	ret
  405870:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  405874:	add	x8, x8, #0xdb0
  405878:	add	x8, x8, w0, uxtb
  40587c:	ldrb	w8, [x8, #80]
  405880:	and	w0, w8, #0x2
  405884:	ret
  405888:	stp	x29, x30, [sp, #-16]!
  40588c:	mov	x8, x0
  405890:	and	x3, x0, #0xff
  405894:	adrp	x0, 433000 <winch@@Base+0x19d5c>
  405898:	cmp	x3, #0x80
  40589c:	add	x0, x0, #0xdb0
  4058a0:	mov	x29, sp
  4058a4:	b.cc	4058d0 <clear@@Base+0x1d0c>  // b.lo, b.ul, b.last
  4058a8:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  4058ac:	ldr	w9, [x9, #3496]
  4058b0:	cbz	w9, 4058d0 <clear@@Base+0x1d0c>
  4058b4:	ldr	x2, [x0], #16
  4058b8:	mov	w1, #0x20                  	// #32
  4058bc:	bl	401900 <snprintf@plt>
  4058c0:	adrp	x0, 433000 <winch@@Base+0x19d5c>
  4058c4:	add	x0, x0, #0xdc0
  4058c8:	ldp	x29, x30, [sp], #16
  4058cc:	ret
  4058d0:	add	x9, x0, x3
  4058d4:	ldrb	w9, [x9, #80]
  4058d8:	tbnz	w9, #1, 4058fc <clear@@Base+0x1d38>
  4058dc:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  4058e0:	add	x9, x9, #0xdc0
  4058e4:	strb	w8, [x9]
  4058e8:	strb	wzr, [x9, #1]
  4058ec:	adrp	x0, 433000 <winch@@Base+0x19d5c>
  4058f0:	add	x0, x0, #0xdc0
  4058f4:	ldp	x29, x30, [sp], #16
  4058f8:	ret
  4058fc:	cmp	x3, #0x1b
  405900:	b.ne	405924 <clear@@Base+0x1d60>  // b.any
  405904:	mov	w9, #0x5345                	// #21317
  405908:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  40590c:	movk	w9, #0x43, lsl #16
  405910:	str	w9, [x8, #3520]
  405914:	adrp	x0, 433000 <winch@@Base+0x19d5c>
  405918:	add	x0, x0, #0xdc0
  40591c:	ldp	x29, x30, [sp], #16
  405920:	ret
  405924:	cmp	x3, #0x7f
  405928:	b.hi	4058b4 <clear@@Base+0x1cf0>  // b.pmore
  40592c:	eor	x8, x3, #0x40
  405930:	add	x9, x0, x8
  405934:	ldrb	w9, [x9, #80]
  405938:	tbnz	w9, #1, 4058b4 <clear@@Base+0x1cf0>
  40593c:	adrp	x0, 433000 <winch@@Base+0x19d5c>
  405940:	adrp	x2, 41a000 <winch@@Base+0xd5c>
  405944:	add	x0, x0, #0xdc0
  405948:	add	x2, x2, #0xa88
  40594c:	mov	w1, #0x20                  	// #32
  405950:	mov	w3, w8
  405954:	bl	401900 <snprintf@plt>
  405958:	adrp	x0, 433000 <winch@@Base+0x19d5c>
  40595c:	add	x0, x0, #0xdc0
  405960:	ldp	x29, x30, [sp], #16
  405964:	ret
  405968:	sub	sp, sp, #0x20
  40596c:	cmp	x0, #0x1b
  405970:	stp	x29, x30, [sp, #16]
  405974:	add	x29, sp, #0x10
  405978:	b.ne	405990 <clear@@Base+0x1dcc>  // b.any
  40597c:	mov	w9, #0x5345                	// #21317
  405980:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  405984:	movk	w9, #0x43, lsl #16
  405988:	str	w9, [x8, #3552]
  40598c:	b	405a14 <clear@@Base+0x1e50>
  405990:	mov	x3, x0
  405994:	cmp	x0, #0x7f
  405998:	b.hi	4059b0 <clear@@Base+0x1dec>  // b.pmore
  40599c:	adrp	x0, 433000 <winch@@Base+0x19d5c>
  4059a0:	add	x0, x0, #0xdb0
  4059a4:	add	x8, x0, x3
  4059a8:	ldrb	w8, [x8, #80]
  4059ac:	tbnz	w8, #1, 405a88 <clear@@Base+0x1ec4>
  4059b0:	adrp	x8, 431000 <winch@@Base+0x17d5c>
  4059b4:	ldr	x8, [x8, #3112]
  4059b8:	ldr	x9, [x8]
  4059bc:	cmp	x9, x3
  4059c0:	b.ls	405a28 <clear@@Base+0x1e64>  // b.plast
  4059c4:	adrp	x8, 438000 <PC+0x4800>
  4059c8:	ldr	w8, [x8, #524]
  4059cc:	cmp	w8, #0x2
  4059d0:	b.ne	4059e8 <clear@@Base+0x1e24>  // b.any
  4059d4:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  4059d8:	ldr	x8, [x8, #1096]
  4059dc:	ldr	x9, [x8]
  4059e0:	cmp	x9, x3
  4059e4:	b.ls	405ab8 <clear@@Base+0x1ef4>  // b.plast
  4059e8:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4059ec:	add	x8, x8, #0xde0
  4059f0:	lsr	x9, x3, #31
  4059f4:	str	x8, [sp, #8]
  4059f8:	cmp	x9, #0x0
  4059fc:	mov	w8, #0xfffd                	// #65533
  405a00:	csel	x1, x8, x3, ne  // ne = any
  405a04:	add	x0, sp, #0x8
  405a08:	bl	405b3c <clear@@Base+0x1f78>
  405a0c:	ldr	x8, [sp, #8]
  405a10:	strb	wzr, [x8]
  405a14:	ldp	x29, x30, [sp, #16]
  405a18:	adrp	x0, 433000 <winch@@Base+0x19d5c>
  405a1c:	add	x0, x0, #0xde0
  405a20:	add	sp, sp, #0x20
  405a24:	ret
  405a28:	adrp	x9, 431000 <winch@@Base+0x17d5c>
  405a2c:	ldr	w10, [x9, #3120]
  405a30:	mov	w9, wzr
  405a34:	cmp	w9, w10
  405a38:	b.ge	4059c4 <clear@@Base+0x1e00>  // b.tcont
  405a3c:	sub	w11, w10, #0x1
  405a40:	add	w10, w9, w11
  405a44:	cmp	w10, #0x0
  405a48:	cinc	w12, w10, lt  // lt = tstop
  405a4c:	asr	w10, w12, #1
  405a50:	add	x13, x8, w10, sxtw #4
  405a54:	ldr	x13, [x13, #8]
  405a58:	cmp	x13, x3
  405a5c:	b.cs	405a70 <clear@@Base+0x1eac>  // b.hs, b.nlast
  405a60:	cmp	w10, w11
  405a64:	add	w9, w10, #0x1
  405a68:	b.lt	405a40 <clear@@Base+0x1e7c>  // b.tstop
  405a6c:	b	4059c4 <clear@@Base+0x1e00>
  405a70:	sbfx	x11, x12, #1, #31
  405a74:	lsl	x11, x11, #4
  405a78:	ldr	x11, [x8, x11]
  405a7c:	cmp	x11, x3
  405a80:	b.hi	405a34 <clear@@Base+0x1e70>  // b.pmore
  405a84:	b	405b14 <clear@@Base+0x1f50>
  405a88:	eor	x8, x3, #0x40
  405a8c:	add	x8, x0, x8
  405a90:	ldrb	w8, [x8, #80]
  405a94:	tbnz	w8, #1, 405b2c <clear@@Base+0x1f68>
  405a98:	adrp	x0, 433000 <winch@@Base+0x19d5c>
  405a9c:	adrp	x2, 41a000 <winch@@Base+0xd5c>
  405aa0:	eor	w3, w3, #0x40
  405aa4:	add	x0, x0, #0xde0
  405aa8:	add	x2, x2, #0xa88
  405aac:	mov	w1, #0x20                  	// #32
  405ab0:	bl	401900 <snprintf@plt>
  405ab4:	b	405a14 <clear@@Base+0x1e50>
  405ab8:	adrp	x9, 432000 <winch@@Base+0x18d5c>
  405abc:	ldr	w10, [x9, #1104]
  405ac0:	mov	w9, wzr
  405ac4:	cmp	w9, w10
  405ac8:	b.ge	4059e8 <clear@@Base+0x1e24>  // b.tcont
  405acc:	sub	w11, w10, #0x1
  405ad0:	add	w10, w9, w11
  405ad4:	cmp	w10, #0x0
  405ad8:	cinc	w12, w10, lt  // lt = tstop
  405adc:	asr	w10, w12, #1
  405ae0:	add	x13, x8, w10, sxtw #4
  405ae4:	ldr	x13, [x13, #8]
  405ae8:	cmp	x13, x3
  405aec:	b.cs	405b00 <clear@@Base+0x1f3c>  // b.hs, b.nlast
  405af0:	cmp	w10, w11
  405af4:	add	w9, w10, #0x1
  405af8:	b.lt	405ad0 <clear@@Base+0x1f0c>  // b.tstop
  405afc:	b	4059e8 <clear@@Base+0x1e24>
  405b00:	sbfx	x11, x12, #1, #31
  405b04:	lsl	x11, x11, #4
  405b08:	ldr	x11, [x8, x11]
  405b0c:	cmp	x11, x3
  405b10:	b.hi	405ac4 <clear@@Base+0x1f00>  // b.pmore
  405b14:	adrp	x0, 433000 <winch@@Base+0x19d5c>
  405b18:	add	x0, x0, #0xdb8
  405b1c:	ldr	x2, [x0], #40
  405b20:	mov	w1, #0x20                  	// #32
  405b24:	bl	401900 <snprintf@plt>
  405b28:	b	405a14 <clear@@Base+0x1e50>
  405b2c:	ldr	x2, [x0], #48
  405b30:	mov	w1, #0x20                  	// #32
  405b34:	bl	401900 <snprintf@plt>
  405b38:	b	405a14 <clear@@Base+0x1e50>
  405b3c:	cmp	x1, #0x80
  405b40:	b.cc	405b68 <clear@@Base+0x1fa4>  // b.lo, b.ul, b.last
  405b44:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  405b48:	ldr	w8, [x8, #3496]
  405b4c:	cbz	w8, 405b68 <clear@@Base+0x1fa4>
  405b50:	cmp	x1, #0x7ff
  405b54:	b.hi	405b7c <clear@@Base+0x1fb8>  // b.pmore
  405b58:	ldr	x8, [x0]
  405b5c:	ubfx	x9, x1, #6, #26
  405b60:	orr	w9, w9, #0xc0
  405b64:	b	405c30 <clear@@Base+0x206c>
  405b68:	ldr	x8, [x0]
  405b6c:	add	x9, x8, #0x1
  405b70:	str	x9, [x0]
  405b74:	strb	w1, [x8]
  405b78:	ret
  405b7c:	lsr	x8, x1, #16
  405b80:	cbnz	x8, 405b94 <clear@@Base+0x1fd0>
  405b84:	ldr	x8, [x0]
  405b88:	ubfx	x9, x1, #12, #20
  405b8c:	orr	w9, w9, #0xe0
  405b90:	b	405c18 <clear@@Base+0x2054>
  405b94:	lsr	x8, x1, #21
  405b98:	cbnz	x8, 405bac <clear@@Base+0x1fe8>
  405b9c:	ldr	x8, [x0]
  405ba0:	ubfx	x9, x1, #18, #14
  405ba4:	orr	w9, w9, #0xf0
  405ba8:	b	405c00 <clear@@Base+0x203c>
  405bac:	lsr	x8, x1, #26
  405bb0:	cbnz	x8, 405bc4 <clear@@Base+0x2000>
  405bb4:	ldr	x8, [x0]
  405bb8:	ubfx	x9, x1, #24, #8
  405bbc:	orr	w9, w9, #0xf0
  405bc0:	b	405be8 <clear@@Base+0x2024>
  405bc4:	ldr	x8, [x0]
  405bc8:	mov	w9, #0xf0                  	// #240
  405bcc:	bfxil	w9, w1, #30, #1
  405bd0:	add	x10, x8, #0x1
  405bd4:	str	x10, [x0]
  405bd8:	strb	w9, [x8]
  405bdc:	ldr	x8, [x0]
  405be0:	mov	w9, #0x80                  	// #128
  405be4:	bfxil	w9, w1, #24, #6
  405be8:	add	x10, x8, #0x1
  405bec:	str	x10, [x0]
  405bf0:	strb	w9, [x8]
  405bf4:	ldr	x8, [x0]
  405bf8:	mov	w9, #0x80                  	// #128
  405bfc:	bfxil	w9, w1, #18, #6
  405c00:	add	x10, x8, #0x1
  405c04:	str	x10, [x0]
  405c08:	strb	w9, [x8]
  405c0c:	ldr	x8, [x0]
  405c10:	mov	w9, #0x80                  	// #128
  405c14:	bfxil	w9, w1, #12, #6
  405c18:	add	x10, x8, #0x1
  405c1c:	str	x10, [x0]
  405c20:	strb	w9, [x8]
  405c24:	ldr	x8, [x0]
  405c28:	mov	w9, #0x80                  	// #128
  405c2c:	bfxil	w9, w1, #6, #6
  405c30:	add	x10, x8, #0x1
  405c34:	str	x10, [x0]
  405c38:	strb	w9, [x8]
  405c3c:	ldr	x8, [x0]
  405c40:	mov	w9, #0x80                  	// #128
  405c44:	bfxil	w9, w1, #0, #6
  405c48:	add	x10, x8, #0x1
  405c4c:	str	x10, [x0]
  405c50:	strb	w9, [x8]
  405c54:	ret
  405c58:	tbnz	w0, #7, 405c64 <clear@@Base+0x20a0>
  405c5c:	mov	w0, #0x1                   	// #1
  405c60:	ret
  405c64:	and	w8, w0, #0xff
  405c68:	and	w9, w8, #0xe0
  405c6c:	cmp	w9, #0xc0
  405c70:	b.ne	405c7c <clear@@Base+0x20b8>  // b.any
  405c74:	mov	w0, #0x2                   	// #2
  405c78:	ret
  405c7c:	and	w9, w8, #0xf0
  405c80:	cmp	w9, #0xe0
  405c84:	b.ne	405c90 <clear@@Base+0x20cc>  // b.any
  405c88:	mov	w0, #0x3                   	// #3
  405c8c:	ret
  405c90:	and	w9, w8, #0xf8
  405c94:	cmp	w9, #0xf0
  405c98:	b.ne	405ca4 <clear@@Base+0x20e0>  // b.any
  405c9c:	mov	w0, #0x4                   	// #4
  405ca0:	ret
  405ca4:	and	w9, w8, #0xfc
  405ca8:	cmp	w9, #0xf8
  405cac:	b.ne	405cb8 <clear@@Base+0x20f4>  // b.any
  405cb0:	mov	w0, #0x5                   	// #5
  405cb4:	ret
  405cb8:	and	w8, w8, #0xfe
  405cbc:	cmp	w8, #0xfc
  405cc0:	mov	w8, #0x6                   	// #6
  405cc4:	csinc	w0, w8, wzr, eq  // eq = none
  405cc8:	ret
  405ccc:	ldrb	w9, [x0]
  405cd0:	cmp	w9, #0xfd
  405cd4:	b.hi	405d4c <clear@@Base+0x2188>  // b.pmore
  405cd8:	tbnz	w9, #7, 405ce4 <clear@@Base+0x2120>
  405cdc:	mov	w8, #0x1                   	// #1
  405ce0:	b	405d44 <clear@@Base+0x2180>
  405ce4:	and	w8, w9, #0xe0
  405ce8:	cmp	w8, #0xc0
  405cec:	b.ne	405cf8 <clear@@Base+0x2134>  // b.any
  405cf0:	mov	w8, #0x2                   	// #2
  405cf4:	b	405d44 <clear@@Base+0x2180>
  405cf8:	and	w8, w9, #0xf0
  405cfc:	cmp	w8, #0xe0
  405d00:	b.ne	405d0c <clear@@Base+0x2148>  // b.any
  405d04:	mov	w8, #0x3                   	// #3
  405d08:	b	405d44 <clear@@Base+0x2180>
  405d0c:	and	w8, w9, #0xf8
  405d10:	cmp	w8, #0xf0
  405d14:	b.ne	405d20 <clear@@Base+0x215c>  // b.any
  405d18:	mov	w8, #0x4                   	// #4
  405d1c:	b	405d44 <clear@@Base+0x2180>
  405d20:	and	w8, w9, #0xfc
  405d24:	cmp	w8, #0xf8
  405d28:	b.ne	405d34 <clear@@Base+0x2170>  // b.any
  405d2c:	mov	w8, #0x5                   	// #5
  405d30:	b	405d44 <clear@@Base+0x2180>
  405d34:	and	w8, w9, #0xfe
  405d38:	cmp	w8, #0xfc
  405d3c:	mov	w8, #0x6                   	// #6
  405d40:	csinc	w8, w8, wzr, eq  // eq = none
  405d44:	cmp	w8, w1
  405d48:	b.le	405d58 <clear@@Base+0x2194>
  405d4c:	mov	w8, wzr
  405d50:	mov	w0, w8
  405d54:	ret
  405d58:	cmp	w8, #0x1
  405d5c:	b.eq	405dc4 <clear@@Base+0x2200>  // b.none
  405d60:	cmp	w8, #0x2
  405d64:	b.ne	405d74 <clear@@Base+0x21b0>  // b.any
  405d68:	cmp	w9, #0xc2
  405d6c:	b.cc	405d4c <clear@@Base+0x2188>  // b.lo, b.ul, b.last
  405d70:	b	405d9c <clear@@Base+0x21d8>
  405d74:	mov	w10, #0x8                   	// #8
  405d78:	sub	w10, w10, w8
  405d7c:	mov	w11, #0xffffffff            	// #-1
  405d80:	lsl	w10, w11, w10
  405d84:	cmp	w9, w10, uxtb
  405d88:	b.ne	405d9c <clear@@Base+0x21d8>  // b.any
  405d8c:	ldrb	w9, [x0, #1]
  405d90:	and	w9, w10, w9
  405d94:	cmp	w9, #0x80
  405d98:	b.eq	405d4c <clear@@Base+0x2188>  // b.none
  405d9c:	add	x9, x0, #0x1
  405da0:	sub	x8, x8, #0x1
  405da4:	ldrb	w10, [x9]
  405da8:	and	w10, w10, #0xc0
  405dac:	cmp	w10, #0x80
  405db0:	b.ne	405d4c <clear@@Base+0x2188>  // b.any
  405db4:	subs	x8, x8, #0x1
  405db8:	add	x9, x9, #0x1
  405dbc:	b.ne	405da4 <clear@@Base+0x21e0>  // b.any
  405dc0:	mov	w8, #0x1                   	// #1
  405dc4:	mov	w0, w8
  405dc8:	ret
  405dcc:	ldr	x8, [x0]
  405dd0:	add	x8, x8, #0x1
  405dd4:	cmp	x8, x1
  405dd8:	str	x8, [x0]
  405ddc:	b.cs	405e08 <clear@@Base+0x2244>  // b.hs, b.nlast
  405de0:	ldrsb	w11, [x8], #1
  405de4:	mvn	w9, w11
  405de8:	orr	w10, w9, #0xffffff00
  405dec:	tst	w10, #0xc0
  405df0:	cset	w9, ne  // ne = any
  405df4:	tst	w10, #0xfe
  405df8:	cset	w10, eq  // eq = none
  405dfc:	tbz	w11, #31, 405e08 <clear@@Base+0x2244>
  405e00:	orr	w9, w9, w10
  405e04:	tbnz	w9, #0, 405dd4 <clear@@Base+0x2210>
  405e08:	ret
  405e0c:	ldrb	w8, [x0]
  405e10:	tbnz	w8, #7, 405e1c <clear@@Base+0x2258>
  405e14:	mov	x0, x8
  405e18:	ret
  405e1c:	and	w9, w8, #0xe0
  405e20:	cmp	w9, #0xc0
  405e24:	b.ne	405e40 <clear@@Base+0x227c>  // b.any
  405e28:	ldrb	w9, [x0, #1]
  405e2c:	and	x10, x8, #0x1f
  405e30:	and	x8, x9, #0x3f
  405e34:	bfi	x8, x10, #6, #5
  405e38:	mov	x0, x8
  405e3c:	ret
  405e40:	and	w9, w8, #0xf0
  405e44:	cmp	w9, #0xe0
  405e48:	b.ne	405e70 <clear@@Base+0x22ac>  // b.any
  405e4c:	ldrb	w9, [x0, #1]
  405e50:	ldrb	w10, [x0, #2]
  405e54:	and	x8, x8, #0xf
  405e58:	lsl	x8, x8, #12
  405e5c:	and	x9, x9, #0x3f
  405e60:	bfi	x8, x9, #6, #6
  405e64:	bfxil	x8, x10, #0, #6
  405e68:	mov	x0, x8
  405e6c:	ret
  405e70:	and	w9, w8, #0xf8
  405e74:	cmp	w9, #0xf0
  405e78:	b.ne	405e94 <clear@@Base+0x22d0>  // b.any
  405e7c:	ldrb	w9, [x0, #1]
  405e80:	ldrb	w10, [x0, #2]
  405e84:	ldrb	w11, [x0, #3]
  405e88:	and	x8, x8, #0x7
  405e8c:	lsl	x8, x8, #18
  405e90:	b	405f14 <clear@@Base+0x2350>
  405e94:	and	w9, w8, #0xfc
  405e98:	cmp	w9, #0xf8
  405e9c:	b.ne	405edc <clear@@Base+0x2318>  // b.any
  405ea0:	ldrb	w9, [x0, #1]
  405ea4:	ldrb	w10, [x0, #2]
  405ea8:	ldrb	w11, [x0, #3]
  405eac:	and	x8, x8, #0x3
  405eb0:	ldrb	w12, [x0, #4]
  405eb4:	lsl	x8, x8, #24
  405eb8:	and	x9, x9, #0x3f
  405ebc:	and	x10, x10, #0x3f
  405ec0:	bfi	x8, x9, #18, #6
  405ec4:	bfi	x8, x10, #12, #6
  405ec8:	and	x9, x11, #0x3f
  405ecc:	bfi	x8, x9, #6, #6
  405ed0:	bfxil	x8, x12, #0, #6
  405ed4:	mov	x0, x8
  405ed8:	ret
  405edc:	and	w9, w8, #0xfe
  405ee0:	cmp	w9, #0xfc
  405ee4:	b.ne	405e14 <clear@@Base+0x2250>  // b.any
  405ee8:	ldrb	w9, [x0, #1]
  405eec:	ldrb	w10, [x0, #2]
  405ef0:	and	x8, x8, #0x1
  405ef4:	lsl	x8, x8, #30
  405ef8:	and	x9, x9, #0x3f
  405efc:	bfi	x8, x9, #24, #6
  405f00:	and	x10, x10, #0x3f
  405f04:	ldrb	w9, [x0, #3]
  405f08:	bfi	x8, x10, #18, #6
  405f0c:	ldrb	w10, [x0, #4]
  405f10:	ldrb	w11, [x0, #5]
  405f14:	and	x9, x9, #0x3f
  405f18:	bfi	x8, x9, #12, #6
  405f1c:	and	x9, x10, #0x3f
  405f20:	bfi	x8, x9, #6, #6
  405f24:	bfxil	x8, x11, #0, #6
  405f28:	mov	x0, x8
  405f2c:	ret
  405f30:	stp	x29, x30, [sp, #-48]!
  405f34:	stp	x20, x19, [sp, #32]
  405f38:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  405f3c:	ldr	w8, [x8, #3496]
  405f40:	ldr	x20, [x0]
  405f44:	mov	x19, x0
  405f48:	str	x21, [sp, #16]
  405f4c:	mov	x29, sp
  405f50:	cbz	w8, 405f88 <clear@@Base+0x23c4>
  405f54:	cmp	w1, #0x0
  405f58:	b.le	405f7c <clear@@Base+0x23b8>
  405f5c:	ldrb	w8, [x20]
  405f60:	tbnz	w8, #7, 405fa0 <clear@@Base+0x23dc>
  405f64:	mov	w8, #0x1                   	// #1
  405f68:	b	406024 <clear@@Base+0x2460>
  405f6c:	ldrb	w8, [x20, #-1]!
  405f70:	and	w8, w8, #0xc0
  405f74:	cmp	w8, #0x80
  405f78:	b.ne	405fcc <clear@@Base+0x2408>  // b.any
  405f7c:	cmp	x20, x2
  405f80:	b.hi	405f6c <clear@@Base+0x23a8>  // b.pmore
  405f84:	b	405fc4 <clear@@Base+0x2400>
  405f88:	cmp	w1, #0x1
  405f8c:	b.lt	405fb4 <clear@@Base+0x23f0>  // b.tstop
  405f90:	cmp	x20, x2
  405f94:	b.cs	405fc4 <clear@@Base+0x2400>  // b.hs, b.nlast
  405f98:	ldrb	w0, [x20], #1
  405f9c:	b	406048 <clear@@Base+0x2484>
  405fa0:	and	w9, w8, #0xe0
  405fa4:	cmp	w9, #0xc0
  405fa8:	b.ne	405fd8 <clear@@Base+0x2414>  // b.any
  405fac:	mov	w8, #0x2                   	// #2
  405fb0:	b	406024 <clear@@Base+0x2460>
  405fb4:	cmp	x20, x2
  405fb8:	b.ls	405fc4 <clear@@Base+0x2400>  // b.plast
  405fbc:	ldrb	w0, [x20, #-1]!
  405fc0:	b	406048 <clear@@Base+0x2484>
  405fc4:	mov	x0, xzr
  405fc8:	b	406048 <clear@@Base+0x2484>
  405fcc:	mov	x0, x20
  405fd0:	bl	405e0c <clear@@Base+0x2248>
  405fd4:	b	406048 <clear@@Base+0x2484>
  405fd8:	and	w9, w8, #0xf0
  405fdc:	cmp	w9, #0xe0
  405fe0:	b.ne	405fec <clear@@Base+0x2428>  // b.any
  405fe4:	mov	w8, #0x3                   	// #3
  405fe8:	b	406024 <clear@@Base+0x2460>
  405fec:	and	w9, w8, #0xf8
  405ff0:	cmp	w9, #0xf0
  405ff4:	b.ne	406000 <clear@@Base+0x243c>  // b.any
  405ff8:	mov	w8, #0x4                   	// #4
  405ffc:	b	406024 <clear@@Base+0x2460>
  406000:	and	w9, w8, #0xfc
  406004:	cmp	w9, #0xf8
  406008:	b.ne	406014 <clear@@Base+0x2450>  // b.any
  40600c:	mov	w8, #0x5                   	// #5
  406010:	b	406024 <clear@@Base+0x2460>
  406014:	and	w8, w8, #0xfe
  406018:	cmp	w8, #0xfc
  40601c:	mov	w8, #0x6                   	// #6
  406020:	csinc	x8, x8, xzr, eq  // eq = none
  406024:	add	x21, x20, x8
  406028:	cmp	x21, x2
  40602c:	b.ls	40603c <clear@@Base+0x2478>  // b.plast
  406030:	mov	x0, xzr
  406034:	mov	x20, x2
  406038:	b	406048 <clear@@Base+0x2484>
  40603c:	mov	x0, x20
  406040:	bl	405e0c <clear@@Base+0x2248>
  406044:	mov	x20, x21
  406048:	str	x20, [x19]
  40604c:	ldp	x20, x19, [sp, #32]
  406050:	ldr	x21, [sp, #16]
  406054:	ldp	x29, x30, [sp], #48
  406058:	ret
  40605c:	adrp	x8, 431000 <winch@@Base+0x17d5c>
  406060:	ldr	x9, [x8, #2840]
  406064:	ldr	x8, [x9]
  406068:	cmp	x8, x0
  40606c:	b.ls	40609c <clear@@Base+0x24d8>  // b.plast
  406070:	adrp	x8, 438000 <PC+0x4800>
  406074:	ldr	w8, [x8, #524]
  406078:	cmp	w8, #0x2
  40607c:	b.eq	406094 <clear@@Base+0x24d0>  // b.none
  406080:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  406084:	ldr	x9, [x8, #1096]
  406088:	ldr	x8, [x9]
  40608c:	cmp	x8, x0
  406090:	b.ls	406100 <clear@@Base+0x253c>  // b.plast
  406094:	mov	w0, wzr
  406098:	ret
  40609c:	adrp	x8, 431000 <winch@@Base+0x17d5c>
  4060a0:	ldr	w11, [x8, #2848]
  4060a4:	mov	w10, wzr
  4060a8:	cmp	w10, w11
  4060ac:	b.ge	406070 <clear@@Base+0x24ac>  // b.tcont
  4060b0:	sub	w8, w11, #0x1
  4060b4:	add	w11, w10, w8
  4060b8:	cmp	w11, #0x0
  4060bc:	cinc	w12, w11, lt  // lt = tstop
  4060c0:	asr	w11, w12, #1
  4060c4:	add	x13, x9, w11, sxtw #4
  4060c8:	ldr	x13, [x13, #8]
  4060cc:	cmp	x13, x0
  4060d0:	b.cs	4060e4 <clear@@Base+0x2520>  // b.hs, b.nlast
  4060d4:	cmp	w11, w8
  4060d8:	add	w10, w11, #0x1
  4060dc:	b.lt	4060b4 <clear@@Base+0x24f0>  // b.tstop
  4060e0:	b	406070 <clear@@Base+0x24ac>
  4060e4:	sbfx	x8, x12, #1, #31
  4060e8:	lsl	x8, x8, #4
  4060ec:	ldr	x8, [x9, x8]
  4060f0:	cmp	x8, x0
  4060f4:	mov	w8, #0x1                   	// #1
  4060f8:	b.hi	4060a8 <clear@@Base+0x24e4>  // b.pmore
  4060fc:	b	406160 <clear@@Base+0x259c>
  406100:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  406104:	ldr	w11, [x8, #1104]
  406108:	mov	w10, wzr
  40610c:	cmp	w10, w11
  406110:	b.ge	406094 <clear@@Base+0x24d0>  // b.tcont
  406114:	sub	w8, w11, #0x1
  406118:	add	w11, w10, w8
  40611c:	cmp	w11, #0x0
  406120:	cinc	w12, w11, lt  // lt = tstop
  406124:	asr	w11, w12, #1
  406128:	add	x13, x9, w11, sxtw #4
  40612c:	ldr	x13, [x13, #8]
  406130:	cmp	x13, x0
  406134:	b.cs	406148 <clear@@Base+0x2584>  // b.hs, b.nlast
  406138:	cmp	w11, w8
  40613c:	add	w10, w11, #0x1
  406140:	b.lt	406118 <clear@@Base+0x2554>  // b.tstop
  406144:	b	406094 <clear@@Base+0x24d0>
  406148:	sbfx	x8, x12, #1, #31
  40614c:	lsl	x8, x8, #4
  406150:	ldr	x8, [x9, x8]
  406154:	cmp	x8, x0
  406158:	mov	w8, #0x1                   	// #1
  40615c:	b.hi	40610c <clear@@Base+0x2548>  // b.pmore
  406160:	mov	w0, w8
  406164:	ret
  406168:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  40616c:	ldr	x9, [x8, #776]
  406170:	ldr	x8, [x9]
  406174:	cmp	x8, x0
  406178:	b.ls	406184 <clear@@Base+0x25c0>  // b.plast
  40617c:	mov	w0, wzr
  406180:	ret
  406184:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  406188:	ldr	w11, [x8, #784]
  40618c:	mov	w10, wzr
  406190:	cmp	w10, w11
  406194:	b.ge	40617c <clear@@Base+0x25b8>  // b.tcont
  406198:	sub	w8, w11, #0x1
  40619c:	add	w11, w10, w8
  4061a0:	cmp	w11, #0x0
  4061a4:	cinc	w12, w11, lt  // lt = tstop
  4061a8:	asr	w11, w12, #1
  4061ac:	add	x13, x9, w11, sxtw #4
  4061b0:	ldr	x13, [x13, #8]
  4061b4:	cmp	x13, x0
  4061b8:	b.cs	4061cc <clear@@Base+0x2608>  // b.hs, b.nlast
  4061bc:	cmp	w11, w8
  4061c0:	add	w10, w11, #0x1
  4061c4:	b.lt	40619c <clear@@Base+0x25d8>  // b.tstop
  4061c8:	b	40617c <clear@@Base+0x25b8>
  4061cc:	sbfx	x8, x12, #1, #31
  4061d0:	lsl	x8, x8, #4
  4061d4:	ldr	x8, [x9, x8]
  4061d8:	cmp	x8, x0
  4061dc:	mov	w8, #0x1                   	// #1
  4061e0:	b.hi	406190 <clear@@Base+0x25cc>  // b.pmore
  4061e4:	mov	w0, w8
  4061e8:	ret
  4061ec:	cmp	x0, #0x644
  4061f0:	b.ne	406210 <clear@@Base+0x264c>  // b.any
  4061f4:	sub	x8, x1, #0x622
  4061f8:	cmp	x8, #0x5
  4061fc:	b.hi	406210 <clear@@Base+0x264c>  // b.pmore
  406200:	adrp	x9, 41a000 <winch@@Base+0xd5c>
  406204:	add	x9, x9, #0x59c
  406208:	ldr	w0, [x9, x8, lsl #2]
  40620c:	ret
  406210:	mov	w0, wzr
  406214:	ret
  406218:	stp	x29, x30, [sp, #-80]!
  40621c:	stp	x26, x25, [sp, #16]
  406220:	stp	x24, x23, [sp, #32]
  406224:	stp	x22, x21, [sp, #48]
  406228:	stp	x20, x19, [sp, #64]
  40622c:	ldrb	w8, [x0]
  406230:	mov	x29, sp
  406234:	cbz	w8, 406324 <clear@@Base+0x2760>
  406238:	adrp	x19, 433000 <winch@@Base+0x19d5c>
  40623c:	adrp	x24, 433000 <winch@@Base+0x19d5c>
  406240:	adrp	x22, 41a000 <winch@@Base+0xd5c>
  406244:	adrp	x23, 41a000 <winch@@Base+0xd5c>
  406248:	mov	x21, x0
  40624c:	mov	w20, wzr
  406250:	add	x19, x19, #0xe00
  406254:	mov	w25, #0xa                   	// #10
  406258:	add	x24, x24, #0xf00
  40625c:	add	x22, x22, #0xade
  406260:	add	x23, x23, #0xace
  406264:	mov	w26, wzr
  406268:	add	x21, x21, #0x1
  40626c:	and	w9, w8, #0xff
  406270:	sub	w10, w9, #0x30
  406274:	cmp	w10, #0xa
  406278:	b.cs	406294 <clear@@Base+0x26d0>  // b.hs, b.nlast
  40627c:	mul	w9, w26, w25
  406280:	add	w9, w9, w8, uxtb
  406284:	ldrb	w8, [x21], #1
  406288:	sub	w26, w9, #0x30
  40628c:	cbnz	w8, 40626c <clear@@Base+0x26a8>
  406290:	b	406318 <clear@@Base+0x2754>
  406294:	cmp	w9, #0x2e
  406298:	b.eq	4062b4 <clear@@Base+0x26f0>  // b.none
  40629c:	cmp	w9, #0x62
  4062a0:	b.eq	4062bc <clear@@Base+0x26f8>  // b.none
  4062a4:	cmp	w9, #0x63
  4062a8:	b.ne	4062c4 <clear@@Base+0x2700>  // b.any
  4062ac:	mov	w20, #0x2                   	// #2
  4062b0:	b	4062d8 <clear@@Base+0x2714>
  4062b4:	mov	w20, wzr
  4062b8:	b	4062d8 <clear@@Base+0x2714>
  4062bc:	mov	w20, #0x3                   	// #3
  4062c0:	b	4062d8 <clear@@Base+0x2714>
  4062c4:	mov	x0, x23
  4062c8:	mov	x1, xzr
  4062cc:	bl	4153c4 <error@@Base>
  4062d0:	mov	w0, #0x1                   	// #1
  4062d4:	bl	4021cc <setlocale@plt+0x50c>
  4062d8:	add	w26, w26, #0x1
  4062dc:	b	4062f0 <clear@@Base+0x272c>
  4062e0:	sub	w26, w26, #0x1
  4062e4:	cmp	w26, #0x1
  4062e8:	strb	w20, [x19], #1
  4062ec:	b.le	406310 <clear@@Base+0x274c>
  4062f0:	cmp	x19, x24
  4062f4:	b.cc	4062e0 <clear@@Base+0x271c>  // b.lo, b.ul, b.last
  4062f8:	mov	x0, x22
  4062fc:	mov	x1, xzr
  406300:	bl	4153c4 <error@@Base>
  406304:	mov	w0, #0x1                   	// #1
  406308:	bl	4021cc <setlocale@plt+0x50c>
  40630c:	b	4062e0 <clear@@Base+0x271c>
  406310:	ldrb	w8, [x21]
  406314:	cbnz	w8, 406264 <clear@@Base+0x26a0>
  406318:	cmp	x19, x24
  40631c:	b.cc	406330 <clear@@Base+0x276c>  // b.lo, b.ul, b.last
  406320:	b	40634c <clear@@Base+0x2788>
  406324:	adrp	x19, 433000 <winch@@Base+0x19d5c>
  406328:	mov	w20, wzr
  40632c:	add	x19, x19, #0xe00
  406330:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  406334:	add	x8, x8, #0xdb0
  406338:	sub	x8, x8, x19
  40633c:	add	x2, x8, #0x150
  406340:	mov	x0, x19
  406344:	mov	w1, w20
  406348:	bl	401a20 <memset@plt>
  40634c:	ldp	x20, x19, [sp, #64]
  406350:	ldp	x22, x21, [sp, #48]
  406354:	ldp	x24, x23, [sp, #32]
  406358:	ldp	x26, x25, [sp, #16]
  40635c:	ldp	x29, x30, [sp], #80
  406360:	ret
  406364:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  406368:	add	x8, x8, #0xf00
  40636c:	mov	x11, x8
  406370:	adrp	x9, 432000 <winch@@Base+0x18d5c>
  406374:	mov	w10, #0xffffffff            	// #-1
  406378:	strb	wzr, [x11, #104]!
  40637c:	str	xzr, [x8, #8]
  406380:	strb	wzr, [x8]
  406384:	str	wzr, [x8, #16]
  406388:	str	x11, [x8, #40]
  40638c:	str	w10, [x9, #1264]
  406390:	ret
  406394:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  406398:	add	x8, x8, #0xf08
  40639c:	adrp	x9, 432000 <winch@@Base+0x18d5c>
  4063a0:	mov	w10, #0xffffffff            	// #-1
  4063a4:	str	wzr, [x8]
  4063a8:	str	xzr, [x8, #8]
  4063ac:	str	w10, [x9, #1264]
  4063b0:	ret
  4063b4:	stp	x29, x30, [sp, #-80]!
  4063b8:	str	x25, [sp, #16]
  4063bc:	stp	x24, x23, [sp, #32]
  4063c0:	stp	x22, x21, [sp, #48]
  4063c4:	stp	x20, x19, [sp, #64]
  4063c8:	mov	x29, sp
  4063cc:	mov	x19, x0
  4063d0:	bl	401830 <strlen@plt>
  4063d4:	ldrb	w8, [x19]
  4063d8:	cbz	w8, 406498 <clear@@Base+0x28d4>
  4063dc:	adrp	x25, 433000 <winch@@Base+0x19d5c>
  4063e0:	mov	x21, xzr
  4063e4:	add	x20, x19, x0
  4063e8:	mov	w23, #0x1                   	// #1
  4063ec:	adrp	x24, 433000 <winch@@Base+0x19d5c>
  4063f0:	add	x25, x25, #0xf08
  4063f4:	b	40641c <clear@@Base+0x2858>
  4063f8:	mov	w8, wzr
  4063fc:	ldr	w9, [x25]
  406400:	ldr	w10, [x25, #12]
  406404:	add	w9, w9, w8
  406408:	add	w8, w10, w8
  40640c:	str	w9, [x25]
  406410:	str	w8, [x25, #12]
  406414:	ldrb	w8, [x19]
  406418:	cbz	w8, 406498 <clear@@Base+0x28d4>
  40641c:	add	x0, x29, #0x18
  406420:	mov	w1, #0x1                   	// #1
  406424:	mov	x2, x20
  406428:	mov	x22, x21
  40642c:	str	x19, [x29, #24]
  406430:	bl	405f30 <clear@@Base+0x236c>
  406434:	ldr	x8, [x29, #24]
  406438:	mov	x21, x0
  40643c:	cmp	x19, x8
  406440:	b.cs	406458 <clear@@Base+0x2894>  // b.hs, b.nlast
  406444:	ldrb	w0, [x19], #1
  406448:	bl	414f78 <clear@@Base+0x113b4>
  40644c:	ldr	x8, [x29, #24]
  406450:	cmp	x19, x8
  406454:	b.cc	406444 <clear@@Base+0x2880>  // b.lo, b.ul, b.last
  406458:	ldr	w8, [x24, #3496]
  40645c:	cbz	w8, 406490 <clear@@Base+0x28cc>
  406460:	mov	x0, x21
  406464:	bl	40605c <clear@@Base+0x2498>
  406468:	cbnz	w0, 4063f8 <clear@@Base+0x2834>
  40646c:	mov	x0, x22
  406470:	mov	x1, x21
  406474:	bl	4061ec <clear@@Base+0x2628>
  406478:	cbnz	w0, 4063f8 <clear@@Base+0x2834>
  40647c:	mov	x0, x21
  406480:	bl	406168 <clear@@Base+0x25a4>
  406484:	cmp	w0, #0x0
  406488:	cinc	w8, w23, ne  // ne = any
  40648c:	b	4063fc <clear@@Base+0x2838>
  406490:	mov	w8, #0x1                   	// #1
  406494:	b	4063fc <clear@@Base+0x2838>
  406498:	ldp	x20, x19, [sp, #64]
  40649c:	ldp	x22, x21, [sp, #48]
  4064a0:	ldp	x24, x23, [sp, #32]
  4064a4:	ldr	x25, [sp, #16]
  4064a8:	ldp	x29, x30, [sp], #80
  4064ac:	ret
  4064b0:	sub	sp, sp, #0x30
  4064b4:	stp	x20, x19, [sp, #32]
  4064b8:	adrp	x20, 433000 <winch@@Base+0x19d5c>
  4064bc:	add	x20, x20, #0xf68
  4064c0:	mov	x0, x20
  4064c4:	stp	x29, x30, [sp, #16]
  4064c8:	add	x29, sp, #0x10
  4064cc:	str	x20, [sp, #8]
  4064d0:	bl	401830 <strlen@plt>
  4064d4:	ldrb	w8, [x20]
  4064d8:	cbz	w8, 406508 <clear@@Base+0x2944>
  4064dc:	mov	w19, wzr
  4064e0:	add	x20, x20, x0
  4064e4:	add	x0, sp, #0x8
  4064e8:	mov	w1, #0x1                   	// #1
  4064ec:	mov	x2, x20
  4064f0:	bl	405f30 <clear@@Base+0x236c>
  4064f4:	ldr	x8, [sp, #8]
  4064f8:	add	w19, w19, #0x1
  4064fc:	ldrb	w8, [x8]
  406500:	cbnz	w8, 4064e4 <clear@@Base+0x2920>
  406504:	b	40650c <clear@@Base+0x2948>
  406508:	mov	w19, wzr
  40650c:	mov	w0, w19
  406510:	ldp	x20, x19, [sp, #32]
  406514:	ldp	x29, x30, [sp, #16]
  406518:	add	sp, sp, #0x30
  40651c:	ret
  406520:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  406524:	add	x8, x8, #0xf18
  406528:	str	x0, [x8, #24]
  40652c:	str	w1, [x8]
  406530:	cbz	x0, 406538 <clear@@Base+0x2974>
  406534:	str	x0, [x0, #16]
  406538:	ret
  40653c:	stp	x29, x30, [sp, #-64]!
  406540:	stp	x24, x23, [sp, #16]
  406544:	stp	x22, x21, [sp, #32]
  406548:	stp	x20, x19, [sp, #48]
  40654c:	ldrb	w8, [x1]
  406550:	mov	x29, sp
  406554:	cbz	w8, 4065d8 <clear@@Base+0x2a14>
  406558:	adrp	x8, 438000 <PC+0x4800>
  40655c:	ldr	w8, [x8, #512]
  406560:	mov	w20, w2
  406564:	mov	x21, x1
  406568:	mov	x19, x0
  40656c:	cbz	w8, 40657c <clear@@Base+0x29b8>
  406570:	ldr	x22, [x19]
  406574:	ldr	x23, [x22, #24]
  406578:	cbnz	x23, 4065f8 <clear@@Base+0x2a34>
  40657c:	ldr	x22, [x19, #8]
  406580:	cmp	x22, x19
  406584:	b.eq	406598 <clear@@Base+0x29d4>  // b.none
  406588:	ldr	x0, [x22, #24]
  40658c:	mov	x1, x21
  406590:	bl	401af0 <strcmp@plt>
  406594:	cbz	w0, 4065d0 <clear@@Base+0x2a0c>
  406598:	mov	w0, #0x1                   	// #1
  40659c:	mov	w1, #0x28                  	// #40
  4065a0:	bl	402244 <setlocale@plt+0x584>
  4065a4:	mov	x22, x0
  4065a8:	mov	x0, x21
  4065ac:	bl	40217c <setlocale@plt+0x4bc>
  4065b0:	str	x0, [x22, #24]
  4065b4:	str	w20, [x22, #32]
  4065b8:	str	x19, [x22]
  4065bc:	ldr	x8, [x19, #8]
  4065c0:	str	x8, [x22, #8]
  4065c4:	ldr	x8, [x19, #8]
  4065c8:	str	x22, [x8]
  4065cc:	str	x22, [x19, #8]
  4065d0:	ldr	x8, [x22]
  4065d4:	str	x8, [x19, #16]
  4065d8:	ldp	x20, x19, [sp, #48]
  4065dc:	ldp	x22, x21, [sp, #32]
  4065e0:	ldp	x24, x23, [sp, #16]
  4065e4:	ldp	x29, x30, [sp], #64
  4065e8:	ret
  4065ec:	ldr	x23, [x24, #24]
  4065f0:	mov	x22, x24
  4065f4:	cbz	x23, 40657c <clear@@Base+0x29b8>
  4065f8:	ldr	x24, [x22]
  4065fc:	mov	x0, x23
  406600:	mov	x1, x21
  406604:	bl	401af0 <strcmp@plt>
  406608:	cbnz	w0, 4065ec <clear@@Base+0x2a28>
  40660c:	ldr	x8, [x22, #8]
  406610:	mov	x0, x23
  406614:	str	x24, [x8]
  406618:	ldr	x9, [x22]
  40661c:	str	x8, [x9, #8]
  406620:	bl	401b20 <free@plt>
  406624:	mov	x0, x22
  406628:	bl	401b20 <free@plt>
  40662c:	b	4065ec <clear@@Base+0x2a28>
  406630:	stp	x29, x30, [sp, #-32]!
  406634:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  406638:	ldr	x0, [x8, #3888]
  40663c:	stp	x20, x19, [sp, #16]
  406640:	mov	x29, sp
  406644:	cbz	x0, 406678 <clear@@Base+0x2ab4>
  406648:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  40664c:	ldr	x8, [x8, #1208]
  406650:	cmp	x0, x8
  406654:	b.eq	406678 <clear@@Base+0x2ab4>  // b.none
  406658:	adrp	x19, 433000 <winch@@Base+0x19d5c>
  40665c:	add	x19, x19, #0xf30
  406660:	add	x1, x19, #0x38
  406664:	mov	w2, #0x1                   	// #1
  406668:	mov	w20, #0x1                   	// #1
  40666c:	bl	40653c <clear@@Base+0x2978>
  406670:	ldr	x8, [x19]
  406674:	str	w20, [x8, #32]
  406678:	ldp	x20, x19, [sp, #16]
  40667c:	ldp	x29, x30, [sp], #32
  406680:	ret
  406684:	sub	sp, sp, #0x80
  406688:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  40668c:	ldr	w8, [x8, #3496]
  406690:	stp	x20, x19, [sp, #112]
  406694:	mov	w19, w0
  406698:	stp	x29, x30, [sp, #32]
  40669c:	stp	x28, x27, [sp, #48]
  4066a0:	stp	x26, x25, [sp, #64]
  4066a4:	stp	x24, x23, [sp, #80]
  4066a8:	stp	x22, x21, [sp, #96]
  4066ac:	add	x29, sp, #0x20
  4066b0:	cbz	w8, 406708 <clear@@Base+0x2b44>
  4066b4:	adrp	x21, 433000 <winch@@Base+0x19d5c>
  4066b8:	ldr	w8, [x21, #3856]
  4066bc:	cbz	w8, 4067b4 <clear@@Base+0x2bf0>
  4066c0:	and	w9, w19, #0xc0
  4066c4:	cmp	w9, #0x80
  4066c8:	b.ne	4067ac <clear@@Base+0x2be8>  // b.any
  4066cc:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  4066d0:	add	x9, x9, #0xf00
  4066d4:	ldrsw	x10, [x9, #28]
  4066d8:	add	w1, w10, #0x1
  4066dc:	add	x10, x9, x10
  4066e0:	cmp	w1, w8
  4066e4:	str	w1, [x9, #28]
  4066e8:	strb	w19, [x10, #32]
  4066ec:	b.lt	407124 <clear@@Base+0x3560>  // b.tstop
  4066f0:	adrp	x0, 433000 <winch@@Base+0x19d5c>
  4066f4:	add	x0, x0, #0xf20
  4066f8:	bl	405ccc <clear@@Base+0x2108>
  4066fc:	cbz	w0, 4068c0 <clear@@Base+0x2cfc>
  406700:	ldr	w20, [x21, #3856]
  406704:	b	4067d0 <clear@@Base+0x2c0c>
  406708:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  40670c:	strb	w19, [x8, #3872]
  406710:	mov	w20, #0x1                   	// #1
  406714:	adrp	x21, 433000 <winch@@Base+0x19d5c>
  406718:	ldrb	w8, [x21, #3840]
  40671c:	cmp	w8, #0x1
  406720:	b.ne	4067e4 <clear@@Base+0x2c20>  // b.any
  406724:	adrp	x19, 433000 <winch@@Base+0x19d5c>
  406728:	add	x19, x19, #0xf00
  40672c:	mov	x0, x19
  406730:	strb	wzr, [x0], #104
  406734:	bl	401830 <strlen@plt>
  406738:	sxtw	x9, w20
  40673c:	add	x10, x0, x9
  406740:	cmp	x10, #0x7ff
  406744:	b.cs	407098 <clear@@Base+0x34d4>  // b.hs, b.nlast
  406748:	mov	x8, x0
  40674c:	ldr	x0, [x19, #40]
  406750:	add	x8, x19, x8
  406754:	add	x8, x8, #0x68
  406758:	cmp	x8, x0
  40675c:	b.cc	40677c <clear@@Base+0x2bb8>  // b.lo, b.ul, b.last
  406760:	adrp	x10, 433000 <winch@@Base+0x19d5c>
  406764:	ldrb	w11, [x8]
  406768:	strb	w11, [x8, x9]
  40676c:	ldr	x0, [x10, #3880]
  406770:	sub	x8, x8, #0x1
  406774:	cmp	x8, x0
  406778:	b.cs	406764 <clear@@Base+0x2ba0>  // b.hs, b.nlast
  40677c:	cmp	w20, #0x1
  406780:	b.lt	407110 <clear@@Base+0x354c>  // b.tstop
  406784:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  406788:	add	x8, x8, #0xf20
  40678c:	adrp	x10, 433000 <winch@@Base+0x19d5c>
  406790:	ldrb	w11, [x8], #1
  406794:	strb	w11, [x0], #1
  406798:	ldr	x11, [x10, #3880]
  40679c:	add	x12, x11, x9
  4067a0:	cmp	x0, x12
  4067a4:	b.cc	406790 <clear@@Base+0x2bcc>  // b.lo, b.ul, b.last
  4067a8:	b	40710c <clear@@Base+0x3548>
  4067ac:	str	wzr, [x21, #3856]
  4067b0:	bl	403b84 <setlocale@plt+0x1ec4>
  4067b4:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4067b8:	add	x8, x8, #0xf1c
  4067bc:	mov	w20, #0x1                   	// #1
  4067c0:	str	w20, [x8]
  4067c4:	strb	w19, [x8, #4]
  4067c8:	tbnz	w19, #7, 406890 <clear@@Base+0x2ccc>
  4067cc:	str	w20, [x21, #3856]
  4067d0:	str	wzr, [x21, #3856]
  4067d4:	adrp	x21, 433000 <winch@@Base+0x19d5c>
  4067d8:	ldrb	w8, [x21, #3840]
  4067dc:	cmp	w8, #0x1
  4067e0:	b.eq	406724 <clear@@Base+0x2b60>  // b.none
  4067e4:	bl	408974 <clear@@Base+0x4db0>
  4067e8:	cmp	w20, #0x1
  4067ec:	b.ne	40707c <clear@@Base+0x34b8>  // b.any
  4067f0:	cbz	w0, 40707c <clear@@Base+0x34b8>
  4067f4:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4067f8:	ldr	x8, [x8, #3888]
  4067fc:	adrp	x9, 432000 <winch@@Base+0x18d5c>
  406800:	ldr	x9, [x9, #1160]
  406804:	mov	w10, #0x4                   	// #4
  406808:	cmp	x8, #0x0
  40680c:	cset	w11, eq  // eq = none
  406810:	lsl	w12, w11, #1
  406814:	bfi	w10, w11, #1, #1
  406818:	cmp	x8, x9
  40681c:	csel	w1, w10, w12, eq  // eq = none
  406820:	mov	w0, w19
  406824:	bl	40b7f0 <clear@@Base+0x7c2c>
  406828:	sub	w8, w0, #0x1
  40682c:	cmp	w8, #0x64
  406830:	b.hi	407074 <clear@@Base+0x34b0>  // b.pmore
  406834:	adrp	x9, 41a000 <winch@@Base+0xd5c>
  406838:	add	x9, x9, #0xaf6
  40683c:	adr	x10, 406854 <clear@@Base+0x2c90>
  406840:	ldrh	w11, [x9, x8, lsl #1]
  406844:	add	x10, x10, x11, lsl #2
  406848:	mov	w19, w0
  40684c:	mov	w0, wzr
  406850:	br	x10
  406854:	cmp	w19, #0xf
  406858:	adrp	x28, 433000 <winch@@Base+0x19d5c>
  40685c:	b.eq	406a14 <clear@@Base+0x2e50>  // b.none
  406860:	ldrb	w8, [x28, #3844]
  406864:	cbz	w8, 406a14 <clear@@Base+0x2e50>
  406868:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  40686c:	ldr	x1, [x8, #3904]
  406870:	cmp	w19, #0x12
  406874:	b.eq	407210 <clear@@Base+0x364c>  // b.none
  406878:	cmp	w19, #0x11
  40687c:	b.ne	407460 <clear@@Base+0x389c>  // b.any
  406880:	adrp	x0, 433000 <winch@@Base+0x19d5c>
  406884:	add	x0, x0, #0xf58
  406888:	bl	40bafc <clear@@Base+0x7f38>
  40688c:	b	40747c <clear@@Base+0x38b8>
  406890:	mvn	w8, w19
  406894:	tst	w8, #0xc0
  406898:	b.ne	407098 <clear@@Base+0x34d4>  // b.any
  40689c:	and	w8, w19, #0xfe
  4068a0:	cmp	w8, #0xfe
  4068a4:	b.eq	407098 <clear@@Base+0x34d4>  // b.none
  4068a8:	mov	w0, w19
  4068ac:	bl	405c58 <clear@@Base+0x2094>
  4068b0:	mov	w8, w0
  4068b4:	mov	w0, wzr
  4068b8:	str	w8, [x21, #3856]
  4068bc:	b	407128 <clear@@Base+0x3564>
  4068c0:	str	wzr, [x21, #3856]
  4068c4:	b	407098 <clear@@Base+0x34d4>
  4068c8:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4068cc:	add	x8, x8, #0xf04
  4068d0:	ldur	x22, [x8, #44]
  4068d4:	strb	wzr, [x8]
  4068d8:	cbz	x22, 407860 <clear@@Base+0x3c9c>
  4068dc:	adrp	x9, 432000 <winch@@Base+0x18d5c>
  4068e0:	ldr	w8, [x9, #1264]
  4068e4:	tbz	w8, #31, 406900 <clear@@Base+0x2d3c>
  4068e8:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4068ec:	add	x8, x8, #0xf00
  4068f0:	ldr	w10, [x8, #40]
  4068f4:	sub	w8, w10, w8
  4068f8:	sub	w8, w8, #0x68
  4068fc:	str	w8, [x9, #1264]
  406900:	ldr	x23, [x22, #16]
  406904:	adrp	x21, 433000 <winch@@Base+0x19d5c>
  406908:	cmp	w19, #0xd
  40690c:	sxtw	x19, w8
  406910:	add	x21, x21, #0xf68
  406914:	b.ne	406940 <clear@@Base+0x2d7c>  // b.any
  406918:	ldr	x23, [x23, #8]
  40691c:	cmp	x23, x22
  406920:	b.eq	407860 <clear@@Base+0x3c9c>  // b.none
  406924:	ldr	x20, [x23, #24]
  406928:	mov	x0, x21
  40692c:	mov	x2, x19
  406930:	mov	x1, x20
  406934:	bl	4019d0 <strncmp@plt>
  406938:	cbnz	w0, 406918 <clear@@Base+0x2d54>
  40693c:	b	406964 <clear@@Base+0x2da0>
  406940:	ldr	x23, [x23]
  406944:	cmp	x23, x22
  406948:	b.eq	407860 <clear@@Base+0x3c9c>  // b.none
  40694c:	ldr	x20, [x23, #24]
  406950:	mov	x0, x21
  406954:	mov	x2, x19
  406958:	mov	x1, x20
  40695c:	bl	4019d0 <strncmp@plt>
  406960:	cbnz	w0, 406940 <clear@@Base+0x2d7c>
  406964:	adrp	x21, 433000 <winch@@Base+0x19d5c>
  406968:	str	x23, [x22, #16]
  40696c:	add	x21, x21, #0xf08
  406970:	ldr	w8, [x21]
  406974:	ldr	w9, [x21, #12]
  406978:	adrp	x10, 41a000 <winch@@Base+0xd5c>
  40697c:	add	x10, x10, #0x480
  406980:	cmp	x20, #0x0
  406984:	csel	x19, x10, x20, eq  // eq = none
  406988:	cmp	w8, w9
  40698c:	str	wzr, [x21, #4]
  406990:	b.le	407248 <clear@@Base+0x3684>
  406994:	adrp	x20, 433000 <winch@@Base+0x19d5c>
  406998:	add	x20, x20, #0xf28
  40699c:	b	4069bc <clear@@Base+0x2df8>
  4069a0:	ldr	w8, [sp, #16]
  4069a4:	ldr	w9, [x21]
  4069a8:	ldr	w10, [x21, #12]
  4069ac:	sub	w8, w9, w8
  4069b0:	cmp	w8, w10
  4069b4:	str	w8, [x21]
  4069b8:	b.le	407250 <clear@@Base+0x368c>
  4069bc:	mov	x2, x20
  4069c0:	ldr	w22, [x2], #64
  4069c4:	mov	w1, #0xffffffff            	// #-1
  4069c8:	mov	x0, x20
  4069cc:	bl	405f30 <clear@@Base+0x236c>
  4069d0:	mov	x1, x0
  4069d4:	ldr	x0, [x20]
  4069d8:	add	x3, sp, #0x10
  4069dc:	sub	x4, x29, #0x4
  4069e0:	sub	w2, w22, w0
  4069e4:	bl	40844c <clear@@Base+0x4888>
  4069e8:	ldur	w8, [x29, #-4]
  4069ec:	subs	w8, w8, #0x1
  4069f0:	stur	w8, [x29, #-4]
  4069f4:	b.lt	4069a0 <clear@@Base+0x2ddc>  // b.tstop
  4069f8:	bl	403f3c <clear@@Base+0x378>
  4069fc:	ldur	w8, [x29, #-4]
  406a00:	sub	w9, w8, #0x1
  406a04:	cmp	w8, #0x0
  406a08:	stur	w9, [x29, #-4]
  406a0c:	b.gt	4069f8 <clear@@Base+0x2e34>
  406a10:	b	4069a0 <clear@@Base+0x2ddc>
  406a14:	adrp	x24, 433000 <winch@@Base+0x19d5c>
  406a18:	ldr	x0, [x24, #3896]
  406a1c:	cbz	x0, 406a28 <clear@@Base+0x2e64>
  406a20:	bl	401b20 <free@plt>
  406a24:	str	xzr, [x24, #3896]
  406a28:	bl	40c954 <clear@@Base+0x8d90>
  406a2c:	mov	x21, x0
  406a30:	bl	401830 <strlen@plt>
  406a34:	adrp	x26, 433000 <winch@@Base+0x19d5c>
  406a38:	ldr	x27, [x26, #3880]
  406a3c:	mov	x23, x0
  406a40:	ldrb	w8, [x27]
  406a44:	orr	w9, w8, #0x20
  406a48:	cmp	w9, #0x20
  406a4c:	b.eq	406a70 <clear@@Base+0x2eac>  // b.none
  406a50:	b	406a60 <clear@@Base+0x2e9c>
  406a54:	bl	408310 <clear@@Base+0x474c>
  406a58:	ldr	x27, [x26, #3880]
  406a5c:	ldrb	w8, [x27]
  406a60:	orr	w8, w8, #0x20
  406a64:	and	w8, w8, #0xff
  406a68:	cmp	w8, #0x20
  406a6c:	b.ne	406a54 <clear@@Base+0x2e90>  // b.any
  406a70:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  406a74:	add	x8, x8, #0xf68
  406a78:	cmp	x27, x8
  406a7c:	b.eq	407414 <clear@@Base+0x3850>  // b.none
  406a80:	b.ls	406aa4 <clear@@Base+0x2ee0>  // b.plast
  406a84:	adrp	x20, 433000 <winch@@Base+0x19d5c>
  406a88:	add	x20, x20, #0xf68
  406a8c:	ldrb	w8, [x20]
  406a90:	cmp	w8, #0x20
  406a94:	b.ne	407330 <clear@@Base+0x376c>  // b.any
  406a98:	add	x20, x20, #0x1
  406a9c:	cmp	x27, x20
  406aa0:	b.ne	406a8c <clear@@Base+0x2ec8>  // b.any
  406aa4:	mov	x24, x28
  406aa8:	mov	x20, x27
  406aac:	mov	x28, x24
  406ab0:	adrp	x24, 433000 <winch@@Base+0x19d5c>
  406ab4:	cbz	x20, 407414 <clear@@Base+0x3850>
  406ab8:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  406abc:	add	x8, x8, #0xf48
  406ac0:	ldr	x0, [x8, #8]
  406ac4:	str	x20, [x8]
  406ac8:	cbz	x0, 406ad4 <clear@@Base+0x2f10>
  406acc:	bl	401b20 <free@plt>
  406ad0:	ldr	x27, [x26, #3880]
  406ad4:	sub	w8, w27, w20
  406ad8:	add	w0, w8, #0x1
  406adc:	mov	w1, #0x1                   	// #1
  406ae0:	bl	402244 <setlocale@plt+0x584>
  406ae4:	adrp	x21, 433000 <winch@@Base+0x19d5c>
  406ae8:	add	x21, x21, #0xf28
  406aec:	ldr	x8, [x21]
  406af0:	mov	x1, x20
  406af4:	str	x0, [x21, #40]
  406af8:	sub	x2, x8, x20
  406afc:	bl	401c20 <strncpy@plt>
  406b00:	ldr	x8, [x21]
  406b04:	adrp	x9, 432000 <winch@@Base+0x18d5c>
  406b08:	ldrb	w22, [x8]
  406b0c:	strb	wzr, [x8]
  406b10:	ldrb	w8, [x20]
  406b14:	ldrb	w9, [x9, #1112]
  406b18:	cmp	w8, w9
  406b1c:	b.ne	407328 <clear@@Base+0x3764>  // b.any
  406b20:	add	x21, x20, #0x1
  406b24:	mov	x0, x21
  406b28:	bl	40c980 <clear@@Base+0x8dbc>
  406b2c:	cbz	x0, 407400 <clear@@Base+0x383c>
  406b30:	mov	x20, x0
  406b34:	bl	40cdf8 <clear@@Base+0x9234>
  406b38:	str	x0, [x24, #3896]
  406b3c:	mov	x0, x20
  406b40:	bl	401b20 <free@plt>
  406b44:	b	40740c <clear@@Base+0x3848>
  406b48:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  406b4c:	add	x8, x8, #0xf04
  406b50:	ldur	x19, [x8, #36]
  406b54:	add	x9, x8, #0x64
  406b58:	strb	wzr, [x8]
  406b5c:	cmp	x19, x9
  406b60:	b.eq	407208 <clear@@Base+0x3644>  // b.none
  406b64:	bl	40852c <clear@@Base+0x4968>
  406b68:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  406b6c:	ldr	x8, [x8, #3880]
  406b70:	sub	w9, w19, w8
  406b74:	sxtw	x9, w9
  406b78:	ldrb	w10, [x8, x9]
  406b7c:	strb	w10, [x8], #1
  406b80:	cbnz	w10, 406b78 <clear@@Base+0x2fb4>
  406b84:	adrp	x19, 433000 <winch@@Base+0x19d5c>
  406b88:	add	x19, x19, #0xf18
  406b8c:	ldr	x0, [x19, #16]
  406b90:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  406b94:	mov	w9, #0xffffffff            	// #-1
  406b98:	str	w9, [x8, #1264]
  406b9c:	bl	4081b8 <clear@@Base+0x45f4>
  406ba0:	ldrb	w8, [x19]
  406ba4:	ldr	x9, [x19, #16]
  406ba8:	ldrb	w10, [x19, #80]!
  406bac:	cmp	x9, x19
  406bb0:	cset	w9, eq  // eq = none
  406bb4:	cmp	w10, #0x0
  406bb8:	and	w8, w8, w9
  406bbc:	cset	w9, eq  // eq = none
  406bc0:	and	w0, w8, w9
  406bc4:	b	407128 <clear@@Base+0x3564>
  406bc8:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  406bcc:	add	x8, x8, #0xf04
  406bd0:	ldrb	w9, [x8, #100]
  406bd4:	strb	wzr, [x8]
  406bd8:	cbz	w9, 407208 <clear@@Base+0x3644>
  406bdc:	adrp	x20, 433000 <winch@@Base+0x19d5c>
  406be0:	add	x20, x20, #0xf08
  406be4:	ldr	w8, [x20]
  406be8:	ldr	w9, [x20, #12]
  406bec:	str	wzr, [x20, #4]
  406bf0:	cmp	w8, w9
  406bf4:	b.le	4072a4 <clear@@Base+0x36e0>
  406bf8:	adrp	x19, 433000 <winch@@Base+0x19d5c>
  406bfc:	add	x19, x19, #0xf28
  406c00:	b	406c20 <clear@@Base+0x305c>
  406c04:	ldr	w8, [sp, #16]
  406c08:	ldr	w9, [x20]
  406c0c:	ldr	w10, [x20, #12]
  406c10:	sub	w8, w9, w8
  406c14:	cmp	w8, w10
  406c18:	str	w8, [x20]
  406c1c:	b.le	4072ac <clear@@Base+0x36e8>
  406c20:	mov	x2, x19
  406c24:	ldr	w21, [x2], #64
  406c28:	mov	w1, #0xffffffff            	// #-1
  406c2c:	mov	x0, x19
  406c30:	bl	405f30 <clear@@Base+0x236c>
  406c34:	mov	x1, x0
  406c38:	ldr	x0, [x19]
  406c3c:	add	x3, sp, #0x10
  406c40:	sub	x4, x29, #0x4
  406c44:	sub	w2, w21, w0
  406c48:	bl	40844c <clear@@Base+0x4888>
  406c4c:	ldur	w8, [x29, #-4]
  406c50:	subs	w8, w8, #0x1
  406c54:	stur	w8, [x29, #-4]
  406c58:	b.lt	406c04 <clear@@Base+0x3040>  // b.tstop
  406c5c:	bl	403f3c <clear@@Base+0x378>
  406c60:	ldur	w8, [x29, #-4]
  406c64:	sub	w9, w8, #0x1
  406c68:	cmp	w8, #0x0
  406c6c:	stur	w9, [x29, #-4]
  406c70:	b.gt	406c5c <clear@@Base+0x3098>
  406c74:	b	406c04 <clear@@Base+0x3040>
  406c78:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  406c7c:	strb	wzr, [x8, #3844]
  406c80:	b	407120 <clear@@Base+0x355c>
  406c84:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  406c88:	strb	wzr, [x8, #3844]
  406c8c:	bl	40852c <clear@@Base+0x4968>
  406c90:	b	407124 <clear@@Base+0x3560>
  406c94:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  406c98:	add	x9, x9, #0xf04
  406c9c:	ldur	x8, [x9, #36]
  406ca0:	add	x10, x9, #0x64
  406ca4:	strb	wzr, [x9]
  406ca8:	cmp	x8, x10
  406cac:	b.ls	406cd8 <clear@@Base+0x3114>  // b.plast
  406cb0:	adrp	x19, 433000 <winch@@Base+0x19d5c>
  406cb4:	add	x19, x19, #0xf28
  406cb8:	ldurb	w9, [x8, #-1]
  406cbc:	cmp	w9, #0x20
  406cc0:	b.ne	406cd8 <clear@@Base+0x3114>  // b.any
  406cc4:	bl	40852c <clear@@Base+0x4968>
  406cc8:	mov	x9, x19
  406ccc:	ldr	x8, [x9], #64
  406cd0:	cmp	x8, x9
  406cd4:	b.hi	406cb8 <clear@@Base+0x30f4>  // b.pmore
  406cd8:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  406cdc:	add	x9, x9, #0xf68
  406ce0:	cmp	x8, x9
  406ce4:	b.ls	407124 <clear@@Base+0x3560>  // b.plast
  406ce8:	adrp	x19, 433000 <winch@@Base+0x19d5c>
  406cec:	add	x19, x19, #0xf28
  406cf0:	ldurb	w8, [x8, #-1]
  406cf4:	cmp	w8, #0x20
  406cf8:	b.eq	407124 <clear@@Base+0x3560>  // b.none
  406cfc:	bl	40852c <clear@@Base+0x4968>
  406d00:	mov	x9, x19
  406d04:	ldr	x8, [x9], #64
  406d08:	mov	w0, wzr
  406d0c:	cmp	x8, x9
  406d10:	b.hi	406cf0 <clear@@Base+0x312c>  // b.pmore
  406d14:	b	407128 <clear@@Base+0x3564>
  406d18:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  406d1c:	adrp	x19, 433000 <winch@@Base+0x19d5c>
  406d20:	strb	wzr, [x8, #3844]
  406d24:	ldr	x8, [x19, #3880]
  406d28:	ldrb	w8, [x8]
  406d2c:	cbz	w8, 407124 <clear@@Base+0x3560>
  406d30:	cmp	w8, #0x20
  406d34:	b.eq	406d4c <clear@@Base+0x3188>  // b.none
  406d38:	bl	408310 <clear@@Base+0x474c>
  406d3c:	ldr	x8, [x19, #3880]
  406d40:	ldrb	w8, [x8]
  406d44:	cbnz	w8, 406d30 <clear@@Base+0x316c>
  406d48:	b	407124 <clear@@Base+0x3560>
  406d4c:	bl	408310 <clear@@Base+0x474c>
  406d50:	ldr	x8, [x19, #3880]
  406d54:	mov	w0, wzr
  406d58:	ldrb	w8, [x8]
  406d5c:	cmp	w8, #0x20
  406d60:	b.eq	406d4c <clear@@Base+0x3188>  // b.none
  406d64:	b	407128 <clear@@Base+0x3564>
  406d68:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  406d6c:	mov	w0, wzr
  406d70:	strb	wzr, [x8, #3844]
  406d74:	b	407128 <clear@@Base+0x3564>
  406d78:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  406d7c:	add	x8, x8, #0xf04
  406d80:	ldur	x9, [x8, #36]
  406d84:	strb	wzr, [x8]
  406d88:	ldrb	w8, [x9]
  406d8c:	cbz	w8, 407124 <clear@@Base+0x3560>
  406d90:	bl	408310 <clear@@Base+0x474c>
  406d94:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  406d98:	add	x8, x8, #0xf28
  406d9c:	ldr	x19, [x8], #64
  406da0:	cmp	x19, x8
  406da4:	b.eq	407124 <clear@@Base+0x3560>  // b.none
  406da8:	bl	40852c <clear@@Base+0x4968>
  406dac:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  406db0:	ldr	x9, [x8, #3880]
  406db4:	sub	w10, w19, w9
  406db8:	sxtw	x10, w10
  406dbc:	ldrb	w11, [x9, x10]
  406dc0:	strb	w11, [x9], #1
  406dc4:	cbnz	w11, 406dbc <clear@@Base+0x31f8>
  406dc8:	ldr	x0, [x8, #3880]
  406dcc:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  406dd0:	mov	w9, #0xffffffff            	// #-1
  406dd4:	str	w9, [x8, #1264]
  406dd8:	bl	4081b8 <clear@@Base+0x45f4>
  406ddc:	b	407124 <clear@@Base+0x3560>
  406de0:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  406de4:	add	x8, x8, #0xf04
  406de8:	ldr	w9, [x8, #4]
  406dec:	ldr	w10, [x8, #16]
  406df0:	strb	wzr, [x8]
  406df4:	str	wzr, [x8, #8]
  406df8:	cmp	w9, w10
  406dfc:	b.le	40721c <clear@@Base+0x3658>
  406e00:	adrp	x19, 433000 <winch@@Base+0x19d5c>
  406e04:	adrp	x20, 433000 <winch@@Base+0x19d5c>
  406e08:	add	x19, x19, #0xf28
  406e0c:	add	x20, x20, #0xf08
  406e10:	b	406e30 <clear@@Base+0x326c>
  406e14:	ldr	w8, [sp, #16]
  406e18:	ldr	w9, [x20]
  406e1c:	ldr	w10, [x20, #12]
  406e20:	sub	w8, w9, w8
  406e24:	cmp	w8, w10
  406e28:	str	w8, [x20]
  406e2c:	b.le	407224 <clear@@Base+0x3660>
  406e30:	mov	x2, x19
  406e34:	ldr	w21, [x2], #64
  406e38:	mov	w1, #0xffffffff            	// #-1
  406e3c:	mov	x0, x19
  406e40:	bl	405f30 <clear@@Base+0x236c>
  406e44:	mov	x1, x0
  406e48:	ldr	x0, [x19]
  406e4c:	add	x3, sp, #0x10
  406e50:	sub	x4, x29, #0x4
  406e54:	sub	w2, w21, w0
  406e58:	bl	40844c <clear@@Base+0x4888>
  406e5c:	ldur	w8, [x29, #-4]
  406e60:	subs	w8, w8, #0x1
  406e64:	stur	w8, [x29, #-4]
  406e68:	b.lt	406e14 <clear@@Base+0x3250>  // b.tstop
  406e6c:	bl	403f3c <clear@@Base+0x378>
  406e70:	ldur	w8, [x29, #-4]
  406e74:	sub	w9, w8, #0x1
  406e78:	cmp	w8, #0x0
  406e7c:	stur	w9, [x29, #-4]
  406e80:	b.gt	406e6c <clear@@Base+0x32a8>
  406e84:	b	406e14 <clear@@Base+0x3250>
  406e88:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  406e8c:	add	x8, x8, #0xf04
  406e90:	ldur	x9, [x8, #36]
  406e94:	strb	wzr, [x8]
  406e98:	ldrb	w8, [x9]
  406e9c:	cbz	w8, 407124 <clear@@Base+0x3560>
  406ea0:	adrp	x19, 433000 <winch@@Base+0x19d5c>
  406ea4:	bl	408310 <clear@@Base+0x474c>
  406ea8:	ldr	x8, [x19, #3880]
  406eac:	mov	w0, wzr
  406eb0:	ldrb	w8, [x8]
  406eb4:	cbnz	w8, 406ea4 <clear@@Base+0x32e0>
  406eb8:	b	407128 <clear@@Base+0x3564>
  406ebc:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  406ec0:	add	x8, x8, #0xf04
  406ec4:	ldur	x19, [x8, #36]
  406ec8:	add	x9, x8, #0x64
  406ecc:	mov	w0, wzr
  406ed0:	strb	wzr, [x8]
  406ed4:	cmp	x19, x9
  406ed8:	b.ls	407128 <clear@@Base+0x3564>  // b.plast
  406edc:	ldurb	w8, [x19, #-1]
  406ee0:	adrp	x23, 433000 <winch@@Base+0x19d5c>
  406ee4:	adrp	x20, 433000 <winch@@Base+0x19d5c>
  406ee8:	adrp	x21, 432000 <winch@@Base+0x18d5c>
  406eec:	mov	w22, #0xffffffff            	// #-1
  406ef0:	add	x23, x23, #0xf28
  406ef4:	cmp	w8, #0x20
  406ef8:	b.ne	406f48 <clear@@Base+0x3384>  // b.any
  406efc:	bl	40852c <clear@@Base+0x4968>
  406f00:	ldr	x8, [x20, #3880]
  406f04:	sub	w9, w19, w8
  406f08:	sxtw	x9, w9
  406f0c:	ldrb	w10, [x8, x9]
  406f10:	strb	w10, [x8], #1
  406f14:	cbnz	w10, 406f0c <clear@@Base+0x3348>
  406f18:	ldr	x0, [x23]
  406f1c:	str	w22, [x21, #1264]
  406f20:	bl	4081b8 <clear@@Base+0x45f4>
  406f24:	mov	x8, x23
  406f28:	ldr	x19, [x8], #64
  406f2c:	cmp	x19, x8
  406f30:	b.ls	407124 <clear@@Base+0x3560>  // b.plast
  406f34:	ldurb	w8, [x19, #-1]
  406f38:	mov	w0, wzr
  406f3c:	cmp	w8, #0x20
  406f40:	b.eq	406efc <clear@@Base+0x3338>  // b.none
  406f44:	b	407128 <clear@@Base+0x3564>
  406f48:	bl	40852c <clear@@Base+0x4968>
  406f4c:	ldr	x8, [x20, #3880]
  406f50:	sub	w9, w19, w8
  406f54:	sxtw	x9, w9
  406f58:	ldrb	w10, [x8, x9]
  406f5c:	strb	w10, [x8], #1
  406f60:	cbnz	w10, 406f58 <clear@@Base+0x3394>
  406f64:	ldr	x0, [x23]
  406f68:	str	w22, [x21, #1264]
  406f6c:	bl	4081b8 <clear@@Base+0x45f4>
  406f70:	mov	x8, x23
  406f74:	ldr	x19, [x8], #64
  406f78:	cmp	x19, x8
  406f7c:	b.ls	407124 <clear@@Base+0x3560>  // b.plast
  406f80:	ldurb	w8, [x19, #-1]
  406f84:	mov	w0, wzr
  406f88:	cmp	w8, #0x20
  406f8c:	b.ne	406f48 <clear@@Base+0x3384>  // b.any
  406f90:	b	407128 <clear@@Base+0x3564>
  406f94:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  406f98:	add	x8, x8, #0xf04
  406f9c:	ldur	x9, [x8, #36]
  406fa0:	strb	wzr, [x8]
  406fa4:	adrp	x19, 433000 <winch@@Base+0x19d5c>
  406fa8:	add	x19, x19, #0xf28
  406fac:	ldrb	w8, [x9]
  406fb0:	adrp	x20, 433000 <winch@@Base+0x19d5c>
  406fb4:	adrp	x21, 432000 <winch@@Base+0x18d5c>
  406fb8:	mov	w22, #0xffffffff            	// #-1
  406fbc:	cmp	w8, #0x20
  406fc0:	b.ne	407020 <clear@@Base+0x345c>  // b.any
  406fc4:	b	406fd8 <clear@@Base+0x3414>
  406fc8:	ldrb	w8, [x8]
  406fcc:	mov	w0, wzr
  406fd0:	cmp	w8, #0x20
  406fd4:	b.ne	407128 <clear@@Base+0x3564>  // b.any
  406fd8:	bl	408310 <clear@@Base+0x474c>
  406fdc:	mov	x8, x19
  406fe0:	ldr	x23, [x8], #64
  406fe4:	cmp	x23, x8
  406fe8:	b.eq	406fc8 <clear@@Base+0x3404>  // b.none
  406fec:	bl	40852c <clear@@Base+0x4968>
  406ff0:	ldr	x8, [x20, #3880]
  406ff4:	sub	w9, w23, w8
  406ff8:	sxtw	x9, w9
  406ffc:	ldrb	w10, [x8, x9]
  407000:	strb	w10, [x8], #1
  407004:	cbnz	w10, 406ffc <clear@@Base+0x3438>
  407008:	ldr	x0, [x20, #3880]
  40700c:	str	w22, [x21, #1264]
  407010:	bl	4081b8 <clear@@Base+0x45f4>
  407014:	ldr	x8, [x20, #3880]
  407018:	b	406fc8 <clear@@Base+0x3404>
  40701c:	ldrb	w8, [x8]
  407020:	orr	w8, w8, #0x20
  407024:	and	w8, w8, #0xff
  407028:	cmp	w8, #0x20
  40702c:	b.eq	407124 <clear@@Base+0x3560>  // b.none
  407030:	bl	408310 <clear@@Base+0x474c>
  407034:	mov	x8, x19
  407038:	ldr	x23, [x8], #64
  40703c:	cmp	x23, x8
  407040:	b.eq	40701c <clear@@Base+0x3458>  // b.none
  407044:	bl	40852c <clear@@Base+0x4968>
  407048:	ldr	x8, [x20, #3880]
  40704c:	sub	w9, w23, w8
  407050:	sxtw	x9, w9
  407054:	ldrb	w10, [x8, x9]
  407058:	strb	w10, [x8], #1
  40705c:	cbnz	w10, 407054 <clear@@Base+0x3490>
  407060:	ldr	x0, [x20, #3880]
  407064:	str	w22, [x21, #1264]
  407068:	bl	4081b8 <clear@@Base+0x45f4>
  40706c:	ldr	x8, [x20, #3880]
  407070:	b	40701c <clear@@Base+0x3458>
  407074:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  407078:	strb	wzr, [x8, #3844]
  40707c:	adrp	x0, 433000 <winch@@Base+0x19d5c>
  407080:	add	x0, x0, #0xf68
  407084:	bl	401830 <strlen@plt>
  407088:	sxtw	x9, w20
  40708c:	add	x10, x0, x9
  407090:	cmp	x10, #0x7ff
  407094:	b.cc	4070a4 <clear@@Base+0x34e0>  // b.lo, b.ul, b.last
  407098:	bl	403b84 <setlocale@plt+0x1ec4>
  40709c:	mov	w0, #0x2                   	// #2
  4070a0:	b	407128 <clear@@Base+0x3564>
  4070a4:	adrp	x10, 433000 <winch@@Base+0x19d5c>
  4070a8:	add	x10, x10, #0xf00
  4070ac:	mov	x8, x0
  4070b0:	ldr	x0, [x10, #40]
  4070b4:	add	x8, x10, x8
  4070b8:	add	x8, x8, #0x68
  4070bc:	cmp	x8, x0
  4070c0:	b.cc	4070e0 <clear@@Base+0x351c>  // b.lo, b.ul, b.last
  4070c4:	adrp	x10, 433000 <winch@@Base+0x19d5c>
  4070c8:	ldrb	w11, [x8]
  4070cc:	strb	w11, [x8, x9]
  4070d0:	ldr	x0, [x10, #3880]
  4070d4:	sub	x8, x8, #0x1
  4070d8:	cmp	x8, x0
  4070dc:	b.cs	4070c8 <clear@@Base+0x3504>  // b.hs, b.nlast
  4070e0:	cmp	w20, #0x1
  4070e4:	b.lt	407110 <clear@@Base+0x354c>  // b.tstop
  4070e8:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4070ec:	add	x8, x8, #0xf20
  4070f0:	adrp	x10, 433000 <winch@@Base+0x19d5c>
  4070f4:	ldrb	w11, [x8], #1
  4070f8:	strb	w11, [x0], #1
  4070fc:	ldr	x11, [x10, #3880]
  407100:	add	x12, x11, x9
  407104:	cmp	x0, x12
  407108:	b.cc	4070f4 <clear@@Base+0x3530>  // b.lo, b.ul, b.last
  40710c:	mov	x0, x11
  407110:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  407114:	mov	w9, #0xffffffff            	// #-1
  407118:	str	w9, [x8, #1264]
  40711c:	bl	4081b8 <clear@@Base+0x45f4>
  407120:	bl	408310 <clear@@Base+0x474c>
  407124:	mov	w0, wzr
  407128:	ldp	x20, x19, [sp, #112]
  40712c:	ldp	x22, x21, [sp, #96]
  407130:	ldp	x24, x23, [sp, #80]
  407134:	ldp	x26, x25, [sp, #64]
  407138:	ldp	x28, x27, [sp, #48]
  40713c:	ldp	x29, x30, [sp, #32]
  407140:	add	sp, sp, #0x80
  407144:	ret
  407148:	mov	w8, #0x1                   	// #1
  40714c:	mov	w0, wzr
  407150:	strb	w8, [x21, #3840]
  407154:	b	407128 <clear@@Base+0x3564>
  407158:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  40715c:	add	x8, x8, #0xf04
  407160:	ldrb	w9, [x8, #100]
  407164:	strb	wzr, [x8]
  407168:	cbz	w9, 407208 <clear@@Base+0x3644>
  40716c:	adrp	x20, 433000 <winch@@Base+0x19d5c>
  407170:	add	x20, x20, #0xf08
  407174:	ldr	w8, [x20]
  407178:	ldr	w9, [x20, #12]
  40717c:	str	wzr, [x20, #4]
  407180:	cmp	w8, w9
  407184:	b.le	4072e8 <clear@@Base+0x3724>
  407188:	adrp	x19, 433000 <winch@@Base+0x19d5c>
  40718c:	add	x19, x19, #0xf28
  407190:	b	4071b0 <clear@@Base+0x35ec>
  407194:	ldr	w8, [sp, #16]
  407198:	ldr	w9, [x20]
  40719c:	ldr	w10, [x20, #12]
  4071a0:	sub	w8, w9, w8
  4071a4:	cmp	w8, w10
  4071a8:	str	w8, [x20]
  4071ac:	b.le	4072f0 <clear@@Base+0x372c>
  4071b0:	mov	x2, x19
  4071b4:	ldr	w21, [x2], #64
  4071b8:	mov	w1, #0xffffffff            	// #-1
  4071bc:	mov	x0, x19
  4071c0:	bl	405f30 <clear@@Base+0x236c>
  4071c4:	mov	x1, x0
  4071c8:	ldr	x0, [x19]
  4071cc:	add	x3, sp, #0x10
  4071d0:	sub	x4, x29, #0x4
  4071d4:	sub	w2, w21, w0
  4071d8:	bl	40844c <clear@@Base+0x4888>
  4071dc:	ldur	w8, [x29, #-4]
  4071e0:	subs	w8, w8, #0x1
  4071e4:	stur	w8, [x29, #-4]
  4071e8:	b.lt	407194 <clear@@Base+0x35d0>  // b.tstop
  4071ec:	bl	403f3c <clear@@Base+0x378>
  4071f0:	ldur	w8, [x29, #-4]
  4071f4:	sub	w9, w8, #0x1
  4071f8:	cmp	w8, #0x0
  4071fc:	stur	w9, [x29, #-4]
  407200:	b.gt	4071ec <clear@@Base+0x3628>
  407204:	b	407194 <clear@@Base+0x35d0>
  407208:	mov	w0, #0x1                   	// #1
  40720c:	b	407128 <clear@@Base+0x3564>
  407210:	adrp	x0, 433000 <winch@@Base+0x19d5c>
  407214:	add	x0, x0, #0xf58
  407218:	b	407478 <clear@@Base+0x38b4>
  40721c:	mov	x8, xzr
  407220:	b	40722c <clear@@Base+0x3668>
  407224:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  407228:	ldrsw	x8, [x8, #3852]
  40722c:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  407230:	add	x9, x9, #0xf00
  407234:	add	x8, x9, x8
  407238:	add	x0, x8, #0x68
  40723c:	str	x0, [x9, #40]
  407240:	bl	4081b8 <clear@@Base+0x45f4>
  407244:	b	407124 <clear@@Base+0x3560>
  407248:	mov	x8, xzr
  40724c:	b	407258 <clear@@Base+0x3694>
  407250:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  407254:	ldrsw	x8, [x8, #3852]
  407258:	adrp	x21, 433000 <winch@@Base+0x19d5c>
  40725c:	add	x21, x21, #0xf28
  407260:	add	x20, x21, #0x40
  407264:	add	x8, x20, x8
  407268:	str	x8, [x21]
  40726c:	bl	403be0 <clear@@Base+0x1c>
  407270:	mov	x0, x20
  407274:	mov	x1, x19
  407278:	bl	401b50 <strcpy@plt>
  40727c:	ldrb	w8, [x21, #64]
  407280:	str	x20, [x21]
  407284:	cbz	w8, 407124 <clear@@Base+0x3560>
  407288:	adrp	x19, 433000 <winch@@Base+0x19d5c>
  40728c:	bl	408310 <clear@@Base+0x474c>
  407290:	ldr	x8, [x19, #3880]
  407294:	mov	w0, wzr
  407298:	ldrb	w8, [x8]
  40729c:	cbnz	w8, 40728c <clear@@Base+0x36c8>
  4072a0:	b	407128 <clear@@Base+0x3564>
  4072a4:	mov	x8, xzr
  4072a8:	b	4072b4 <clear@@Base+0x36f0>
  4072ac:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4072b0:	ldrsw	x8, [x8, #3852]
  4072b4:	adrp	x19, 433000 <winch@@Base+0x19d5c>
  4072b8:	add	x19, x19, #0xf00
  4072bc:	add	x8, x19, x8
  4072c0:	adrp	x9, 432000 <winch@@Base+0x18d5c>
  4072c4:	mov	w10, #0xffffffff            	// #-1
  4072c8:	add	x0, x8, #0x68
  4072cc:	str	x0, [x19, #40]
  4072d0:	strb	wzr, [x8, #104]
  4072d4:	str	w10, [x9, #1264]
  4072d8:	bl	4081b8 <clear@@Base+0x45f4>
  4072dc:	ldr	w8, [x19, #24]
  4072e0:	and	w0, w8, #0x1
  4072e4:	b	407128 <clear@@Base+0x3564>
  4072e8:	mov	x8, xzr
  4072ec:	b	4072f8 <clear@@Base+0x3734>
  4072f0:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4072f4:	ldrsw	x8, [x8, #3852]
  4072f8:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  4072fc:	add	x9, x9, #0xf00
  407300:	add	x8, x9, x8
  407304:	adrp	x10, 432000 <winch@@Base+0x18d5c>
  407308:	mov	w11, #0xffffffff            	// #-1
  40730c:	add	x0, x8, #0x68
  407310:	str	x0, [x9, #40]
  407314:	strb	wzr, [x8, #104]
  407318:	str	w11, [x10, #1264]
  40731c:	bl	4081b8 <clear@@Base+0x45f4>
  407320:	mov	w0, #0x1                   	// #1
  407324:	b	407128 <clear@@Base+0x3564>
  407328:	mov	x0, x20
  40732c:	b	407404 <clear@@Base+0x3840>
  407330:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  407334:	adrp	x9, 432000 <winch@@Base+0x18d5c>
  407338:	mov	x24, x28
  40733c:	ldrb	w28, [x8, #1116]
  407340:	ldrb	w8, [x9, #1112]
  407344:	cmp	w23, #0x0
  407348:	str	w8, [sp, #12]
  40734c:	b.le	407868 <clear@@Base+0x3ca4>
  407350:	mov	x9, #0xffffffff00000000    	// #-4294967296
  407354:	sxtw	x22, w23
  407358:	add	x9, x9, x23, lsl #32
  40735c:	adrp	x23, 433000 <winch@@Base+0x19d5c>
  407360:	mov	w8, wzr
  407364:	mov	w25, wzr
  407368:	asr	x9, x9, #32
  40736c:	add	x23, x23, #0xf68
  407370:	str	x9, [sp]
  407374:	b	407388 <clear@@Base+0x37c4>
  407378:	mov	w8, wzr
  40737c:	add	x23, x23, #0x1
  407380:	cmp	x23, x27
  407384:	b.cs	406aac <clear@@Base+0x2ee8>  // b.hs, b.nlast
  407388:	cbnz	w8, 407378 <clear@@Base+0x37b4>
  40738c:	add	x8, x23, x22
  407390:	cmp	x8, x27
  407394:	b.cs	4073ac <clear@@Base+0x37e8>  // b.hs, b.nlast
  407398:	mov	x0, x23
  40739c:	mov	x1, x21
  4073a0:	mov	x2, x22
  4073a4:	bl	4019d0 <strncmp@plt>
  4073a8:	cbz	w0, 4073dc <clear@@Base+0x3818>
  4073ac:	ldrb	w9, [x23]
  4073b0:	cbz	w25, 4073c4 <clear@@Base+0x3800>
  4073b4:	cmp	w9, w28
  4073b8:	mov	w8, wzr
  4073bc:	csel	w25, wzr, w25, eq  // eq = none
  4073c0:	b	40737c <clear@@Base+0x37b8>
  4073c4:	ldr	w8, [sp, #12]
  4073c8:	cmp	w9, w8
  4073cc:	b.ne	4073ec <clear@@Base+0x3828>  // b.any
  4073d0:	mov	w8, wzr
  4073d4:	mov	w25, #0x1                   	// #1
  4073d8:	b	40737c <clear@@Base+0x37b8>
  4073dc:	ldr	x8, [sp]
  4073e0:	add	x23, x23, x8
  4073e4:	mov	w8, #0x1                   	// #1
  4073e8:	b	40737c <clear@@Base+0x37b8>
  4073ec:	cmp	w9, #0x20
  4073f0:	mov	w25, wzr
  4073f4:	mov	w8, wzr
  4073f8:	csinc	x20, x20, x23, ne  // ne = any
  4073fc:	b	40737c <clear@@Base+0x37b8>
  407400:	mov	x0, x21
  407404:	bl	40cdf8 <clear@@Base+0x9234>
  407408:	str	x0, [x24, #3896]
  40740c:	ldr	x8, [x26, #3880]
  407410:	strb	w22, [x8]
  407414:	ldr	x20, [x24, #3896]
  407418:	cbz	x20, 407860 <clear@@Base+0x3c9c>
  40741c:	cmp	w19, #0xf
  407420:	b.eq	407480 <clear@@Base+0x38bc>  // b.none
  407424:	adrp	x0, 433000 <winch@@Base+0x19d5c>
  407428:	add	x0, x0, #0xf04
  40742c:	mov	w8, #0x1                   	// #1
  407430:	strb	w8, [x0], #84
  407434:	mov	x1, x20
  407438:	bl	40b974 <clear@@Base+0x7db0>
  40743c:	cmp	w19, #0x12
  407440:	b.eq	40746c <clear@@Base+0x38a8>  // b.none
  407444:	cmp	w19, #0x11
  407448:	b.ne	407460 <clear@@Base+0x389c>  // b.any
  40744c:	adrp	x0, 433000 <winch@@Base+0x19d5c>
  407450:	add	x0, x0, #0xf58
  407454:	mov	x1, xzr
  407458:	bl	40bafc <clear@@Base+0x7f38>
  40745c:	b	40747c <clear@@Base+0x38b8>
  407460:	adrp	x20, 41a000 <winch@@Base+0xd5c>
  407464:	add	x20, x20, #0xbf5
  407468:	b	407480 <clear@@Base+0x38bc>
  40746c:	adrp	x0, 433000 <winch@@Base+0x19d5c>
  407470:	add	x0, x0, #0xf58
  407474:	mov	x1, xzr
  407478:	bl	40bb68 <clear@@Base+0x7fa4>
  40747c:	mov	x20, x0
  407480:	adrp	x22, 433000 <winch@@Base+0x19d5c>
  407484:	add	x22, x22, #0xf28
  407488:	ldr	x24, [x22]
  40748c:	ldr	x8, [x22, #32]
  407490:	str	x20, [x22, #24]
  407494:	cmp	x24, x8
  407498:	b.ls	407508 <clear@@Base+0x3944>  // b.plast
  40749c:	adrp	x19, 433000 <winch@@Base+0x19d5c>
  4074a0:	add	x19, x19, #0xf68
  4074a4:	adrp	x20, 433000 <winch@@Base+0x19d5c>
  4074a8:	adrp	x21, 432000 <winch@@Base+0x18d5c>
  4074ac:	mov	w23, #0xffffffff            	// #-1
  4074b0:	b	4074c0 <clear@@Base+0x38fc>
  4074b4:	mov	x24, x19
  4074b8:	cmp	x24, x8
  4074bc:	b.ls	407500 <clear@@Base+0x393c>  // b.plast
  4074c0:	cmp	x24, x19
  4074c4:	b.eq	4074b4 <clear@@Base+0x38f0>  // b.none
  4074c8:	bl	40852c <clear@@Base+0x4968>
  4074cc:	ldr	x8, [x20, #3880]
  4074d0:	sub	w9, w24, w8
  4074d4:	sxtw	x9, w9
  4074d8:	ldrb	w10, [x8, x9]
  4074dc:	strb	w10, [x8], #1
  4074e0:	cbnz	w10, 4074d8 <clear@@Base+0x3914>
  4074e4:	ldr	x0, [x22]
  4074e8:	str	w23, [x21, #1264]
  4074ec:	bl	4081b8 <clear@@Base+0x45f4>
  4074f0:	ldr	x24, [x22]
  4074f4:	ldr	x8, [x22, #32]
  4074f8:	cmp	x24, x8
  4074fc:	b.hi	4074c0 <clear@@Base+0x38fc>  // b.pmore
  407500:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  407504:	ldr	x20, [x8, #3904]
  407508:	cbz	x20, 4075ec <clear@@Base+0x3a28>
  40750c:	mov	x0, x20
  407510:	bl	401830 <strlen@plt>
  407514:	str	x20, [sp, #16]
  407518:	ldrb	w8, [x20]
  40751c:	cbz	w8, 4076f8 <clear@@Base+0x3b34>
  407520:	adrp	x21, 433000 <winch@@Base+0x19d5c>
  407524:	adrp	x23, 433000 <winch@@Base+0x19d5c>
  407528:	add	x19, x20, x0
  40752c:	add	x21, x21, #0xf68
  407530:	add	x23, x23, #0xf00
  407534:	adrp	x24, 433000 <winch@@Base+0x19d5c>
  407538:	adrp	x25, 432000 <winch@@Base+0x18d5c>
  40753c:	mov	w26, #0xffffffff            	// #-1
  407540:	b	40755c <clear@@Base+0x3998>
  407544:	str	w26, [x25, #1264]
  407548:	bl	4081b8 <clear@@Base+0x45f4>
  40754c:	bl	408310 <clear@@Base+0x474c>
  407550:	ldr	x20, [sp, #16]
  407554:	ldrb	w8, [x20]
  407558:	cbz	w8, 4076ec <clear@@Base+0x3b28>
  40755c:	add	x0, sp, #0x10
  407560:	mov	w1, #0x1                   	// #1
  407564:	mov	x2, x19
  407568:	bl	405f30 <clear@@Base+0x236c>
  40756c:	ldr	x28, [sp, #16]
  407570:	mov	x0, x21
  407574:	sub	x27, x28, x20
  407578:	bl	401830 <strlen@plt>
  40757c:	sxtw	x9, w27
  407580:	add	x10, x9, x0
  407584:	cmp	x10, #0x7fe
  407588:	b.hi	4076dc <clear@@Base+0x3b18>  // b.pmore
  40758c:	mov	x8, x0
  407590:	ldr	x0, [x23, #40]
  407594:	add	x8, x23, x8
  407598:	add	x8, x8, #0x68
  40759c:	cmp	x8, x0
  4075a0:	b.cc	4075c4 <clear@@Base+0x3a00>  // b.lo, b.ul, b.last
  4075a4:	sub	w10, w28, w20
  4075a8:	sxtw	x10, w10
  4075ac:	ldrb	w11, [x8]
  4075b0:	strb	w11, [x8, x10]
  4075b4:	ldr	x0, [x24, #3880]
  4075b8:	sub	x8, x8, #0x1
  4075bc:	cmp	x8, x0
  4075c0:	b.cs	4075ac <clear@@Base+0x39e8>  // b.hs, b.nlast
  4075c4:	cmp	w27, #0x1
  4075c8:	b.lt	407544 <clear@@Base+0x3980>  // b.tstop
  4075cc:	ldrb	w8, [x20], #1
  4075d0:	strb	w8, [x0], #1
  4075d4:	ldr	x8, [x24, #3880]
  4075d8:	add	x10, x8, x9
  4075dc:	cmp	x0, x10
  4075e0:	b.cc	4075cc <clear@@Base+0x3a08>  // b.lo, b.ul, b.last
  4075e4:	mov	x0, x8
  4075e8:	b	407544 <clear@@Base+0x3980>
  4075ec:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4075f0:	add	x8, x8, #0xf04
  4075f4:	ldur	x20, [x8, #76]
  4075f8:	strb	wzr, [x8]
  4075fc:	mov	x0, x20
  407600:	bl	401830 <strlen@plt>
  407604:	str	x20, [sp, #16]
  407608:	ldrb	w8, [x20]
  40760c:	cbz	w8, 407124 <clear@@Base+0x3560>
  407610:	adrp	x21, 433000 <winch@@Base+0x19d5c>
  407614:	adrp	x22, 433000 <winch@@Base+0x19d5c>
  407618:	add	x19, x20, x0
  40761c:	add	x21, x21, #0xf68
  407620:	add	x22, x22, #0xf00
  407624:	adrp	x23, 433000 <winch@@Base+0x19d5c>
  407628:	adrp	x24, 432000 <winch@@Base+0x18d5c>
  40762c:	mov	w25, #0xffffffff            	// #-1
  407630:	b	40764c <clear@@Base+0x3a88>
  407634:	str	w25, [x24, #1264]
  407638:	bl	4081b8 <clear@@Base+0x45f4>
  40763c:	bl	408310 <clear@@Base+0x474c>
  407640:	ldr	x20, [sp, #16]
  407644:	ldrb	w8, [x20]
  407648:	cbz	w8, 407124 <clear@@Base+0x3560>
  40764c:	add	x0, sp, #0x10
  407650:	mov	w1, #0x1                   	// #1
  407654:	mov	x2, x19
  407658:	bl	405f30 <clear@@Base+0x236c>
  40765c:	ldr	x27, [sp, #16]
  407660:	mov	x0, x21
  407664:	sub	x26, x27, x20
  407668:	bl	401830 <strlen@plt>
  40766c:	sxtw	x9, w26
  407670:	add	x10, x9, x0
  407674:	cmp	x10, #0x7fe
  407678:	b.hi	407854 <clear@@Base+0x3c90>  // b.pmore
  40767c:	mov	x8, x0
  407680:	ldr	x0, [x22, #40]
  407684:	add	x8, x22, x8
  407688:	add	x8, x8, #0x68
  40768c:	cmp	x8, x0
  407690:	b.cc	4076b4 <clear@@Base+0x3af0>  // b.lo, b.ul, b.last
  407694:	sub	w10, w27, w20
  407698:	sxtw	x10, w10
  40769c:	ldrb	w11, [x8]
  4076a0:	strb	w11, [x8, x10]
  4076a4:	ldr	x0, [x23, #3880]
  4076a8:	sub	x8, x8, #0x1
  4076ac:	cmp	x8, x0
  4076b0:	b.cs	40769c <clear@@Base+0x3ad8>  // b.hs, b.nlast
  4076b4:	cmp	w26, #0x1
  4076b8:	b.lt	407634 <clear@@Base+0x3a70>  // b.tstop
  4076bc:	ldrb	w8, [x20], #1
  4076c0:	strb	w8, [x0], #1
  4076c4:	ldr	x8, [x23, #3880]
  4076c8:	add	x10, x8, x9
  4076cc:	cmp	x0, x10
  4076d0:	b.cc	4076bc <clear@@Base+0x3af8>  // b.lo, b.ul, b.last
  4076d4:	mov	x0, x8
  4076d8:	b	407634 <clear@@Base+0x3a70>
  4076dc:	bl	403b84 <setlocale@plt+0x1ec4>
  4076e0:	bl	403b84 <setlocale@plt+0x1ec4>
  4076e4:	adrp	x28, 433000 <winch@@Base+0x19d5c>
  4076e8:	b	40785c <clear@@Base+0x3c98>
  4076ec:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4076f0:	ldr	x20, [x8, #3904]
  4076f4:	adrp	x28, 433000 <winch@@Base+0x19d5c>
  4076f8:	mov	x0, x20
  4076fc:	bl	40d740 <clear@@Base+0x9b7c>
  407700:	cbz	w0, 407128 <clear@@Base+0x3564>
  407704:	ldr	x19, [x22], #64
  407708:	cmp	x19, x22
  40770c:	b.ls	407758 <clear@@Base+0x3b94>  // b.plast
  407710:	adrp	x9, 432000 <winch@@Base+0x18d5c>
  407714:	ldurb	w8, [x19, #-1]
  407718:	ldrb	w9, [x9, #1116]
  40771c:	cmp	w8, w9
  407720:	b.ne	407758 <clear@@Base+0x3b94>  // b.any
  407724:	bl	40852c <clear@@Base+0x4968>
  407728:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  40772c:	ldr	x9, [x8, #3880]
  407730:	sub	w10, w19, w9
  407734:	sxtw	x10, w10
  407738:	ldrb	w11, [x9, x10]
  40773c:	strb	w11, [x9], #1
  407740:	cbnz	w11, 407738 <clear@@Base+0x3b74>
  407744:	ldr	x0, [x8, #3880]
  407748:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  40774c:	mov	w9, #0xffffffff            	// #-1
  407750:	str	w9, [x8, #1264]
  407754:	bl	4081b8 <clear@@Base+0x45f4>
  407758:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40775c:	add	x0, x0, #0xbe7
  407760:	bl	40b43c <clear@@Base+0x7878>
  407764:	adrp	x8, 41a000 <winch@@Base+0xd5c>
  407768:	add	x8, x8, #0xfad
  40776c:	cmp	x0, #0x0
  407770:	csel	x20, x8, x0, eq  // eq = none
  407774:	mov	x0, x20
  407778:	bl	401830 <strlen@plt>
  40777c:	str	x20, [sp, #16]
  407780:	ldrb	w8, [x20]
  407784:	cbz	w8, 407124 <clear@@Base+0x3560>
  407788:	adrp	x21, 433000 <winch@@Base+0x19d5c>
  40778c:	adrp	x22, 433000 <winch@@Base+0x19d5c>
  407790:	add	x19, x20, x0
  407794:	add	x21, x21, #0xf68
  407798:	add	x22, x22, #0xf00
  40779c:	adrp	x23, 433000 <winch@@Base+0x19d5c>
  4077a0:	adrp	x24, 432000 <winch@@Base+0x18d5c>
  4077a4:	mov	w25, #0xffffffff            	// #-1
  4077a8:	b	4077c4 <clear@@Base+0x3c00>
  4077ac:	str	w25, [x24, #1264]
  4077b0:	bl	4081b8 <clear@@Base+0x45f4>
  4077b4:	bl	408310 <clear@@Base+0x474c>
  4077b8:	ldr	x20, [sp, #16]
  4077bc:	ldrb	w8, [x20]
  4077c0:	cbz	w8, 407124 <clear@@Base+0x3560>
  4077c4:	add	x0, sp, #0x10
  4077c8:	mov	w1, #0x1                   	// #1
  4077cc:	mov	x2, x19
  4077d0:	bl	405f30 <clear@@Base+0x236c>
  4077d4:	ldr	x27, [sp, #16]
  4077d8:	mov	x0, x21
  4077dc:	sub	x26, x27, x20
  4077e0:	bl	401830 <strlen@plt>
  4077e4:	sxtw	x9, w26
  4077e8:	add	x10, x9, x0
  4077ec:	cmp	x10, #0x7fe
  4077f0:	b.hi	407854 <clear@@Base+0x3c90>  // b.pmore
  4077f4:	mov	x8, x0
  4077f8:	ldr	x0, [x22, #40]
  4077fc:	add	x8, x22, x8
  407800:	add	x8, x8, #0x68
  407804:	cmp	x8, x0
  407808:	b.cc	40782c <clear@@Base+0x3c68>  // b.lo, b.ul, b.last
  40780c:	sub	w10, w27, w20
  407810:	sxtw	x10, w10
  407814:	ldrb	w11, [x8]
  407818:	strb	w11, [x8, x10]
  40781c:	ldr	x0, [x23, #3880]
  407820:	sub	x8, x8, #0x1
  407824:	cmp	x8, x0
  407828:	b.cs	407814 <clear@@Base+0x3c50>  // b.hs, b.nlast
  40782c:	cmp	w26, #0x1
  407830:	b.lt	4077ac <clear@@Base+0x3be8>  // b.tstop
  407834:	ldrb	w8, [x20], #1
  407838:	strb	w8, [x0], #1
  40783c:	ldr	x8, [x23, #3880]
  407840:	add	x10, x8, x9
  407844:	cmp	x0, x10
  407848:	b.cc	407834 <clear@@Base+0x3c70>  // b.lo, b.ul, b.last
  40784c:	mov	x0, x8
  407850:	b	4077ac <clear@@Base+0x3be8>
  407854:	bl	403b84 <setlocale@plt+0x1ec4>
  407858:	bl	403b84 <setlocale@plt+0x1ec4>
  40785c:	strb	wzr, [x28, #3844]
  407860:	bl	403b84 <setlocale@plt+0x1ec4>
  407864:	b	407124 <clear@@Base+0x3560>
  407868:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  40786c:	mov	w9, wzr
  407870:	add	x8, x8, #0xf68
  407874:	b	40788c <clear@@Base+0x3cc8>
  407878:	cmp	w10, w28
  40787c:	csel	w9, wzr, w9, eq  // eq = none
  407880:	add	x8, x8, #0x1
  407884:	cmp	x27, x8
  407888:	b.eq	406aac <clear@@Base+0x2ee8>  // b.none
  40788c:	ldrb	w10, [x8]
  407890:	cbnz	w9, 407878 <clear@@Base+0x3cb4>
  407894:	ldr	w9, [sp, #12]
  407898:	cmp	w10, w9
  40789c:	b.ne	4078a8 <clear@@Base+0x3ce4>  // b.any
  4078a0:	mov	w9, #0x1                   	// #1
  4078a4:	b	407880 <clear@@Base+0x3cbc>
  4078a8:	cmp	w10, #0x20
  4078ac:	mov	w9, wzr
  4078b0:	csinc	x20, x20, x8, ne  // ne = any
  4078b4:	b	407880 <clear@@Base+0x3cbc>
  4078b8:	sub	sp, sp, #0x30
  4078bc:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  4078c0:	add	x9, x9, #0xf68
  4078c4:	ldrb	w8, [x9]
  4078c8:	stp	x20, x19, [sp, #32]
  4078cc:	mov	x19, x0
  4078d0:	mov	x20, xzr
  4078d4:	sub	w10, w8, #0x30
  4078d8:	cmp	w10, #0x9
  4078dc:	stp	x29, x30, [sp, #16]
  4078e0:	add	x29, sp, #0x10
  4078e4:	str	x9, [sp, #8]
  4078e8:	b.hi	40791c <clear@@Base+0x3d58>  // b.pmore
  4078ec:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  4078f0:	add	x9, x9, #0xf69
  4078f4:	mov	w10, #0xa                   	// #10
  4078f8:	mul	x11, x20, x10
  4078fc:	str	x9, [sp, #8]
  407900:	add	x11, x11, w8, uxtb
  407904:	ldrb	w8, [x9], #1
  407908:	sub	x20, x11, #0x30
  40790c:	sub	w12, w8, #0x30
  407910:	cmp	w12, #0xa
  407914:	b.cc	4078f8 <clear@@Base+0x3d34>  // b.lo, b.ul, b.last
  407918:	sub	x9, x9, #0x1
  40791c:	str	xzr, [x19]
  407920:	ldrb	w8, [x9], #1
  407924:	cmp	w8, #0x2e
  407928:	str	x9, [sp, #8]
  40792c:	b.ne	407944 <clear@@Base+0x3d80>  // b.any
  407930:	add	x0, sp, #0x8
  407934:	add	x2, sp, #0x4
  407938:	mov	x1, xzr
  40793c:	bl	4147dc <clear@@Base+0x10c18>
  407940:	str	x0, [x19]
  407944:	mov	x0, x20
  407948:	ldp	x20, x19, [sp, #32]
  40794c:	ldp	x29, x30, [sp, #16]
  407950:	add	sp, sp, #0x30
  407954:	ret
  407958:	adrp	x0, 433000 <winch@@Base+0x19d5c>
  40795c:	add	x0, x0, #0xf68
  407960:	ret
  407964:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  407968:	ldr	x8, [x8, #3888]
  40796c:	cbz	x8, 407980 <clear@@Base+0x3dbc>
  407970:	ldr	x8, [x8, #16]
  407974:	ldr	x8, [x8, #8]
  407978:	ldr	x0, [x8, #24]
  40797c:	ret
  407980:	mov	x0, xzr
  407984:	ret
  407988:	stp	x29, x30, [sp, #-96]!
  40798c:	stp	x28, x27, [sp, #16]
  407990:	stp	x26, x25, [sp, #32]
  407994:	stp	x24, x23, [sp, #48]
  407998:	stp	x22, x21, [sp, #64]
  40799c:	stp	x20, x19, [sp, #80]
  4079a0:	mov	x29, sp
  4079a4:	sub	sp, sp, #0x820
  4079a8:	stur	xzr, [x29, #-16]
  4079ac:	bl	4080e8 <clear@@Base+0x4524>
  4079b0:	cbz	x0, 407a40 <clear@@Base+0x3e7c>
  4079b4:	adrp	x1, 41a000 <winch@@Base+0xd5c>
  4079b8:	add	x1, x1, #0x6e6
  4079bc:	mov	x20, x0
  4079c0:	bl	401980 <fopen@plt>
  4079c4:	mov	x19, x0
  4079c8:	mov	x0, x20
  4079cc:	bl	401b20 <free@plt>
  4079d0:	cbz	x19, 407a40 <clear@@Base+0x3e7c>
  4079d4:	add	x0, sp, #0x10
  4079d8:	mov	w1, #0x800                 	// #2048
  4079dc:	mov	x2, x19
  4079e0:	bl	4018a0 <fgets_unlocked@plt>
  4079e4:	cbz	x0, 407a38 <clear@@Base+0x3e74>
  4079e8:	mov	x8, #0x6c2e                	// #27694
  4079ec:	ldp	x9, x10, [sp, #16]
  4079f0:	mov	x11, #0x7473                	// #29811
  4079f4:	movk	x8, #0x7365, lsl #16
  4079f8:	movk	x11, #0x726f, lsl #16
  4079fc:	ldur	x12, [sp, #27]
  407a00:	mov	x13, #0x7972                	// #31090
  407a04:	movk	x8, #0x2d73, lsl #32
  407a08:	movk	x11, #0x2d79, lsl #32
  407a0c:	movk	x13, #0x662d, lsl #16
  407a10:	movk	x8, #0x6968, lsl #48
  407a14:	movk	x11, #0x6966, lsl #48
  407a18:	movk	x13, #0x6c69, lsl #32
  407a1c:	movk	x13, #0x3a65, lsl #48
  407a20:	eor	x8, x9, x8
  407a24:	eor	x9, x10, x11
  407a28:	eor	x10, x12, x13
  407a2c:	orr	x8, x8, x9
  407a30:	orr	x8, x8, x10
  407a34:	cbz	x8, 407a60 <clear@@Base+0x3e9c>
  407a38:	mov	x0, x19
  407a3c:	bl	401940 <fclose@plt>
  407a40:	add	sp, sp, #0x820
  407a44:	ldp	x20, x19, [sp, #80]
  407a48:	ldp	x22, x21, [sp, #64]
  407a4c:	ldp	x24, x23, [sp, #48]
  407a50:	ldp	x26, x25, [sp, #32]
  407a54:	ldp	x28, x27, [sp, #16]
  407a58:	ldp	x29, x30, [sp], #96
  407a5c:	ret
  407a60:	add	x0, sp, #0x10
  407a64:	mov	w1, #0x800                 	// #2048
  407a68:	mov	x2, x19
  407a6c:	add	x20, sp, #0x10
  407a70:	bl	4018a0 <fgets_unlocked@plt>
  407a74:	cbz	x0, 407a38 <clear@@Base+0x3e74>
  407a78:	mov	x24, #0x732e                	// #29486
  407a7c:	movk	x24, #0x6165, lsl #16
  407a80:	adrp	x23, 432000 <winch@@Base+0x18d5c>
  407a84:	movk	x24, #0x6372, lsl #32
  407a88:	mov	w25, #0x732e                	// #29486
  407a8c:	mov	w26, #0x6c65                	// #27749
  407a90:	adrp	x27, 432000 <winch@@Base+0x18d5c>
  407a94:	mov	w28, #0x6d2e                	// #27950
  407a98:	mov	x22, xzr
  407a9c:	mov	x21, xzr
  407aa0:	orr	x8, x20, #0x1
  407aa4:	add	x23, x23, #0x460
  407aa8:	movk	x24, #0x68, lsl #48
  407aac:	movk	w25, #0x6568, lsl #16
  407ab0:	movk	w26, #0x6c, lsl #16
  407ab4:	add	x27, x27, #0x4c0
  407ab8:	movk	w28, #0x7261, lsl #16
  407abc:	mov	w20, #0x6b                  	// #107
  407ac0:	str	x8, [sp, #8]
  407ac4:	add	x8, sp, #0x10
  407ac8:	ldrb	w9, [x8]
  407acc:	cbnz	w9, 407afc <clear@@Base+0x3f38>
  407ad0:	b	407b14 <clear@@Base+0x3f50>
  407ad4:	sub	x22, x29, #0xc
  407ad8:	mov	x21, x23
  407adc:	add	x0, sp, #0x10
  407ae0:	mov	w1, #0x800                 	// #2048
  407ae4:	mov	x2, x19
  407ae8:	bl	4018a0 <fgets_unlocked@plt>
  407aec:	cbz	x0, 407a38 <clear@@Base+0x3e74>
  407af0:	add	x8, sp, #0x10
  407af4:	ldrb	w9, [x8]
  407af8:	cbz	w9, 407b14 <clear@@Base+0x3f50>
  407afc:	cmp	w9, #0xd
  407b00:	b.eq	407b24 <clear@@Base+0x3f60>  // b.none
  407b04:	cmp	w9, #0xa
  407b08:	b.eq	407b24 <clear@@Base+0x3f60>  // b.none
  407b0c:	ldrb	w9, [x8, #1]!
  407b10:	cbnz	w9, 407afc <clear@@Base+0x3f38>
  407b14:	ldr	x8, [sp, #16]
  407b18:	cmp	x8, x24
  407b1c:	b.ne	407b34 <clear@@Base+0x3f70>  // b.any
  407b20:	b	407ad4 <clear@@Base+0x3f10>
  407b24:	strb	wzr, [x8]
  407b28:	ldr	x8, [sp, #16]
  407b2c:	cmp	x8, x24
  407b30:	b.eq	407ad4 <clear@@Base+0x3f10>  // b.none
  407b34:	ldr	w8, [sp, #16]
  407b38:	ldur	w9, [sp, #19]
  407b3c:	eor	w8, w8, w25
  407b40:	eor	w9, w9, w26
  407b44:	orr	w8, w8, w9
  407b48:	cbz	w8, 407b94 <clear@@Base+0x3fd0>
  407b4c:	ldr	w8, [sp, #16]
  407b50:	ldrh	w9, [sp, #20]
  407b54:	eor	w8, w8, w28
  407b58:	eor	w9, w9, w20
  407b5c:	orr	w8, w8, w9
  407b60:	cbz	w8, 407ba0 <clear@@Base+0x3fdc>
  407b64:	ldrb	w8, [sp, #16]
  407b68:	cmp	w8, #0x6d
  407b6c:	b.eq	407ba8 <clear@@Base+0x3fe4>  // b.none
  407b70:	cmp	w8, #0x22
  407b74:	b.ne	407adc <clear@@Base+0x3f18>  // b.any
  407b78:	cbz	x21, 407adc <clear@@Base+0x3f18>
  407b7c:	cbz	x22, 407bb4 <clear@@Base+0x3ff0>
  407b80:	ldr	w8, [x22]
  407b84:	subs	w8, w8, #0x1
  407b88:	b.lt	407bb4 <clear@@Base+0x3ff0>  // b.tstop
  407b8c:	str	w8, [x22]
  407b90:	b	407adc <clear@@Base+0x3f18>
  407b94:	sub	x22, x29, #0x10
  407b98:	mov	x21, x27
  407b9c:	b	407adc <clear@@Base+0x3f18>
  407ba0:	mov	x21, xzr
  407ba4:	b	407adc <clear@@Base+0x3f18>
  407ba8:	add	x0, sp, #0x10
  407bac:	bl	412c4c <clear@@Base+0xf088>
  407bb0:	b	407adc <clear@@Base+0x3f18>
  407bb4:	ldr	x1, [sp, #8]
  407bb8:	mov	x0, x21
  407bbc:	mov	w2, wzr
  407bc0:	bl	40653c <clear@@Base+0x2978>
  407bc4:	b	407adc <clear@@Base+0x3f18>
  407bc8:	stp	x29, x30, [sp, #-96]!
  407bcc:	stp	x28, x27, [sp, #16]
  407bd0:	stp	x26, x25, [sp, #32]
  407bd4:	stp	x24, x23, [sp, #48]
  407bd8:	stp	x22, x21, [sp, #64]
  407bdc:	stp	x20, x19, [sp, #80]
  407be0:	mov	x29, sp
  407be4:	sub	sp, sp, #0x820
  407be8:	adrp	x27, 432000 <winch@@Base+0x18d5c>
  407bec:	adrp	x28, 432000 <winch@@Base+0x18d5c>
  407bf0:	ldr	w8, [x27, #1152]
  407bf4:	ldr	w9, [x28, #1248]
  407bf8:	adrp	x10, 436000 <PC+0x2800>
  407bfc:	ldr	w10, [x10, #2552]
  407c00:	orr	w8, w9, w8
  407c04:	orr	w8, w8, w10
  407c08:	cbz	w8, 407ecc <clear@@Base+0x4308>
  407c0c:	bl	4080e8 <clear@@Base+0x4524>
  407c10:	cbz	x0, 407ecc <clear@@Base+0x4308>
  407c14:	mov	x19, x0
  407c18:	bl	401830 <strlen@plt>
  407c1c:	add	w1, w0, #0x1
  407c20:	mov	w0, #0x1                   	// #1
  407c24:	bl	402244 <setlocale@plt+0x584>
  407c28:	mov	x1, x19
  407c2c:	mov	x20, x0
  407c30:	bl	401b50 <strcpy@plt>
  407c34:	bl	401830 <strlen@plt>
  407c38:	add	x8, x0, x20
  407c3c:	ldurb	w9, [x8, #-1]
  407c40:	mov	w10, #0x51                  	// #81
  407c44:	adrp	x1, 41a000 <winch@@Base+0xd5c>
  407c48:	add	x1, x1, #0x6bd
  407c4c:	cmp	w9, #0x51
  407c50:	mov	w9, #0x5a                  	// #90
  407c54:	csel	w9, w9, w10, eq  // eq = none
  407c58:	mov	x0, x20
  407c5c:	sturb	w9, [x8, #-1]
  407c60:	bl	401980 <fopen@plt>
  407c64:	cbz	x0, 407ebc <clear@@Base+0x42f8>
  407c68:	mov	x21, x0
  407c6c:	bl	401920 <fileno@plt>
  407c70:	mov	w1, w0
  407c74:	add	x2, sp, #0x10
  407c78:	mov	w0, wzr
  407c7c:	bl	401bb0 <__fxstat@plt>
  407c80:	tbnz	w0, #31, 407ca4 <clear@@Base+0x40e0>
  407c84:	ldr	w8, [sp, #32]
  407c88:	and	w8, w8, #0xf000
  407c8c:	cmp	w8, #0x8, lsl #12
  407c90:	b.ne	407ca4 <clear@@Base+0x40e0>  // b.any
  407c94:	mov	x0, x21
  407c98:	bl	401920 <fileno@plt>
  407c9c:	mov	w1, #0x180                 	// #384
  407ca0:	bl	401a40 <fchmod@plt>
  407ca4:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  407ca8:	add	x0, x0, #0xbc0
  407cac:	bl	40b43c <clear@@Base+0x7878>
  407cb0:	cbz	x0, 407cc8 <clear@@Base+0x4104>
  407cb4:	mov	w2, #0xa                   	// #10
  407cb8:	mov	x1, xzr
  407cbc:	bl	401b10 <strtol@plt>
  407cc0:	cmp	w0, #0x0
  407cc4:	b.gt	407ccc <clear@@Base+0x4108>
  407cc8:	mov	w0, #0x64                  	// #100
  407ccc:	adrp	x25, 432000 <winch@@Base+0x18d5c>
  407cd0:	add	x25, x25, #0x460
  407cd4:	mvn	w22, w0
  407cd8:	mov	x8, x25
  407cdc:	ldr	x8, [x8]
  407ce0:	add	w22, w22, #0x1
  407ce4:	ldr	x9, [x8, #24]
  407ce8:	cbnz	x9, 407cdc <clear@@Base+0x4118>
  407cec:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  407cf0:	add	x8, x8, #0x4c0
  407cf4:	mvn	w23, w0
  407cf8:	ldr	x8, [x8]
  407cfc:	add	w23, w23, #0x1
  407d00:	ldr	x9, [x8, #24]
  407d04:	cbnz	x9, 407cf8 <clear@@Base+0x4134>
  407d08:	adrp	x1, 41e000 <winch@@Base+0x4d5c>
  407d0c:	adrp	x2, 41a000 <winch@@Base+0xd5c>
  407d10:	add	x1, x1, #0x56e
  407d14:	add	x2, x2, #0xbcd
  407d18:	mov	x0, x21
  407d1c:	bl	401c80 <fprintf@plt>
  407d20:	stp	w23, w22, [x29, #-16]
  407d24:	bl	4080e8 <clear@@Base+0x4524>
  407d28:	cbz	x0, 407db8 <clear@@Base+0x41f4>
  407d2c:	adrp	x1, 41a000 <winch@@Base+0xd5c>
  407d30:	add	x1, x1, #0x6e6
  407d34:	mov	x23, x0
  407d38:	bl	401980 <fopen@plt>
  407d3c:	mov	x22, x0
  407d40:	mov	x0, x23
  407d44:	bl	401b20 <free@plt>
  407d48:	cbz	x22, 407db8 <clear@@Base+0x41f4>
  407d4c:	add	x0, sp, #0x10
  407d50:	mov	w1, #0x800                 	// #2048
  407d54:	mov	x2, x22
  407d58:	bl	4018a0 <fgets_unlocked@plt>
  407d5c:	cbz	x0, 407db0 <clear@@Base+0x41ec>
  407d60:	mov	x8, #0x6c2e                	// #27694
  407d64:	ldp	x9, x10, [sp, #16]
  407d68:	mov	x11, #0x7473                	// #29811
  407d6c:	movk	x8, #0x7365, lsl #16
  407d70:	movk	x11, #0x726f, lsl #16
  407d74:	ldur	x12, [sp, #27]
  407d78:	mov	x13, #0x7972                	// #31090
  407d7c:	movk	x8, #0x2d73, lsl #32
  407d80:	movk	x11, #0x2d79, lsl #32
  407d84:	movk	x13, #0x662d, lsl #16
  407d88:	movk	x8, #0x6968, lsl #48
  407d8c:	movk	x11, #0x6966, lsl #48
  407d90:	movk	x13, #0x6c69, lsl #32
  407d94:	movk	x13, #0x3a65, lsl #48
  407d98:	eor	x8, x9, x8
  407d9c:	eor	x9, x10, x11
  407da0:	eor	x10, x12, x13
  407da4:	orr	x8, x8, x9
  407da8:	orr	x8, x8, x10
  407dac:	cbz	x8, 407eec <clear@@Base+0x4328>
  407db0:	mov	x0, x22
  407db4:	bl	401940 <fclose@plt>
  407db8:	ldr	w8, [x27, #1152]
  407dbc:	cbz	w8, 407e28 <clear@@Base+0x4264>
  407dc0:	adrp	x1, 41e000 <winch@@Base+0x4d5c>
  407dc4:	adrp	x2, 41a000 <winch@@Base+0xd5c>
  407dc8:	add	x1, x1, #0x56e
  407dcc:	add	x2, x2, #0xbf7
  407dd0:	mov	x0, x21
  407dd4:	bl	401c80 <fprintf@plt>
  407dd8:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  407ddc:	ldr	x23, [x8, #1120]
  407de0:	ldr	x2, [x23, #24]
  407de4:	add	x24, x23, #0x20
  407de8:	cbz	x2, 407e24 <clear@@Base+0x4260>
  407dec:	adrp	x22, 41a000 <winch@@Base+0xd5c>
  407df0:	add	x22, x22, #0xc31
  407df4:	b	407e08 <clear@@Base+0x4244>
  407df8:	ldr	x23, [x23]
  407dfc:	ldr	x2, [x23, #24]
  407e00:	add	x24, x23, #0x20
  407e04:	cbz	x2, 407e24 <clear@@Base+0x4260>
  407e08:	ldr	w8, [x23, #32]
  407e0c:	cbz	w8, 407df8 <clear@@Base+0x4234>
  407e10:	mov	x0, x21
  407e14:	mov	x1, x22
  407e18:	bl	401c80 <fprintf@plt>
  407e1c:	str	wzr, [x24]
  407e20:	b	407df8 <clear@@Base+0x4234>
  407e24:	str	wzr, [x24]
  407e28:	ldr	w8, [x28, #1248]
  407e2c:	cbz	w8, 407e98 <clear@@Base+0x42d4>
  407e30:	adrp	x1, 41e000 <winch@@Base+0x4d5c>
  407e34:	adrp	x2, 41a000 <winch@@Base+0xd5c>
  407e38:	add	x1, x1, #0x56e
  407e3c:	add	x2, x2, #0xbff
  407e40:	mov	x0, x21
  407e44:	bl	401c80 <fprintf@plt>
  407e48:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  407e4c:	ldr	x23, [x8, #1216]
  407e50:	ldr	x2, [x23, #24]
  407e54:	add	x24, x23, #0x20
  407e58:	cbz	x2, 407e94 <clear@@Base+0x42d0>
  407e5c:	adrp	x22, 41a000 <winch@@Base+0xd5c>
  407e60:	add	x22, x22, #0xc31
  407e64:	b	407e78 <clear@@Base+0x42b4>
  407e68:	ldr	x23, [x23]
  407e6c:	ldr	x2, [x23, #24]
  407e70:	add	x24, x23, #0x20
  407e74:	cbz	x2, 407e94 <clear@@Base+0x42d0>
  407e78:	ldr	w8, [x23, #32]
  407e7c:	cbz	w8, 407e68 <clear@@Base+0x42a4>
  407e80:	mov	x0, x21
  407e84:	mov	x1, x22
  407e88:	bl	401c80 <fprintf@plt>
  407e8c:	str	wzr, [x24]
  407e90:	b	407e68 <clear@@Base+0x42a4>
  407e94:	str	wzr, [x24]
  407e98:	adrp	x1, 41a000 <winch@@Base+0xd5c>
  407e9c:	add	x1, x1, #0xbe1
  407ea0:	mov	x0, x21
  407ea4:	bl	412b64 <clear@@Base+0xefa0>
  407ea8:	mov	x0, x21
  407eac:	bl	401940 <fclose@plt>
  407eb0:	mov	x0, x20
  407eb4:	mov	x1, x19
  407eb8:	bl	401b40 <rename@plt>
  407ebc:	mov	x0, x20
  407ec0:	bl	401b20 <free@plt>
  407ec4:	mov	x0, x19
  407ec8:	bl	401b20 <free@plt>
  407ecc:	add	sp, sp, #0x820
  407ed0:	ldp	x20, x19, [sp, #80]
  407ed4:	ldp	x22, x21, [sp, #64]
  407ed8:	ldp	x24, x23, [sp, #48]
  407edc:	ldp	x26, x25, [sp, #32]
  407ee0:	ldp	x28, x27, [sp, #16]
  407ee4:	ldp	x29, x30, [sp], #96
  407ee8:	ret
  407eec:	add	x0, sp, #0x10
  407ef0:	mov	w1, #0x800                 	// #2048
  407ef4:	mov	x2, x22
  407ef8:	add	x24, sp, #0x10
  407efc:	bl	4018a0 <fgets_unlocked@plt>
  407f00:	cbz	x0, 407db0 <clear@@Base+0x41ec>
  407f04:	mov	x23, xzr
  407f08:	mov	x26, xzr
  407f0c:	orr	x24, x24, #0x1
  407f10:	str	xzr, [sp, #8]
  407f14:	add	x8, sp, #0x10
  407f18:	ldrb	w9, [x8]
  407f1c:	cbnz	w9, 407f4c <clear@@Base+0x4388>
  407f20:	b	407f6c <clear@@Base+0x43a8>
  407f24:	sub	x23, x29, #0xc
  407f28:	mov	x26, x25
  407f2c:	add	x0, sp, #0x10
  407f30:	mov	w1, #0x800                 	// #2048
  407f34:	mov	x2, x22
  407f38:	bl	4018a0 <fgets_unlocked@plt>
  407f3c:	cbz	x0, 407db0 <clear@@Base+0x41ec>
  407f40:	add	x8, sp, #0x10
  407f44:	ldrb	w9, [x8]
  407f48:	cbz	w9, 407f6c <clear@@Base+0x43a8>
  407f4c:	cmp	w9, #0xd
  407f50:	b.eq	407f68 <clear@@Base+0x43a4>  // b.none
  407f54:	cmp	w9, #0xa
  407f58:	b.eq	407f68 <clear@@Base+0x43a4>  // b.none
  407f5c:	ldrb	w9, [x8, #1]!
  407f60:	cbnz	w9, 407f4c <clear@@Base+0x4388>
  407f64:	b	407f6c <clear@@Base+0x43a8>
  407f68:	strb	wzr, [x8]
  407f6c:	ldr	x8, [sp, #16]
  407f70:	mov	x9, #0x732e                	// #29486
  407f74:	movk	x9, #0x6165, lsl #16
  407f78:	movk	x9, #0x6372, lsl #32
  407f7c:	movk	x9, #0x68, lsl #48
  407f80:	cmp	x8, x9
  407f84:	b.eq	407f24 <clear@@Base+0x4360>  // b.none
  407f88:	ldr	w8, [sp, #16]
  407f8c:	ldur	w9, [sp, #19]
  407f90:	mov	w10, #0x732e                	// #29486
  407f94:	movk	w10, #0x6568, lsl #16
  407f98:	eor	w8, w8, w10
  407f9c:	mov	w10, #0x6c65                	// #27749
  407fa0:	movk	w10, #0x6c, lsl #16
  407fa4:	eor	w9, w9, w10
  407fa8:	orr	w8, w8, w9
  407fac:	cbz	w8, 407ffc <clear@@Base+0x4438>
  407fb0:	ldr	w8, [sp, #16]
  407fb4:	ldrh	w9, [sp, #20]
  407fb8:	mov	w10, #0x6d2e                	// #27950
  407fbc:	movk	w10, #0x7261, lsl #16
  407fc0:	eor	w8, w8, w10
  407fc4:	mov	w10, #0x6b                  	// #107
  407fc8:	eor	w9, w9, w10
  407fcc:	orr	w8, w8, w9
  407fd0:	cbz	w8, 40800c <clear@@Base+0x4448>
  407fd4:	ldrb	w8, [sp, #16]
  407fd8:	cmp	w8, #0x22
  407fdc:	b.ne	407f2c <clear@@Base+0x4368>  // b.any
  407fe0:	cbz	x26, 407f2c <clear@@Base+0x4368>
  407fe4:	cbz	x23, 408014 <clear@@Base+0x4450>
  407fe8:	ldr	w8, [x23]
  407fec:	subs	w8, w8, #0x1
  407ff0:	b.lt	408014 <clear@@Base+0x4450>  // b.tstop
  407ff4:	str	w8, [x23]
  407ff8:	b	407f2c <clear@@Base+0x4368>
  407ffc:	adrp	x26, 432000 <winch@@Base+0x18d5c>
  408000:	sub	x23, x29, #0x10
  408004:	add	x26, x26, #0x4c0
  408008:	b	407f2c <clear@@Base+0x4368>
  40800c:	mov	x26, xzr
  408010:	b	407f2c <clear@@Base+0x4368>
  408014:	ldr	x8, [sp, #8]
  408018:	cmp	x8, x26
  40801c:	b.eq	4080cc <clear@@Base+0x4508>  // b.none
  408020:	cbz	x8, 408070 <clear@@Base+0x44ac>
  408024:	str	x24, [sp]
  408028:	ldr	x24, [x8]
  40802c:	b	408034 <clear@@Base+0x4470>
  408030:	ldr	x24, [x24]
  408034:	ldr	x2, [x24, #24]
  408038:	add	x25, x24, #0x20
  40803c:	cbz	x2, 408060 <clear@@Base+0x449c>
  408040:	ldr	w8, [x24, #32]
  408044:	cbz	w8, 408030 <clear@@Base+0x446c>
  408048:	adrp	x1, 41a000 <winch@@Base+0xd5c>
  40804c:	mov	x0, x21
  408050:	add	x1, x1, #0xc31
  408054:	bl	401c80 <fprintf@plt>
  408058:	str	wzr, [x25]
  40805c:	b	408030 <clear@@Base+0x446c>
  408060:	ldr	x24, [sp]
  408064:	str	wzr, [x25]
  408068:	adrp	x25, 432000 <winch@@Base+0x18d5c>
  40806c:	add	x25, x25, #0x460
  408070:	cmp	x26, x25
  408074:	b.eq	4080b0 <clear@@Base+0x44ec>  // b.none
  408078:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  40807c:	add	x8, x8, #0x4c0
  408080:	cmp	x26, x8
  408084:	mov	x8, x26
  408088:	b.ne	4080cc <clear@@Base+0x4508>  // b.any
  40808c:	adrp	x1, 41e000 <winch@@Base+0x4d5c>
  408090:	adrp	x2, 41a000 <winch@@Base+0xd5c>
  408094:	mov	x0, x21
  408098:	add	x1, x1, #0x56e
  40809c:	add	x2, x2, #0xbff
  4080a0:	bl	401c80 <fprintf@plt>
  4080a4:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  4080a8:	add	x8, x8, #0x4c0
  4080ac:	b	4080cc <clear@@Base+0x4508>
  4080b0:	adrp	x1, 41e000 <winch@@Base+0x4d5c>
  4080b4:	adrp	x2, 41a000 <winch@@Base+0xd5c>
  4080b8:	mov	x0, x21
  4080bc:	add	x1, x1, #0x56e
  4080c0:	add	x2, x2, #0xbf7
  4080c4:	bl	401c80 <fprintf@plt>
  4080c8:	mov	x8, x25
  4080cc:	adrp	x1, 41a000 <winch@@Base+0xd5c>
  4080d0:	mov	x0, x21
  4080d4:	add	x1, x1, #0xc31
  4080d8:	mov	x2, x24
  4080dc:	str	x8, [sp, #8]
  4080e0:	bl	401c80 <fprintf@plt>
  4080e4:	b	407f2c <clear@@Base+0x4368>
  4080e8:	stp	x29, x30, [sp, #-48]!
  4080ec:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  4080f0:	add	x0, x0, #0xc06
  4080f4:	str	x21, [sp, #16]
  4080f8:	stp	x20, x19, [sp, #32]
  4080fc:	mov	x29, sp
  408100:	bl	40b43c <clear@@Base+0x7878>
  408104:	mov	x19, x0
  408108:	bl	40b4c0 <clear@@Base+0x78fc>
  40810c:	cbz	w0, 408164 <clear@@Base+0x45a0>
  408110:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  408114:	add	x0, x0, #0xc1d
  408118:	bl	40b43c <clear@@Base+0x7878>
  40811c:	mov	x19, x0
  408120:	bl	40b4c0 <clear@@Base+0x78fc>
  408124:	cbnz	w0, 4081a0 <clear@@Base+0x45dc>
  408128:	mov	x0, x19
  40812c:	bl	401830 <strlen@plt>
  408130:	add	w21, w0, #0xa
  408134:	mov	w1, #0x1                   	// #1
  408138:	mov	w0, w21
  40813c:	bl	402244 <setlocale@plt+0x584>
  408140:	adrp	x2, 41a000 <winch@@Base+0xd5c>
  408144:	adrp	x4, 41a000 <winch@@Base+0xd5c>
  408148:	sxtw	x1, w21
  40814c:	add	x2, x2, #0xc22
  408150:	add	x4, x4, #0xc28
  408154:	mov	x3, x19
  408158:	mov	x20, x0
  40815c:	bl	401900 <snprintf@plt>
  408160:	b	4081a4 <clear@@Base+0x45e0>
  408164:	adrp	x1, 41a000 <winch@@Base+0xd5c>
  408168:	add	x1, x1, #0x2e6
  40816c:	mov	x0, x19
  408170:	bl	401af0 <strcmp@plt>
  408174:	cbz	w0, 4081a0 <clear@@Base+0x45dc>
  408178:	adrp	x1, 41a000 <winch@@Base+0xd5c>
  40817c:	add	x1, x1, #0xc13
  408180:	mov	x0, x19
  408184:	bl	401af0 <strcmp@plt>
  408188:	cbz	w0, 4081a0 <clear@@Base+0x45dc>
  40818c:	mov	x0, x19
  408190:	ldp	x20, x19, [sp, #32]
  408194:	ldr	x21, [sp, #16]
  408198:	ldp	x29, x30, [sp], #48
  40819c:	b	40217c <setlocale@plt+0x4bc>
  4081a0:	mov	x20, xzr
  4081a4:	mov	x0, x20
  4081a8:	ldp	x20, x19, [sp, #32]
  4081ac:	ldr	x21, [sp, #16]
  4081b0:	ldp	x29, x30, [sp], #48
  4081b4:	ret
  4081b8:	sub	sp, sp, #0x50
  4081bc:	stp	x29, x30, [sp, #16]
  4081c0:	stp	x24, x23, [sp, #32]
  4081c4:	stp	x22, x21, [sp, #48]
  4081c8:	stp	x20, x19, [sp, #64]
  4081cc:	add	x29, sp, #0x10
  4081d0:	mov	x19, x0
  4081d4:	bl	403be0 <clear@@Base+0x1c>
  4081d8:	adrp	x21, 433000 <winch@@Base+0x19d5c>
  4081dc:	ldr	x20, [x21, #3880]
  4081e0:	ldrb	w8, [x20]
  4081e4:	cbz	w8, 4082d0 <clear@@Base+0x470c>
  4081e8:	adrp	x24, 433000 <winch@@Base+0x19d5c>
  4081ec:	adrp	x22, 433000 <winch@@Base+0x19d5c>
  4081f0:	adrp	x23, 438000 <PC+0x4800>
  4081f4:	add	x24, x24, #0xf08
  4081f8:	mov	x0, x20
  4081fc:	str	x20, [sp, #8]
  408200:	bl	401830 <strlen@plt>
  408204:	add	x2, x20, x0
  408208:	add	x0, sp, #0x8
  40820c:	mov	w1, #0x1                   	// #1
  408210:	bl	405f30 <clear@@Base+0x236c>
  408214:	ldr	w8, [sp, #8]
  408218:	mov	x1, x0
  40821c:	add	x3, sp, #0x4
  408220:	mov	x0, x20
  408224:	sub	w2, w8, w20
  408228:	mov	x4, xzr
  40822c:	bl	40844c <clear@@Base+0x4888>
  408230:	ldr	w8, [x22, #3848]
  408234:	ldr	w9, [sp, #4]
  408238:	ldr	w10, [x23, #324]
  40823c:	add	w8, w9, w8
  408240:	cmp	w8, w10
  408244:	b.ge	4082c4 <clear@@Base+0x4700>  // b.tcont
  408248:	ldr	x8, [sp, #8]
  40824c:	str	x8, [x24, #32]
  408250:	bl	4150b0 <clear@@Base+0x114ec>
  408254:	ldr	w8, [sp, #4]
  408258:	ldr	w9, [x24]
  40825c:	ldr	x20, [x24, #32]
  408260:	add	w8, w9, w8
  408264:	str	w8, [x24]
  408268:	ldrb	w8, [x20]
  40826c:	cbnz	w8, 4081f8 <clear@@Base+0x4634>
  408270:	b	4082d0 <clear@@Base+0x470c>
  408274:	mov	x0, x20
  408278:	str	x20, [sp, #8]
  40827c:	bl	401830 <strlen@plt>
  408280:	add	x2, x20, x0
  408284:	add	x0, sp, #0x8
  408288:	mov	w1, #0x1                   	// #1
  40828c:	bl	405f30 <clear@@Base+0x236c>
  408290:	ldr	w8, [sp, #8]
  408294:	mov	x1, x0
  408298:	add	x3, sp, #0x4
  40829c:	mov	x0, x20
  4082a0:	sub	w2, w8, w20
  4082a4:	mov	x4, xzr
  4082a8:	bl	40844c <clear@@Base+0x4888>
  4082ac:	ldr	w8, [sp, #4]
  4082b0:	cmp	w8, #0x0
  4082b4:	b.gt	408300 <clear@@Base+0x473c>
  4082b8:	ldr	x8, [sp, #8]
  4082bc:	str	x8, [x21, #3880]
  4082c0:	bl	4150b0 <clear@@Base+0x114ec>
  4082c4:	ldr	x20, [x21, #3880]
  4082c8:	ldrb	w8, [x20]
  4082cc:	cbnz	w8, 408274 <clear@@Base+0x46b0>
  4082d0:	cmp	x20, x19
  4082d4:	b.ls	4082e8 <clear@@Base+0x4724>  // b.plast
  4082d8:	bl	40852c <clear@@Base+0x4968>
  4082dc:	ldr	x8, [x21, #3880]
  4082e0:	cmp	x8, x19
  4082e4:	b.hi	4082d8 <clear@@Base+0x4714>  // b.pmore
  4082e8:	ldp	x20, x19, [sp, #64]
  4082ec:	ldp	x22, x21, [sp, #48]
  4082f0:	ldp	x24, x23, [sp, #32]
  4082f4:	ldp	x29, x30, [sp, #16]
  4082f8:	add	sp, sp, #0x50
  4082fc:	ret
  408300:	ldr	x20, [x21, #3880]
  408304:	cmp	x20, x19
  408308:	b.hi	4082d8 <clear@@Base+0x4714>  // b.pmore
  40830c:	b	4082e8 <clear@@Base+0x4724>
  408310:	sub	sp, sp, #0x40
  408314:	stp	x20, x19, [sp, #48]
  408318:	adrp	x20, 433000 <winch@@Base+0x19d5c>
  40831c:	ldr	x19, [x20, #3880]
  408320:	stp	x29, x30, [sp, #16]
  408324:	str	x21, [sp, #32]
  408328:	add	x29, sp, #0x10
  40832c:	ldrb	w8, [x19]
  408330:	cbz	w8, 408438 <clear@@Base+0x4874>
  408334:	mov	x0, x19
  408338:	str	x19, [x29, #24]
  40833c:	bl	401830 <strlen@plt>
  408340:	add	x2, x19, x0
  408344:	add	x0, x29, #0x18
  408348:	mov	w1, #0x1                   	// #1
  40834c:	bl	405f30 <clear@@Base+0x236c>
  408350:	ldr	w8, [x29, #24]
  408354:	mov	x1, x0
  408358:	sub	x3, x29, #0x4
  40835c:	mov	x0, x19
  408360:	sub	w2, w8, w19
  408364:	mov	x4, xzr
  408368:	bl	40844c <clear@@Base+0x4888>
  40836c:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  408370:	ldur	w10, [x29, #-4]
  408374:	ldr	w8, [x8, #3848]
  408378:	adrp	x9, 438000 <PC+0x4800>
  40837c:	ldr	w9, [x9, #324]
  408380:	mov	x19, x0
  408384:	add	w8, w10, w8
  408388:	cmp	w8, w9
  40838c:	b.ge	4083a8 <clear@@Base+0x47e4>  // b.tcont
  408390:	sub	w9, w9, #0x1
  408394:	cmp	w8, w9
  408398:	b.ne	4083ac <clear@@Base+0x47e8>  // b.any
  40839c:	ldr	x8, [x20, #3880]
  4083a0:	ldrb	w8, [x8, #1]
  4083a4:	cbz	w8, 4083ac <clear@@Base+0x47e8>
  4083a8:	bl	408780 <clear@@Base+0x4bbc>
  4083ac:	adrp	x21, 433000 <winch@@Base+0x19d5c>
  4083b0:	add	x21, x21, #0xf08
  4083b4:	ldr	x8, [x29, #24]
  4083b8:	ldur	w9, [x29, #-4]
  4083bc:	ldr	w10, [x21]
  4083c0:	mov	x0, x19
  4083c4:	str	x8, [x21, #32]
  4083c8:	add	w8, w10, w9
  4083cc:	str	w8, [x21]
  4083d0:	bl	4150b0 <clear@@Base+0x114ec>
  4083d4:	ldr	x8, [x21, #32]
  4083d8:	ldrb	w8, [x8]
  4083dc:	cbz	w8, 408438 <clear@@Base+0x4874>
  4083e0:	ldr	x19, [x29, #24]
  4083e4:	mov	x0, x19
  4083e8:	bl	401830 <strlen@plt>
  4083ec:	add	x2, x19, x0
  4083f0:	add	x0, x29, #0x18
  4083f4:	mov	w1, #0x1                   	// #1
  4083f8:	bl	405f30 <clear@@Base+0x236c>
  4083fc:	ldr	w8, [x29, #24]
  408400:	mov	x1, x0
  408404:	sub	x3, x29, #0x4
  408408:	mov	x0, x19
  40840c:	sub	w2, w8, w19
  408410:	mov	x4, xzr
  408414:	bl	40844c <clear@@Base+0x4888>
  408418:	ldur	w8, [x29, #-4]
  40841c:	cmp	w8, #0x0
  408420:	b.gt	408438 <clear@@Base+0x4874>
  408424:	bl	4150b0 <clear@@Base+0x114ec>
  408428:	ldr	x19, [x29, #24]
  40842c:	str	x19, [x20, #3880]
  408430:	ldrb	w8, [x19]
  408434:	cbnz	w8, 4083e4 <clear@@Base+0x4820>
  408438:	ldp	x20, x19, [sp, #48]
  40843c:	ldr	x21, [sp, #32]
  408440:	ldp	x29, x30, [sp, #16]
  408444:	add	sp, sp, #0x40
  408448:	ret
  40844c:	sub	sp, sp, #0x40
  408450:	stp	x22, x21, [sp, #32]
  408454:	stp	x20, x19, [sp, #48]
  408458:	mov	x19, x4
  40845c:	mov	x20, x3
  408460:	mov	x22, x1
  408464:	cmp	w2, #0x1
  408468:	stp	x29, x30, [sp, #16]
  40846c:	add	x29, sp, #0x10
  408470:	str	x0, [sp, #8]
  408474:	b.ne	4084b0 <clear@@Base+0x48ec>  // b.any
  408478:	sxtw	x0, w22
  40847c:	bl	405888 <clear@@Base+0x1cc4>
  408480:	mov	x21, x0
  408484:	bl	401830 <strlen@plt>
  408488:	cbz	x20, 408490 <clear@@Base+0x48cc>
  40848c:	str	w0, [x20]
  408490:	cbz	x19, 408498 <clear@@Base+0x48d4>
  408494:	str	w0, [x19]
  408498:	mov	x0, x21
  40849c:	ldp	x20, x19, [sp, #48]
  4084a0:	ldp	x22, x21, [sp, #32]
  4084a4:	ldp	x29, x30, [sp, #16]
  4084a8:	add	sp, sp, #0x40
  4084ac:	ret
  4084b0:	mov	x0, x22
  4084b4:	bl	405968 <clear@@Base+0x1da4>
  4084b8:	mov	x21, x0
  4084bc:	mov	x0, x22
  4084c0:	bl	40605c <clear@@Base+0x2498>
  4084c4:	cbz	w0, 4084d4 <clear@@Base+0x4910>
  4084c8:	mov	w0, wzr
  4084cc:	cbnz	x20, 40848c <clear@@Base+0x48c8>
  4084d0:	b	408490 <clear@@Base+0x48cc>
  4084d4:	mov	x0, x22
  4084d8:	bl	405764 <clear@@Base+0x1ba0>
  4084dc:	cbz	w0, 4084f0 <clear@@Base+0x492c>
  4084e0:	mov	x0, x21
  4084e4:	bl	401830 <strlen@plt>
  4084e8:	cbnz	x20, 40848c <clear@@Base+0x48c8>
  4084ec:	b	408490 <clear@@Base+0x48cc>
  4084f0:	adrp	x2, 433000 <winch@@Base+0x19d5c>
  4084f4:	add	x2, x2, #0xf68
  4084f8:	add	x0, sp, #0x8
  4084fc:	mov	w1, #0xffffffff            	// #-1
  408500:	bl	405f30 <clear@@Base+0x236c>
  408504:	mov	x1, x22
  408508:	bl	4061ec <clear@@Base+0x2628>
  40850c:	cbnz	w0, 4084c8 <clear@@Base+0x4904>
  408510:	mov	x0, x22
  408514:	bl	406168 <clear@@Base+0x25a4>
  408518:	cmp	w0, #0x0
  40851c:	mov	w8, #0x1                   	// #1
  408520:	cinc	w0, w8, ne  // ne = any
  408524:	cbnz	x20, 40848c <clear@@Base+0x48c8>
  408528:	b	408490 <clear@@Base+0x48cc>
  40852c:	sub	sp, sp, #0x70
  408530:	stp	x20, x19, [sp, #96]
  408534:	adrp	x19, 433000 <winch@@Base+0x19d5c>
  408538:	add	x19, x19, #0xf28
  40853c:	stp	x29, x30, [sp, #32]
  408540:	stp	x26, x25, [sp, #48]
  408544:	stp	x24, x23, [sp, #64]
  408548:	stp	x22, x21, [sp, #80]
  40854c:	str	xzr, [sp]
  408550:	mov	x8, x19
  408554:	ldr	x23, [x8], #64
  408558:	add	x29, sp, #0x20
  40855c:	cmp	x23, x8
  408560:	b.ls	408764 <clear@@Base+0x4ba0>  // b.plast
  408564:	adrp	x20, 433000 <winch@@Base+0x19d5c>
  408568:	add	x20, x20, #0xf68
  40856c:	str	x23, [sp, #8]
  408570:	add	x0, sp, #0x8
  408574:	mov	w1, #0xffffffff            	// #-1
  408578:	mov	x2, x20
  40857c:	bl	405f30 <clear@@Base+0x236c>
  408580:	mov	x1, x0
  408584:	ldr	x0, [sp, #8]
  408588:	add	x3, sp, #0x4
  40858c:	mov	x4, sp
  408590:	sub	w2, w23, w0
  408594:	bl	40844c <clear@@Base+0x4888>
  408598:	ldr	w10, [sp, #4]
  40859c:	ldr	x23, [sp, #8]
  4085a0:	cmp	w10, #0x0
  4085a4:	b.gt	4085b0 <clear@@Base+0x49ec>
  4085a8:	cmp	x23, x20
  4085ac:	b.hi	408570 <clear@@Base+0x49ac>  // b.pmore
  4085b0:	adrp	x21, 433000 <winch@@Base+0x19d5c>
  4085b4:	add	x21, x21, #0xf08
  4085b8:	ldr	w8, [x21, #12]
  4085bc:	ldr	w9, [x21]
  4085c0:	add	w11, w10, w8
  4085c4:	cmp	w9, w11
  4085c8:	b.ge	408730 <clear@@Base+0x4b6c>  // b.tcont
  4085cc:	adrp	x22, 433000 <winch@@Base+0x19d5c>
  4085d0:	add	x22, x22, #0xf00
  4085d4:	ldrsw	x10, [x22, #12]
  4085d8:	add	x11, x22, x10
  4085dc:	add	x23, x11, #0x68
  4085e0:	cmp	w10, #0x1
  4085e4:	str	x23, [sp, #16]
  4085e8:	b.lt	408674 <clear@@Base+0x4ab0>  // b.tstop
  4085ec:	adrp	x24, 438000 <PC+0x4800>
  4085f0:	ldr	w10, [x24, #324]
  4085f4:	sub	w10, w10, w8
  4085f8:	cmp	w10, #0x2
  4085fc:	b.lt	408674 <clear@@Base+0x4ab0>  // b.tstop
  408600:	adrp	x26, 433000 <winch@@Base+0x19d5c>
  408604:	mov	w25, wzr
  408608:	add	x26, x26, #0xf14
  40860c:	add	x20, x26, #0x54
  408610:	add	x0, sp, #0x10
  408614:	mov	w1, #0xffffffff            	// #-1
  408618:	mov	x2, x20
  40861c:	bl	405f30 <clear@@Base+0x236c>
  408620:	mov	x1, x0
  408624:	ldr	x0, [sp, #16]
  408628:	sub	x3, x29, #0x4
  40862c:	mov	x4, xzr
  408630:	sub	w2, w23, w0
  408634:	bl	40844c <clear@@Base+0x4888>
  408638:	ldr	w9, [x24, #324]
  40863c:	ldr	w8, [x26]
  408640:	ldr	x23, [sp, #16]
  408644:	sub	w9, w9, w8
  408648:	cmp	w9, #0x0
  40864c:	cinc	w9, w9, lt  // lt = tstop
  408650:	cmp	x23, x20
  408654:	b.ls	40866c <clear@@Base+0x4aa8>  // b.plast
  408658:	ldur	w10, [x29, #-4]
  40865c:	asr	w9, w9, #1
  408660:	add	w25, w10, w25
  408664:	cmp	w25, w9
  408668:	b.lt	40860c <clear@@Base+0x4a48>  // b.tstop
  40866c:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  408670:	ldr	w9, [x9, #3848]
  408674:	ldr	x20, [x22, #40]
  408678:	sub	w10, w23, w22
  40867c:	sub	w10, w10, #0x68
  408680:	cmp	w9, w8
  408684:	str	w10, [x22, #12]
  408688:	b.le	408710 <clear@@Base+0x4b4c>
  40868c:	adrp	x23, 433000 <winch@@Base+0x19d5c>
  408690:	mov	x24, x20
  408694:	add	x2, x19, #0x40
  408698:	mov	w1, #0xffffffff            	// #-1
  40869c:	mov	x0, x19
  4086a0:	bl	405f30 <clear@@Base+0x236c>
  4086a4:	mov	x1, x0
  4086a8:	ldr	x0, [x19]
  4086ac:	sub	x3, x29, #0x4
  4086b0:	sub	x4, x29, #0x8
  4086b4:	sub	w2, w24, w0
  4086b8:	bl	40844c <clear@@Base+0x4888>
  4086bc:	ldur	w8, [x29, #-8]
  4086c0:	subs	w8, w8, #0x1
  4086c4:	stur	w8, [x29, #-8]
  4086c8:	b.lt	4086e4 <clear@@Base+0x4b20>  // b.tstop
  4086cc:	bl	403f3c <clear@@Base+0x378>
  4086d0:	ldur	w8, [x29, #-8]
  4086d4:	sub	w9, w8, #0x1
  4086d8:	cmp	w8, #0x0
  4086dc:	stur	w9, [x29, #-8]
  4086e0:	b.gt	4086cc <clear@@Base+0x4b08>
  4086e4:	ldur	w8, [x29, #-4]
  4086e8:	ldr	w9, [x21]
  4086ec:	ldr	w10, [x21, #12]
  4086f0:	sub	w8, w9, w8
  4086f4:	cmp	w8, w10
  4086f8:	str	w8, [x21]
  4086fc:	b.le	408708 <clear@@Base+0x4b44>
  408700:	ldr	x24, [x23, #3880]
  408704:	b	408694 <clear@@Base+0x4ad0>
  408708:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  40870c:	ldr	w10, [x8, #3852]
  408710:	add	x8, x22, w10, sxtw
  408714:	add	x8, x8, #0x68
  408718:	mov	x0, x20
  40871c:	str	x8, [x22, #40]
  408720:	bl	4081b8 <clear@@Base+0x45f4>
  408724:	ldr	x23, [sp, #8]
  408728:	ldr	w10, [sp, #4]
  40872c:	ldr	w9, [x22, #8]
  408730:	ldr	w8, [sp]
  408734:	sub	w9, w9, w10
  408738:	str	x23, [x21, #32]
  40873c:	str	w9, [x21]
  408740:	subs	w8, w8, #0x1
  408744:	str	w8, [sp]
  408748:	b.lt	408764 <clear@@Base+0x4ba0>  // b.tstop
  40874c:	bl	403f3c <clear@@Base+0x378>
  408750:	ldr	w8, [sp]
  408754:	sub	w9, w8, #0x1
  408758:	cmp	w8, #0x0
  40875c:	str	w9, [sp]
  408760:	b.gt	40874c <clear@@Base+0x4b88>
  408764:	ldp	x20, x19, [sp, #96]
  408768:	ldp	x22, x21, [sp, #80]
  40876c:	ldp	x24, x23, [sp, #64]
  408770:	ldp	x26, x25, [sp, #48]
  408774:	ldp	x29, x30, [sp, #32]
  408778:	add	sp, sp, #0x70
  40877c:	ret
  408780:	sub	sp, sp, #0x60
  408784:	stp	x22, x21, [sp, #64]
  408788:	adrp	x21, 433000 <winch@@Base+0x19d5c>
  40878c:	stp	x20, x19, [sp, #80]
  408790:	add	x21, x21, #0xf00
  408794:	adrp	x20, 438000 <PC+0x4800>
  408798:	ldrsw	x8, [x21, #12]
  40879c:	ldr	w9, [x20, #324]
  4087a0:	ldr	w10, [x21, #20]
  4087a4:	stp	x29, x30, [sp, #32]
  4087a8:	add	x8, x21, x8
  4087ac:	add	x19, x8, #0x68
  4087b0:	sub	w9, w9, w10
  4087b4:	cmp	w9, #0x2
  4087b8:	stp	x24, x23, [sp, #48]
  4087bc:	add	x29, sp, #0x20
  4087c0:	str	x19, [sp, #16]
  4087c4:	b.lt	408884 <clear@@Base+0x4cc0>  // b.tstop
  4087c8:	mov	w22, wzr
  4087cc:	adrp	x23, 433000 <winch@@Base+0x19d5c>
  4087d0:	ldrb	w8, [x19]
  4087d4:	cbz	w8, 408884 <clear@@Base+0x4cc0>
  4087d8:	mov	x0, x19
  4087dc:	bl	401830 <strlen@plt>
  4087e0:	add	x2, x19, x0
  4087e4:	add	x0, sp, #0x10
  4087e8:	mov	w1, #0x1                   	// #1
  4087ec:	bl	405f30 <clear@@Base+0x236c>
  4087f0:	ldr	w8, [sp, #16]
  4087f4:	mov	x1, x0
  4087f8:	add	x3, sp, #0x8
  4087fc:	mov	x0, x19
  408800:	sub	w2, w8, w19
  408804:	mov	x4, xzr
  408808:	bl	40844c <clear@@Base+0x4888>
  40880c:	ldr	w8, [sp, #8]
  408810:	ldr	w9, [x20, #324]
  408814:	ldr	w10, [x23, #3860]
  408818:	ldr	x19, [sp, #16]
  40881c:	add	w22, w8, w22
  408820:	sub	w8, w9, w10
  408824:	cmp	w8, #0x0
  408828:	cinc	w8, w8, lt  // lt = tstop
  40882c:	cmp	w22, w8, asr #1
  408830:	b.lt	4087d0 <clear@@Base+0x4c0c>  // b.tstop
  408834:	b	408884 <clear@@Base+0x4cc0>
  408838:	mov	x0, x19
  40883c:	str	x19, [sp, #8]
  408840:	bl	401830 <strlen@plt>
  408844:	add	x2, x19, x0
  408848:	add	x0, sp, #0x8
  40884c:	mov	w1, #0x1                   	// #1
  408850:	bl	405f30 <clear@@Base+0x236c>
  408854:	ldr	w8, [sp, #8]
  408858:	mov	x1, x0
  40885c:	sub	x3, x29, #0x4
  408860:	mov	x0, x19
  408864:	sub	w2, w8, w19
  408868:	mov	x4, xzr
  40886c:	bl	40844c <clear@@Base+0x4888>
  408870:	ldur	w8, [x29, #-4]
  408874:	cmp	w8, #0x0
  408878:	b.gt	408890 <clear@@Base+0x4ccc>
  40887c:	ldr	x19, [sp, #8]
  408880:	str	x19, [sp, #16]
  408884:	ldrb	w8, [x19]
  408888:	cbnz	w8, 408838 <clear@@Base+0x4c74>
  40888c:	b	408894 <clear@@Base+0x4cd0>
  408890:	ldr	x19, [sp, #16]
  408894:	ldr	w9, [x21, #8]
  408898:	ldr	w10, [x21, #20]
  40889c:	sub	w8, w19, w21
  4088a0:	ldr	x19, [x21, #40]
  4088a4:	sub	w8, w8, #0x68
  4088a8:	cmp	w9, w10
  4088ac:	str	w8, [x21, #12]
  4088b0:	b.le	408948 <clear@@Base+0x4d84>
  4088b4:	adrp	x20, 433000 <winch@@Base+0x19d5c>
  4088b8:	adrp	x22, 433000 <winch@@Base+0x19d5c>
  4088bc:	add	x20, x20, #0xf28
  4088c0:	add	x22, x22, #0xf08
  4088c4:	adrp	x23, 433000 <winch@@Base+0x19d5c>
  4088c8:	mov	x24, x19
  4088cc:	add	x2, x20, #0x40
  4088d0:	mov	w1, #0xffffffff            	// #-1
  4088d4:	mov	x0, x20
  4088d8:	bl	405f30 <clear@@Base+0x236c>
  4088dc:	mov	x1, x0
  4088e0:	ldr	x0, [x20]
  4088e4:	add	x3, sp, #0x8
  4088e8:	sub	x4, x29, #0x4
  4088ec:	sub	w2, w24, w0
  4088f0:	bl	40844c <clear@@Base+0x4888>
  4088f4:	ldur	w8, [x29, #-4]
  4088f8:	subs	w8, w8, #0x1
  4088fc:	stur	w8, [x29, #-4]
  408900:	b.lt	40891c <clear@@Base+0x4d58>  // b.tstop
  408904:	bl	403f3c <clear@@Base+0x378>
  408908:	ldur	w8, [x29, #-4]
  40890c:	sub	w9, w8, #0x1
  408910:	cmp	w8, #0x0
  408914:	stur	w9, [x29, #-4]
  408918:	b.gt	408904 <clear@@Base+0x4d40>
  40891c:	ldr	w8, [sp, #8]
  408920:	ldr	w9, [x22]
  408924:	ldr	w10, [x22, #12]
  408928:	sub	w8, w9, w8
  40892c:	cmp	w8, w10
  408930:	str	w8, [x22]
  408934:	b.le	408940 <clear@@Base+0x4d7c>
  408938:	ldr	x24, [x23, #3880]
  40893c:	b	4088cc <clear@@Base+0x4d08>
  408940:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  408944:	ldr	w8, [x8, #3852]
  408948:	add	x8, x21, w8, sxtw
  40894c:	add	x8, x8, #0x68
  408950:	mov	x0, x19
  408954:	str	x8, [x21, #40]
  408958:	bl	4081b8 <clear@@Base+0x45f4>
  40895c:	ldp	x20, x19, [sp, #80]
  408960:	ldp	x22, x21, [sp, #64]
  408964:	ldp	x24, x23, [sp, #48]
  408968:	ldp	x29, x30, [sp, #32]
  40896c:	add	sp, sp, #0x60
  408970:	ret
  408974:	adrp	x8, 434000 <PC+0x800>
  408978:	ldr	w8, [x8, #1904]
  40897c:	cmp	w8, #0x0
  408980:	cset	w9, ne  // ne = any
  408984:	cmp	w8, #0x16
  408988:	cset	w8, ne  // ne = any
  40898c:	and	w0, w9, w8
  408990:	ret
  408994:	sub	sp, sp, #0x20
  408998:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  40899c:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  4089a0:	add	x8, x8, #0x7e8
  4089a4:	add	x0, x0, #0xe1d
  4089a8:	add	x1, sp, #0x8
  4089ac:	stp	x29, x30, [sp, #16]
  4089b0:	add	x29, sp, #0x10
  4089b4:	str	x8, [sp, #8]
  4089b8:	bl	4153c4 <error@@Base>
  4089bc:	ldp	x29, x30, [sp, #16]
  4089c0:	add	sp, sp, #0x20
  4089c4:	ret
  4089c8:	sub	sp, sp, #0xe0
  4089cc:	stp	x20, x19, [sp, #208]
  4089d0:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4089d4:	adrp	x20, 434000 <PC+0x800>
  4089d8:	stp	x22, x21, [sp, #192]
  4089dc:	ldr	x0, [x20, #1928]
  4089e0:	ldr	x21, [x8, #2112]
  4089e4:	stp	x29, x30, [sp, #128]
  4089e8:	str	x27, [sp, #144]
  4089ec:	stp	x26, x25, [sp, #160]
  4089f0:	stp	x24, x23, [sp, #176]
  4089f4:	add	x29, sp, #0x80
  4089f8:	cbz	x0, 408a40 <clear@@Base+0x4e7c>
  4089fc:	ldp	x8, x19, [x0]
  408a00:	str	x8, [x20, #1928]
  408a04:	bl	401b20 <free@plt>
  408a08:	mov	w8, #0x40000000            	// #1073741824
  408a0c:	cmp	x19, x8
  408a10:	b.ne	408a48 <clear@@Base+0x4e84>  // b.any
  408a14:	adrp	x8, 434000 <PC+0x800>
  408a18:	ldr	w8, [x8, #1904]
  408a1c:	cmp	w8, #0xf
  408a20:	b.eq	408a34 <clear@@Base+0x4e70>  // b.none
  408a24:	cmp	w8, #0x6
  408a28:	b.eq	408b48 <clear@@Base+0x4f84>  // b.none
  408a2c:	cmp	w8, #0x5
  408a30:	b.ne	408a40 <clear@@Base+0x4e7c>  // b.any
  408a34:	mov	w19, #0xa                   	// #10
  408a38:	cbnz	x21, 408a4c <clear@@Base+0x4e88>
  408a3c:	b	408b50 <clear@@Base+0x4f8c>
  408a40:	bl	41a1b0 <winch@@Base+0xf0c>
  408a44:	sxtw	x19, w0
  408a48:	cbz	x21, 408b50 <clear@@Base+0x4f8c>
  408a4c:	ldrb	w8, [x21]
  408a50:	cbz	x8, 408b50 <clear@@Base+0x4f8c>
  408a54:	cmp	x19, x8
  408a58:	str	x19, [sp]
  408a5c:	b.ne	408b50 <clear@@Base+0x4f8c>  // b.any
  408a60:	mov	x8, sp
  408a64:	mov	x22, xzr
  408a68:	add	x23, x21, #0x1
  408a6c:	mov	w24, #0x40000000            	// #1073741824
  408a70:	add	x25, x8, #0x8
  408a74:	adrp	x26, 434000 <PC+0x800>
  408a78:	ldrb	w8, [x23, x22]
  408a7c:	cbz	w8, 408b40 <clear@@Base+0x4f7c>
  408a80:	ldr	x0, [x20, #1928]
  408a84:	add	x21, x22, #0x1
  408a88:	cbz	x0, 408ad0 <clear@@Base+0x4f0c>
  408a8c:	ldp	x8, x27, [x0]
  408a90:	str	x8, [x20, #1928]
  408a94:	bl	401b20 <free@plt>
  408a98:	cmp	x27, x24
  408a9c:	b.ne	408ad8 <clear@@Base+0x4f14>  // b.any
  408aa0:	ldr	w8, [x26, #1904]
  408aa4:	cmp	w8, #0xf
  408aa8:	b.eq	408abc <clear@@Base+0x4ef8>  // b.none
  408aac:	cmp	w8, #0x6
  408ab0:	b.eq	408af8 <clear@@Base+0x4f34>  // b.none
  408ab4:	cmp	w8, #0x5
  408ab8:	b.ne	408ad0 <clear@@Base+0x4f0c>  // b.any
  408abc:	mov	w27, #0xa                   	// #10
  408ac0:	cmp	x22, #0x7d
  408ac4:	str	x27, [x25, x22, lsl #3]
  408ac8:	b.ls	408ae4 <clear@@Base+0x4f20>  // b.plast
  408acc:	b	408b08 <clear@@Base+0x4f44>
  408ad0:	bl	41a1b0 <winch@@Base+0xf0c>
  408ad4:	sxtw	x27, w0
  408ad8:	cmp	x22, #0x7d
  408adc:	str	x27, [x25, x22, lsl #3]
  408ae0:	b.hi	408b08 <clear@@Base+0x4f44>  // b.pmore
  408ae4:	ldrb	w8, [x23, x22]
  408ae8:	mov	x22, x21
  408aec:	cmp	x27, x8
  408af0:	b.eq	408a78 <clear@@Base+0x4eb4>  // b.none
  408af4:	b	408b08 <clear@@Base+0x4f44>
  408af8:	mov	w27, #0x67                  	// #103
  408afc:	cmp	x22, #0x7d
  408b00:	str	x27, [x25, x22, lsl #3]
  408b04:	b.ls	408ae4 <clear@@Base+0x4f20>  // b.plast
  408b08:	cmp	w21, #0x1
  408b0c:	b.lt	408b50 <clear@@Base+0x4f8c>  // b.tstop
  408b10:	mov	x22, sp
  408b14:	ldr	x23, [x22, x21, lsl #3]
  408b18:	mov	w0, #0x1                   	// #1
  408b1c:	mov	w1, #0x10                  	// #16
  408b20:	bl	402244 <setlocale@plt+0x584>
  408b24:	str	x23, [x0, #8]
  408b28:	ldr	x8, [x20, #1928]
  408b2c:	subs	x21, x21, #0x1
  408b30:	str	x8, [x0]
  408b34:	str	x0, [x20, #1928]
  408b38:	b.gt	408b14 <clear@@Base+0x4f50>
  408b3c:	b	408b50 <clear@@Base+0x4f8c>
  408b40:	mov	w19, #0xa                   	// #10
  408b44:	b	408b50 <clear@@Base+0x4f8c>
  408b48:	mov	w19, #0x67                  	// #103
  408b4c:	cbnz	x21, 408a4c <clear@@Base+0x4e88>
  408b50:	mov	w0, w19
  408b54:	ldp	x20, x19, [sp, #208]
  408b58:	ldp	x22, x21, [sp, #192]
  408b5c:	ldp	x24, x23, [sp, #176]
  408b60:	ldp	x26, x25, [sp, #160]
  408b64:	ldr	x27, [sp, #144]
  408b68:	ldp	x29, x30, [sp, #128]
  408b6c:	add	sp, sp, #0xe0
  408b70:	ret
  408b74:	stp	x29, x30, [sp, #-32]!
  408b78:	str	x19, [sp, #16]
  408b7c:	mov	x19, x0
  408b80:	mov	w0, #0x1                   	// #1
  408b84:	mov	w1, #0x10                  	// #16
  408b88:	mov	x29, sp
  408b8c:	bl	402244 <setlocale@plt+0x584>
  408b90:	str	x19, [x0, #8]
  408b94:	adrp	x8, 434000 <PC+0x800>
  408b98:	ldr	x9, [x8, #1928]
  408b9c:	ldr	x19, [sp, #16]
  408ba0:	str	x9, [x0]
  408ba4:	str	x0, [x8, #1928]
  408ba8:	ldp	x29, x30, [sp], #32
  408bac:	ret
  408bb0:	stp	x29, x30, [sp, #-48]!
  408bb4:	stp	x22, x21, [sp, #16]
  408bb8:	stp	x20, x19, [sp, #32]
  408bbc:	mov	x29, sp
  408bc0:	mov	x19, x0
  408bc4:	bl	401830 <strlen@plt>
  408bc8:	add	x8, x19, x0
  408bcc:	sub	x20, x8, #0x1
  408bd0:	cmp	x20, x19
  408bd4:	b.cc	408c04 <clear@@Base+0x5040>  // b.lo, b.ul, b.last
  408bd8:	adrp	x21, 434000 <PC+0x800>
  408bdc:	ldrb	w22, [x20], #-1
  408be0:	mov	w0, #0x1                   	// #1
  408be4:	mov	w1, #0x10                  	// #16
  408be8:	bl	402244 <setlocale@plt+0x584>
  408bec:	str	x22, [x0, #8]
  408bf0:	ldr	x8, [x21, #1928]
  408bf4:	cmp	x20, x19
  408bf8:	str	x8, [x0]
  408bfc:	str	x0, [x21, #1928]
  408c00:	b.cs	408bdc <clear@@Base+0x5018>  // b.hs, b.nlast
  408c04:	ldp	x20, x19, [sp, #32]
  408c08:	ldp	x22, x21, [sp, #16]
  408c0c:	ldp	x29, x30, [sp], #48
  408c10:	ret
  408c14:	stp	x29, x30, [sp, #-32]!
  408c18:	str	x19, [sp, #16]
  408c1c:	mov	x29, sp
  408c20:	bl	4089c8 <clear@@Base+0x4e04>
  408c24:	sxtw	x19, w0
  408c28:	mov	w0, #0x1                   	// #1
  408c2c:	mov	w1, #0x10                  	// #16
  408c30:	bl	402244 <setlocale@plt+0x584>
  408c34:	str	x19, [x0, #8]
  408c38:	adrp	x8, 434000 <PC+0x800>
  408c3c:	ldr	x9, [x8, #1928]
  408c40:	str	x9, [x0]
  408c44:	str	x0, [x8, #1928]
  408c48:	mov	x0, x19
  408c4c:	ldr	x19, [sp, #16]
  408c50:	ldp	x29, x30, [sp], #32
  408c54:	ret
  408c58:	sub	sp, sp, #0xa0
  408c5c:	adrp	x8, 438000 <PC+0x4800>
  408c60:	ldr	w8, [x8, #312]
  408c64:	stp	x22, x21, [sp, #128]
  408c68:	adrp	x22, 434000 <PC+0x800>
  408c6c:	stp	x28, x27, [sp, #80]
  408c70:	add	w9, w8, #0x1
  408c74:	cmp	w9, #0x0
  408c78:	add	w9, w8, #0x2
  408c7c:	csinc	w8, w9, w8, lt  // lt = tstop
  408c80:	stp	x24, x23, [sp, #112]
  408c84:	stp	x20, x19, [sp, #144]
  408c88:	adrp	x10, 434000 <PC+0x800>
  408c8c:	mov	w11, #0x1                   	// #1
  408c90:	adrp	x12, 438000 <PC+0x4800>
  408c94:	mov	w0, #0x65                  	// #101
  408c98:	adrp	x20, 434000 <PC+0x800>
  408c9c:	add	x22, x22, #0x790
  408ca0:	adrp	x21, 438000 <PC+0x4800>
  408ca4:	adrp	x28, 434000 <PC+0x800>
  408ca8:	adrp	x23, 434000 <PC+0x800>
  408cac:	adrp	x27, 433000 <winch@@Base+0x19d5c>
  408cb0:	adrp	x19, 438000 <PC+0x4800>
  408cb4:	adrp	x24, 438000 <PC+0x4800>
  408cb8:	asr	w8, w8, #1
  408cbc:	stp	x29, x30, [sp, #64]
  408cc0:	stp	x26, x25, [sp, #96]
  408cc4:	add	x29, sp, #0x40
  408cc8:	str	w8, [x12, #288]
  408ccc:	str	w11, [x10, #1908]
  408cd0:	b	408cdc <clear@@Base+0x5118>
  408cd4:	bl	40a804 <clear@@Base+0x6c40>
  408cd8:	mov	w0, #0x65                  	// #101
  408cdc:	mov	w26, w0
  408ce0:	b	408cf8 <clear@@Base+0x5134>
  408ce4:	mov	w0, #0x3a                  	// #58
  408ce8:	bl	414f78 <clear@@Base+0x113b4>
  408cec:	bl	403be0 <clear@@Base+0x1c>
  408cf0:	ldr	w8, [x21, #624]
  408cf4:	cbz	w8, 408e14 <clear@@Base+0x5250>
  408cf8:	ldr	w8, [x20, #1904]
  408cfc:	cbz	w8, 408d08 <clear@@Base+0x5144>
  408d00:	str	wzr, [x20, #1904]
  408d04:	bl	403878 <setlocale@plt+0x1bb8>
  408d08:	bl	406630 <clear@@Base+0x2a6c>
  408d0c:	ldr	w8, [x21, #624]
  408d10:	stp	xzr, xzr, [x22]
  408d14:	cbz	w8, 408d30 <clear@@Base+0x516c>
  408d18:	bl	419418 <winch@@Base+0x174>
  408d1c:	adrp	x8, 438000 <PC+0x4800>
  408d20:	ldr	w8, [x8, #264]
  408d24:	cbz	w8, 408d30 <clear@@Base+0x516c>
  408d28:	mov	w0, #0xffffffff            	// #-1
  408d2c:	bl	4021cc <setlocale@plt+0x50c>
  408d30:	bl	403b24 <setlocale@plt+0x1e64>
  408d34:	bl	406364 <clear@@Base+0x27a0>
  408d38:	ldr	x8, [x28, #1928]
  408d3c:	cbz	x8, 408d50 <clear@@Base+0x518c>
  408d40:	ldr	x8, [x8, #8]
  408d44:	mov	w9, #0x40000000            	// #1073741824
  408d48:	cmp	x8, x9
  408d4c:	b.ne	408cf0 <clear@@Base+0x512c>  // b.any
  408d50:	bl	40a688 <clear@@Base+0x6ac4>
  408d54:	mov	w0, #0xfffffffe            	// #-2
  408d58:	bl	416194 <error@@Base+0xdd0>
  408d5c:	str	x0, [x23, #1952]
  408d60:	bl	4148d8 <clear@@Base+0x10d14>
  408d64:	cmp	w0, #0x2
  408d68:	b.ne	408d88 <clear@@Base+0x51c4>  // b.any
  408d6c:	bl	40d928 <clear@@Base+0x9d64>
  408d70:	cbz	w0, 408d88 <clear@@Base+0x51c4>
  408d74:	bl	4051e0 <clear@@Base+0x161c>
  408d78:	tbnz	w0, #3, 408d88 <clear@@Base+0x51c4>
  408d7c:	ldr	x0, [x27, #2064]
  408d80:	bl	40e418 <clear@@Base+0xa854>
  408d84:	cbz	x0, 408db4 <clear@@Base+0x51f0>
  408d88:	ldr	w8, [x19, #460]
  408d8c:	cbz	w8, 408dc0 <clear@@Base+0x51fc>
  408d90:	bl	40d998 <clear@@Base+0x9dd4>
  408d94:	cbz	w0, 408dc0 <clear@@Base+0x51fc>
  408d98:	bl	4051e0 <clear@@Base+0x161c>
  408d9c:	tbnz	w0, #3, 408dc0 <clear@@Base+0x51fc>
  408da0:	ldr	x0, [x27, #2064]
  408da4:	bl	40e418 <clear@@Base+0xa854>
  408da8:	cbnz	x0, 408dc0 <clear@@Base+0x51fc>
  408dac:	bl	4021cc <setlocale@plt+0x50c>
  408db0:	b	408dc0 <clear@@Base+0x51fc>
  408db4:	bl	4021cc <setlocale@plt+0x50c>
  408db8:	ldr	w8, [x19, #460]
  408dbc:	cbnz	w8, 408d90 <clear@@Base+0x51cc>
  408dc0:	ldr	w8, [x24, #400]
  408dc4:	cbnz	w8, 408dcc <clear@@Base+0x5208>
  408dc8:	bl	403bf8 <clear@@Base+0x34>
  408dcc:	bl	406394 <clear@@Base+0x27d0>
  408dd0:	str	wzr, [x24, #400]
  408dd4:	bl	41700c <error@@Base+0x1c48>
  408dd8:	mov	x25, x0
  408ddc:	bl	418c00 <error@@Base+0x383c>
  408de0:	cbz	w0, 408df0 <clear@@Base+0x522c>
  408de4:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  408de8:	add	x0, x0, #0xf37
  408dec:	bl	4150b0 <clear@@Base+0x114ec>
  408df0:	cbz	x25, 408ce4 <clear@@Base+0x5120>
  408df4:	ldrb	w8, [x25]
  408df8:	cbz	w8, 408ce4 <clear@@Base+0x5120>
  408dfc:	mov	w0, #0x8                   	// #8
  408e00:	bl	403d88 <clear@@Base+0x1c4>
  408e04:	mov	x0, x25
  408e08:	bl	4150b0 <clear@@Base+0x114ec>
  408e0c:	bl	403cd0 <clear@@Base+0x10c>
  408e10:	b	408cec <clear@@Base+0x5128>
  408e14:	cmp	w26, #0x65
  408e18:	b.ne	408e30 <clear@@Base+0x526c>  // b.any
  408e1c:	bl	4089c8 <clear@@Base+0x4e04>
  408e20:	ldr	w8, [x21, #624]
  408e24:	str	w0, [sp, #4]
  408e28:	mov	w0, #0x65                  	// #101
  408e2c:	cbnz	w8, 408cdc <clear@@Base+0x5118>
  408e30:	mov	w0, w26
  408e34:	b	408e64 <clear@@Base+0x52a0>
  408e38:	mov	w8, #0x100                 	// #256
  408e3c:	adrp	x10, 434000 <PC+0x800>
  408e40:	ldr	w9, [x10, #1908]
  408e44:	eor	w8, w9, w8
  408e48:	str	w8, [x10, #1908]
  408e4c:	bl	40a450 <clear@@Base+0x688c>
  408e50:	bl	4089c8 <clear@@Base+0x4e04>
  408e54:	str	w0, [sp, #4]
  408e58:	ldr	w8, [x21, #624]
  408e5c:	mov	w0, #0x65                  	// #101
  408e60:	cbnz	w8, 408cdc <clear@@Base+0x5118>
  408e64:	cmp	w0, #0x65
  408e68:	mov	w25, w0
  408e6c:	b.ne	40901c <clear@@Base+0x5458>  // b.any
  408e70:	ldr	w8, [x20, #1904]
  408e74:	ldr	w26, [sp, #4]
  408e78:	cmp	w8, #0x37
  408e7c:	b.hi	408ea4 <clear@@Base+0x52e0>  // b.pmore
  408e80:	adrp	x11, 41a000 <winch@@Base+0xd5c>
  408e84:	add	x11, x11, #0xc36
  408e88:	adr	x9, 408e98 <clear@@Base+0x52d4>
  408e8c:	ldrb	w10, [x11, x8]
  408e90:	add	x9, x9, x10, lsl #2
  408e94:	br	x9
  408e98:	bl	4064b0 <clear@@Base+0x28ec>
  408e9c:	cmp	w0, #0x0
  408ea0:	b.le	408ee4 <clear@@Base+0x5320>
  408ea4:	cmp	w26, #0xd
  408ea8:	b.eq	408cd4 <clear@@Base+0x5110>  // b.none
  408eac:	cmp	w26, #0xa
  408eb0:	b.eq	408cd4 <clear@@Base+0x5110>  // b.none
  408eb4:	mov	w0, w26
  408eb8:	bl	406684 <clear@@Base+0x2ac0>
  408ebc:	cmp	w0, #0x1
  408ec0:	b.eq	409598 <clear@@Base+0x59d4>  // b.none
  408ec4:	ldr	w8, [x20, #1904]
  408ec8:	sub	w8, w8, #0x23
  408ecc:	cmp	w8, #0x1
  408ed0:	b.hi	408e50 <clear@@Base+0x528c>  // b.pmore
  408ed4:	bl	4064b0 <clear@@Base+0x28ec>
  408ed8:	cmp	w0, #0x2
  408edc:	b.lt	408e50 <clear@@Base+0x528c>  // b.tstop
  408ee0:	b	408cd4 <clear@@Base+0x5110>
  408ee4:	sub	w8, w26, #0x5
  408ee8:	cmp	w8, #0x3b
  408eec:	b.hi	408eb4 <clear@@Base+0x52f0>  // b.pmore
  408ef0:	adrp	x11, 41a000 <winch@@Base+0xd5c>
  408ef4:	add	x11, x11, #0xcaa
  408ef8:	adr	x9, 408cd4 <clear@@Base+0x5110>
  408efc:	ldrh	w10, [x11, x8, lsl #1]
  408f00:	add	x9, x9, x10, lsl #2
  408f04:	mov	w8, #0x1000                	// #4096
  408f08:	br	x9
  408f0c:	ldr	w8, [x20, #1904]
  408f10:	cmp	w8, #0x37
  408f14:	b.eq	408ea4 <clear@@Base+0x52e0>  // b.none
  408f18:	mov	w8, #0x200                 	// #512
  408f1c:	b	408e3c <clear@@Base+0x5278>
  408f20:	cmp	w26, #0x2e
  408f24:	b.eq	408ea4 <clear@@Base+0x52e0>  // b.none
  408f28:	sub	w8, w26, #0x30
  408f2c:	cmp	w8, #0xa
  408f30:	b.cc	408ea4 <clear@@Base+0x52e0>  // b.lo, b.ul, b.last
  408f34:	mov	w1, #0xf                   	// #15
  408f38:	mov	w0, w26
  408f3c:	bl	40b7f0 <clear@@Base+0x7c2c>
  408f40:	cmp	w0, #0x64
  408f44:	b.ne	408ea4 <clear@@Base+0x52e0>  // b.any
  408f48:	adrp	x25, 434000 <PC+0x800>
  408f4c:	add	x25, x25, #0x770
  408f50:	add	x0, x25, #0x38
  408f54:	bl	4078b8 <clear@@Base+0x3cf4>
  408f58:	ldr	w8, [x25]
  408f5c:	str	x0, [x25, #32]
  408f60:	cbz	w8, 408f6c <clear@@Base+0x53a8>
  408f64:	str	wzr, [x20, #1904]
  408f68:	bl	403878 <setlocale@plt+0x1bb8>
  408f6c:	bl	406630 <clear@@Base+0x2a6c>
  408f70:	ldr	w8, [x20, #1904]
  408f74:	cbz	w8, 408f98 <clear@@Base+0x53d4>
  408f78:	mov	w0, w26
  408f7c:	bl	406684 <clear@@Base+0x2ac0>
  408f80:	cmp	w0, #0x1
  408f84:	b.eq	4095a0 <clear@@Base+0x59dc>  // b.none
  408f88:	bl	4064b0 <clear@@Base+0x28ec>
  408f8c:	cbz	w0, 4095a8 <clear@@Base+0x59e4>
  408f90:	bl	407958 <clear@@Base+0x3d94>
  408f94:	b	408fa4 <clear@@Base+0x53e0>
  408f98:	add	x0, sp, #0x14
  408f9c:	strb	w26, [sp, #20]
  408fa0:	strb	wzr, [sp, #21]
  408fa4:	add	x1, sp, #0x18
  408fa8:	str	xzr, [sp, #24]
  408fac:	bl	40b114 <clear@@Base+0x7550>
  408fb0:	ldr	x26, [sp, #24]
  408fb4:	mov	w25, w0
  408fb8:	cbz	x26, 40901c <clear@@Base+0x5458>
  408fbc:	mov	x0, x26
  408fc0:	mov	x24, x22
  408fc4:	mov	x22, x19
  408fc8:	mov	x19, x27
  408fcc:	bl	401830 <strlen@plt>
  408fd0:	add	x8, x26, x0
  408fd4:	sub	x27, x8, #0x1
  408fd8:	cmp	x27, x26
  408fdc:	b.cc	40900c <clear@@Base+0x5448>  // b.lo, b.ul, b.last
  408fe0:	ldrb	w23, [x27], #-1
  408fe4:	mov	w0, #0x1                   	// #1
  408fe8:	mov	w1, #0x10                  	// #16
  408fec:	bl	402244 <setlocale@plt+0x584>
  408ff0:	str	x23, [x0, #8]
  408ff4:	ldr	x8, [x28, #1928]
  408ff8:	cmp	x27, x26
  408ffc:	str	x8, [x0]
  409000:	str	x0, [x28, #1928]
  409004:	b.cs	408fe0 <clear@@Base+0x541c>  // b.hs, b.nlast
  409008:	adrp	x23, 434000 <PC+0x800>
  40900c:	mov	x27, x19
  409010:	mov	x19, x22
  409014:	mov	x22, x24
  409018:	adrp	x24, 438000 <PC+0x4800>
  40901c:	cmp	w25, #0x16
  409020:	b.ne	409070 <clear@@Base+0x54ac>  // b.any
  409024:	ldr	w8, [x20, #1904]
  409028:	ldr	w25, [sp, #4]
  40902c:	cmp	w8, #0x16
  409030:	b.eq	408e50 <clear@@Base+0x528c>  // b.none
  409034:	bl	406364 <clear@@Base+0x27a0>
  409038:	mov	w8, #0x16                  	// #22
  40903c:	str	w8, [x20, #1904]
  409040:	bl	4038a4 <setlocale@plt+0x1be4>
  409044:	bl	403bf8 <clear@@Base+0x34>
  409048:	bl	406394 <clear@@Base+0x27d0>
  40904c:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  409050:	add	x0, x0, #0xf38
  409054:	bl	4063b4 <clear@@Base+0x27f0>
  409058:	mov	w1, #0x1                   	// #1
  40905c:	mov	x0, xzr
  409060:	bl	406520 <clear@@Base+0x295c>
  409064:	mov	w0, w25
  409068:	bl	406684 <clear@@Base+0x2ac0>
  40906c:	b	408e50 <clear@@Base+0x528c>
  409070:	bl	406364 <clear@@Base+0x27a0>
  409074:	sub	w8, w25, #0x2
  409078:	cmp	w8, #0x63
  40907c:	b.hi	409e1c <clear@@Base+0x6258>  // b.pmore
  409080:	adrp	x11, 41a000 <winch@@Base+0xd5c>
  409084:	add	x11, x11, #0xd22
  409088:	adr	x9, 408cdc <clear@@Base+0x5118>
  40908c:	ldrh	w10, [x11, x8, lsl #1]
  409090:	add	x9, x9, x10, lsl #2
  409094:	mov	w0, w25
  409098:	br	x9
  40909c:	str	w25, [x20, #1904]
  4090a0:	bl	4038a4 <setlocale@plt+0x1be4>
  4090a4:	bl	403bf8 <clear@@Base+0x34>
  4090a8:	bl	406394 <clear@@Base+0x27d0>
  4090ac:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  4090b0:	add	x0, x0, #0xf2c
  4090b4:	b	409270 <clear@@Base+0x56ac>
  4090b8:	adrp	x25, 434000 <PC+0x800>
  4090bc:	ldr	x8, [x25, #1944]
  4090c0:	cbnz	x8, 4090cc <clear@@Base+0x5508>
  4090c4:	bl	4064b0 <clear@@Base+0x28ec>
  4090c8:	cbz	w0, 409440 <clear@@Base+0x587c>
  4090cc:	adrp	x8, 434000 <PC+0x800>
  4090d0:	ldrb	w8, [x8, #1896]
  4090d4:	cmp	w8, #0x1
  4090d8:	b.ne	409104 <clear@@Base+0x5540>  // b.any
  4090dc:	cmp	w26, #0xa
  4090e0:	b.eq	4090ec <clear@@Base+0x5528>  // b.none
  4090e4:	cmp	w26, #0xd
  4090e8:	b.ne	409404 <clear@@Base+0x5840>  // b.any
  4090ec:	ldr	x8, [x25, #1944]
  4090f0:	cbz	x8, 4095f0 <clear@@Base+0x5a2c>
  4090f4:	adrp	x8, 434000 <PC+0x800>
  4090f8:	strb	wzr, [x8, #1896]
  4090fc:	bl	406364 <clear@@Base+0x27a0>
  409100:	b	409160 <clear@@Base+0x559c>
  409104:	ldr	x8, [x25, #1944]
  409108:	cbnz	x8, 408ea4 <clear@@Base+0x52e0>
  40910c:	adrp	x8, 438000 <PC+0x4800>
  409110:	ldr	w8, [x8, #308]
  409114:	cmp	w8, w26
  409118:	b.eq	408ea4 <clear@@Base+0x52e0>  // b.none
  40911c:	adrp	x8, 438000 <PC+0x4800>
  409120:	ldr	w8, [x8, #332]
  409124:	cmp	w8, w26
  409128:	b.eq	408ea4 <clear@@Base+0x52e0>  // b.none
  40912c:	adrp	x8, 438000 <PC+0x4800>
  409130:	ldr	w8, [x8, #304]
  409134:	cmp	w8, w26
  409138:	b.eq	408ea4 <clear@@Base+0x52e0>  // b.none
  40913c:	mov	w0, w26
  409140:	bl	414998 <clear@@Base+0x10dd4>
  409144:	str	x0, [x25, #1944]
  409148:	cbz	x0, 409608 <clear@@Base+0x5a44>
  40914c:	sub	w8, w26, #0x61
  409150:	cmp	w8, #0x1a
  409154:	cset	w8, cc  // cc = lo, ul, last
  409158:	adrp	x9, 434000 <PC+0x800>
  40915c:	str	w8, [x9, #1924]
  409160:	adrp	x8, 434000 <PC+0x800>
  409164:	ldr	w3, [x8, #1920]
  409168:	and	w8, w3, #0xffffffbf
  40916c:	cmp	w8, #0x1
  409170:	b.ne	4095c0 <clear@@Base+0x59fc>  // b.any
  409174:	ldr	x0, [x25, #1944]
  409178:	bl	414700 <clear@@Base+0x10b3c>
  40917c:	cbz	w0, 4095b8 <clear@@Base+0x59f4>
  409180:	adrp	x25, 434000 <PC+0x800>
  409184:	add	x25, x25, #0x770
  409188:	ldr	x0, [x25, #40]
  40918c:	bl	414718 <clear@@Base+0x10b54>
  409190:	mov	w8, #0x2f                  	// #47
  409194:	mov	x24, x0
  409198:	str	w8, [x25]
  40919c:	bl	4038a4 <setlocale@plt+0x1be4>
  4091a0:	bl	403bf8 <clear@@Base+0x34>
  4091a4:	bl	406394 <clear@@Base+0x27d0>
  4091a8:	mov	x0, x24
  4091ac:	adrp	x24, 438000 <PC+0x4800>
  4091b0:	b	409270 <clear@@Base+0x56ac>
  4091b4:	adrp	x8, 434000 <PC+0x800>
  4091b8:	add	x8, x8, #0x774
  4091bc:	ldur	x9, [x8, #28]
  4091c0:	mov	w10, #0x2                   	// #2
  4091c4:	cmp	x9, #0x0
  4091c8:	str	w10, [x8]
  4091cc:	b.gt	408e4c <clear@@Base+0x5288>
  4091d0:	b	409298 <clear@@Base+0x56d4>
  4091d4:	mov	w8, #0x6                   	// #6
  4091d8:	str	w8, [x20, #1904]
  4091dc:	bl	4038a4 <setlocale@plt+0x1be4>
  4091e0:	bl	403bf8 <clear@@Base+0x34>
  4091e4:	bl	406394 <clear@@Base+0x27d0>
  4091e8:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  4091ec:	add	x0, x0, #0xbdf
  4091f0:	bl	4063b4 <clear@@Base+0x27f0>
  4091f4:	mov	w1, #0x1                   	// #1
  4091f8:	mov	x0, xzr
  4091fc:	bl	406520 <clear@@Base+0x295c>
  409200:	ldr	w8, [x21, #624]
  409204:	mov	w0, #0x65                  	// #101
  409208:	cbz	w8, 408e64 <clear@@Base+0x52a0>
  40920c:	b	408cdc <clear@@Base+0x5118>
  409210:	adrp	x8, 434000 <PC+0x800>
  409214:	add	x8, x8, #0x768
  409218:	str	wzr, [x8, #24]
  40921c:	b	4093d4 <clear@@Base+0x5810>
  409220:	adrp	x8, 438000 <PC+0x4800>
  409224:	ldr	w8, [x8, #268]
  409228:	cbnz	w8, 409b34 <clear@@Base+0x5f70>
  40922c:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  409230:	ldr	x24, [x8, #1208]
  409234:	mov	w8, #0x9                   	// #9
  409238:	str	w8, [x20, #1904]
  40923c:	bl	4038a4 <setlocale@plt+0x1be4>
  409240:	bl	403bf8 <clear@@Base+0x34>
  409244:	bl	406394 <clear@@Base+0x27d0>
  409248:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40924c:	add	x0, x0, #0xe25
  409250:	b	4092d8 <clear@@Base+0x5714>
  409254:	mov	w8, #0xa                   	// #10
  409258:	str	w8, [x20, #1904]
  40925c:	bl	4038a4 <setlocale@plt+0x1be4>
  409260:	bl	403bf8 <clear@@Base+0x34>
  409264:	bl	406394 <clear@@Base+0x27d0>
  409268:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40926c:	add	x0, x0, #0xefe
  409270:	bl	4063b4 <clear@@Base+0x27f0>
  409274:	mov	x0, xzr
  409278:	b	4093b8 <clear@@Base+0x57f4>
  40927c:	adrp	x8, 434000 <PC+0x800>
  409280:	add	x8, x8, #0x774
  409284:	ldur	x9, [x8, #28]
  409288:	mov	w10, #0x1                   	// #1
  40928c:	cmp	x9, #0x0
  409290:	str	w10, [x8]
  409294:	b.gt	408e4c <clear@@Base+0x5288>
  409298:	adrp	x8, 434000 <PC+0x800>
  40929c:	mov	w9, #0x1                   	// #1
  4092a0:	str	x9, [x8, #1936]
  4092a4:	b	408e4c <clear@@Base+0x5288>
  4092a8:	adrp	x8, 438000 <PC+0x4800>
  4092ac:	ldr	w8, [x8, #268]
  4092b0:	cbnz	w8, 409b34 <clear@@Base+0x5f70>
  4092b4:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  4092b8:	ldr	x24, [x8, #1256]
  4092bc:	mov	w8, #0x1b                  	// #27
  4092c0:	str	w8, [x20, #1904]
  4092c4:	bl	4038a4 <setlocale@plt+0x1be4>
  4092c8:	bl	403bf8 <clear@@Base+0x34>
  4092cc:	bl	406394 <clear@@Base+0x27d0>
  4092d0:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  4092d4:	add	x0, x0, #0xe8b
  4092d8:	bl	4063b4 <clear@@Base+0x27f0>
  4092dc:	mov	x0, x24
  4092e0:	adrp	x24, 438000 <PC+0x4800>
  4092e4:	b	4093b8 <clear@@Base+0x57f4>
  4092e8:	adrp	x8, 438000 <PC+0x4800>
  4092ec:	ldr	w8, [x8, #268]
  4092f0:	cbnz	w8, 409b34 <clear@@Base+0x5f70>
  4092f4:	mov	w8, #0x25                  	// #37
  4092f8:	str	w8, [x20, #1904]
  4092fc:	bl	4038a4 <setlocale@plt+0x1be4>
  409300:	bl	403bf8 <clear@@Base+0x34>
  409304:	bl	406394 <clear@@Base+0x27d0>
  409308:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40930c:	add	x0, x0, #0xf24
  409310:	bl	4063b4 <clear@@Base+0x27f0>
  409314:	mov	x0, xzr
  409318:	mov	w1, wzr
  40931c:	bl	406520 <clear@@Base+0x295c>
  409320:	bl	4089c8 <clear@@Base+0x4e04>
  409324:	adrp	x8, 438000 <PC+0x4800>
  409328:	ldr	w8, [x8, #308]
  40932c:	mov	w9, w0
  409330:	str	w9, [sp, #4]
  409334:	cmp	w8, w0
  409338:	mov	w0, #0x65                  	// #101
  40933c:	b.eq	408cdc <clear@@Base+0x5118>  // b.none
  409340:	adrp	x8, 438000 <PC+0x4800>
  409344:	ldr	w8, [x8, #332]
  409348:	cmp	w8, w9
  40934c:	b.eq	408cdc <clear@@Base+0x5118>  // b.none
  409350:	adrp	x8, 438000 <PC+0x4800>
  409354:	ldr	w8, [x8, #304]
  409358:	cmp	w8, w9
  40935c:	b.eq	408cdc <clear@@Base+0x5118>  // b.none
  409360:	ldr	w26, [sp, #4]
  409364:	mov	w8, #0x2e                  	// #46
  409368:	cmp	w26, #0xd
  40936c:	ccmp	w26, #0xa, #0x4, ne  // ne = any
  409370:	csel	w26, w26, w8, ne  // ne = any
  409374:	mov	w0, w26
  409378:	bl	412560 <clear@@Base+0xe99c>
  40937c:	cbnz	w0, 4095e4 <clear@@Base+0x5a20>
  409380:	adrp	x9, 432000 <winch@@Base+0x18d5c>
  409384:	ldr	x25, [x9, #1256]
  409388:	adrp	x8, 434000 <PC+0x800>
  40938c:	add	x8, x8, #0x76c
  409390:	mov	w9, #0x25                  	// #37
  409394:	strb	w26, [x8]
  409398:	str	w9, [x8, #4]
  40939c:	bl	4038a4 <setlocale@plt+0x1be4>
  4093a0:	bl	403bf8 <clear@@Base+0x34>
  4093a4:	bl	406394 <clear@@Base+0x27d0>
  4093a8:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  4093ac:	add	x0, x0, #0xe8b
  4093b0:	bl	4063b4 <clear@@Base+0x27f0>
  4093b4:	mov	x0, x25
  4093b8:	mov	w1, wzr
  4093bc:	bl	406520 <clear@@Base+0x295c>
  4093c0:	b	408e50 <clear@@Base+0x528c>
  4093c4:	adrp	x8, 434000 <PC+0x800>
  4093c8:	add	x8, x8, #0x768
  4093cc:	mov	w9, #0x1                   	// #1
  4093d0:	str	w9, [x8, #24]
  4093d4:	strb	wzr, [x8]
  4093d8:	bl	40a734 <clear@@Base+0x6b70>
  4093dc:	b	408e50 <clear@@Base+0x528c>
  4093e0:	mov	w8, #0x2001                	// #8193
  4093e4:	adrp	x9, 434000 <PC+0x800>
  4093e8:	str	w8, [x9, #1908]
  4093ec:	b	408e4c <clear@@Base+0x5288>
  4093f0:	ldr	w8, [x20, #1904]
  4093f4:	cmp	w8, #0x37
  4093f8:	b.eq	408ea4 <clear@@Base+0x52e0>  // b.none
  4093fc:	mov	w8, #0x400                 	// #1024
  409400:	b	408e3c <clear@@Base+0x5278>
  409404:	ldr	x8, [x25, #1944]
  409408:	cbz	x8, 409490 <clear@@Base+0x58cc>
  40940c:	adrp	x8, 438000 <PC+0x4800>
  409410:	ldr	w8, [x8, #308]
  409414:	cmp	w8, w26
  409418:	b.eq	4095b0 <clear@@Base+0x59ec>  // b.none
  40941c:	adrp	x8, 438000 <PC+0x4800>
  409420:	ldr	w8, [x8, #332]
  409424:	cmp	w8, w26
  409428:	b.eq	4095b0 <clear@@Base+0x59ec>  // b.none
  40942c:	adrp	x8, 438000 <PC+0x4800>
  409430:	ldr	w8, [x8, #304]
  409434:	cmp	w8, w26
  409438:	b.ne	408e50 <clear@@Base+0x528c>  // b.any
  40943c:	b	4095b0 <clear@@Base+0x59ec>
  409440:	adrp	x8, 434000 <PC+0x800>
  409444:	ldr	w9, [x8, #1920]
  409448:	ands	w8, w9, #0xffffffbf
  40944c:	b.eq	40953c <clear@@Base+0x5978>  // b.none
  409450:	sub	w10, w26, #0x10
  409454:	cmp	w10, #0x1d
  409458:	b.hi	4090cc <clear@@Base+0x5508>  // b.pmore
  40945c:	adrp	x13, 41a000 <winch@@Base+0xd5c>
  409460:	add	x13, x13, #0xc6e
  409464:	adr	x11, 4090cc <clear@@Base+0x5508>
  409468:	ldrh	w12, [x13, x10, lsl #1]
  40946c:	add	x11, x11, x12, lsl #2
  409470:	br	x11
  409474:	eor	w8, w9, #0x40
  409478:	b	409588 <clear@@Base+0x59c4>
  40947c:	ldr	w8, [x20, #1904]
  409480:	cmp	w8, #0x37
  409484:	b.eq	408eb4 <clear@@Base+0x52f0>  // b.none
  409488:	mov	w8, #0x4                   	// #4
  40948c:	b	408e3c <clear@@Base+0x5278>
  409490:	mov	w0, w26
  409494:	bl	406684 <clear@@Base+0x2ac0>
  409498:	cmp	w0, #0x1
  40949c:	b.eq	4095b0 <clear@@Base+0x59ec>  // b.none
  4094a0:	bl	407958 <clear@@Base+0x3d94>
  4094a4:	stur	x0, [x29, #-8]
  4094a8:	ldrb	w8, [x0]
  4094ac:	adrp	x25, 434000 <PC+0x800>
  4094b0:	add	x25, x25, #0x784
  4094b4:	sub	x0, x29, #0x8
  4094b8:	sub	w8, w8, #0x61
  4094bc:	cmp	w8, #0x1a
  4094c0:	cset	w8, cc  // cc = lo, ul, last
  4094c4:	sub	x1, x29, #0x10
  4094c8:	sub	x2, x29, #0x14
  4094cc:	stur	wzr, [x29, #-20]
  4094d0:	str	w8, [x25]
  4094d4:	bl	4149e8 <clear@@Base+0x10e24>
  4094d8:	stur	x0, [x25, #20]
  4094dc:	cbz	x0, 409558 <clear@@Base+0x5994>
  4094e0:	bl	406364 <clear@@Base+0x27a0>
  4094e4:	bl	40a734 <clear@@Base+0x6b70>
  4094e8:	ldur	x8, [x29, #-16]
  4094ec:	stur	x8, [x29, #-8]
  4094f0:	ldrb	w8, [x8]
  4094f4:	cbz	w8, 408e50 <clear@@Base+0x528c>
  4094f8:	adrp	x9, 434000 <PC+0x800>
  4094fc:	ldr	w9, [x9, #1924]
  409500:	and	w10, w8, #0xff
  409504:	sub	w8, w8, #0x61
  409508:	and	w8, w8, #0xff
  40950c:	cmp	w9, #0x0
  409510:	sub	w11, w10, #0x20
  409514:	ccmp	w8, #0x1a, #0x2, eq  // eq = none
  409518:	csel	w0, w11, w10, cc  // cc = lo, ul, last
  40951c:	bl	406684 <clear@@Base+0x2ac0>
  409520:	cbnz	w0, 4095b0 <clear@@Base+0x59ec>
  409524:	ldur	x8, [x29, #-8]
  409528:	add	x9, x8, #0x1
  40952c:	stur	x9, [x29, #-8]
  409530:	ldrb	w8, [x8, #1]
  409534:	cbnz	w8, 4094f8 <clear@@Base+0x5934>
  409538:	b	408e50 <clear@@Base+0x528c>
  40953c:	cmp	w26, #0x5f
  409540:	b.ne	4090cc <clear@@Base+0x5508>  // b.any
  409544:	mov	w8, #0x1                   	// #1
  409548:	adrp	x9, 434000 <PC+0x800>
  40954c:	strb	w8, [x9, #1896]
  409550:	bl	40a734 <clear@@Base+0x6b70>
  409554:	b	408e50 <clear@@Base+0x528c>
  409558:	ldur	w8, [x29, #-20]
  40955c:	cmp	w8, #0x1
  409560:	b.eq	408e50 <clear@@Base+0x528c>  // b.none
  409564:	bl	403b84 <setlocale@plt+0x1ec4>
  409568:	b	408e50 <clear@@Base+0x528c>
  40956c:	cmp	w8, #0x3
  409570:	mov	w8, #0x3                   	// #3
  409574:	csinc	w8, w8, wzr, ne  // ne = any
  409578:	b	409588 <clear@@Base+0x59c4>
  40957c:	cmp	w8, #0x2
  409580:	mov	w8, #0x1                   	// #1
  409584:	cinc	w8, w8, ne  // ne = any
  409588:	adrp	x9, 434000 <PC+0x800>
  40958c:	str	w8, [x9, #1920]
  409590:	bl	40a734 <clear@@Base+0x6b70>
  409594:	b	408e50 <clear@@Base+0x528c>
  409598:	mov	w0, #0x65                  	// #101
  40959c:	b	408cdc <clear@@Base+0x5118>
  4095a0:	mov	w0, #0x65                  	// #101
  4095a4:	b	408cdc <clear@@Base+0x5118>
  4095a8:	mov	w0, #0x65                  	// #101
  4095ac:	b	408cdc <clear@@Base+0x5118>
  4095b0:	mov	w0, #0x65                  	// #101
  4095b4:	b	408cdc <clear@@Base+0x5118>
  4095b8:	adrp	x8, 434000 <PC+0x800>
  4095bc:	ldr	w3, [x8, #1920]
  4095c0:	adrp	x8, 434000 <PC+0x800>
  4095c4:	add	x8, x8, #0x784
  4095c8:	ldur	x0, [x8, #20]
  4095cc:	ldr	w1, [x8]
  4095d0:	adrp	x2, 41a000 <winch@@Base+0xd5c>
  4095d4:	add	x2, x2, #0x480
  4095d8:	bl	414324 <clear@@Base+0x10760>
  4095dc:	mov	w0, #0x65                  	// #101
  4095e0:	b	408cdc <clear@@Base+0x5118>
  4095e4:	str	w26, [sp, #4]
  4095e8:	mov	w0, #0x65                  	// #101
  4095ec:	b	408cdc <clear@@Base+0x5118>
  4095f0:	bl	407958 <clear@@Base+0x3d94>
  4095f4:	str	x0, [sp, #32]
  4095f8:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  4095fc:	add	x1, sp, #0x20
  409600:	add	x0, x0, #0xf3a
  409604:	b	409620 <clear@@Base+0x5a5c>
  409608:	mov	w0, w26
  40960c:	bl	413bb4 <clear@@Base+0xfff0>
  409610:	str	x0, [sp, #32]
  409614:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  409618:	add	x1, sp, #0x20
  40961c:	add	x0, x0, #0xf52
  409620:	bl	4153c4 <error@@Base>
  409624:	mov	w0, #0x65                  	// #101
  409628:	b	408cdc <clear@@Base+0x5118>
  40962c:	bl	4051e0 <clear@@Base+0x161c>
  409630:	mov	w8, w0
  409634:	mov	w0, #0x65                  	// #101
  409638:	tbnz	w8, #3, 408cdc <clear@@Base+0x5118>
  40963c:	mov	w8, #0x1a                  	// #26
  409640:	str	w8, [x20, #1904]
  409644:	bl	4038a4 <setlocale@plt+0x1be4>
  409648:	bl	403bf8 <clear@@Base+0x34>
  40964c:	bl	406394 <clear@@Base+0x27d0>
  409650:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  409654:	add	x0, x0, #0xf00
  409658:	bl	4063b4 <clear@@Base+0x27f0>
  40965c:	mov	x0, xzr
  409660:	mov	w1, wzr
  409664:	bl	406520 <clear@@Base+0x295c>
  409668:	bl	4089c8 <clear@@Base+0x4e04>
  40966c:	adrp	x8, 438000 <PC+0x4800>
  409670:	ldr	w8, [x8, #308]
  409674:	str	w0, [sp, #4]
  409678:	cmp	w8, w0
  40967c:	mov	w0, #0x65                  	// #101
  409680:	b.eq	408cdc <clear@@Base+0x5118>  // b.none
  409684:	adrp	x8, 438000 <PC+0x4800>
  409688:	ldr	w8, [x8, #332]
  40968c:	ldr	w9, [sp, #4]
  409690:	cmp	w8, w9
  409694:	b.eq	408cdc <clear@@Base+0x5118>  // b.none
  409698:	adrp	x8, 438000 <PC+0x4800>
  40969c:	ldr	w8, [x8, #304]
  4096a0:	ldr	w9, [sp, #4]
  4096a4:	cmp	w8, w9
  4096a8:	b.eq	408cdc <clear@@Base+0x5118>  // b.none
  4096ac:	ldr	w8, [sp, #4]
  4096b0:	mov	w0, #0x65                  	// #101
  4096b4:	cmp	w8, #0xa
  4096b8:	b.eq	408cdc <clear@@Base+0x5118>  // b.none
  4096bc:	ldr	w8, [sp, #4]
  4096c0:	cmp	w8, #0xd
  4096c4:	b.eq	408cdc <clear@@Base+0x5118>  // b.none
  4096c8:	ldr	w0, [sp, #4]
  4096cc:	cmp	w25, #0x3f
  4096d0:	csetm	w1, eq  // eq = none
  4096d4:	bl	41271c <clear@@Base+0xeb58>
  4096d8:	b	409774 <clear@@Base+0x5bb0>
  4096dc:	adrp	x25, 434000 <PC+0x800>
  4096e0:	ldr	x8, [x25, #1936]
  4096e4:	cmp	x8, #0x0
  4096e8:	b.gt	4096f4 <clear@@Base+0x5b30>
  4096ec:	mov	w8, #0x1                   	// #1
  4096f0:	str	x8, [x25, #1936]
  4096f4:	bl	4171b8 <error@@Base+0x1df4>
  4096f8:	bl	403bf8 <clear@@Base+0x34>
  4096fc:	bl	415038 <clear@@Base+0x11474>
  409700:	ldr	w0, [x25, #1936]
  409704:	b	409f94 <clear@@Base+0x63d0>
  409708:	adrp	x8, 434000 <PC+0x800>
  40970c:	ldr	x8, [x8, #1936]
  409710:	cmp	x8, #0x0
  409714:	b.gt	409ffc <clear@@Base+0x6438>
  409718:	b	409fec <clear@@Base+0x6428>
  40971c:	adrp	x8, 434000 <PC+0x800>
  409720:	ldr	x8, [x8, #1936]
  409724:	adrp	x23, 438000 <PC+0x4800>
  409728:	cmp	x8, #0x1
  40972c:	b.lt	409734 <clear@@Base+0x5b70>  // b.tstop
  409730:	str	w8, [x23, #288]
  409734:	bl	4171b8 <error@@Base+0x1df4>
  409738:	bl	403bf8 <clear@@Base+0x34>
  40973c:	bl	415038 <clear@@Base+0x11474>
  409740:	ldr	w0, [x23, #288]
  409744:	mov	w1, wzr
  409748:	mov	w2, wzr
  40974c:	bl	40e238 <clear@@Base+0xa674>
  409750:	b	409834 <clear@@Base+0x5c70>
  409754:	bl	4051e0 <clear@@Base+0x161c>
  409758:	tbz	w0, #0, 409768 <clear@@Base+0x5ba4>
  40975c:	bl	404e00 <clear@@Base+0x123c>
  409760:	bl	41193c <clear@@Base+0xdd78>
  409764:	bl	4173c0 <error@@Base+0x1ffc>
  409768:	bl	4171b8 <error@@Base+0x1df4>
  40976c:	bl	403bf8 <clear@@Base+0x34>
  409770:	bl	415038 <clear@@Base+0x11474>
  409774:	bl	40f074 <clear@@Base+0xb4b0>
  409778:	mov	w0, #0x65                  	// #101
  40977c:	b	408cdc <clear@@Base+0x5118>
  409780:	adrp	x25, 434000 <PC+0x800>
  409784:	ldr	x8, [x25, #1936]
  409788:	cmp	x8, #0x0
  40978c:	b.gt	409798 <clear@@Base+0x5bd4>
  409790:	mov	w8, #0x1                   	// #1
  409794:	str	x8, [x25, #1936]
  409798:	bl	4171b8 <error@@Base+0x1df4>
  40979c:	bl	403bf8 <clear@@Base+0x34>
  4097a0:	bl	415038 <clear@@Base+0x11474>
  4097a4:	adrp	x8, 438000 <PC+0x4800>
  4097a8:	ldr	w8, [x8, #508]
  4097ac:	ldr	x0, [x25, #1936]
  4097b0:	cmp	w8, #0x2
  4097b4:	b.ne	4097cc <clear@@Base+0x5c08>  // b.any
  4097b8:	cmp	x0, #0x2
  4097bc:	b.lt	4097cc <clear@@Base+0x5c08>  // b.tstop
  4097c0:	ldr	x0, [x22, #16]
  4097c4:	bl	40ec84 <clear@@Base+0xb0c0>
  4097c8:	ldr	x0, [x22]
  4097cc:	b	409f74 <clear@@Base+0x63b0>
  4097d0:	adrp	x8, 434000 <PC+0x800>
  4097d4:	ldr	x8, [x8, #1936]
  4097d8:	cmp	x8, #0x0
  4097dc:	b.gt	409fb0 <clear@@Base+0x63ec>
  4097e0:	b	409fa0 <clear@@Base+0x63dc>
  4097e4:	adrp	x8, 434000 <PC+0x800>
  4097e8:	ldr	x8, [x8, #1936]
  4097ec:	adrp	x23, 438000 <PC+0x4800>
  4097f0:	cmp	x8, #0x1
  4097f4:	b.lt	4097fc <clear@@Base+0x5c38>  // b.tstop
  4097f8:	str	w8, [x23, #288]
  4097fc:	bl	4171b8 <error@@Base+0x1df4>
  409800:	bl	403bf8 <clear@@Base+0x34>
  409804:	bl	415038 <clear@@Base+0x11474>
  409808:	adrp	x8, 438000 <PC+0x4800>
  40980c:	ldr	w8, [x8, #508]
  409810:	cmp	w8, #0x2
  409814:	b.ne	409824 <clear@@Base+0x5c60>  // b.any
  409818:	adrp	x8, 434000 <PC+0x800>
  40981c:	ldr	x0, [x8, #1952]
  409820:	bl	40ec84 <clear@@Base+0xb0c0>
  409824:	ldr	w0, [x23, #288]
  409828:	mov	w1, wzr
  40982c:	mov	w2, wzr
  409830:	bl	40e0bc <clear@@Base+0xa4f8>
  409834:	mov	w0, #0x65                  	// #101
  409838:	adrp	x23, 434000 <PC+0x800>
  40983c:	b	408cdc <clear@@Base+0x5118>
  409840:	bl	4171b8 <error@@Base+0x1df4>
  409844:	bl	403bf8 <clear@@Base+0x34>
  409848:	bl	415038 <clear@@Base+0x11474>
  40984c:	adrp	x8, 434000 <PC+0x800>
  409850:	ldr	x0, [x8, #1936]
  409854:	cmp	x0, #0x0
  409858:	b.gt	409e88 <clear@@Base+0x62c4>
  40985c:	bl	40ed2c <clear@@Base+0xb168>
  409860:	mov	w0, #0x65                  	// #101
  409864:	b	408cdc <clear@@Base+0x5118>
  409868:	adrp	x25, 434000 <PC+0x800>
  40986c:	ldr	x8, [x25, #1936]
  409870:	cmp	x8, #0x0
  409874:	b.gt	409880 <clear@@Base+0x5cbc>
  409878:	mov	w8, #0x1                   	// #1
  40987c:	str	x8, [x25, #1936]
  409880:	bl	4171b8 <error@@Base+0x1df4>
  409884:	bl	403bf8 <clear@@Base+0x34>
  409888:	bl	415038 <clear@@Base+0x11474>
  40988c:	ldr	x0, [x25, #1936]
  409890:	b	409e88 <clear@@Base+0x62c4>
  409894:	mov	w8, #0x12                  	// #18
  409898:	str	w8, [x20, #1904]
  40989c:	bl	4038a4 <setlocale@plt+0x1be4>
  4098a0:	bl	403bf8 <clear@@Base+0x34>
  4098a4:	bl	406394 <clear@@Base+0x27d0>
  4098a8:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  4098ac:	add	x0, x0, #0xf18
  4098b0:	bl	4063b4 <clear@@Base+0x27f0>
  4098b4:	mov	x0, xzr
  4098b8:	mov	w1, wzr
  4098bc:	bl	406520 <clear@@Base+0x295c>
  4098c0:	bl	4089c8 <clear@@Base+0x4e04>
  4098c4:	adrp	x8, 438000 <PC+0x4800>
  4098c8:	ldr	w8, [x8, #308]
  4098cc:	str	w0, [sp, #4]
  4098d0:	cmp	w8, w0
  4098d4:	mov	w0, #0x65                  	// #101
  4098d8:	b.eq	408cdc <clear@@Base+0x5118>  // b.none
  4098dc:	adrp	x8, 438000 <PC+0x4800>
  4098e0:	ldr	w8, [x8, #332]
  4098e4:	ldr	w9, [sp, #4]
  4098e8:	cmp	w8, w9
  4098ec:	b.eq	408cdc <clear@@Base+0x5118>  // b.none
  4098f0:	adrp	x8, 438000 <PC+0x4800>
  4098f4:	ldr	w8, [x8, #304]
  4098f8:	ldr	w9, [sp, #4]
  4098fc:	cmp	w8, w9
  409900:	b.eq	408cdc <clear@@Base+0x5118>  // b.none
  409904:	ldr	w8, [sp, #4]
  409908:	mov	w0, #0x65                  	// #101
  40990c:	cmp	w8, #0xa
  409910:	b.eq	408cdc <clear@@Base+0x5118>  // b.none
  409914:	ldr	w8, [sp, #4]
  409918:	cmp	w8, #0xd
  40991c:	b.eq	408cdc <clear@@Base+0x5118>  // b.none
  409920:	bl	4171b8 <error@@Base+0x1df4>
  409924:	bl	403bf8 <clear@@Base+0x34>
  409928:	bl	415038 <clear@@Base+0x11474>
  40992c:	ldr	w0, [sp, #4]
  409930:	bl	4128fc <clear@@Base+0xed38>
  409934:	mov	w0, #0x65                  	// #101
  409938:	b	408cdc <clear@@Base+0x5118>
  40993c:	bl	4051e0 <clear@@Base+0x161c>
  409940:	mov	w8, w0
  409944:	mov	w0, #0x65                  	// #101
  409948:	tbnz	w8, #3, 408cdc <clear@@Base+0x5118>
  40994c:	bl	4171b8 <error@@Base+0x1df4>
  409950:	bl	403bf8 <clear@@Base+0x34>
  409954:	bl	415038 <clear@@Base+0x11474>
  409958:	adrp	x8, 438000 <PC+0x4800>
  40995c:	adrp	x9, 438000 <PC+0x4800>
  409960:	ldr	w10, [x8, #416]
  409964:	ldr	w11, [x9, #524]
  409968:	adrp	x12, 434000 <PC+0x800>
  40996c:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  409970:	add	x12, x12, #0x778
  409974:	add	x0, x0, #0x311
  409978:	str	wzr, [x8, #416]
  40997c:	stp	w10, w11, [x12]
  409980:	str	wzr, [x9, #524]
  409984:	bl	40bbbc <clear@@Base+0x7ff8>
  409988:	mov	w0, #0x65                  	// #101
  40998c:	b	408cdc <clear@@Base+0x5118>
  409990:	bl	41a13c <winch@@Base+0xe98>
  409994:	cbz	w0, 40a024 <clear@@Base+0x6460>
  409998:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40999c:	add	x0, x0, #0xe8d
  4099a0:	b	409b3c <clear@@Base+0x5f78>
  4099a4:	adrp	x8, 434000 <PC+0x800>
  4099a8:	ldr	x8, [x8, #1936]
  4099ac:	tbnz	x8, #63, 40a048 <clear@@Base+0x6484>
  4099b0:	cmp	x8, #0x64
  4099b4:	b.gt	4099cc <clear@@Base+0x5e08>
  4099b8:	cmp	x8, #0x64
  4099bc:	b.ne	40a054 <clear@@Base+0x6490>  // b.any
  4099c0:	adrp	x8, 434000 <PC+0x800>
  4099c4:	ldr	x8, [x8, #1960]
  4099c8:	cbz	x8, 40a054 <clear@@Base+0x6490>
  4099cc:	mov	w8, #0x64                  	// #100
  4099d0:	b	40a04c <clear@@Base+0x6488>
  4099d4:	bl	41a13c <winch@@Base+0xe98>
  4099d8:	cbz	w0, 40a074 <clear@@Base+0x64b0>
  4099dc:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  4099e0:	add	x0, x0, #0xeb1
  4099e4:	b	409b3c <clear@@Base+0x5f78>
  4099e8:	ldr	x8, [x27, #2064]
  4099ec:	cbz	x8, 409a28 <clear@@Base+0x5e64>
  4099f0:	bl	4051e0 <clear@@Base+0x161c>
  4099f4:	tbz	w0, #3, 409a28 <clear@@Base+0x5e64>
  4099f8:	adrp	x8, 434000 <PC+0x800>
  4099fc:	add	x8, x8, #0x778
  409a00:	ldp	w9, w8, [x8]
  409a04:	adrp	x10, 438000 <PC+0x4800>
  409a08:	adrp	x11, 438000 <PC+0x4800>
  409a0c:	mov	w0, #0x1                   	// #1
  409a10:	str	w9, [x10, #416]
  409a14:	str	w8, [x11, #524]
  409a18:	bl	40c700 <clear@@Base+0x8b3c>
  409a1c:	mov	w8, w0
  409a20:	mov	w0, #0x65                  	// #101
  409a24:	cbz	w8, 408cdc <clear@@Base+0x5118>
  409a28:	ldr	x8, [sp, #24]
  409a2c:	cbz	x8, 409a38 <clear@@Base+0x5e74>
  409a30:	ldrb	w0, [x8]
  409a34:	bl	4021cc <setlocale@plt+0x50c>
  409a38:	mov	w0, wzr
  409a3c:	bl	4021cc <setlocale@plt+0x50c>
  409a40:	mov	w0, #0x65                  	// #101
  409a44:	b	408cdc <clear@@Base+0x5118>
  409a48:	bl	4051e0 <clear@@Base+0x161c>
  409a4c:	mov	w8, w0
  409a50:	mov	w0, #0x65                  	// #101
  409a54:	tbnz	w8, #3, 408cdc <clear@@Base+0x5118>
  409a58:	bl	4171b8 <error@@Base+0x1df4>
  409a5c:	bl	403bf8 <clear@@Base+0x34>
  409a60:	bl	415038 <clear@@Base+0x11474>
  409a64:	bl	416ffc <error@@Base+0x1c38>
  409a68:	str	x0, [sp, #8]
  409a6c:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  409a70:	add	x0, x0, #0x233
  409a74:	add	x1, sp, #0x8
  409a78:	b	409b40 <clear@@Base+0x5f7c>
  409a7c:	adrp	x25, 434000 <PC+0x800>
  409a80:	ldr	x8, [x25, #1936]
  409a84:	cmp	x8, #0x0
  409a88:	b.gt	409a94 <clear@@Base+0x5ed0>
  409a8c:	mov	w8, #0x1                   	// #1
  409a90:	str	x8, [x25, #1936]
  409a94:	bl	4171b8 <error@@Base+0x1df4>
  409a98:	bl	403bf8 <clear@@Base+0x34>
  409a9c:	bl	415038 <clear@@Base+0x11474>
  409aa0:	adrp	x8, 438000 <PC+0x4800>
  409aa4:	ldr	w8, [x8, #508]
  409aa8:	ldr	x0, [x25, #1936]
  409aac:	cmp	w8, #0x2
  409ab0:	b.ne	409ac8 <clear@@Base+0x5f04>  // b.any
  409ab4:	cmp	x0, #0x2
  409ab8:	b.lt	409ac8 <clear@@Base+0x5f04>  // b.tstop
  409abc:	ldr	x0, [x22, #16]
  409ac0:	bl	40ec84 <clear@@Base+0xb0c0>
  409ac4:	ldr	x0, [x22]
  409ac8:	mov	w1, #0x1                   	// #1
  409acc:	b	409f78 <clear@@Base+0x63b4>
  409ad0:	adrp	x25, 434000 <PC+0x800>
  409ad4:	ldr	x8, [x25, #1936]
  409ad8:	cmp	x8, #0x0
  409adc:	b.gt	409ae8 <clear@@Base+0x5f24>
  409ae0:	mov	w8, #0x1                   	// #1
  409ae4:	str	x8, [x25, #1936]
  409ae8:	bl	4171b8 <error@@Base+0x1df4>
  409aec:	bl	403bf8 <clear@@Base+0x34>
  409af0:	bl	415038 <clear@@Base+0x11474>
  409af4:	ldr	w0, [x25, #1936]
  409af8:	mov	w1, #0x1                   	// #1
  409afc:	b	409f98 <clear@@Base+0x63d4>
  409b00:	bl	4171b8 <error@@Base+0x1df4>
  409b04:	bl	403bf8 <clear@@Base+0x34>
  409b08:	bl	415038 <clear@@Base+0x11474>
  409b0c:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  409b10:	add	x8, x8, #0x7e8
  409b14:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  409b18:	stur	x8, [x29, #-8]
  409b1c:	add	x0, x0, #0xe1d
  409b20:	sub	x1, x29, #0x8
  409b24:	b	409b40 <clear@@Base+0x5f7c>
  409b28:	adrp	x8, 438000 <PC+0x4800>
  409b2c:	ldr	w8, [x8, #268]
  409b30:	cbz	w8, 40a098 <clear@@Base+0x64d4>
  409b34:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  409b38:	add	x0, x0, #0xe2f
  409b3c:	mov	x1, xzr
  409b40:	bl	4153c4 <error@@Base>
  409b44:	mov	w0, #0x65                  	// #101
  409b48:	b	408cdc <clear@@Base+0x5118>
  409b4c:	adrp	x8, 434000 <PC+0x800>
  409b50:	ldr	x8, [x8, #1936]
  409b54:	cmp	x8, #0x1
  409b58:	b.lt	409fa0 <clear@@Base+0x63dc>  // b.tstop
  409b5c:	adrp	x9, 438000 <PC+0x4800>
  409b60:	str	w8, [x9, #428]
  409b64:	b	409fb0 <clear@@Base+0x63ec>
  409b68:	adrp	x8, 434000 <PC+0x800>
  409b6c:	ldr	x8, [x8, #1936]
  409b70:	cmp	x8, #0x1
  409b74:	b.lt	409fec <clear@@Base+0x6428>  // b.tstop
  409b78:	adrp	x9, 438000 <PC+0x4800>
  409b7c:	str	w8, [x9, #428]
  409b80:	b	409ffc <clear@@Base+0x6438>
  409b84:	adrp	x8, 434000 <PC+0x800>
  409b88:	ldr	x0, [x8, #1936]
  409b8c:	cmp	x0, #0x0
  409b90:	b.le	40a140 <clear@@Base+0x657c>
  409b94:	bl	40c76c <clear@@Base+0x8ba8>
  409b98:	mov	w8, w0
  409b9c:	mov	w0, #0x65                  	// #101
  409ba0:	cbz	w8, 408cdc <clear@@Base+0x5118>
  409ba4:	b	40a158 <clear@@Base+0x6594>
  409ba8:	bl	4172e0 <error@@Base+0x1f1c>
  409bac:	mov	w0, #0x65                  	// #101
  409bb0:	b	408cdc <clear@@Base+0x5118>
  409bb4:	adrp	x25, 434000 <PC+0x800>
  409bb8:	ldr	x8, [x25, #1936]
  409bbc:	cmp	x8, #0x0
  409bc0:	b.gt	409bd0 <clear@@Base+0x600c>
  409bc4:	bl	413b94 <clear@@Base+0xffd0>
  409bc8:	sxtw	x8, w0
  409bcc:	str	x8, [x25, #1936]
  409bd0:	bl	4171b8 <error@@Base+0x1df4>
  409bd4:	bl	403bf8 <clear@@Base+0x34>
  409bd8:	bl	415038 <clear@@Base+0x11474>
  409bdc:	adrp	x8, 438000 <PC+0x4800>
  409be0:	ldr	w8, [x8, #508]
  409be4:	cmp	w8, #0x2
  409be8:	b.ne	409bf4 <clear@@Base+0x6030>  // b.any
  409bec:	ldr	x0, [x23, #1952]
  409bf0:	bl	40ec84 <clear@@Base+0xb0c0>
  409bf4:	ldr	w0, [x25, #1936]
  409bf8:	mov	w1, #0x1                   	// #1
  409bfc:	b	409f78 <clear@@Base+0x63b4>
  409c00:	adrp	x8, 434000 <PC+0x800>
  409c04:	ldr	x9, [x8, #1936]
  409c08:	cmp	x9, #0x1
  409c0c:	b.lt	40a164 <clear@@Base+0x65a0>  // b.tstop
  409c10:	adrp	x10, 438000 <PC+0x4800>
  409c14:	str	w9, [x10, #468]
  409c18:	adrp	x10, 438000 <PC+0x4800>
  409c1c:	ldrsw	x11, [x10, #416]
  409c20:	cmp	x9, x11
  409c24:	b.le	409c30 <clear@@Base+0x606c>
  409c28:	mov	x9, x11
  409c2c:	str	x11, [x8, #1936]
  409c30:	sub	w8, w11, w9
  409c34:	adrp	x9, 438000 <PC+0x4800>
  409c38:	mov	w11, #0x1                   	// #1
  409c3c:	str	w8, [x10, #416]
  409c40:	str	w11, [x9, #396]
  409c44:	mov	w0, #0x65                  	// #101
  409c48:	b	408cdc <clear@@Base+0x5118>
  409c4c:	adrp	x9, 434000 <PC+0x800>
  409c50:	ldr	x8, [x9, #1936]
  409c54:	cmp	x8, #0x1
  409c58:	b.lt	40a1a4 <clear@@Base+0x65e0>  // b.tstop
  409c5c:	adrp	x9, 438000 <PC+0x4800>
  409c60:	str	w8, [x9, #468]
  409c64:	b	40a1d0 <clear@@Base+0x660c>
  409c68:	adrp	x25, 434000 <PC+0x800>
  409c6c:	ldr	x8, [x25, #1936]
  409c70:	cmp	x8, #0x0
  409c74:	b.gt	409c80 <clear@@Base+0x60bc>
  409c78:	mov	w8, #0x1                   	// #1
  409c7c:	str	x8, [x25, #1936]
  409c80:	bl	40a450 <clear@@Base+0x688c>
  409c84:	bl	4171b8 <error@@Base+0x1df4>
  409c88:	bl	403bf8 <clear@@Base+0x34>
  409c8c:	bl	415038 <clear@@Base+0x11474>
  409c90:	ldr	w1, [x25, #1936]
  409c94:	b	409cdc <clear@@Base+0x6118>
  409c98:	adrp	x8, 434000 <PC+0x800>
  409c9c:	add	x8, x8, #0x774
  409ca0:	ldr	w9, [x8]
  409ca4:	ldur	x10, [x8, #28]
  409ca8:	orr	w9, w9, #0x200
  409cac:	cmp	x10, #0x0
  409cb0:	str	w9, [x8]
  409cb4:	b.gt	409cc4 <clear@@Base+0x6100>
  409cb8:	adrp	x8, 434000 <PC+0x800>
  409cbc:	mov	w9, #0x1                   	// #1
  409cc0:	str	x9, [x8, #1936]
  409cc4:	bl	40a450 <clear@@Base+0x688c>
  409cc8:	bl	4171b8 <error@@Base+0x1df4>
  409ccc:	bl	403bf8 <clear@@Base+0x34>
  409cd0:	bl	415038 <clear@@Base+0x11474>
  409cd4:	adrp	x8, 434000 <PC+0x800>
  409cd8:	ldr	w1, [x8, #1936]
  409cdc:	mov	x0, xzr
  409ce0:	mov	w2, wzr
  409ce4:	bl	40a560 <clear@@Base+0x699c>
  409ce8:	mov	w0, #0x65                  	// #101
  409cec:	b	408cdc <clear@@Base+0x5118>
  409cf0:	adrp	x25, 434000 <PC+0x800>
  409cf4:	add	x25, x25, #0x774
  409cf8:	ldr	w26, [x25]
  409cfc:	ldur	x9, [x25, #28]
  409d00:	mov	w8, #0x1                   	// #1
  409d04:	tst	w26, #0x1
  409d08:	and	w10, w26, #0xfffffffc
  409d0c:	cinc	w8, w8, ne  // ne = any
  409d10:	orr	w8, w8, w10
  409d14:	cmp	x9, #0x0
  409d18:	str	w8, [x25]
  409d1c:	b.gt	409d64 <clear@@Base+0x61a0>
  409d20:	b	409d58 <clear@@Base+0x6194>
  409d24:	adrp	x25, 434000 <PC+0x800>
  409d28:	add	x25, x25, #0x774
  409d2c:	ldr	w26, [x25]
  409d30:	mov	w8, #0x1                   	// #1
  409d34:	ldur	x9, [x25, #28]
  409d38:	tst	w26, #0x1
  409d3c:	and	w10, w26, #0xfffffffc
  409d40:	cinc	w8, w8, ne  // ne = any
  409d44:	orr	w8, w10, w8
  409d48:	orr	w8, w8, #0x200
  409d4c:	cmp	x9, #0x0
  409d50:	str	w8, [x25]
  409d54:	b.gt	409d64 <clear@@Base+0x61a0>
  409d58:	adrp	x8, 434000 <PC+0x800>
  409d5c:	mov	w9, #0x1                   	// #1
  409d60:	str	x9, [x8, #1936]
  409d64:	bl	40a450 <clear@@Base+0x688c>
  409d68:	bl	4171b8 <error@@Base+0x1df4>
  409d6c:	bl	403bf8 <clear@@Base+0x34>
  409d70:	bl	415038 <clear@@Base+0x11474>
  409d74:	ldr	w1, [x25, #28]
  409d78:	mov	x0, xzr
  409d7c:	mov	w2, wzr
  409d80:	bl	40a560 <clear@@Base+0x699c>
  409d84:	str	w26, [x25]
  409d88:	mov	w0, #0x65                  	// #101
  409d8c:	b	408cdc <clear@@Base+0x5118>
  409d90:	adrp	x8, 438000 <PC+0x4800>
  409d94:	ldr	w8, [x8, #508]
  409d98:	cbz	w8, 409da4 <clear@@Base+0x61e0>
  409d9c:	ldr	x0, [x23, #1952]
  409da0:	bl	40ec84 <clear@@Base+0xb0c0>
  409da4:	mov	w0, wzr
  409da8:	bl	40a354 <clear@@Base+0x6790>
  409dac:	b	408cdc <clear@@Base+0x5118>
  409db0:	bl	4171b8 <error@@Base+0x1df4>
  409db4:	bl	403bf8 <clear@@Base+0x34>
  409db8:	bl	415038 <clear@@Base+0x11474>
  409dbc:	adrp	x8, 434000 <PC+0x800>
  409dc0:	ldr	x0, [x8, #1936]
  409dc4:	tbz	x0, #63, 409dd0 <clear@@Base+0x620c>
  409dc8:	mov	x0, xzr
  409dcc:	str	xzr, [x8, #1936]
  409dd0:	adrp	x8, 438000 <PC+0x4800>
  409dd4:	ldr	w1, [x8, #492]
  409dd8:	bl	40f180 <clear@@Base+0xb5bc>
  409ddc:	mov	w0, #0x65                  	// #101
  409de0:	b	408cdc <clear@@Base+0x5118>
  409de4:	bl	4051e0 <clear@@Base+0x161c>
  409de8:	mov	w8, w0
  409dec:	mov	w0, #0x65                  	// #101
  409df0:	tbnz	w8, #3, 408cdc <clear@@Base+0x5118>
  409df4:	ldr	x25, [x27, #2064]
  409df8:	mov	x0, x25
  409dfc:	bl	40e3e4 <clear@@Base+0xa820>
  409e00:	cbz	x0, 409e1c <clear@@Base+0x6258>
  409e04:	bl	40bbdc <clear@@Base+0x8018>
  409e08:	cbz	w0, 40a338 <clear@@Base+0x6774>
  409e0c:	mov	x0, x25
  409e10:	bl	40c140 <clear@@Base+0x857c>
  409e14:	mov	w0, #0x65                  	// #101
  409e18:	b	408cdc <clear@@Base+0x5118>
  409e1c:	bl	403b84 <setlocale@plt+0x1ec4>
  409e20:	mov	w0, #0x65                  	// #101
  409e24:	b	408cdc <clear@@Base+0x5118>
  409e28:	adrp	x8, 434000 <PC+0x800>
  409e2c:	ldr	x0, [x8, #1936]
  409e30:	cmp	x0, #0x0
  409e34:	b.le	40a1f4 <clear@@Base+0x6630>
  409e38:	bl	41a04c <winch@@Base+0xda8>
  409e3c:	cbnz	x0, 40a220 <clear@@Base+0x665c>
  409e40:	b	40a204 <clear@@Base+0x6640>
  409e44:	adrp	x8, 434000 <PC+0x800>
  409e48:	ldr	x0, [x8, #1936]
  409e4c:	cmp	x0, #0x0
  409e50:	b.le	40a210 <clear@@Base+0x664c>
  409e54:	bl	41a0c4 <winch@@Base+0xe20>
  409e58:	cbnz	x0, 40a220 <clear@@Base+0x665c>
  409e5c:	b	40a27c <clear@@Base+0x66b8>
  409e60:	mov	w0, #0x1                   	// #1
  409e64:	bl	40a354 <clear@@Base+0x6790>
  409e68:	b	408cdc <clear@@Base+0x5118>
  409e6c:	bl	4171b8 <error@@Base+0x1df4>
  409e70:	bl	403bf8 <clear@@Base+0x34>
  409e74:	bl	415038 <clear@@Base+0x11474>
  409e78:	adrp	x8, 434000 <PC+0x800>
  409e7c:	ldr	x0, [x8, #1936]
  409e80:	cmp	x0, #0x0
  409e84:	b.le	40a270 <clear@@Base+0x66ac>
  409e88:	bl	40f1f8 <clear@@Base+0xb634>
  409e8c:	mov	w0, #0x65                  	// #101
  409e90:	b	408cdc <clear@@Base+0x5118>
  409e94:	adrp	x8, 438000 <PC+0x4800>
  409e98:	adrp	x9, 438000 <PC+0x4800>
  409e9c:	mov	w10, #0x1                   	// #1
  409ea0:	str	wzr, [x8, #416]
  409ea4:	b	409ebc <clear@@Base+0x62f8>
  409ea8:	bl	411240 <clear@@Base+0xd67c>
  409eac:	adrp	x8, 438000 <PC+0x4800>
  409eb0:	adrp	x9, 438000 <PC+0x4800>
  409eb4:	mov	w10, #0x1                   	// #1
  409eb8:	str	w0, [x8, #416]
  409ebc:	str	w10, [x9, #396]
  409ec0:	mov	w0, #0x65                  	// #101
  409ec4:	b	408cdc <clear@@Base+0x5118>
  409ec8:	mov	w8, #0x3e                  	// #62
  409ecc:	str	w8, [x20, #1904]
  409ed0:	bl	4038a4 <setlocale@plt+0x1be4>
  409ed4:	bl	403bf8 <clear@@Base+0x34>
  409ed8:	bl	406394 <clear@@Base+0x27d0>
  409edc:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  409ee0:	add	x0, x0, #0xf0b
  409ee4:	bl	4063b4 <clear@@Base+0x27f0>
  409ee8:	mov	x0, xzr
  409eec:	mov	w1, wzr
  409ef0:	bl	406520 <clear@@Base+0x295c>
  409ef4:	bl	4089c8 <clear@@Base+0x4e04>
  409ef8:	adrp	x8, 438000 <PC+0x4800>
  409efc:	ldr	w8, [x8, #308]
  409f00:	str	w0, [sp, #4]
  409f04:	cmp	w8, w0
  409f08:	mov	w0, #0x65                  	// #101
  409f0c:	b.eq	408cdc <clear@@Base+0x5118>  // b.none
  409f10:	adrp	x8, 438000 <PC+0x4800>
  409f14:	ldr	w8, [x8, #332]
  409f18:	ldr	w9, [sp, #4]
  409f1c:	cmp	w8, w9
  409f20:	b.eq	408cdc <clear@@Base+0x5118>  // b.none
  409f24:	adrp	x8, 438000 <PC+0x4800>
  409f28:	ldr	w8, [x8, #304]
  409f2c:	ldr	w9, [sp, #4]
  409f30:	cmp	w8, w9
  409f34:	b.eq	408cdc <clear@@Base+0x5118>  // b.none
  409f38:	ldr	w8, [sp, #4]
  409f3c:	mov	w0, #0x65                  	// #101
  409f40:	cmp	w8, #0xa
  409f44:	b.eq	408cdc <clear@@Base+0x5118>  // b.none
  409f48:	ldr	w8, [sp, #4]
  409f4c:	cmp	w8, #0xd
  409f50:	b.eq	408cdc <clear@@Base+0x5118>  // b.none
  409f54:	ldr	w0, [sp, #4]
  409f58:	bl	412800 <clear@@Base+0xec3c>
  409f5c:	b	409774 <clear@@Base+0x5bb0>
  409f60:	bl	4171b8 <error@@Base+0x1df4>
  409f64:	bl	403bf8 <clear@@Base+0x34>
  409f68:	bl	415038 <clear@@Base+0x11474>
  409f6c:	adrp	x8, 438000 <PC+0x4800>
  409f70:	ldr	w0, [x8, #480]
  409f74:	mov	w1, wzr
  409f78:	mov	w2, wzr
  409f7c:	b	409fe0 <clear@@Base+0x641c>
  409f80:	bl	4171b8 <error@@Base+0x1df4>
  409f84:	bl	403bf8 <clear@@Base+0x34>
  409f88:	bl	415038 <clear@@Base+0x11474>
  409f8c:	adrp	x8, 438000 <PC+0x4800>
  409f90:	ldr	w0, [x8, #480]
  409f94:	mov	w1, wzr
  409f98:	mov	w2, wzr
  409f9c:	b	40a018 <clear@@Base+0x6454>
  409fa0:	bl	413b94 <clear@@Base+0xffd0>
  409fa4:	sxtw	x8, w0
  409fa8:	adrp	x9, 434000 <PC+0x800>
  409fac:	str	x8, [x9, #1936]
  409fb0:	bl	4171b8 <error@@Base+0x1df4>
  409fb4:	bl	403bf8 <clear@@Base+0x34>
  409fb8:	bl	415038 <clear@@Base+0x11474>
  409fbc:	adrp	x8, 438000 <PC+0x4800>
  409fc0:	ldr	w8, [x8, #508]
  409fc4:	cbz	w8, 409fd0 <clear@@Base+0x640c>
  409fc8:	ldr	x0, [x23, #1952]
  409fcc:	bl	40ec84 <clear@@Base+0xb0c0>
  409fd0:	adrp	x8, 434000 <PC+0x800>
  409fd4:	ldr	w0, [x8, #1936]
  409fd8:	mov	w2, #0x1                   	// #1
  409fdc:	mov	w1, wzr
  409fe0:	bl	40e0bc <clear@@Base+0xa4f8>
  409fe4:	mov	w0, #0x65                  	// #101
  409fe8:	b	408cdc <clear@@Base+0x5118>
  409fec:	bl	413b94 <clear@@Base+0xffd0>
  409ff0:	sxtw	x8, w0
  409ff4:	adrp	x9, 434000 <PC+0x800>
  409ff8:	str	x8, [x9, #1936]
  409ffc:	bl	4171b8 <error@@Base+0x1df4>
  40a000:	bl	403bf8 <clear@@Base+0x34>
  40a004:	bl	415038 <clear@@Base+0x11474>
  40a008:	adrp	x8, 434000 <PC+0x800>
  40a00c:	ldr	w0, [x8, #1936]
  40a010:	mov	w2, #0x1                   	// #1
  40a014:	mov	w1, wzr
  40a018:	bl	40e238 <clear@@Base+0xa674>
  40a01c:	mov	w0, #0x65                  	// #101
  40a020:	b	408cdc <clear@@Base+0x5118>
  40a024:	adrp	x25, 434000 <PC+0x800>
  40a028:	ldr	x0, [x25, #1936]
  40a02c:	cmp	x0, #0x0
  40a030:	b.le	40a288 <clear@@Base+0x66c4>
  40a034:	bl	40c624 <clear@@Base+0x8a60>
  40a038:	mov	w8, w0
  40a03c:	mov	w0, #0x65                  	// #101
  40a040:	cbz	w8, 408cdc <clear@@Base+0x5118>
  40a044:	b	40a2a0 <clear@@Base+0x66dc>
  40a048:	mov	x8, xzr
  40a04c:	str	x8, [x22]
  40a050:	str	xzr, [x22, #24]
  40a054:	bl	4171b8 <error@@Base+0x1df4>
  40a058:	bl	403bf8 <clear@@Base+0x34>
  40a05c:	bl	415038 <clear@@Base+0x11474>
  40a060:	ldr	w0, [x22]
  40a064:	ldr	x1, [x22, #24]
  40a068:	bl	40f2ac <clear@@Base+0xb6e8>
  40a06c:	mov	w0, #0x65                  	// #101
  40a070:	b	408cdc <clear@@Base+0x5118>
  40a074:	adrp	x25, 434000 <PC+0x800>
  40a078:	ldr	x0, [x25, #1936]
  40a07c:	cmp	x0, #0x0
  40a080:	b.le	40a2f0 <clear@@Base+0x672c>
  40a084:	bl	40c700 <clear@@Base+0x8b3c>
  40a088:	mov	w8, w0
  40a08c:	mov	w0, #0x65                  	// #101
  40a090:	cbz	w8, 408cdc <clear@@Base+0x5118>
  40a094:	b	40a308 <clear@@Base+0x6744>
  40a098:	bl	4051e0 <clear@@Base+0x161c>
  40a09c:	mov	w8, w0
  40a0a0:	mov	w0, #0x65                  	// #101
  40a0a4:	tbnz	w8, #3, 408cdc <clear@@Base+0x5118>
  40a0a8:	ldr	x0, [x27, #2064]
  40a0ac:	bl	40e5bc <clear@@Base+0xa9f8>
  40a0b0:	adrp	x1, 41a000 <winch@@Base+0xd5c>
  40a0b4:	add	x1, x1, #0x2e6
  40a0b8:	bl	401af0 <strcmp@plt>
  40a0bc:	cbz	w0, 40a348 <clear@@Base+0x6784>
  40a0c0:	ldr	x0, [x27, #2064]
  40a0c4:	bl	40e664 <clear@@Base+0xaaa0>
  40a0c8:	cbz	x0, 40a0dc <clear@@Base+0x6518>
  40a0cc:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40a0d0:	add	x0, x0, #0xe60
  40a0d4:	mov	x1, xzr
  40a0d8:	bl	4153c4 <error@@Base>
  40a0dc:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  40a0e0:	ldr	x25, [x8, #1256]
  40a0e4:	mov	w8, #0x1b                  	// #27
  40a0e8:	str	w8, [x20, #1904]
  40a0ec:	bl	4038a4 <setlocale@plt+0x1be4>
  40a0f0:	bl	403bf8 <clear@@Base+0x34>
  40a0f4:	bl	406394 <clear@@Base+0x27d0>
  40a0f8:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40a0fc:	add	x0, x0, #0xe8b
  40a100:	bl	4063b4 <clear@@Base+0x27f0>
  40a104:	mov	x0, x25
  40a108:	mov	w1, wzr
  40a10c:	bl	406520 <clear@@Base+0x295c>
  40a110:	bl	40a688 <clear@@Base+0x6ac4>
  40a114:	bl	4171b8 <error@@Base+0x1df4>
  40a118:	bl	403bf8 <clear@@Base+0x34>
  40a11c:	bl	415038 <clear@@Base+0x11474>
  40a120:	adrp	x8, 438000 <PC+0x4800>
  40a124:	ldr	x0, [x8, #256]
  40a128:	mov	w1, wzr
  40a12c:	bl	416688 <error@@Base+0x12c4>
  40a130:	mov	x1, xzr
  40a134:	bl	412064 <clear@@Base+0xe4a0>
  40a138:	mov	w0, #0x65                  	// #101
  40a13c:	b	408cdc <clear@@Base+0x5118>
  40a140:	mov	w0, #0x1                   	// #1
  40a144:	str	x0, [x8, #1936]
  40a148:	bl	40c76c <clear@@Base+0x8ba8>
  40a14c:	mov	w8, w0
  40a150:	mov	w0, #0x65                  	// #101
  40a154:	cbz	w8, 408cdc <clear@@Base+0x5118>
  40a158:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40a15c:	add	x0, x0, #0xef1
  40a160:	b	409b3c <clear@@Base+0x5f78>
  40a164:	adrp	x9, 438000 <PC+0x4800>
  40a168:	ldr	w9, [x9, #468]
  40a16c:	cmp	w9, #0x0
  40a170:	b.gt	40a188 <clear@@Base+0x65c4>
  40a174:	adrp	x9, 438000 <PC+0x4800>
  40a178:	ldr	w9, [x9, #324]
  40a17c:	cmp	w9, #0x0
  40a180:	cinc	w9, w9, lt  // lt = tstop
  40a184:	asr	w9, w9, #1
  40a188:	sxtw	x9, w9
  40a18c:	str	x9, [x8, #1936]
  40a190:	adrp	x10, 438000 <PC+0x4800>
  40a194:	ldrsw	x11, [x10, #416]
  40a198:	cmp	x9, x11
  40a19c:	b.gt	409c28 <clear@@Base+0x6064>
  40a1a0:	b	409c30 <clear@@Base+0x606c>
  40a1a4:	adrp	x8, 438000 <PC+0x4800>
  40a1a8:	ldr	w8, [x8, #468]
  40a1ac:	cmp	w8, #0x0
  40a1b0:	b.gt	40a1c8 <clear@@Base+0x6604>
  40a1b4:	adrp	x8, 438000 <PC+0x4800>
  40a1b8:	ldr	w8, [x8, #324]
  40a1bc:	cmp	w8, #0x0
  40a1c0:	cinc	w8, w8, lt  // lt = tstop
  40a1c4:	asr	w8, w8, #1
  40a1c8:	sxtw	x10, w8
  40a1cc:	str	x10, [x9, #1936]
  40a1d0:	adrp	x9, 438000 <PC+0x4800>
  40a1d4:	ldr	w10, [x9, #416]
  40a1d8:	adrp	x11, 438000 <PC+0x4800>
  40a1dc:	mov	w12, #0x1                   	// #1
  40a1e0:	str	w12, [x11, #396]
  40a1e4:	add	w8, w10, w8
  40a1e8:	str	w8, [x9, #416]
  40a1ec:	mov	w0, #0x65                  	// #101
  40a1f0:	b	408cdc <clear@@Base+0x5118>
  40a1f4:	mov	w0, #0x1                   	// #1
  40a1f8:	str	x0, [x8, #1936]
  40a1fc:	bl	41a04c <winch@@Base+0xda8>
  40a200:	cbnz	x0, 40a220 <clear@@Base+0x665c>
  40a204:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40a208:	add	x0, x0, #0xed5
  40a20c:	b	409b3c <clear@@Base+0x5f78>
  40a210:	mov	w0, #0x1                   	// #1
  40a214:	str	x0, [x8, #1936]
  40a218:	bl	41a0c4 <winch@@Base+0xe20>
  40a21c:	cbz	x0, 40a27c <clear@@Base+0x66b8>
  40a220:	mov	x25, x0
  40a224:	bl	4171b8 <error@@Base+0x1df4>
  40a228:	bl	403bf8 <clear@@Base+0x34>
  40a22c:	bl	415038 <clear@@Base+0x11474>
  40a230:	mov	x0, x25
  40a234:	bl	40bbbc <clear@@Base+0x7ff8>
  40a238:	mov	w8, w0
  40a23c:	mov	w0, #0x65                  	// #101
  40a240:	cbnz	w8, 408cdc <clear@@Base+0x5118>
  40a244:	bl	419e14 <winch@@Base+0xb70>
  40a248:	mov	x8, x0
  40a24c:	cmn	x0, #0x1
  40a250:	mov	w0, #0x65                  	// #101
  40a254:	b.eq	408cdc <clear@@Base+0x5118>  // b.none
  40a258:	adrp	x9, 438000 <PC+0x4800>
  40a25c:	ldr	w1, [x9, #492]
  40a260:	mov	x0, x8
  40a264:	bl	40edf4 <clear@@Base+0xb230>
  40a268:	mov	w0, #0x65                  	// #101
  40a26c:	b	408cdc <clear@@Base+0x5118>
  40a270:	bl	40f0c8 <clear@@Base+0xb504>
  40a274:	mov	w0, #0x65                  	// #101
  40a278:	b	408cdc <clear@@Base+0x5118>
  40a27c:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40a280:	add	x0, x0, #0xee1
  40a284:	b	409b3c <clear@@Base+0x5f78>
  40a288:	mov	w0, #0x1                   	// #1
  40a28c:	str	x0, [x25, #1936]
  40a290:	bl	40c624 <clear@@Base+0x8a60>
  40a294:	mov	w8, w0
  40a298:	mov	w0, #0x65                  	// #101
  40a29c:	cbz	w8, 408cdc <clear@@Base+0x5118>
  40a2a0:	bl	4148d8 <clear@@Base+0x10d14>
  40a2a4:	cbz	w0, 40a2c0 <clear@@Base+0x66fc>
  40a2a8:	bl	40d928 <clear@@Base+0x9d64>
  40a2ac:	cbz	w0, 40a2c0 <clear@@Base+0x66fc>
  40a2b0:	bl	4051e0 <clear@@Base+0x161c>
  40a2b4:	tbnz	w0, #3, 40a2c0 <clear@@Base+0x66fc>
  40a2b8:	mov	w0, wzr
  40a2bc:	bl	4021cc <setlocale@plt+0x50c>
  40a2c0:	ldr	x8, [x25, #1936]
  40a2c4:	adrp	x9, 41a000 <winch@@Base+0xd5c>
  40a2c8:	add	x9, x9, #0xe9a
  40a2cc:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40a2d0:	cmp	x8, #0x1
  40a2d4:	adrp	x8, 41a000 <winch@@Base+0xd5c>
  40a2d8:	add	x8, x8, #0x480
  40a2dc:	csel	x8, x9, x8, gt
  40a2e0:	str	x8, [sp, #8]
  40a2e4:	add	x0, x0, #0xea2
  40a2e8:	add	x1, sp, #0x8
  40a2ec:	b	409b40 <clear@@Base+0x5f7c>
  40a2f0:	mov	w0, #0x1                   	// #1
  40a2f4:	str	x0, [x25, #1936]
  40a2f8:	bl	40c700 <clear@@Base+0x8b3c>
  40a2fc:	mov	w8, w0
  40a300:	mov	w0, #0x65                  	// #101
  40a304:	cbz	w8, 408cdc <clear@@Base+0x5118>
  40a308:	ldr	x8, [x25, #1936]
  40a30c:	adrp	x9, 41a000 <winch@@Base+0xd5c>
  40a310:	add	x9, x9, #0xe9a
  40a314:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40a318:	cmp	x8, #0x1
  40a31c:	adrp	x8, 41a000 <winch@@Base+0xd5c>
  40a320:	add	x8, x8, #0x480
  40a324:	csel	x8, x9, x8, gt
  40a328:	str	x8, [sp, #8]
  40a32c:	add	x0, x0, #0xec2
  40a330:	add	x1, sp, #0x8
  40a334:	b	409b40 <clear@@Base+0x5f7c>
  40a338:	mov	x0, x25
  40a33c:	bl	40e32c <clear@@Base+0xa768>
  40a340:	mov	w0, #0x65                  	// #101
  40a344:	b	408cdc <clear@@Base+0x5118>
  40a348:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40a34c:	add	x0, x0, #0xe45
  40a350:	b	409b3c <clear@@Base+0x5f78>
  40a354:	stp	x29, x30, [sp, #-64]!
  40a358:	str	x23, [sp, #16]
  40a35c:	stp	x22, x21, [sp, #32]
  40a360:	stp	x20, x19, [sp, #48]
  40a364:	mov	x29, sp
  40a368:	mov	w19, w0
  40a36c:	bl	4051e0 <clear@@Base+0x161c>
  40a370:	tbnz	w0, #3, 40a3e0 <clear@@Base+0x681c>
  40a374:	bl	4171b8 <error@@Base+0x1df4>
  40a378:	bl	403bf8 <clear@@Base+0x34>
  40a37c:	bl	415038 <clear@@Base+0x11474>
  40a380:	bl	40f0c8 <clear@@Base+0xb504>
  40a384:	bl	4046a0 <clear@@Base+0xadc>
  40a388:	adrp	x21, 438000 <PC+0x4800>
  40a38c:	ldr	w9, [x21, #624]
  40a390:	cmp	w19, #0x0
  40a394:	adrp	x23, 438000 <PC+0x4800>
  40a398:	csinv	x8, x0, xzr, ne  // ne = any
  40a39c:	str	x8, [x23, #408]
  40a3a0:	adrp	x22, 438000 <PC+0x4800>
  40a3a4:	mov	w8, #0x1                   	// #1
  40a3a8:	str	w8, [x22, #372]
  40a3ac:	cbz	w9, 40a3f8 <clear@@Base+0x6834>
  40a3b0:	str	wzr, [x22, #372]
  40a3b4:	bl	404f00 <clear@@Base+0x133c>
  40a3b8:	ldr	w8, [x21, #624]
  40a3bc:	cmp	w19, #0x0
  40a3c0:	mov	w9, #0x32                  	// #50
  40a3c4:	mov	w10, #0x38                  	// #56
  40a3c8:	csel	w9, w10, w9, ne  // ne = any
  40a3cc:	tst	w8, #0x3
  40a3d0:	ccmp	w8, #0x0, #0x4, eq  // eq = none
  40a3d4:	mov	w8, #0x65                  	// #101
  40a3d8:	csel	w0, w9, w8, ne  // ne = any
  40a3dc:	b	40a3e4 <clear@@Base+0x6820>
  40a3e0:	mov	w0, #0x65                  	// #101
  40a3e4:	ldp	x20, x19, [sp, #48]
  40a3e8:	ldp	x22, x21, [sp, #32]
  40a3ec:	ldr	x23, [sp, #16]
  40a3f0:	ldp	x29, x30, [sp], #64
  40a3f4:	ret
  40a3f8:	cbz	w19, 40a430 <clear@@Base+0x686c>
  40a3fc:	mov	x20, x0
  40a400:	bl	40a688 <clear@@Base+0x6ac4>
  40a404:	mov	w0, #0x1                   	// #1
  40a408:	mov	w1, wzr
  40a40c:	mov	w2, wzr
  40a410:	bl	40e0bc <clear@@Base+0xa4f8>
  40a414:	ldr	w8, [x21, #624]
  40a418:	cbnz	w8, 40a3b0 <clear@@Base+0x67ec>
  40a41c:	ldr	x8, [x23, #408]
  40a420:	cmp	x8, x20
  40a424:	b.le	40a400 <clear@@Base+0x683c>
  40a428:	bl	403b84 <setlocale@plt+0x1ec4>
  40a42c:	b	40a3b0 <clear@@Base+0x67ec>
  40a430:	bl	40a688 <clear@@Base+0x6ac4>
  40a434:	mov	w0, #0x1                   	// #1
  40a438:	mov	w1, wzr
  40a43c:	mov	w2, wzr
  40a440:	bl	40e0bc <clear@@Base+0xa4f8>
  40a444:	ldr	w8, [x21, #624]
  40a448:	cbz	w8, 40a430 <clear@@Base+0x686c>
  40a44c:	b	40a3b0 <clear@@Base+0x67ec>
  40a450:	stp	x29, x30, [sp, #-32]!
  40a454:	str	x19, [sp, #16]
  40a458:	adrp	x19, 434000 <PC+0x800>
  40a45c:	add	x19, x19, #0x770
  40a460:	ldr	w8, [x19, #4]
  40a464:	mov	w9, #0xf                   	// #15
  40a468:	mov	w10, #0x5                   	// #5
  40a46c:	mov	x29, sp
  40a470:	tst	w8, #0x1
  40a474:	csel	w9, w10, w9, eq  // eq = none
  40a478:	tst	w8, #0x2000
  40a47c:	mov	w8, #0x37                  	// #55
  40a480:	csel	w8, w9, w8, eq  // eq = none
  40a484:	str	w8, [x19]
  40a488:	bl	4038a4 <setlocale@plt+0x1be4>
  40a48c:	bl	403bf8 <clear@@Base+0x34>
  40a490:	bl	406394 <clear@@Base+0x27d0>
  40a494:	ldr	w8, [x19, #4]
  40a498:	adrp	x19, 434000 <PC+0x800>
  40a49c:	tbnz	w8, #8, 40a50c <clear@@Base+0x6948>
  40a4a0:	tbnz	w8, #10, 40a520 <clear@@Base+0x695c>
  40a4a4:	tbnz	w8, #9, 40a534 <clear@@Base+0x6970>
  40a4a8:	tbnz	w8, #2, 40a548 <clear@@Base+0x6984>
  40a4ac:	tbz	w8, #12, 40a4c0 <clear@@Base+0x68fc>
  40a4b0:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40a4b4:	add	x0, x0, #0xfa1
  40a4b8:	bl	4063b4 <clear@@Base+0x27f0>
  40a4bc:	ldr	w8, [x19, #1908]
  40a4c0:	adrp	x9, 41a000 <winch@@Base+0xd5c>
  40a4c4:	adrp	x10, 41a000 <winch@@Base+0xd5c>
  40a4c8:	add	x9, x9, #0xfad
  40a4cc:	add	x10, x10, #0xbf5
  40a4d0:	tst	w8, #0x1
  40a4d4:	adrp	x11, 41a000 <winch@@Base+0xd5c>
  40a4d8:	add	x11, x11, #0xfac
  40a4dc:	csel	x9, x10, x9, eq  // eq = none
  40a4e0:	tst	w8, #0x2000
  40a4e4:	csel	x0, x9, x11, eq  // eq = none
  40a4e8:	bl	4063b4 <clear@@Base+0x27f0>
  40a4ec:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  40a4f0:	ldr	x0, [x8, #1160]
  40a4f4:	ldr	x19, [sp, #16]
  40a4f8:	adrp	x8, 438000 <PC+0x4800>
  40a4fc:	str	wzr, [x8, #400]
  40a500:	mov	w1, wzr
  40a504:	ldp	x29, x30, [sp], #32
  40a508:	b	406520 <clear@@Base+0x295c>
  40a50c:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40a510:	add	x0, x0, #0xf74
  40a514:	bl	4063b4 <clear@@Base+0x27f0>
  40a518:	ldr	w8, [x19, #1908]
  40a51c:	tbz	w8, #10, 40a4a4 <clear@@Base+0x68e0>
  40a520:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40a524:	add	x0, x0, #0xf7f
  40a528:	bl	4063b4 <clear@@Base+0x27f0>
  40a52c:	ldr	w8, [x19, #1908]
  40a530:	tbz	w8, #9, 40a4a8 <clear@@Base+0x68e4>
  40a534:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40a538:	add	x0, x0, #0xf8b
  40a53c:	bl	4063b4 <clear@@Base+0x27f0>
  40a540:	ldr	w8, [x19, #1908]
  40a544:	tbz	w8, #2, 40a4ac <clear@@Base+0x68e8>
  40a548:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40a54c:	add	x0, x0, #0xf97
  40a550:	bl	4063b4 <clear@@Base+0x27f0>
  40a554:	ldr	w8, [x19, #1908]
  40a558:	tbnz	w8, #12, 40a4b0 <clear@@Base+0x68ec>
  40a55c:	b	40a4c0 <clear@@Base+0x68fc>
  40a560:	stp	x29, x30, [sp, #-64]!
  40a564:	stp	x24, x23, [sp, #16]
  40a568:	stp	x22, x21, [sp, #32]
  40a56c:	stp	x20, x19, [sp, #48]
  40a570:	mov	x29, sp
  40a574:	mov	w20, w2
  40a578:	mov	w22, w1
  40a57c:	mov	x21, x0
  40a580:	bl	40c034 <clear@@Base+0x8470>
  40a584:	adrp	x23, 434000 <PC+0x800>
  40a588:	ldr	w8, [x23, #1908]
  40a58c:	mov	x19, x0
  40a590:	tbnz	w8, #10, 40a59c <clear@@Base+0x69d8>
  40a594:	mov	w24, wzr
  40a598:	b	40a5c4 <clear@@Base+0x6a00>
  40a59c:	tbnz	w8, #0, 40a5ac <clear@@Base+0x69e8>
  40a5a0:	bl	40c690 <clear@@Base+0x8acc>
  40a5a4:	cbnz	w0, 40a670 <clear@@Base+0x6aac>
  40a5a8:	b	40a5b4 <clear@@Base+0x69f0>
  40a5ac:	bl	40c514 <clear@@Base+0x8950>
  40a5b0:	cbnz	w0, 40a670 <clear@@Base+0x6aac>
  40a5b4:	ldr	w8, [x23, #1908]
  40a5b8:	mov	w24, #0x1                   	// #1
  40a5bc:	and	w8, w8, #0xfffffbff
  40a5c0:	str	w8, [x23, #1908]
  40a5c4:	mov	w0, w8
  40a5c8:	mov	x1, x21
  40a5cc:	mov	w2, w22
  40a5d0:	bl	417c84 <error@@Base+0x28c0>
  40a5d4:	ldr	w8, [x23, #1908]
  40a5d8:	and	w9, w8, #0xfffffffb
  40a5dc:	str	w9, [x23, #1908]
  40a5e0:	cbz	w0, 40a670 <clear@@Base+0x6aac>
  40a5e4:	mov	w22, w0
  40a5e8:	tbnz	w22, #31, 40a638 <clear@@Base+0x6a74>
  40a5ec:	tbz	w8, #9, 40a638 <clear@@Base+0x6a74>
  40a5f0:	mov	w0, #0x1                   	// #1
  40a5f4:	tbnz	w8, #0, 40a604 <clear@@Base+0x6a40>
  40a5f8:	bl	40c700 <clear@@Base+0x8b3c>
  40a5fc:	cbz	w0, 40a60c <clear@@Base+0x6a48>
  40a600:	b	40a638 <clear@@Base+0x6a74>
  40a604:	bl	40c624 <clear@@Base+0x8a60>
  40a608:	cbnz	w0, 40a638 <clear@@Base+0x6a74>
  40a60c:	ldr	w0, [x23, #1908]
  40a610:	mov	x1, x21
  40a614:	mov	w2, w22
  40a618:	bl	417c84 <error@@Base+0x28c0>
  40a61c:	ldr	w8, [x23, #1908]
  40a620:	mov	w22, w0
  40a624:	mov	w24, #0x1                   	// #1
  40a628:	and	w9, w8, #0xfffffffb
  40a62c:	str	w9, [x23, #1908]
  40a630:	cbnz	w0, 40a5e8 <clear@@Base+0x6a24>
  40a634:	b	40a670 <clear@@Base+0x6aac>
  40a638:	cbnz	w20, 40a654 <clear@@Base+0x6a90>
  40a63c:	cmp	w22, #0x1
  40a640:	b.lt	40a654 <clear@@Base+0x6a90>  // b.tstop
  40a644:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40a648:	add	x0, x0, #0xfaf
  40a64c:	mov	x1, xzr
  40a650:	bl	4153c4 <error@@Base>
  40a654:	cbz	w24, 40a670 <clear@@Base+0x6aac>
  40a658:	mov	x0, x19
  40a65c:	ldp	x20, x19, [sp, #48]
  40a660:	ldp	x22, x21, [sp, #32]
  40a664:	ldp	x24, x23, [sp, #16]
  40a668:	ldp	x29, x30, [sp], #64
  40a66c:	b	40c140 <clear@@Base+0x857c>
  40a670:	mov	x0, x19
  40a674:	ldp	x20, x19, [sp, #48]
  40a678:	ldp	x22, x21, [sp, #32]
  40a67c:	ldp	x24, x23, [sp, #16]
  40a680:	ldp	x29, x30, [sp], #64
  40a684:	b	40c130 <clear@@Base+0x856c>
  40a688:	stp	x29, x30, [sp, #-48]!
  40a68c:	stp	x22, x21, [sp, #16]
  40a690:	stp	x20, x19, [sp, #32]
  40a694:	mov	x29, sp
  40a698:	bl	416530 <error@@Base+0x116c>
  40a69c:	cbz	w0, 40a6c8 <clear@@Base+0x6b04>
  40a6a0:	adrp	x8, 438000 <PC+0x4800>
  40a6a4:	ldr	x0, [x8, #232]
  40a6a8:	cmn	x0, #0x1
  40a6ac:	b.eq	40a71c <clear@@Base+0x6b58>  // b.none
  40a6b0:	adrp	x8, 438000 <PC+0x4800>
  40a6b4:	ldr	w1, [x8, #240]
  40a6b8:	ldp	x20, x19, [sp, #32]
  40a6bc:	ldp	x22, x21, [sp, #16]
  40a6c0:	ldp	x29, x30, [sp], #48
  40a6c4:	b	40edf4 <clear@@Base+0xb230>
  40a6c8:	adrp	x8, 438000 <PC+0x4800>
  40a6cc:	ldr	w8, [x8, #396]
  40a6d0:	cbz	w8, 40a70c <clear@@Base+0x6b48>
  40a6d4:	adrp	x19, 438000 <PC+0x4800>
  40a6d8:	adrp	x20, 438000 <PC+0x4800>
  40a6dc:	ldr	w22, [x19, #452]
  40a6e0:	ldr	w21, [x20, #372]
  40a6e4:	mov	w9, #0x1                   	// #1
  40a6e8:	cmp	w8, #0x2
  40a6ec:	str	w9, [x19, #452]
  40a6f0:	str	wzr, [x20, #372]
  40a6f4:	b.ne	40a700 <clear@@Base+0x6b3c>  // b.any
  40a6f8:	bl	40c7bc <clear@@Base+0x8bf8>
  40a6fc:	bl	40ed2c <clear@@Base+0xb168>
  40a700:	bl	40f074 <clear@@Base+0xb4b0>
  40a704:	str	w22, [x19, #452]
  40a708:	str	w21, [x20, #372]
  40a70c:	ldp	x20, x19, [sp, #32]
  40a710:	ldp	x22, x21, [sp, #16]
  40a714:	ldp	x29, x30, [sp], #48
  40a718:	ret
  40a71c:	mov	w1, #0x1                   	// #1
  40a720:	mov	x0, xzr
  40a724:	ldp	x20, x19, [sp, #32]
  40a728:	ldp	x22, x21, [sp, #16]
  40a72c:	ldp	x29, x30, [sp], #48
  40a730:	b	40edf4 <clear@@Base+0xb230>
  40a734:	stp	x29, x30, [sp, #-48]!
  40a738:	str	x21, [sp, #16]
  40a73c:	adrp	x21, 434000 <PC+0x800>
  40a740:	stp	x20, x19, [sp, #32]
  40a744:	add	x21, x21, #0x768
  40a748:	ldr	w20, [x21, #24]
  40a74c:	adrp	x8, 41a000 <winch@@Base+0xd5c>
  40a750:	adrp	x9, 41a000 <winch@@Base+0xd5c>
  40a754:	add	x8, x8, #0x2e6
  40a758:	add	x9, x9, #0xfc1
  40a75c:	mov	w10, #0x2f                  	// #47
  40a760:	tst	w20, #0xffffffbf
  40a764:	mov	x29, sp
  40a768:	csel	x19, x9, x8, eq  // eq = none
  40a76c:	str	w10, [x21, #8]
  40a770:	bl	4038a4 <setlocale@plt+0x1be4>
  40a774:	bl	403bf8 <clear@@Base+0x34>
  40a778:	bl	406394 <clear@@Base+0x27d0>
  40a77c:	mov	x0, x19
  40a780:	bl	4063b4 <clear@@Base+0x27f0>
  40a784:	ldrb	w8, [x21]
  40a788:	cmp	w8, #0x1
  40a78c:	b.eq	40a7b4 <clear@@Base+0x6bf0>  // b.none
  40a790:	and	w19, w20, #0xffffffbf
  40a794:	tbnz	w20, #6, 40a7c4 <clear@@Base+0x6c00>
  40a798:	cmp	w19, #0x2
  40a79c:	b.eq	40a7d8 <clear@@Base+0x6c14>  // b.none
  40a7a0:	cmp	w19, #0x3
  40a7a4:	b.ne	40a7e4 <clear@@Base+0x6c20>  // b.any
  40a7a8:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40a7ac:	add	x0, x0, #0xe8b
  40a7b0:	b	40a7e0 <clear@@Base+0x6c1c>
  40a7b4:	mov	x0, x19
  40a7b8:	bl	4063b4 <clear@@Base+0x27f0>
  40a7bc:	and	w19, w20, #0xffffffbf
  40a7c0:	tbz	w20, #6, 40a798 <clear@@Base+0x6bd4>
  40a7c4:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40a7c8:	add	x0, x0, #0xfc3
  40a7cc:	bl	4063b4 <clear@@Base+0x27f0>
  40a7d0:	cmp	w19, #0x2
  40a7d4:	b.ne	40a7a0 <clear@@Base+0x6bdc>  // b.any
  40a7d8:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40a7dc:	add	x0, x0, #0xefe
  40a7e0:	bl	4063b4 <clear@@Base+0x27f0>
  40a7e4:	adrp	x8, 438000 <PC+0x4800>
  40a7e8:	str	wzr, [x8, #400]
  40a7ec:	ldp	x20, x19, [sp, #32]
  40a7f0:	ldr	x21, [sp, #16]
  40a7f4:	mov	x0, xzr
  40a7f8:	mov	w1, wzr
  40a7fc:	ldp	x29, x30, [sp], #48
  40a800:	b	406520 <clear@@Base+0x295c>
  40a804:	stp	x29, x30, [sp, #-32]!
  40a808:	stp	x20, x19, [sp, #16]
  40a80c:	mov	x29, sp
  40a810:	bl	4171b8 <error@@Base+0x1df4>
  40a814:	bl	403bf8 <clear@@Base+0x34>
  40a818:	bl	415038 <clear@@Base+0x11474>
  40a81c:	bl	407958 <clear@@Base+0x3d94>
  40a820:	adrp	x8, 434000 <PC+0x800>
  40a824:	ldr	w8, [x8, #1904]
  40a828:	sub	w8, w8, #0x5
  40a82c:	cmp	w8, #0x32
  40a830:	b.hi	40a8a8 <clear@@Base+0x6ce4>  // b.pmore
  40a834:	adrp	x9, 41a000 <winch@@Base+0xd5c>
  40a838:	add	x9, x9, #0xdea
  40a83c:	adr	x10, 40a850 <clear@@Base+0x6c8c>
  40a840:	ldrb	w11, [x9, x8]
  40a844:	add	x10, x10, x11, lsl #2
  40a848:	mov	x19, x0
  40a84c:	br	x10
  40a850:	adrp	x8, 434000 <PC+0x800>
  40a854:	ldr	w1, [x8, #1936]
  40a858:	mov	x0, x19
  40a85c:	ldp	x20, x19, [sp, #16]
  40a860:	mov	w2, wzr
  40a864:	ldp	x29, x30, [sp], #32
  40a868:	b	40a560 <clear@@Base+0x699c>
  40a86c:	add	x19, x19, #0x1
  40a870:	ldrb	w8, [x19]
  40a874:	cmp	w8, #0x2b
  40a878:	b.eq	40a86c <clear@@Base+0x6ca8>  // b.none
  40a87c:	cmp	w8, #0x20
  40a880:	b.eq	40a86c <clear@@Base+0x6ca8>  // b.none
  40a884:	adrp	x20, 433000 <winch@@Base+0x19d5c>
  40a888:	ldr	x0, [x20, #2056]
  40a88c:	cbz	x0, 40a898 <clear@@Base+0x6cd4>
  40a890:	bl	401b20 <free@plt>
  40a894:	ldrb	w8, [x19]
  40a898:	cbz	w8, 40a9ec <clear@@Base+0x6e28>
  40a89c:	mov	x0, x19
  40a8a0:	bl	40217c <setlocale@plt+0x4bc>
  40a8a4:	str	x0, [x20, #2056]
  40a8a8:	ldp	x20, x19, [sp, #16]
  40a8ac:	ldp	x29, x30, [sp], #32
  40a8b0:	ret
  40a8b4:	adrp	x8, 438000 <PC+0x4800>
  40a8b8:	ldr	w8, [x8, #268]
  40a8bc:	cbnz	w8, 40a8a8 <clear@@Base+0x6ce4>
  40a8c0:	mov	x0, x19
  40a8c4:	bl	40c35c <clear@@Base+0x8798>
  40a8c8:	ldp	x20, x19, [sp, #16]
  40a8cc:	ldp	x29, x30, [sp], #32
  40a8d0:	b	419558 <winch@@Base+0x2b4>
  40a8d4:	ldrb	w8, [x19]
  40a8d8:	cmp	w8, #0x21
  40a8dc:	b.eq	40a8fc <clear@@Base+0x6d38>  // b.none
  40a8e0:	adrp	x20, 434000 <PC+0x800>
  40a8e4:	ldr	x0, [x20, #1968]
  40a8e8:	cbz	x0, 40a8f0 <clear@@Base+0x6d2c>
  40a8ec:	bl	401b20 <free@plt>
  40a8f0:	mov	x0, x19
  40a8f4:	bl	40cc88 <clear@@Base+0x90c4>
  40a8f8:	str	x0, [x20, #1968]
  40a8fc:	adrp	x8, 438000 <PC+0x4800>
  40a900:	ldr	w8, [x8, #268]
  40a904:	cbnz	w8, 40a8a8 <clear@@Base+0x6ce4>
  40a908:	adrp	x8, 434000 <PC+0x800>
  40a90c:	ldr	x0, [x8, #1968]
  40a910:	cbnz	x0, 40a91c <clear@@Base+0x6d58>
  40a914:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40a918:	add	x0, x0, #0x480
  40a91c:	ldp	x20, x19, [sp, #16]
  40a920:	adrp	x1, 41a000 <winch@@Base+0xd5c>
  40a924:	add	x1, x1, #0xf68
  40a928:	ldp	x29, x30, [sp], #32
  40a92c:	b	412064 <clear@@Base+0xe4a0>
  40a930:	adrp	x8, 434000 <PC+0x800>
  40a934:	ldrb	w0, [x19]
  40a938:	ldrb	w1, [x19, #1]
  40a93c:	ldr	w3, [x8, #1936]
  40a940:	mov	w2, #0x1                   	// #1
  40a944:	ldp	x20, x19, [sp, #16]
  40a948:	ldp	x29, x30, [sp], #32
  40a94c:	b	404060 <clear@@Base+0x49c>
  40a950:	adrp	x8, 434000 <PC+0x800>
  40a954:	ldrb	w0, [x19, #1]
  40a958:	ldrb	w1, [x19]
  40a95c:	ldr	w3, [x8, #1936]
  40a960:	mov	w2, wzr
  40a964:	ldp	x20, x19, [sp, #16]
  40a968:	ldp	x29, x30, [sp], #32
  40a96c:	b	404060 <clear@@Base+0x49c>
  40a970:	adrp	x8, 438000 <PC+0x4800>
  40a974:	ldr	w8, [x8, #268]
  40a978:	cbnz	w8, 40a8a8 <clear@@Base+0x6ce4>
  40a97c:	adrp	x8, 434000 <PC+0x800>
  40a980:	ldrb	w0, [x8, #1900]
  40a984:	mov	x1, x19
  40a988:	bl	412284 <clear@@Base+0xe6c0>
  40a98c:	ldp	x20, x19, [sp, #16]
  40a990:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40a994:	add	x0, x0, #0xf6e
  40a998:	mov	x1, xzr
  40a99c:	ldp	x29, x30, [sp], #32
  40a9a0:	b	4153c4 <error@@Base>
  40a9a4:	adrp	x20, 434000 <PC+0x800>
  40a9a8:	add	x20, x20, #0x780
  40a9ac:	ldr	x0, [x20, #24]
  40a9b0:	ldp	w3, w1, [x20]
  40a9b4:	mov	x2, x19
  40a9b8:	bl	414324 <clear@@Base+0x10760>
  40a9bc:	str	xzr, [x20, #24]
  40a9c0:	ldp	x20, x19, [sp, #16]
  40a9c4:	ldp	x29, x30, [sp], #32
  40a9c8:	ret
  40a9cc:	adrp	x8, 434000 <PC+0x800>
  40a9d0:	ldr	w9, [x8, #1908]
  40a9d4:	mov	x0, x19
  40a9d8:	eor	w1, w9, #0x100
  40a9dc:	str	w1, [x8, #1908]
  40a9e0:	ldp	x20, x19, [sp, #16]
  40a9e4:	ldp	x29, x30, [sp], #32
  40a9e8:	b	418c5c <error@@Base+0x3898>
  40a9ec:	str	xzr, [x20, #2056]
  40a9f0:	ldp	x20, x19, [sp, #16]
  40a9f4:	ldp	x29, x30, [sp], #32
  40a9f8:	ret
  40a9fc:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  40aa00:	ldr	w8, [x8, #3496]
  40aa04:	lsl	w9, w0, #2
  40aa08:	cmp	w8, #0x0
  40aa0c:	csel	w8, w0, w9, eq  // eq = none
  40aa10:	add	w0, w8, #0x1
  40aa14:	ret
  40aa18:	stp	x29, x30, [sp, #-32]!
  40aa1c:	stp	x20, x19, [sp, #16]
  40aa20:	mov	w20, w0
  40aa24:	mov	w0, #0x4                   	// #4
  40aa28:	mov	w1, w20
  40aa2c:	mov	x29, sp
  40aa30:	bl	402244 <setlocale@plt+0x584>
  40aa34:	cmp	w20, #0x1
  40aa38:	mov	x19, x0
  40aa3c:	b.lt	40aa54 <clear@@Base+0x6e90>  // b.tstop
  40aa40:	mov	w8, w20
  40aa44:	lsl	x2, x8, #2
  40aa48:	mov	w1, #0xff                  	// #255
  40aa4c:	mov	x0, x19
  40aa50:	bl	401a20 <memset@plt>
  40aa54:	mov	x0, x19
  40aa58:	ldp	x20, x19, [sp, #16]
  40aa5c:	ldp	x29, x30, [sp], #32
  40aa60:	ret
  40aa64:	sub	sp, sp, #0x80
  40aa68:	stp	x24, x23, [sp, #80]
  40aa6c:	stp	x22, x21, [sp, #96]
  40aa70:	stp	x20, x19, [sp, #112]
  40aa74:	mov	w21, w4
  40aa78:	mov	x23, x3
  40aa7c:	mov	x22, x2
  40aa80:	mov	x19, x1
  40aa84:	mov	x20, x0
  40aa88:	stp	x29, x30, [sp, #32]
  40aa8c:	stp	x28, x27, [sp, #48]
  40aa90:	stp	x26, x25, [sp, #64]
  40aa94:	add	x29, sp, #0x20
  40aa98:	cbz	x3, 40aaa4 <clear@@Base+0x6ee0>
  40aa9c:	ldrsw	x0, [x23]
  40aaa0:	b	40aaac <clear@@Base+0x6ee8>
  40aaa4:	mov	x0, x19
  40aaa8:	bl	401830 <strlen@plt>
  40aaac:	cmp	x0, #0x1
  40aab0:	mov	x26, x20
  40aab4:	str	x19, [sp, #16]
  40aab8:	stur	x20, [x29, #-8]
  40aabc:	b.lt	40acd4 <clear@@Base+0x7110>  // b.tstop
  40aac0:	add	x24, x19, x0
  40aac4:	str	x23, [sp, #8]
  40aac8:	tbnz	w21, #1, 40ab90 <clear@@Base+0x6fcc>
  40aacc:	mov	x23, x20
  40aad0:	mov	x27, x19
  40aad4:	mov	x26, x20
  40aad8:	b	40aaf4 <clear@@Base+0x6f30>
  40aadc:	ldur	x23, [x29, #-8]
  40aae0:	ldr	x27, [sp, #16]
  40aae4:	cmp	x23, x26
  40aae8:	csel	x26, x23, x26, hi  // hi = pmore
  40aaec:	cmp	x27, x24
  40aaf0:	b.cs	40acb4 <clear@@Base+0x70f0>  // b.hs, b.nlast
  40aaf4:	add	x0, sp, #0x10
  40aaf8:	mov	w1, #0x1                   	// #1
  40aafc:	mov	x2, x24
  40ab00:	bl	405f30 <clear@@Base+0x236c>
  40ab04:	mov	x25, x0
  40ab08:	tbz	w21, #3, 40ab50 <clear@@Base+0x6f8c>
  40ab0c:	orr	x8, x25, #0x80
  40ab10:	cmp	x8, #0x9b
  40ab14:	b.ne	40ab50 <clear@@Base+0x6f8c>  // b.any
  40ab18:	ldr	x8, [sp, #16]
  40ab1c:	add	x8, x8, #0x1
  40ab20:	cmp	x8, x24
  40ab24:	str	x8, [sp, #16]
  40ab28:	b.cs	40aadc <clear@@Base+0x6f18>  // b.hs, b.nlast
  40ab2c:	add	x9, x8, #0x1
  40ab30:	str	x9, [sp, #16]
  40ab34:	ldrb	w0, [x8]
  40ab38:	bl	40ffdc <clear@@Base+0xc418>
  40ab3c:	cbz	w0, 40aadc <clear@@Base+0x6f18>
  40ab40:	ldr	x8, [sp, #16]
  40ab44:	cmp	x8, x24
  40ab48:	b.cc	40ab2c <clear@@Base+0x6f68>  // b.lo, b.ul, b.last
  40ab4c:	b	40aadc <clear@@Base+0x6f18>
  40ab50:	tbz	w21, #0, 40ab6c <clear@@Base+0x6fa8>
  40ab54:	mov	w0, w25
  40ab58:	bl	401b90 <iswupper@plt>
  40ab5c:	cbz	w0, 40ab6c <clear@@Base+0x6fa8>
  40ab60:	mov	w0, w25
  40ab64:	bl	401c70 <towlower@plt>
  40ab68:	mov	w25, w0
  40ab6c:	sub	x0, x29, #0x8
  40ab70:	mov	x1, x25
  40ab74:	bl	405b3c <clear@@Base+0x1f78>
  40ab78:	cbz	x22, 40aadc <clear@@Base+0x6f18>
  40ab7c:	sub	x9, x23, x20
  40ab80:	sub	w8, w27, w19
  40ab84:	sbfiz	x9, x9, #2, #32
  40ab88:	str	w8, [x22, x9]
  40ab8c:	b	40aadc <clear@@Base+0x6f18>
  40ab90:	adrp	x27, 433000 <winch@@Base+0x19d5c>
  40ab94:	mov	x28, x20
  40ab98:	mov	x23, x19
  40ab9c:	mov	x26, x20
  40aba0:	b	40abc4 <clear@@Base+0x7000>
  40aba4:	sub	x8, x8, #0x1
  40aba8:	stur	x8, [x29, #-8]
  40abac:	ldur	x28, [x29, #-8]
  40abb0:	ldr	x23, [sp, #16]
  40abb4:	cmp	x28, x26
  40abb8:	csel	x26, x28, x26, hi  // hi = pmore
  40abbc:	cmp	x23, x24
  40abc0:	b.cs	40acb4 <clear@@Base+0x70f0>  // b.hs, b.nlast
  40abc4:	add	x0, sp, #0x10
  40abc8:	mov	w1, #0x1                   	// #1
  40abcc:	mov	x2, x24
  40abd0:	bl	405f30 <clear@@Base+0x236c>
  40abd4:	mov	x25, x0
  40abd8:	cmp	x0, #0x8
  40abdc:	b.ne	40ac2c <clear@@Base+0x7068>  // b.any
  40abe0:	ldur	x8, [x29, #-8]
  40abe4:	cmp	x8, x20
  40abe8:	b.ls	40ac2c <clear@@Base+0x7068>  // b.plast
  40abec:	ldr	w9, [x27, #3496]
  40abf0:	cbz	w9, 40aba4 <clear@@Base+0x6fe0>
  40abf4:	sub	x8, x8, #0x1
  40abf8:	cmp	x8, x20
  40abfc:	stur	x8, [x29, #-8]
  40ac00:	b.ls	40abac <clear@@Base+0x6fe8>  // b.plast
  40ac04:	ldrb	w9, [x8]
  40ac08:	tbz	w9, #7, 40abac <clear@@Base+0x6fe8>
  40ac0c:	mvn	w10, w9
  40ac10:	and	w10, w10, #0xc0
  40ac14:	sub	x8, x8, #0x1
  40ac18:	cbnz	w10, 40abf8 <clear@@Base+0x7034>
  40ac1c:	and	w9, w9, #0xfe
  40ac20:	cmp	w9, #0xfe
  40ac24:	b.eq	40abf8 <clear@@Base+0x7034>  // b.none
  40ac28:	b	40abac <clear@@Base+0x6fe8>
  40ac2c:	tbz	w21, #3, 40ac74 <clear@@Base+0x70b0>
  40ac30:	orr	x8, x25, #0x80
  40ac34:	cmp	x8, #0x9b
  40ac38:	b.ne	40ac74 <clear@@Base+0x70b0>  // b.any
  40ac3c:	ldr	x8, [sp, #16]
  40ac40:	add	x8, x8, #0x1
  40ac44:	cmp	x8, x24
  40ac48:	str	x8, [sp, #16]
  40ac4c:	b.cs	40abac <clear@@Base+0x6fe8>  // b.hs, b.nlast
  40ac50:	add	x9, x8, #0x1
  40ac54:	str	x9, [sp, #16]
  40ac58:	ldrb	w0, [x8]
  40ac5c:	bl	40ffdc <clear@@Base+0xc418>
  40ac60:	cbz	w0, 40abac <clear@@Base+0x6fe8>
  40ac64:	ldr	x8, [sp, #16]
  40ac68:	cmp	x8, x24
  40ac6c:	b.cc	40ac50 <clear@@Base+0x708c>  // b.lo, b.ul, b.last
  40ac70:	b	40abac <clear@@Base+0x6fe8>
  40ac74:	tbz	w21, #0, 40ac90 <clear@@Base+0x70cc>
  40ac78:	mov	w0, w25
  40ac7c:	bl	401b90 <iswupper@plt>
  40ac80:	cbz	w0, 40ac90 <clear@@Base+0x70cc>
  40ac84:	mov	w0, w25
  40ac88:	bl	401c70 <towlower@plt>
  40ac8c:	mov	w25, w0
  40ac90:	sub	x0, x29, #0x8
  40ac94:	mov	x1, x25
  40ac98:	bl	405b3c <clear@@Base+0x1f78>
  40ac9c:	cbz	x22, 40abac <clear@@Base+0x6fe8>
  40aca0:	sub	x9, x28, x20
  40aca4:	sub	w8, w23, w19
  40aca8:	sbfiz	x9, x9, #2, #32
  40acac:	str	w8, [x22, x9]
  40acb0:	b	40abac <clear@@Base+0x6fe8>
  40acb4:	ldr	x23, [sp, #8]
  40acb8:	tbz	w21, #2, 40acd4 <clear@@Base+0x7110>
  40acbc:	cmp	x26, x20
  40acc0:	b.ls	40acd4 <clear@@Base+0x7110>  // b.plast
  40acc4:	mov	x8, x26
  40acc8:	ldrb	w9, [x8, #-1]!
  40accc:	cmp	w9, #0xd
  40acd0:	csel	x26, x8, x26, eq  // eq = none
  40acd4:	strb	wzr, [x26]
  40acd8:	cbz	x23, 40ace4 <clear@@Base+0x7120>
  40acdc:	sub	w8, w26, w20
  40ace0:	str	w8, [x23]
  40ace4:	ldp	x20, x19, [sp, #112]
  40ace8:	ldp	x22, x21, [sp, #96]
  40acec:	ldp	x24, x23, [sp, #80]
  40acf0:	ldp	x26, x25, [sp, #64]
  40acf4:	ldp	x28, x27, [sp, #48]
  40acf8:	ldp	x29, x30, [sp, #32]
  40acfc:	add	sp, sp, #0x80
  40ad00:	ret
  40ad04:	stp	x29, x30, [sp, #-32]!
  40ad08:	str	x19, [sp, #16]
  40ad0c:	adrp	x19, 434000 <PC+0x800>
  40ad10:	add	x19, x19, #0x7b8
  40ad14:	ldr	x0, [x19]
  40ad18:	mov	x29, sp
  40ad1c:	bl	40ad40 <clear@@Base+0x717c>
  40ad20:	ldr	x0, [x19, #8]
  40ad24:	bl	40ad40 <clear@@Base+0x717c>
  40ad28:	ldr	x0, [x19, #16]
  40ad2c:	bl	40ad40 <clear@@Base+0x717c>
  40ad30:	ldr	x0, [x19, #24]
  40ad34:	ldr	x19, [sp, #16]
  40ad38:	ldp	x29, x30, [sp], #32
  40ad3c:	b	40ad40 <clear@@Base+0x717c>
  40ad40:	stp	x29, x30, [sp, #-80]!
  40ad44:	stp	x26, x25, [sp, #16]
  40ad48:	stp	x24, x23, [sp, #32]
  40ad4c:	stp	x22, x21, [sp, #48]
  40ad50:	stp	x20, x19, [sp, #64]
  40ad54:	mov	x29, sp
  40ad58:	cbz	x0, 40ae34 <clear@@Base+0x7270>
  40ad5c:	adrp	x21, 41b000 <winch@@Base+0x1d5c>
  40ad60:	mov	x19, x0
  40ad64:	add	x21, x21, #0x7b
  40ad68:	mov	w22, #0x7f                  	// #127
  40ad6c:	b	40ad78 <clear@@Base+0x71b4>
  40ad70:	ldr	x19, [x19]
  40ad74:	cbz	x19, 40ae34 <clear@@Base+0x7270>
  40ad78:	ldp	x23, x8, [x19, #8]
  40ad7c:	sub	x8, x8, x23
  40ad80:	cmp	w8, #0x1
  40ad84:	b.lt	40ad70 <clear@@Base+0x71ac>  // b.tstop
  40ad88:	add	x24, x23, w8, sxtw
  40ad8c:	mov	x25, x23
  40ad90:	b	40ada0 <clear@@Base+0x71dc>
  40ad94:	mov	x20, x21
  40ad98:	ldrb	w8, [x20]
  40ad9c:	cbnz	w8, 40ae14 <clear@@Base+0x7250>
  40ada0:	ldrb	w8, [x25]
  40ada4:	cmp	w8, #0xb
  40ada8:	b.ne	40add4 <clear@@Base+0x7210>  // b.any
  40adac:	ldrb	w0, [x25, #1]
  40adb0:	bl	4026e0 <setlocale@plt+0xa20>
  40adb4:	ldrb	w26, [x25, #2]
  40adb8:	add	x25, x25, x26
  40adbc:	cbz	x0, 40ad94 <clear@@Base+0x71d0>
  40adc0:	mov	x20, x0
  40adc4:	bl	401830 <strlen@plt>
  40adc8:	cmp	w0, w26
  40adcc:	b.gt	40ad94 <clear@@Base+0x71d0>
  40add0:	b	40ad98 <clear@@Base+0x71d4>
  40add4:	cbnz	w8, 40ae28 <clear@@Base+0x7264>
  40add8:	strb	wzr, [x23], #1
  40addc:	cmp	x23, x25
  40ade0:	b.hi	40adf0 <clear@@Base+0x722c>  // b.pmore
  40ade4:	strb	w22, [x23], #1
  40ade8:	cmp	x23, x25
  40adec:	b.ls	40ade4 <clear@@Base+0x7220>  // b.plast
  40adf0:	ldrsb	w8, [x25, #1]
  40adf4:	add	x23, x25, #0x2
  40adf8:	tbz	w8, #31, 40ae04 <clear@@Base+0x7240>
  40adfc:	ldrb	w8, [x23], #1
  40ae00:	cbnz	w8, 40adfc <clear@@Base+0x7238>
  40ae04:	cmp	x23, x24
  40ae08:	mov	x25, x23
  40ae0c:	b.cc	40ada0 <clear@@Base+0x71dc>  // b.lo, b.ul, b.last
  40ae10:	b	40ad70 <clear@@Base+0x71ac>
  40ae14:	add	x9, x20, #0x1
  40ae18:	strb	w8, [x23], #1
  40ae1c:	ldrb	w8, [x9], #1
  40ae20:	cbnz	w8, 40ae18 <clear@@Base+0x7254>
  40ae24:	b	40ada0 <clear@@Base+0x71dc>
  40ae28:	add	x25, x25, #0x1
  40ae2c:	strb	w8, [x23], #1
  40ae30:	b	40ada0 <clear@@Base+0x71dc>
  40ae34:	ldp	x20, x19, [sp, #64]
  40ae38:	ldp	x22, x21, [sp, #48]
  40ae3c:	ldp	x24, x23, [sp, #32]
  40ae40:	ldp	x26, x25, [sp, #16]
  40ae44:	ldp	x29, x30, [sp], #80
  40ae48:	ret
  40ae4c:	stp	x29, x30, [sp, #-32]!
  40ae50:	mov	w0, #0x1                   	// #1
  40ae54:	mov	w1, #0x18                  	// #24
  40ae58:	str	x19, [sp, #16]
  40ae5c:	mov	x29, sp
  40ae60:	bl	401a60 <calloc@plt>
  40ae64:	cbz	x0, 40aecc <clear@@Base+0x7308>
  40ae68:	adrp	x9, 434000 <PC+0x800>
  40ae6c:	ldr	x10, [x9, #1976]
  40ae70:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  40ae74:	add	x8, x8, #0x5bd
  40ae78:	add	x11, x8, #0x1f1
  40ae7c:	stp	x8, x11, [x0, #8]
  40ae80:	str	x10, [x0]
  40ae84:	str	x0, [x9, #1976]
  40ae88:	mov	w0, #0x1                   	// #1
  40ae8c:	mov	w1, #0x18                  	// #24
  40ae90:	bl	401a60 <calloc@plt>
  40ae94:	cbz	x0, 40aeec <clear@@Base+0x7328>
  40ae98:	adrp	x9, 434000 <PC+0x800>
  40ae9c:	ldr	x10, [x9, #1984]
  40aea0:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  40aea4:	add	x8, x8, #0x4f4
  40aea8:	add	x11, x8, #0xc9
  40aeac:	stp	x8, x11, [x0, #8]
  40aeb0:	str	x10, [x0]
  40aeb4:	str	x0, [x9, #1984]
  40aeb8:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40aebc:	add	x0, x0, #0xfdd
  40aec0:	bl	40217c <setlocale@plt+0x4bc>
  40aec4:	cbnz	x0, 40af0c <clear@@Base+0x7348>
  40aec8:	b	40af38 <clear@@Base+0x7374>
  40aecc:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  40aed0:	add	x0, x0, #0x19
  40aed4:	mov	x1, xzr
  40aed8:	bl	4153c4 <error@@Base>
  40aedc:	mov	w0, #0x1                   	// #1
  40aee0:	mov	w1, #0x18                  	// #24
  40aee4:	bl	401a60 <calloc@plt>
  40aee8:	cbnz	x0, 40ae98 <clear@@Base+0x72d4>
  40aeec:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  40aef0:	add	x0, x0, #0x39
  40aef4:	mov	x1, xzr
  40aef8:	bl	4153c4 <error@@Base>
  40aefc:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40af00:	add	x0, x0, #0xfdd
  40af04:	bl	40217c <setlocale@plt+0x4bc>
  40af08:	cbz	x0, 40af38 <clear@@Base+0x7374>
  40af0c:	mov	w1, #0x1                   	// #1
  40af10:	mov	x19, x0
  40af14:	bl	40b4dc <clear@@Base+0x7918>
  40af18:	tbz	w0, #31, 40af30 <clear@@Base+0x736c>
  40af1c:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  40af20:	add	x0, x0, #0x5e
  40af24:	add	x1, x29, #0x18
  40af28:	str	x19, [x29, #24]
  40af2c:	bl	4153c4 <error@@Base>
  40af30:	mov	x0, x19
  40af34:	bl	401b20 <free@plt>
  40af38:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40af3c:	adrp	x1, 41a000 <winch@@Base+0xd5c>
  40af40:	add	x0, x0, #0xfef
  40af44:	add	x1, x1, #0xffe
  40af48:	mov	w2, #0x1                   	// #1
  40af4c:	bl	40b03c <clear@@Base+0x7478>
  40af50:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  40af54:	adrp	x1, 41b000 <winch@@Base+0x1d5c>
  40af58:	add	x0, x0, #0xb
  40af5c:	add	x1, x1, #0x13
  40af60:	mov	w2, wzr
  40af64:	bl	40b03c <clear@@Base+0x7478>
  40af68:	ldr	x19, [sp, #16]
  40af6c:	ldp	x29, x30, [sp], #32
  40af70:	ret
  40af74:	stp	x29, x30, [sp, #-32]!
  40af78:	stp	x20, x19, [sp, #16]
  40af7c:	mov	x29, sp
  40af80:	cbz	w1, 40afb4 <clear@@Base+0x73f0>
  40af84:	mov	w20, w1
  40af88:	mov	x19, x0
  40af8c:	mov	w0, #0x1                   	// #1
  40af90:	mov	w1, #0x18                  	// #24
  40af94:	bl	401a60 <calloc@plt>
  40af98:	cbz	x0, 40afc0 <clear@@Base+0x73fc>
  40af9c:	adrp	x8, 434000 <PC+0x800>
  40afa0:	ldr	x9, [x8, #1976]
  40afa4:	add	x10, x19, w20, sxtw
  40afa8:	stp	x19, x10, [x0, #8]
  40afac:	str	x0, [x8, #1976]
  40afb0:	str	x9, [x0]
  40afb4:	ldp	x20, x19, [sp, #16]
  40afb8:	ldp	x29, x30, [sp], #32
  40afbc:	ret
  40afc0:	ldp	x20, x19, [sp, #16]
  40afc4:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  40afc8:	add	x0, x0, #0x19
  40afcc:	mov	x1, xzr
  40afd0:	ldp	x29, x30, [sp], #32
  40afd4:	b	4153c4 <error@@Base>
  40afd8:	stp	x29, x30, [sp, #-32]!
  40afdc:	stp	x20, x19, [sp, #16]
  40afe0:	mov	x29, sp
  40afe4:	cbz	w1, 40b018 <clear@@Base+0x7454>
  40afe8:	mov	w20, w1
  40afec:	mov	x19, x0
  40aff0:	mov	w0, #0x1                   	// #1
  40aff4:	mov	w1, #0x18                  	// #24
  40aff8:	bl	401a60 <calloc@plt>
  40affc:	cbz	x0, 40b024 <clear@@Base+0x7460>
  40b000:	adrp	x8, 434000 <PC+0x800>
  40b004:	ldr	x9, [x8, #1984]
  40b008:	add	x10, x19, w20, sxtw
  40b00c:	stp	x19, x10, [x0, #8]
  40b010:	str	x0, [x8, #1984]
  40b014:	str	x9, [x0]
  40b018:	ldp	x20, x19, [sp, #16]
  40b01c:	ldp	x29, x30, [sp], #32
  40b020:	ret
  40b024:	ldp	x20, x19, [sp, #16]
  40b028:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  40b02c:	add	x0, x0, #0x39
  40b030:	mov	x1, xzr
  40b034:	ldp	x29, x30, [sp], #32
  40b038:	b	4153c4 <error@@Base>
  40b03c:	stp	x29, x30, [sp, #-48]!
  40b040:	stp	x20, x19, [sp, #32]
  40b044:	mov	w19, w2
  40b048:	mov	x20, x1
  40b04c:	str	x21, [sp, #16]
  40b050:	mov	x29, sp
  40b054:	cbz	x0, 40b0b4 <clear@@Base+0x74f0>
  40b058:	adrp	x8, 434000 <PC+0x800>
  40b05c:	mov	x21, x0
  40b060:	ldr	x0, [x8, #1992]
  40b064:	add	x2, x29, #0x18
  40b068:	mov	x1, x21
  40b06c:	bl	40b12c <clear@@Base+0x7568>
  40b070:	cmp	w0, #0x1
  40b074:	b.eq	40b0ac <clear@@Base+0x74e8>  // b.none
  40b078:	mov	x0, x21
  40b07c:	bl	401c50 <getenv@plt>
  40b080:	str	x0, [x29, #24]
  40b084:	cbz	x0, 40b090 <clear@@Base+0x74cc>
  40b088:	ldrb	w8, [x0]
  40b08c:	cbnz	w8, 40b0bc <clear@@Base+0x74f8>
  40b090:	adrp	x8, 434000 <PC+0x800>
  40b094:	ldr	x0, [x8, #2000]
  40b098:	add	x2, x29, #0x18
  40b09c:	mov	x1, x21
  40b0a0:	bl	40b12c <clear@@Base+0x7568>
  40b0a4:	cmp	w0, #0x1
  40b0a8:	b.ne	40b0b4 <clear@@Base+0x74f0>  // b.any
  40b0ac:	ldr	x0, [x29, #24]
  40b0b0:	cbnz	x0, 40b0bc <clear@@Base+0x74f8>
  40b0b4:	mov	x0, x20
  40b0b8:	cbz	w19, 40b104 <clear@@Base+0x7540>
  40b0bc:	bl	40217c <setlocale@plt+0x4bc>
  40b0c0:	mov	x20, x0
  40b0c4:	cbz	x0, 40b0f4 <clear@@Base+0x7530>
  40b0c8:	mov	x0, x20
  40b0cc:	mov	w1, w19
  40b0d0:	bl	40b4dc <clear@@Base+0x7918>
  40b0d4:	tbz	w0, #31, 40b0ec <clear@@Base+0x7528>
  40b0d8:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  40b0dc:	add	x0, x0, #0x5e
  40b0e0:	add	x1, x29, #0x18
  40b0e4:	str	x20, [x29, #24]
  40b0e8:	bl	4153c4 <error@@Base>
  40b0ec:	mov	x0, x20
  40b0f0:	bl	401b20 <free@plt>
  40b0f4:	ldp	x20, x19, [sp, #32]
  40b0f8:	ldr	x21, [sp, #16]
  40b0fc:	ldp	x29, x30, [sp], #48
  40b100:	ret
  40b104:	bl	40cbc8 <clear@@Base+0x9004>
  40b108:	mov	x20, x0
  40b10c:	cbnz	x0, 40b0c8 <clear@@Base+0x7504>
  40b110:	b	40b0f4 <clear@@Base+0x7530>
  40b114:	adrp	x8, 434000 <PC+0x800>
  40b118:	ldr	x8, [x8, #1976]
  40b11c:	mov	x2, x1
  40b120:	mov	x1, x0
  40b124:	mov	x0, x8
  40b128:	b	40b12c <clear@@Base+0x7568>
  40b12c:	stp	x29, x30, [sp, #-48]!
  40b130:	str	x21, [sp, #16]
  40b134:	stp	x20, x19, [sp, #32]
  40b138:	mov	x29, sp
  40b13c:	cbz	x0, 40b294 <clear@@Base+0x76d0>
  40b140:	mov	x8, x0
  40b144:	sub	x9, x1, #0x1
  40b148:	b	40b15c <clear@@Base+0x7598>
  40b14c:	cmp	w0, #0x64
  40b150:	b.ne	40b230 <clear@@Base+0x766c>  // b.any
  40b154:	ldr	x8, [x8]
  40b158:	cbz	x8, 40b294 <clear@@Base+0x76d0>
  40b15c:	ldp	x11, x10, [x8, #8]
  40b160:	str	xzr, [x2]
  40b164:	cmp	x11, x10
  40b168:	b.cs	40b154 <clear@@Base+0x7590>  // b.hs, b.nlast
  40b16c:	mov	x12, x1
  40b170:	b	40b188 <clear@@Base+0x75c4>
  40b174:	cbz	w13, 40b1f4 <clear@@Base+0x7630>
  40b178:	add	x11, x11, #0x1
  40b17c:	cmp	x11, x10
  40b180:	add	x12, x12, #0x1
  40b184:	b.cs	40b154 <clear@@Base+0x7590>  // b.hs, b.nlast
  40b188:	ldrb	w13, [x11]
  40b18c:	ldrb	w14, [x12]
  40b190:	cmp	w13, w14
  40b194:	b.eq	40b174 <clear@@Base+0x75b0>  // b.none
  40b198:	cbz	w14, 40b21c <clear@@Base+0x7658>
  40b19c:	add	x12, x11, #0x1
  40b1a0:	cbz	w13, 40b1b0 <clear@@Base+0x75ec>
  40b1a4:	ldrb	w11, [x12], #1
  40b1a8:	cbnz	w11, 40b1a4 <clear@@Base+0x75e0>
  40b1ac:	b	40b1c0 <clear@@Base+0x75fc>
  40b1b0:	ldrb	w12, [x12]
  40b1b4:	cmp	w12, #0x67
  40b1b8:	b.eq	40b294 <clear@@Base+0x76d0>  // b.none
  40b1bc:	add	x12, x11, #0x1
  40b1c0:	sub	x11, x12, #0x1
  40b1c4:	ldrsb	w12, [x11, #1]!
  40b1c8:	cmp	w12, #0x7f
  40b1cc:	b.eq	40b1c4 <clear@@Base+0x7600>  // b.none
  40b1d0:	tbz	w12, #31, 40b1dc <clear@@Base+0x7618>
  40b1d4:	ldrb	w12, [x11, #1]!
  40b1d8:	cbnz	w12, 40b1d4 <clear@@Base+0x7610>
  40b1dc:	mov	x12, x9
  40b1e0:	add	x11, x11, #0x1
  40b1e4:	cmp	x11, x10
  40b1e8:	add	x12, x12, #0x1
  40b1ec:	b.cc	40b188 <clear@@Base+0x75c4>  // b.lo, b.ul, b.last
  40b1f0:	b	40b154 <clear@@Base+0x7590>
  40b1f4:	add	x10, x11, #0x1
  40b1f8:	ldrb	w0, [x10], #1
  40b1fc:	cmp	w0, #0x7f
  40b200:	b.eq	40b1f8 <clear@@Base+0x7634>  // b.none
  40b204:	cmp	w0, #0x67
  40b208:	b.eq	40b294 <clear@@Base+0x76d0>  // b.none
  40b20c:	tbz	w0, #7, 40b14c <clear@@Base+0x7588>
  40b210:	and	w0, w0, #0x7f
  40b214:	str	x10, [x2]
  40b218:	b	40b14c <clear@@Base+0x7588>
  40b21c:	mov	w0, #0x16                  	// #22
  40b220:	ldp	x20, x19, [sp, #32]
  40b224:	ldr	x21, [sp, #16]
  40b228:	ldp	x29, x30, [sp], #48
  40b22c:	ret
  40b230:	cmp	w0, #0x66
  40b234:	b.eq	40b294 <clear@@Base+0x76d0>  // b.none
  40b238:	cmp	w0, #0x44
  40b23c:	b.eq	40b2a8 <clear@@Base+0x76e4>  // b.none
  40b240:	cmp	w0, #0x40
  40b244:	b.ne	40b220 <clear@@Base+0x765c>  // b.any
  40b248:	bl	4089c8 <clear@@Base+0x4e04>
  40b24c:	mov	w19, w0
  40b250:	bl	4089c8 <clear@@Base+0x4e04>
  40b254:	bl	4089c8 <clear@@Base+0x4e04>
  40b258:	cmp	w19, #0x23
  40b25c:	b.eq	40b3e4 <clear@@Base+0x7820>  // b.none
  40b260:	cmp	w19, #0x60
  40b264:	b.eq	40b3c0 <clear@@Base+0x77fc>  // b.none
  40b268:	cmp	w19, #0x61
  40b26c:	b.ne	40b410 <clear@@Base+0x784c>  // b.any
  40b270:	adrp	x8, 438000 <PC+0x4800>
  40b274:	ldr	w8, [x8, #440]
  40b278:	cmp	w8, #0x2
  40b27c:	mov	w8, #0x42                  	// #66
  40b280:	cinc	w0, w8, eq  // eq = none
  40b284:	ldp	x20, x19, [sp, #32]
  40b288:	ldr	x21, [sp, #16]
  40b28c:	ldp	x29, x30, [sp], #48
  40b290:	ret
  40b294:	mov	w0, #0x64                  	// #100
  40b298:	ldp	x20, x19, [sp, #32]
  40b29c:	ldr	x21, [sp, #16]
  40b2a0:	ldp	x29, x30, [sp], #48
  40b2a4:	ret
  40b2a8:	bl	4089c8 <clear@@Base+0x4e04>
  40b2ac:	and	w9, w0, #0xff
  40b2b0:	sub	w8, w9, #0x30
  40b2b4:	cmp	w8, #0x9
  40b2b8:	b.hi	40b410 <clear@@Base+0x784c>  // b.pmore
  40b2bc:	mov	w19, wzr
  40b2c0:	mov	w20, #0xa                   	// #10
  40b2c4:	madd	w8, w19, w20, w9
  40b2c8:	sub	w19, w8, #0x30
  40b2cc:	bl	4089c8 <clear@@Base+0x4e04>
  40b2d0:	and	w9, w0, #0xff
  40b2d4:	sub	w10, w9, #0x30
  40b2d8:	cmp	w10, #0xa
  40b2dc:	b.cc	40b2c4 <clear@@Base+0x7700>  // b.lo, b.ul, b.last
  40b2e0:	mov	w8, w0
  40b2e4:	mov	w0, #0x65                  	// #101
  40b2e8:	tbnz	w19, #31, 40b220 <clear@@Base+0x765c>
  40b2ec:	and	w8, w8, #0xff
  40b2f0:	cmp	w8, #0x3b
  40b2f4:	b.ne	40b220 <clear@@Base+0x765c>  // b.any
  40b2f8:	bl	4089c8 <clear@@Base+0x4e04>
  40b2fc:	and	w9, w0, #0xff
  40b300:	sub	w8, w9, #0x30
  40b304:	cmp	w8, #0x9
  40b308:	b.hi	40b410 <clear@@Base+0x784c>  // b.pmore
  40b30c:	mov	w20, wzr
  40b310:	mov	w21, #0xa                   	// #10
  40b314:	madd	w8, w20, w21, w9
  40b318:	sub	w20, w8, #0x30
  40b31c:	bl	4089c8 <clear@@Base+0x4e04>
  40b320:	and	w9, w0, #0xff
  40b324:	sub	w10, w9, #0x30
  40b328:	cmp	w10, #0xa
  40b32c:	b.cc	40b314 <clear@@Base+0x7750>  // b.lo, b.ul, b.last
  40b330:	mov	w8, w0
  40b334:	cmp	w20, #0x1
  40b338:	mov	w0, #0x65                  	// #101
  40b33c:	b.lt	40b220 <clear@@Base+0x765c>  // b.tstop
  40b340:	and	w8, w8, #0xff
  40b344:	cmp	w8, #0x3b
  40b348:	b.ne	40b220 <clear@@Base+0x765c>  // b.any
  40b34c:	bl	4089c8 <clear@@Base+0x4e04>
  40b350:	and	w8, w0, #0xff
  40b354:	sub	w9, w8, #0x30
  40b358:	cmp	w9, #0x9
  40b35c:	b.hi	40b410 <clear@@Base+0x784c>  // b.pmore
  40b360:	mov	w20, wzr
  40b364:	mov	w21, #0xa                   	// #10
  40b368:	madd	w8, w20, w21, w8
  40b36c:	sub	w20, w8, #0x30
  40b370:	bl	4089c8 <clear@@Base+0x4e04>
  40b374:	and	w8, w0, #0xff
  40b378:	sub	w9, w8, #0x30
  40b37c:	cmp	w9, #0xa
  40b380:	b.cc	40b368 <clear@@Base+0x77a4>  // b.lo, b.ul, b.last
  40b384:	subs	w1, w20, #0x1
  40b388:	b.lt	40b410 <clear@@Base+0x784c>  // b.tstop
  40b38c:	cmp	w19, #0x40
  40b390:	b.eq	40b3c0 <clear@@Base+0x77fc>  // b.none
  40b394:	cmp	w19, #0x41
  40b398:	b.eq	40b270 <clear@@Base+0x76ac>  // b.none
  40b39c:	and	w8, w0, #0xff
  40b3a0:	cmp	w8, #0x6d
  40b3a4:	mov	w0, #0x65                  	// #101
  40b3a8:	b.ne	40b220 <clear@@Base+0x765c>  // b.any
  40b3ac:	adrp	x8, 438000 <PC+0x4800>
  40b3b0:	ldr	w8, [x8, #312]
  40b3b4:	cmp	w8, w20
  40b3b8:	b.gt	40b3fc <clear@@Base+0x7838>
  40b3bc:	b	40b220 <clear@@Base+0x765c>
  40b3c0:	adrp	x8, 438000 <PC+0x4800>
  40b3c4:	ldr	w8, [x8, #440]
  40b3c8:	cmp	w8, #0x2
  40b3cc:	mov	w8, #0x42                  	// #66
  40b3d0:	cinc	w0, w8, ne  // ne = any
  40b3d4:	ldp	x20, x19, [sp, #32]
  40b3d8:	ldr	x21, [sp, #16]
  40b3dc:	ldp	x29, x30, [sp], #48
  40b3e0:	ret
  40b3e4:	adrp	x8, 438000 <PC+0x4800>
  40b3e8:	ldr	w8, [x8, #312]
  40b3ec:	sub	w9, w0, #0x20
  40b3f0:	cmp	w8, w9
  40b3f4:	b.le	40b410 <clear@@Base+0x784c>
  40b3f8:	sub	w1, w0, #0x21
  40b3fc:	mov	w0, #0x23                  	// #35
  40b400:	bl	41271c <clear@@Base+0xeb58>
  40b404:	adrp	x8, 438000 <PC+0x4800>
  40b408:	mov	w9, #0x1                   	// #1
  40b40c:	str	w9, [x8, #396]
  40b410:	mov	w0, #0x65                  	// #101
  40b414:	ldp	x20, x19, [sp, #32]
  40b418:	ldr	x21, [sp, #16]
  40b41c:	ldp	x29, x30, [sp], #48
  40b420:	ret
  40b424:	adrp	x8, 434000 <PC+0x800>
  40b428:	ldr	x8, [x8, #1984]
  40b42c:	mov	x2, x1
  40b430:	mov	x1, x0
  40b434:	mov	x0, x8
  40b438:	b	40b12c <clear@@Base+0x7568>
  40b43c:	stp	x29, x30, [sp, #-32]!
  40b440:	adrp	x8, 434000 <PC+0x800>
  40b444:	ldr	x8, [x8, #1992]
  40b448:	str	x19, [sp, #16]
  40b44c:	mov	x29, sp
  40b450:	mov	x19, x0
  40b454:	add	x2, x29, #0x18
  40b458:	mov	x0, x8
  40b45c:	mov	x1, x19
  40b460:	bl	40b12c <clear@@Base+0x7568>
  40b464:	cmp	w0, #0x1
  40b468:	b.ne	40b47c <clear@@Base+0x78b8>  // b.any
  40b46c:	ldr	x0, [x29, #24]
  40b470:	ldr	x19, [sp, #16]
  40b474:	ldp	x29, x30, [sp], #32
  40b478:	ret
  40b47c:	mov	x0, x19
  40b480:	bl	401c50 <getenv@plt>
  40b484:	str	x0, [x29, #24]
  40b488:	cbz	x0, 40b494 <clear@@Base+0x78d0>
  40b48c:	ldrb	w8, [x0]
  40b490:	cbnz	w8, 40b470 <clear@@Base+0x78ac>
  40b494:	adrp	x8, 434000 <PC+0x800>
  40b498:	ldr	x0, [x8, #2000]
  40b49c:	add	x2, x29, #0x18
  40b4a0:	mov	x1, x19
  40b4a4:	bl	40b12c <clear@@Base+0x7568>
  40b4a8:	ldr	x8, [x29, #24]
  40b4ac:	cmp	w0, #0x1
  40b4b0:	csel	x0, x8, xzr, eq  // eq = none
  40b4b4:	ldr	x19, [sp, #16]
  40b4b8:	ldp	x29, x30, [sp], #32
  40b4bc:	ret
  40b4c0:	cbz	x0, 40b4d4 <clear@@Base+0x7910>
  40b4c4:	ldrb	w8, [x0]
  40b4c8:	cmp	w8, #0x0
  40b4cc:	cset	w0, eq  // eq = none
  40b4d0:	ret
  40b4d4:	mov	w0, #0x1                   	// #1
  40b4d8:	ret
  40b4dc:	stp	x29, x30, [sp, #-96]!
  40b4e0:	adrp	x8, 438000 <PC+0x4800>
  40b4e4:	ldr	w8, [x8, #268]
  40b4e8:	str	x27, [sp, #16]
  40b4ec:	stp	x26, x25, [sp, #32]
  40b4f0:	stp	x24, x23, [sp, #48]
  40b4f4:	stp	x22, x21, [sp, #64]
  40b4f8:	stp	x20, x19, [sp, #80]
  40b4fc:	mov	x29, sp
  40b500:	cbz	w8, 40b50c <clear@@Base+0x7948>
  40b504:	mov	w0, #0x1                   	// #1
  40b508:	b	40b658 <clear@@Base+0x7a94>
  40b50c:	mov	w20, w1
  40b510:	mov	w1, wzr
  40b514:	bl	4019a0 <open@plt>
  40b518:	tbnz	w0, #31, 40b504 <clear@@Base+0x7940>
  40b51c:	mov	w23, w0
  40b520:	bl	40d880 <clear@@Base+0x9cbc>
  40b524:	cmp	x0, #0x2
  40b528:	b.le	40b64c <clear@@Base+0x7a88>
  40b52c:	sxtw	x21, w0
  40b530:	mov	x22, x0
  40b534:	mov	w1, #0x1                   	// #1
  40b538:	mov	x0, x21
  40b53c:	bl	401a60 <calloc@plt>
  40b540:	cbz	x0, 40b64c <clear@@Base+0x7a88>
  40b544:	mov	x19, x0
  40b548:	mov	w0, w23
  40b54c:	mov	x1, xzr
  40b550:	mov	w2, wzr
  40b554:	bl	4018e0 <lseek@plt>
  40b558:	cmn	x0, #0x1
  40b55c:	b.eq	40b644 <clear@@Base+0x7a80>  // b.none
  40b560:	and	x2, x22, #0xffffffff
  40b564:	mov	w0, w23
  40b568:	mov	x1, x19
  40b56c:	bl	401b60 <read@plt>
  40b570:	mov	x24, x0
  40b574:	mov	w0, w23
  40b578:	bl	401ab0 <close@plt>
  40b57c:	cmp	x24, x22
  40b580:	b.ne	40b674 <clear@@Base+0x7ab0>  // b.any
  40b584:	ldrb	w9, [x19]
  40b588:	lsl	x8, x22, #32
  40b58c:	cbnz	w9, 40b680 <clear@@Base+0x7abc>
  40b590:	ldrb	w9, [x19, #1]
  40b594:	cmp	w9, #0x4d
  40b598:	b.ne	40b680 <clear@@Base+0x7abc>  // b.any
  40b59c:	ldrb	w9, [x19, #2]
  40b5a0:	cmp	w9, #0x2b
  40b5a4:	b.ne	40b680 <clear@@Base+0x7abc>  // b.any
  40b5a8:	ldrb	w9, [x19, #3]
  40b5ac:	cmp	w9, #0x47
  40b5b0:	b.ne	40b680 <clear@@Base+0x7abc>  // b.any
  40b5b4:	mov	x9, #0xfffd00000000        	// #281462091808768
  40b5b8:	movk	x9, #0xffff, lsl #48
  40b5bc:	add	x9, x8, x9
  40b5c0:	asr	x9, x9, #32
  40b5c4:	ldrb	w9, [x19, x9]
  40b5c8:	cmp	w9, #0x45
  40b5cc:	b.ne	40b654 <clear@@Base+0x7a90>  // b.any
  40b5d0:	mov	x9, #0xfffffffe00000000    	// #-8589934592
  40b5d4:	add	x9, x8, x9
  40b5d8:	asr	x9, x9, #32
  40b5dc:	ldrb	w9, [x19, x9]
  40b5e0:	cmp	w9, #0x6e
  40b5e4:	b.ne	40b654 <clear@@Base+0x7a90>  // b.any
  40b5e8:	mov	x9, #0xffffffff00000000    	// #-4294967296
  40b5ec:	add	x8, x8, x9
  40b5f0:	asr	x8, x8, #32
  40b5f4:	ldrb	w8, [x19, x8]
  40b5f8:	cmp	w8, #0x64
  40b5fc:	b.ne	40b654 <clear@@Base+0x7a90>  // b.any
  40b600:	adrp	x8, 434000 <PC+0x800>
  40b604:	add	x8, x8, #0x7c8
  40b608:	add	x22, x19, #0x4
  40b60c:	cmp	w20, #0x0
  40b610:	adrp	x23, 41a000 <winch@@Base+0xd5c>
  40b614:	adrp	x19, 41b000 <winch@@Base+0x1d5c>
  40b618:	adrp	x20, 41b000 <winch@@Base+0x1d5c>
  40b61c:	add	x9, x8, #0x8
  40b620:	adrp	x21, 41b000 <winch@@Base+0x1d5c>
  40b624:	add	x23, x23, #0xfc7
  40b628:	add	x19, x19, #0x19
  40b62c:	adrp	x24, 434000 <PC+0x800>
  40b630:	add	x20, x20, #0x39
  40b634:	adrp	x25, 434000 <PC+0x800>
  40b638:	csel	x26, x8, x9, eq  // eq = none
  40b63c:	add	x21, x21, #0x7d
  40b640:	b	40b70c <clear@@Base+0x7b48>
  40b644:	mov	x0, x19
  40b648:	bl	401b20 <free@plt>
  40b64c:	mov	w0, w23
  40b650:	bl	401ab0 <close@plt>
  40b654:	mov	w0, #0xffffffff            	// #-1
  40b658:	ldp	x20, x19, [sp, #80]
  40b65c:	ldp	x22, x21, [sp, #64]
  40b660:	ldp	x24, x23, [sp, #48]
  40b664:	ldp	x26, x25, [sp, #32]
  40b668:	ldr	x27, [sp, #16]
  40b66c:	ldp	x29, x30, [sp], #96
  40b670:	ret
  40b674:	mov	x0, x19
  40b678:	bl	401b20 <free@plt>
  40b67c:	b	40b654 <clear@@Base+0x7a90>
  40b680:	mov	x9, #0xffffffff00000000    	// #-4294967296
  40b684:	add	x9, x8, x9
  40b688:	asr	x9, x9, #32
  40b68c:	ldrb	w9, [x19, x9]
  40b690:	cbz	w9, 40b6a8 <clear@@Base+0x7ae4>
  40b694:	mov	x9, #0xfffffffe00000000    	// #-8589934592
  40b698:	add	x8, x8, x9
  40b69c:	asr	x8, x8, #32
  40b6a0:	ldrb	w8, [x19, x8]
  40b6a4:	cbnz	w8, 40b654 <clear@@Base+0x7a90>
  40b6a8:	cbz	w22, 40b6f0 <clear@@Base+0x7b2c>
  40b6ac:	mov	w0, #0x1                   	// #1
  40b6b0:	mov	w1, #0x18                  	// #24
  40b6b4:	bl	401a60 <calloc@plt>
  40b6b8:	cbz	x0, 40b6e0 <clear@@Base+0x7b1c>
  40b6bc:	adrp	x9, 434000 <PC+0x800>
  40b6c0:	ldr	x10, [x9, #1976]
  40b6c4:	mov	x8, x0
  40b6c8:	add	x11, x19, x21
  40b6cc:	mov	w0, wzr
  40b6d0:	stp	x19, x11, [x8, #8]
  40b6d4:	str	x10, [x8]
  40b6d8:	str	x8, [x9, #1976]
  40b6dc:	b	40b658 <clear@@Base+0x7a94>
  40b6e0:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  40b6e4:	add	x0, x0, #0x19
  40b6e8:	mov	x1, xzr
  40b6ec:	bl	4153c4 <error@@Base>
  40b6f0:	mov	w0, wzr
  40b6f4:	b	40b658 <clear@@Base+0x7a94>
  40b6f8:	mov	x0, x21
  40b6fc:	mov	x1, xzr
  40b700:	bl	4153c4 <error@@Base>
  40b704:	add	x8, x22, x27
  40b708:	add	x22, x8, #0x3
  40b70c:	ldrb	w8, [x22]
  40b710:	sub	w8, w8, #0x63
  40b714:	cmp	w8, #0x15
  40b718:	b.hi	40b654 <clear@@Base+0x7a90>  // b.pmore
  40b71c:	adr	x9, 40b654 <clear@@Base+0x7a90>
  40b720:	ldrb	w10, [x23, x8]
  40b724:	add	x9, x9, x10, lsl #2
  40b728:	br	x9
  40b72c:	ldrb	w8, [x22, #1]
  40b730:	ldrb	w9, [x22, #2]
  40b734:	add	x27, x8, x9, lsl #6
  40b738:	cbz	w27, 40b704 <clear@@Base+0x7b40>
  40b73c:	mov	w0, #0x1                   	// #1
  40b740:	mov	w1, #0x18                  	// #24
  40b744:	bl	401a60 <calloc@plt>
  40b748:	cbz	x0, 40b7e0 <clear@@Base+0x7c1c>
  40b74c:	ldr	x9, [x24, #1976]
  40b750:	add	x8, x22, #0x3
  40b754:	add	x10, x8, x27
  40b758:	stp	x8, x10, [x0, #8]
  40b75c:	str	x9, [x0]
  40b760:	str	x0, [x24, #1976]
  40b764:	b	40b704 <clear@@Base+0x7b40>
  40b768:	ldrb	w8, [x22, #1]
  40b76c:	ldrb	w9, [x22, #2]
  40b770:	add	x27, x8, x9, lsl #6
  40b774:	cbz	w27, 40b704 <clear@@Base+0x7b40>
  40b778:	mov	w0, #0x1                   	// #1
  40b77c:	mov	w1, #0x18                  	// #24
  40b780:	bl	401a60 <calloc@plt>
  40b784:	cbz	x0, 40b7e8 <clear@@Base+0x7c24>
  40b788:	ldr	x9, [x25, #1984]
  40b78c:	add	x8, x22, #0x3
  40b790:	add	x10, x8, x27
  40b794:	stp	x8, x10, [x0, #8]
  40b798:	str	x9, [x0]
  40b79c:	str	x0, [x25, #1984]
  40b7a0:	b	40b704 <clear@@Base+0x7b40>
  40b7a4:	ldrb	w8, [x22, #1]
  40b7a8:	ldrb	w9, [x22, #2]
  40b7ac:	add	x27, x8, x9, lsl #6
  40b7b0:	cbz	w27, 40b704 <clear@@Base+0x7b40>
  40b7b4:	mov	w0, #0x1                   	// #1
  40b7b8:	mov	w1, #0x18                  	// #24
  40b7bc:	bl	401a60 <calloc@plt>
  40b7c0:	cbz	x0, 40b6f8 <clear@@Base+0x7b34>
  40b7c4:	ldr	x9, [x26]
  40b7c8:	add	x8, x22, #0x3
  40b7cc:	add	x10, x8, x27
  40b7d0:	stp	x8, x10, [x0, #8]
  40b7d4:	str	x9, [x0]
  40b7d8:	str	x0, [x26]
  40b7dc:	b	40b704 <clear@@Base+0x7b40>
  40b7e0:	mov	x0, x19
  40b7e4:	b	40b6fc <clear@@Base+0x7b38>
  40b7e8:	mov	x0, x20
  40b7ec:	b	40b6fc <clear@@Base+0x7b38>
  40b7f0:	sub	sp, sp, #0x60
  40b7f4:	adrp	x8, 438000 <PC+0x4800>
  40b7f8:	ldr	w8, [x8, #308]
  40b7fc:	stp	x20, x19, [sp, #80]
  40b800:	mov	w20, #0x1                   	// #1
  40b804:	stp	x29, x30, [sp, #32]
  40b808:	cmp	w8, w0
  40b80c:	stp	x24, x23, [sp, #48]
  40b810:	stp	x22, x21, [sp, #64]
  40b814:	add	x29, sp, #0x20
  40b818:	b.eq	40b958 <clear@@Base+0x7d94>  // b.none
  40b81c:	adrp	x8, 438000 <PC+0x4800>
  40b820:	ldr	w8, [x8, #332]
  40b824:	cmp	w8, w0
  40b828:	b.eq	40b958 <clear@@Base+0x7d94>  // b.none
  40b82c:	adrp	x8, 438000 <PC+0x4800>
  40b830:	ldr	w8, [x8, #304]
  40b834:	cmp	w8, w0
  40b838:	b.ne	40b844 <clear@@Base+0x7c80>  // b.any
  40b83c:	mov	w20, #0x2                   	// #2
  40b840:	b	40b958 <clear@@Base+0x7d94>
  40b844:	adrp	x20, 434000 <PC+0x800>
  40b848:	ldr	x8, [x20, #1984]
  40b84c:	mov	w19, w1
  40b850:	strb	w0, [sp, #4]
  40b854:	add	x1, sp, #0x4
  40b858:	sub	x2, x29, #0x8
  40b85c:	mov	x0, x8
  40b860:	strb	wzr, [sp, #5]
  40b864:	add	x22, sp, #0x4
  40b868:	bl	40b12c <clear@@Base+0x7568>
  40b86c:	cmp	w0, #0x16
  40b870:	b.ne	40b8bc <clear@@Base+0x7cf8>  // b.any
  40b874:	mov	x21, xzr
  40b878:	mov	x23, #0x100000000           	// #4294967296
  40b87c:	mov	x24, #0x100000000           	// #4294967296
  40b880:	bl	4089c8 <clear@@Base+0x4e04>
  40b884:	ldr	x8, [x20, #1984]
  40b888:	add	x9, x22, x21
  40b88c:	strb	w0, [x9, #1]
  40b890:	add	x1, sp, #0x4
  40b894:	sub	x2, x29, #0x8
  40b898:	mov	x0, x8
  40b89c:	strb	wzr, [x9, #2]
  40b8a0:	bl	40b12c <clear@@Base+0x7568>
  40b8a4:	add	x21, x21, #0x1
  40b8a8:	cmp	w0, #0x16
  40b8ac:	add	x24, x24, x23
  40b8b0:	b.eq	40b880 <clear@@Base+0x7cbc>  // b.none
  40b8b4:	asr	x22, x24, #32
  40b8b8:	b	40b8c4 <clear@@Base+0x7d00>
  40b8bc:	mov	x21, xzr
  40b8c0:	mov	w22, #0x1                   	// #1
  40b8c4:	sub	w8, w0, #0x3
  40b8c8:	cmp	w8, #0x2
  40b8cc:	cset	w8, cc  // cc = lo, ul, last
  40b8d0:	tst	w8, w19, lsr #3
  40b8d4:	mov	w8, #0x64                  	// #100
  40b8d8:	csel	w9, w8, w0, ne  // ne = any
  40b8dc:	sub	w10, w9, #0xd
  40b8e0:	cmp	w10, #0x2
  40b8e4:	cset	w10, cc  // cc = lo, ul, last
  40b8e8:	tst	w10, w19, lsr #1
  40b8ec:	csel	w20, w8, w9, ne  // ne = any
  40b8f0:	tbnz	w19, #2, 40b910 <clear@@Base+0x7d4c>
  40b8f4:	tbnz	w19, #0, 40b934 <clear@@Base+0x7d70>
  40b8f8:	cmp	w20, #0x64
  40b8fc:	b.eq	40b934 <clear@@Base+0x7d70>  // b.none
  40b900:	ldur	x0, [x29, #-8]
  40b904:	cbz	x0, 40b958 <clear@@Base+0x7d94>
  40b908:	bl	408bb0 <clear@@Base+0x4fec>
  40b90c:	b	40b958 <clear@@Base+0x7d94>
  40b910:	cmp	w20, #0x12
  40b914:	b.hi	40b8f4 <clear@@Base+0x7d30>  // b.pmore
  40b918:	mov	w8, #0x1                   	// #1
  40b91c:	mov	w9, #0x8000                	// #32768
  40b920:	lsl	w8, w8, w20
  40b924:	movk	w9, #0x6, lsl #16
  40b928:	tst	w8, w9
  40b92c:	b.eq	40b8f4 <clear@@Base+0x7d30>  // b.none
  40b930:	mov	w20, #0x64                  	// #100
  40b934:	cbz	w21, 40b958 <clear@@Base+0x7d94>
  40b938:	add	x8, sp, #0x4
  40b93c:	sub	x19, x8, #0x1
  40b940:	ldrb	w0, [x19, x22]
  40b944:	sub	x21, x22, #0x1
  40b948:	bl	408b74 <clear@@Base+0x4fb0>
  40b94c:	cmp	x22, #0x2
  40b950:	mov	x22, x21
  40b954:	b.gt	40b940 <clear@@Base+0x7d7c>
  40b958:	mov	w0, w20
  40b95c:	ldp	x20, x19, [sp, #80]
  40b960:	ldp	x22, x21, [sp, #64]
  40b964:	ldp	x24, x23, [sp, #48]
  40b968:	ldp	x29, x30, [sp, #32]
  40b96c:	add	sp, sp, #0x60
  40b970:	ret
  40b974:	stp	x29, x30, [sp, #-96]!
  40b978:	str	x27, [sp, #16]
  40b97c:	stp	x26, x25, [sp, #32]
  40b980:	stp	x24, x23, [sp, #48]
  40b984:	stp	x22, x21, [sp, #64]
  40b988:	stp	x20, x19, [sp, #80]
  40b98c:	mov	x29, sp
  40b990:	mov	x19, x1
  40b994:	mov	x20, x0
  40b998:	bl	40c954 <clear@@Base+0x8d90>
  40b99c:	mov	x21, x0
  40b9a0:	bl	401830 <strlen@plt>
  40b9a4:	mov	x23, x0
  40b9a8:	mov	x0, x19
  40b9ac:	bl	40227c <setlocale@plt+0x5bc>
  40b9b0:	mov	x22, x0
  40b9b4:	str	x0, [x20]
  40b9b8:	bl	401830 <strlen@plt>
  40b9bc:	add	x24, x22, x0
  40b9c0:	cmp	x24, x19
  40b9c4:	str	x24, [x20, #8]
  40b9c8:	b.ls	40bae0 <clear@@Base+0x7f1c>  // b.plast
  40b9cc:	cmp	w23, #0x0
  40b9d0:	b.le	40ba84 <clear@@Base+0x7ec0>
  40b9d4:	mov	x9, #0xffffffff00000000    	// #-4294967296
  40b9d8:	add	x9, x9, x23, lsl #32
  40b9dc:	mov	w8, wzr
  40b9e0:	mov	w27, wzr
  40b9e4:	sxtw	x22, w23
  40b9e8:	adrp	x25, 432000 <winch@@Base+0x18d5c>
  40b9ec:	asr	x23, x9, #32
  40b9f0:	adrp	x26, 432000 <winch@@Base+0x18d5c>
  40b9f4:	b	40ba0c <clear@@Base+0x7e48>
  40b9f8:	mov	w27, wzr
  40b9fc:	mov	w8, wzr
  40ba00:	add	x19, x19, #0x1
  40ba04:	cmp	x19, x24
  40ba08:	b.cs	40bae0 <clear@@Base+0x7f1c>  // b.hs, b.nlast
  40ba0c:	cbnz	w8, 40b9fc <clear@@Base+0x7e38>
  40ba10:	add	x8, x19, x22
  40ba14:	cmp	x8, x24
  40ba18:	b.cs	40ba30 <clear@@Base+0x7e6c>  // b.hs, b.nlast
  40ba1c:	mov	x0, x19
  40ba20:	mov	x1, x21
  40ba24:	mov	x2, x22
  40ba28:	bl	4019d0 <strncmp@plt>
  40ba2c:	cbz	w0, 40ba64 <clear@@Base+0x7ea0>
  40ba30:	ldrb	w9, [x19]
  40ba34:	cbz	w27, 40ba4c <clear@@Base+0x7e88>
  40ba38:	ldrb	w10, [x26, #1116]
  40ba3c:	mov	w8, wzr
  40ba40:	cmp	w9, w10
  40ba44:	csel	w27, wzr, w27, eq  // eq = none
  40ba48:	b	40ba00 <clear@@Base+0x7e3c>
  40ba4c:	ldrb	w8, [x25, #1112]
  40ba50:	cmp	w9, w8
  40ba54:	b.ne	40ba70 <clear@@Base+0x7eac>  // b.any
  40ba58:	mov	w8, wzr
  40ba5c:	mov	w27, #0x1                   	// #1
  40ba60:	b	40ba00 <clear@@Base+0x7e3c>
  40ba64:	add	x19, x19, x23
  40ba68:	mov	w8, #0x1                   	// #1
  40ba6c:	b	40ba00 <clear@@Base+0x7e3c>
  40ba70:	cmp	w9, #0x20
  40ba74:	b.ne	40b9f8 <clear@@Base+0x7e34>  // b.any
  40ba78:	strb	wzr, [x19]
  40ba7c:	ldr	x24, [x20, #8]
  40ba80:	b	40b9f8 <clear@@Base+0x7e34>
  40ba84:	mov	w10, wzr
  40ba88:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  40ba8c:	adrp	x9, 432000 <winch@@Base+0x18d5c>
  40ba90:	b	40baac <clear@@Base+0x7ee8>
  40ba94:	ldrb	w12, [x9, #1116]
  40ba98:	cmp	w11, w12
  40ba9c:	csel	w10, wzr, w10, eq  // eq = none
  40baa0:	add	x19, x19, #0x1
  40baa4:	cmp	x19, x24
  40baa8:	b.cs	40bae0 <clear@@Base+0x7f1c>  // b.hs, b.nlast
  40baac:	ldrb	w11, [x19]
  40bab0:	cbnz	w10, 40ba94 <clear@@Base+0x7ed0>
  40bab4:	ldrb	w10, [x8, #1112]
  40bab8:	cmp	w11, w10
  40babc:	b.ne	40bac8 <clear@@Base+0x7f04>  // b.any
  40bac0:	mov	w10, #0x1                   	// #1
  40bac4:	b	40baa0 <clear@@Base+0x7edc>
  40bac8:	cmp	w11, #0x20
  40bacc:	b.ne	40bad8 <clear@@Base+0x7f14>  // b.any
  40bad0:	strb	wzr, [x19]
  40bad4:	ldr	x24, [x20, #8]
  40bad8:	mov	w10, wzr
  40badc:	b	40baa0 <clear@@Base+0x7edc>
  40bae0:	ldp	x20, x19, [sp, #80]
  40bae4:	ldp	x22, x21, [sp, #64]
  40bae8:	ldp	x24, x23, [sp, #48]
  40baec:	ldp	x26, x25, [sp, #32]
  40baf0:	ldr	x27, [sp, #16]
  40baf4:	ldp	x29, x30, [sp], #96
  40baf8:	ret
  40bafc:	stp	x29, x30, [sp, #-32]!
  40bb00:	stp	x20, x19, [sp, #16]
  40bb04:	mov	x19, x0
  40bb08:	mov	x29, sp
  40bb0c:	cbz	x1, 40bb4c <clear@@Base+0x7f88>
  40bb10:	mov	x0, x1
  40bb14:	mov	x20, x1
  40bb18:	bl	401830 <strlen@plt>
  40bb1c:	add	x9, x20, x0
  40bb20:	ldr	x8, [x19, #8]
  40bb24:	cmp	x9, x8
  40bb28:	b.cs	40bb58 <clear@@Base+0x7f94>  // b.hs, b.nlast
  40bb2c:	sub	x9, x9, #0x1
  40bb30:	ldrb	w10, [x9, #1]!
  40bb34:	cbz	w10, 40bb30 <clear@@Base+0x7f6c>
  40bb38:	cmp	x9, x8
  40bb3c:	csel	x0, x9, xzr, cc  // cc = lo, ul, last
  40bb40:	ldp	x20, x19, [sp, #16]
  40bb44:	ldp	x29, x30, [sp], #32
  40bb48:	ret
  40bb4c:	ldp	x9, x8, [x19]
  40bb50:	cmp	x9, x8
  40bb54:	b.cc	40bb2c <clear@@Base+0x7f68>  // b.lo, b.ul, b.last
  40bb58:	mov	x0, xzr
  40bb5c:	ldp	x20, x19, [sp, #16]
  40bb60:	ldp	x29, x30, [sp], #32
  40bb64:	ret
  40bb68:	cbz	x1, 40bb80 <clear@@Base+0x7fbc>
  40bb6c:	ldr	x8, [x0]
  40bb70:	cmp	x8, x1
  40bb74:	b.cs	40bbb4 <clear@@Base+0x7ff0>  // b.hs, b.nlast
  40bb78:	sub	x8, x1, #0x1
  40bb7c:	b	40bb84 <clear@@Base+0x7fc0>
  40bb80:	ldr	x8, [x0, #8]
  40bb84:	add	x8, x8, #0x1
  40bb88:	ldrb	w9, [x8, #-1]!
  40bb8c:	cbz	w9, 40bb88 <clear@@Base+0x7fc4>
  40bb90:	ldr	x9, [x0]
  40bb94:	cmp	x8, x9
  40bb98:	b.ls	40bbb4 <clear@@Base+0x7ff0>  // b.plast
  40bb9c:	cmp	x8, x9
  40bba0:	ldrb	w10, [x8, #-1]!
  40bba4:	b.ls	40bbac <clear@@Base+0x7fe8>  // b.plast
  40bba8:	cbnz	w10, 40bb9c <clear@@Base+0x7fd8>
  40bbac:	add	x0, x8, #0x1
  40bbb0:	ret
  40bbb4:	mov	x0, xzr
  40bbb8:	ret
  40bbbc:	cbz	x0, 40bbd8 <clear@@Base+0x8014>
  40bbc0:	stp	x29, x30, [sp, #-16]!
  40bbc4:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  40bbc8:	ldr	x1, [x8, #2064]
  40bbcc:	mov	x29, sp
  40bbd0:	bl	40e464 <clear@@Base+0xa8a0>
  40bbd4:	ldp	x29, x30, [sp], #16
  40bbd8:	b	40bbdc <clear@@Base+0x8018>
  40bbdc:	sub	sp, sp, #0xe0
  40bbe0:	str	x25, [sp, #160]
  40bbe4:	adrp	x25, 433000 <winch@@Base+0x19d5c>
  40bbe8:	ldr	x8, [x25, #2064]
  40bbec:	stp	x29, x30, [sp, #144]
  40bbf0:	stp	x24, x23, [sp, #176]
  40bbf4:	stp	x22, x21, [sp, #192]
  40bbf8:	cmp	x8, x0
  40bbfc:	stp	x20, x19, [sp, #208]
  40bc00:	add	x29, sp, #0x90
  40bc04:	b.eq	40beb8 <clear@@Base+0x82f4>  // b.none
  40bc08:	mov	x20, x0
  40bc0c:	bl	404760 <clear@@Base+0xb9c>
  40bc10:	ldr	x0, [x25, #2064]
  40bc14:	cbz	x0, 40bc5c <clear@@Base+0x8098>
  40bc18:	mov	w1, #0x1                   	// #1
  40bc1c:	bl	40e5fc <clear@@Base+0xaa38>
  40bc20:	ldr	x21, [x25, #2064]
  40bc24:	cbz	x21, 40bc60 <clear@@Base+0x809c>
  40bc28:	bl	4051e0 <clear@@Base+0x161c>
  40bc2c:	mov	w19, w0
  40bc30:	bl	40c064 <clear@@Base+0x84a0>
  40bc34:	tbz	w19, #3, 40bc60 <clear@@Base+0x809c>
  40bc38:	mov	x0, x21
  40bc3c:	bl	40e60c <clear@@Base+0xaa48>
  40bc40:	cmp	w0, #0x1
  40bc44:	b.gt	40bc60 <clear@@Base+0x809c>
  40bc48:	mov	x0, x21
  40bc4c:	bl	40e32c <clear@@Base+0xa768>
  40bc50:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  40bc54:	ldr	x21, [x8, #2072]
  40bc58:	b	40bc60 <clear@@Base+0x809c>
  40bc5c:	mov	x21, xzr
  40bc60:	cbz	x20, 40bca8 <clear@@Base+0x80e4>
  40bc64:	mov	x0, x20
  40bc68:	bl	40e5bc <clear@@Base+0xa9f8>
  40bc6c:	bl	40217c <setlocale@plt+0x4bc>
  40bc70:	mov	x19, x0
  40bc74:	mov	x0, x20
  40bc78:	bl	40e62c <clear@@Base+0xaa68>
  40bc7c:	stur	x0, [x29, #-8]
  40bc80:	cbz	x0, 40bcbc <clear@@Base+0x80f8>
  40bc84:	mov	w8, #0xffffffff            	// #-1
  40bc88:	mov	x0, x20
  40bc8c:	str	w8, [x29, #28]
  40bc90:	bl	40e664 <clear@@Base+0xaaa0>
  40bc94:	cmp	x0, #0x0
  40bc98:	mov	x22, x0
  40bc9c:	mov	w24, wzr
  40bca0:	csel	x23, x19, x0, eq  // eq = none
  40bca4:	b	40bd34 <clear@@Base+0x8170>
  40bca8:	cbz	x21, 40beb8 <clear@@Base+0x82f4>
  40bcac:	mov	w1, #0xffffffff            	// #-1
  40bcb0:	mov	x0, x21
  40bcb4:	bl	40e5fc <clear@@Base+0xaa38>
  40bcb8:	b	40beb8 <clear@@Base+0x82f4>
  40bcbc:	adrp	x1, 41a000 <winch@@Base+0xd5c>
  40bcc0:	add	x1, x1, #0x311
  40bcc4:	mov	x0, x19
  40bcc8:	bl	401af0 <strcmp@plt>
  40bccc:	cbz	w0, 40bd00 <clear@@Base+0x813c>
  40bcd0:	adrp	x1, 41b000 <winch@@Base+0x1d5c>
  40bcd4:	add	x1, x1, #0xeb
  40bcd8:	mov	x0, x19
  40bcdc:	bl	401af0 <strcmp@plt>
  40bce0:	cbz	w0, 40bd00 <clear@@Base+0x813c>
  40bce4:	add	x1, x29, #0x1c
  40bce8:	sub	x2, x29, #0x8
  40bcec:	mov	x0, x19
  40bcf0:	bl	40d39c <clear@@Base+0x97d8>
  40bcf4:	ldur	x24, [x29, #-8]
  40bcf8:	mov	x22, x0
  40bcfc:	b	40bd08 <clear@@Base+0x8144>
  40bd00:	mov	x24, xzr
  40bd04:	mov	x22, xzr
  40bd08:	adrp	x1, 41a000 <winch@@Base+0xd5c>
  40bd0c:	cmp	x22, #0x0
  40bd10:	add	x1, x1, #0x2e6
  40bd14:	mov	x0, x19
  40bd18:	csel	x23, x22, x19, ne  // ne = any
  40bd1c:	bl	401af0 <strcmp@plt>
  40bd20:	cbz	x24, 40bed8 <clear@@Base+0x8314>
  40bd24:	cmp	w0, #0x0
  40bd28:	mov	w8, #0x4                   	// #4
  40bd2c:	mov	w9, #0x6                   	// #6
  40bd30:	csel	w24, w9, w8, eq  // eq = none
  40bd34:	cbz	x21, 40bd4c <clear@@Base+0x8188>
  40bd38:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  40bd3c:	mov	w1, #0xffffffff            	// #-1
  40bd40:	mov	x0, x21
  40bd44:	str	x21, [x8, #2072]
  40bd48:	bl	40e5fc <clear@@Base+0xaa38>
  40bd4c:	mov	x0, x20
  40bd50:	mov	x1, x22
  40bd54:	str	x20, [x25, #2064]
  40bd58:	bl	40e634 <clear@@Base+0xaa70>
  40bd5c:	ldr	x0, [x25, #2064]
  40bd60:	ldur	x1, [x29, #-8]
  40bd64:	bl	40e624 <clear@@Base+0xaa60>
  40bd68:	ldr	x0, [x25, #2064]
  40bd6c:	bl	40e5e8 <clear@@Base+0xaa24>
  40bd70:	ldr	x0, [x25, #2064]
  40bd74:	adrp	x1, 438000 <PC+0x4800>
  40bd78:	add	x1, x1, #0xe8
  40bd7c:	bl	40e5dc <clear@@Base+0xaa18>
  40bd80:	ldr	w0, [x29, #28]
  40bd84:	adrp	x8, 438000 <PC+0x4800>
  40bd88:	mov	w20, #0x1                   	// #1
  40bd8c:	mov	w1, w24
  40bd90:	str	w20, [x8, #272]
  40bd94:	bl	404f1c <clear@@Base+0x1358>
  40bd98:	adrp	x21, 438000 <PC+0x4800>
  40bd9c:	tbnz	w24, #3, 40be10 <clear@@Base+0x824c>
  40bda0:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  40bda4:	ldr	x0, [x8, #2088]
  40bda8:	cbz	x0, 40bdb8 <clear@@Base+0x81f4>
  40bdac:	ldr	w8, [x21, #252]
  40bdb0:	cbz	w8, 40bdb8 <clear@@Base+0x81f4>
  40bdb4:	bl	40c210 <clear@@Base+0x864c>
  40bdb8:	adrp	x1, 41a000 <winch@@Base+0xd5c>
  40bdbc:	add	x1, x1, #0x2e6
  40bdc0:	mov	x0, x23
  40bdc4:	bl	401af0 <strcmp@plt>
  40bdc8:	cbz	w0, 40bdf4 <clear@@Base+0x8230>
  40bdcc:	mov	x2, sp
  40bdd0:	mov	w0, wzr
  40bdd4:	mov	x1, x23
  40bdd8:	bl	401c60 <__xstat@plt>
  40bddc:	cbnz	w0, 40bdf4 <clear@@Base+0x8230>
  40bde0:	ldp	x9, x8, [sp]
  40bde4:	adrp	x10, 438000 <PC+0x4800>
  40bde8:	adrp	x11, 438000 <PC+0x4800>
  40bdec:	str	x8, [x10, #376]
  40bdf0:	str	x9, [x11, #384]
  40bdf4:	adrp	x22, 433000 <winch@@Base+0x19d5c>
  40bdf8:	ldr	x8, [x22, #2056]
  40bdfc:	cbz	x8, 40be10 <clear@@Base+0x824c>
  40be00:	mov	w0, #0x40000000            	// #1073741824
  40be04:	bl	408b74 <clear@@Base+0x4fb0>
  40be08:	ldr	x0, [x22, #2056]
  40be0c:	bl	408bb0 <clear@@Base+0x4fec>
  40be10:	adrp	x23, 433000 <winch@@Base+0x19d5c>
  40be14:	ldr	w22, [x23, #2080]
  40be18:	bl	415038 <clear@@Base+0x11474>
  40be1c:	ldr	w8, [x21, #252]
  40be20:	str	w20, [x23, #2080]
  40be24:	cbz	w8, 40beb0 <clear@@Base+0x82ec>
  40be28:	bl	4162c4 <error@@Base+0xf00>
  40be2c:	bl	41193c <clear@@Base+0xdd78>
  40be30:	bl	4173c0 <error@@Base+0x1ffc>
  40be34:	adrp	x1, 41a000 <winch@@Base+0xd5c>
  40be38:	add	x1, x1, #0x311
  40be3c:	mov	x0, x19
  40be40:	bl	401af0 <strcmp@plt>
  40be44:	cbz	w0, 40be88 <clear@@Base+0x82c4>
  40be48:	adrp	x1, 41b000 <winch@@Base+0x1d5c>
  40be4c:	add	x1, x1, #0xeb
  40be50:	mov	x0, x19
  40be54:	bl	401af0 <strcmp@plt>
  40be58:	cbz	w0, 40be88 <clear@@Base+0x82c4>
  40be5c:	mov	x0, x19
  40be60:	bl	40c980 <clear@@Base+0x8dbc>
  40be64:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  40be68:	ldr	x8, [x8, #1208]
  40be6c:	mov	x20, x0
  40be70:	mov	w2, #0x1                   	// #1
  40be74:	mov	x1, x20
  40be78:	mov	x0, x8
  40be7c:	bl	40653c <clear@@Base+0x2978>
  40be80:	mov	x0, x20
  40be84:	bl	401b20 <free@plt>
  40be88:	cbnz	w22, 40beb0 <clear@@Base+0x82ec>
  40be8c:	adrp	x8, 438000 <PC+0x4800>
  40be90:	ldr	w8, [x8, #580]
  40be94:	cmp	w8, #0x1
  40be98:	b.lt	40beb0 <clear@@Base+0x82ec>  // b.tstop
  40be9c:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  40bea0:	add	x0, x0, #0x233
  40bea4:	sub	x1, x29, #0x10
  40bea8:	stur	x19, [x29, #-16]
  40beac:	bl	4153c4 <error@@Base>
  40beb0:	mov	x0, x19
  40beb4:	bl	401b20 <free@plt>
  40beb8:	mov	w0, wzr
  40bebc:	ldp	x20, x19, [sp, #208]
  40bec0:	ldp	x22, x21, [sp, #192]
  40bec4:	ldp	x24, x23, [sp, #176]
  40bec8:	ldr	x25, [sp, #160]
  40becc:	ldp	x29, x30, [sp, #144]
  40bed0:	add	sp, sp, #0xe0
  40bed4:	ret
  40bed8:	cbz	w0, 40bf80 <clear@@Base+0x83bc>
  40bedc:	adrp	x1, 41b000 <winch@@Base+0x1d5c>
  40bee0:	add	x1, x1, #0xeb
  40bee4:	mov	x0, x23
  40bee8:	bl	401af0 <strcmp@plt>
  40beec:	cbz	w0, 40bf94 <clear@@Base+0x83d0>
  40bef0:	adrp	x1, 41a000 <winch@@Base+0xd5c>
  40bef4:	add	x1, x1, #0x311
  40bef8:	mov	x0, x23
  40befc:	bl	401af0 <strcmp@plt>
  40bf00:	cbz	w0, 40bfa4 <clear@@Base+0x83e0>
  40bf04:	mov	x0, x23
  40bf08:	bl	40d784 <clear@@Base+0x9bc0>
  40bf0c:	stur	x0, [x29, #-16]
  40bf10:	cbz	x0, 40bfb4 <clear@@Base+0x83f0>
  40bf14:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  40bf18:	add	x0, x0, #0x233
  40bf1c:	sub	x1, x29, #0x10
  40bf20:	bl	4153c4 <error@@Base>
  40bf24:	ldur	x0, [x29, #-16]
  40bf28:	bl	401b20 <free@plt>
  40bf2c:	cbz	x22, 40bf50 <clear@@Base+0x838c>
  40bf30:	ldur	x0, [x29, #-8]
  40bf34:	cbz	x0, 40bf3c <clear@@Base+0x8378>
  40bf38:	bl	401c30 <pclose@plt>
  40bf3c:	mov	x0, x22
  40bf40:	mov	x1, x19
  40bf44:	bl	40d5dc <clear@@Base+0x9a18>
  40bf48:	mov	x0, x22
  40bf4c:	bl	401b20 <free@plt>
  40bf50:	mov	x0, x20
  40bf54:	bl	40e32c <clear@@Base+0xa768>
  40bf58:	mov	x0, x19
  40bf5c:	bl	401b20 <free@plt>
  40bf60:	cmp	x21, x20
  40bf64:	b.ne	40bf70 <clear@@Base+0x83ac>  // b.any
  40bf68:	mov	w0, #0x1                   	// #1
  40bf6c:	bl	4021cc <setlocale@plt+0x50c>
  40bf70:	mov	x0, x21
  40bf74:	bl	40c140 <clear@@Base+0x857c>
  40bf78:	mov	w0, #0x1                   	// #1
  40bf7c:	b	40bebc <clear@@Base+0x82f8>
  40bf80:	adrp	x8, 434000 <PC+0x800>
  40bf84:	ldr	w8, [x8, #2008]
  40bf88:	mov	w24, #0x2                   	// #2
  40bf8c:	str	w8, [x29, #28]
  40bf90:	b	40bd34 <clear@@Base+0x8170>
  40bf94:	mov	w8, #0xffffffff            	// #-1
  40bf98:	str	w8, [x29, #28]
  40bf9c:	mov	w24, #0x10                  	// #16
  40bfa0:	b	40bd34 <clear@@Base+0x8170>
  40bfa4:	mov	w8, #0xffffffff            	// #-1
  40bfa8:	str	w8, [x29, #28]
  40bfac:	mov	w24, #0x8                   	// #8
  40bfb0:	b	40bd34 <clear@@Base+0x8170>
  40bfb4:	mov	x0, x23
  40bfb8:	mov	w1, wzr
  40bfbc:	bl	4019a0 <open@plt>
  40bfc0:	str	w0, [x29, #28]
  40bfc4:	tbnz	w0, #31, 40bfe8 <clear@@Base+0x8424>
  40bfc8:	adrp	x8, 438000 <PC+0x4800>
  40bfcc:	ldr	w8, [x8, #500]
  40bfd0:	cbnz	w8, 40bfe0 <clear@@Base+0x841c>
  40bfd4:	mov	x0, x20
  40bfd8:	bl	40e5f4 <clear@@Base+0xaa30>
  40bfdc:	cbz	w0, 40bff8 <clear@@Base+0x8434>
  40bfe0:	mov	w24, #0x1                   	// #1
  40bfe4:	b	40bd34 <clear@@Base+0x8170>
  40bfe8:	mov	x0, x19
  40bfec:	bl	414d20 <clear@@Base+0x1115c>
  40bff0:	stur	x0, [x29, #-16]
  40bff4:	b	40bf14 <clear@@Base+0x8350>
  40bff8:	ldr	w0, [x29, #28]
  40bffc:	bl	40d0a0 <clear@@Base+0x94dc>
  40c000:	cbz	w0, 40bfe0 <clear@@Base+0x841c>
  40c004:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  40c008:	add	x0, x0, #0x103
  40c00c:	sub	x1, x29, #0x10
  40c010:	stur	x19, [x29, #-16]
  40c014:	bl	415c7c <error@@Base+0x8b8>
  40c018:	orr	w8, w0, #0x20
  40c01c:	cmp	w8, #0x79
  40c020:	b.eq	40bfe0 <clear@@Base+0x841c>  // b.none
  40c024:	ldr	w0, [x29, #28]
  40c028:	bl	401ab0 <close@plt>
  40c02c:	cbnz	x22, 40bf30 <clear@@Base+0x836c>
  40c030:	b	40bf50 <clear@@Base+0x838c>
  40c034:	stp	x29, x30, [sp, #-32]!
  40c038:	str	x19, [sp, #16]
  40c03c:	adrp	x19, 433000 <winch@@Base+0x19d5c>
  40c040:	ldr	x0, [x19, #2064]
  40c044:	mov	x29, sp
  40c048:	cbz	x0, 40c058 <clear@@Base+0x8494>
  40c04c:	mov	w1, #0x1                   	// #1
  40c050:	bl	40e5fc <clear@@Base+0xaa38>
  40c054:	ldr	x0, [x19, #2064]
  40c058:	ldr	x19, [sp, #16]
  40c05c:	ldp	x29, x30, [sp], #32
  40c060:	ret
  40c064:	sub	sp, sp, #0x40
  40c068:	str	x21, [sp, #32]
  40c06c:	adrp	x21, 433000 <winch@@Base+0x19d5c>
  40c070:	ldr	x8, [x21, #2064]
  40c074:	stp	x29, x30, [sp, #16]
  40c078:	stp	x20, x19, [sp, #48]
  40c07c:	add	x29, sp, #0x10
  40c080:	cbz	x8, 40c11c <clear@@Base+0x8558>
  40c084:	mov	x0, sp
  40c088:	mov	w1, wzr
  40c08c:	bl	4163f4 <error@@Base+0x1030>
  40c090:	ldr	x8, [sp]
  40c094:	cmn	x8, #0x1
  40c098:	b.eq	40c0ac <clear@@Base+0x84e8>  // b.none
  40c09c:	ldr	x0, [x21, #2064]
  40c0a0:	mov	x1, sp
  40c0a4:	bl	40e5d0 <clear@@Base+0xaa0c>
  40c0a8:	bl	4128a4 <clear@@Base+0xece0>
  40c0ac:	bl	4051e0 <clear@@Base+0x161c>
  40c0b0:	mov	w20, w0
  40c0b4:	bl	4050d4 <clear@@Base+0x1510>
  40c0b8:	ldr	x0, [x21, #2064]
  40c0bc:	bl	40e664 <clear@@Base+0xaaa0>
  40c0c0:	cbz	x0, 40c108 <clear@@Base+0x8544>
  40c0c4:	mov	x19, x0
  40c0c8:	ldr	x0, [x21, #2064]
  40c0cc:	bl	40e62c <clear@@Base+0xaa68>
  40c0d0:	tbnz	w20, #1, 40c0e8 <clear@@Base+0x8524>
  40c0d4:	cbz	x0, 40c0e8 <clear@@Base+0x8524>
  40c0d8:	bl	401c30 <pclose@plt>
  40c0dc:	ldr	x0, [x21, #2064]
  40c0e0:	mov	x1, xzr
  40c0e4:	bl	40e624 <clear@@Base+0xaa60>
  40c0e8:	ldr	x0, [x21, #2064]
  40c0ec:	bl	40e5bc <clear@@Base+0xa9f8>
  40c0f0:	mov	x1, x0
  40c0f4:	mov	x0, x19
  40c0f8:	bl	40d5dc <clear@@Base+0x9a18>
  40c0fc:	ldr	x0, [x21, #2064]
  40c100:	mov	x1, xzr
  40c104:	bl	40e634 <clear@@Base+0xaa70>
  40c108:	adrp	x8, 438000 <PC+0x4800>
  40c10c:	adrp	x9, 438000 <PC+0x4800>
  40c110:	str	xzr, [x21, #2064]
  40c114:	str	xzr, [x8, #384]
  40c118:	str	xzr, [x9, #376]
  40c11c:	ldp	x20, x19, [sp, #48]
  40c120:	ldr	x21, [sp, #32]
  40c124:	ldp	x29, x30, [sp, #16]
  40c128:	add	sp, sp, #0x40
  40c12c:	ret
  40c130:	cbz	x0, 40c13c <clear@@Base+0x8578>
  40c134:	mov	w1, #0xffffffff            	// #-1
  40c138:	b	40e5fc <clear@@Base+0xaa38>
  40c13c:	ret
  40c140:	stp	x29, x30, [sp, #-48]!
  40c144:	stp	x22, x21, [sp, #16]
  40c148:	mov	x21, x0
  40c14c:	stp	x20, x19, [sp, #32]
  40c150:	mov	x29, sp
  40c154:	cbz	x0, 40c164 <clear@@Base+0x85a0>
  40c158:	mov	w1, #0xffffffff            	// #-1
  40c15c:	mov	x0, x21
  40c160:	bl	40e5fc <clear@@Base+0xaa38>
  40c164:	mov	x0, x21
  40c168:	bl	40e418 <clear@@Base+0xa854>
  40c16c:	mov	x20, x0
  40c170:	mov	x0, x21
  40c174:	bl	40e438 <clear@@Base+0xa874>
  40c178:	mov	x19, x0
  40c17c:	mov	x0, x21
  40c180:	bl	40bbdc <clear@@Base+0x8018>
  40c184:	cbz	w0, 40c200 <clear@@Base+0x863c>
  40c188:	adrp	x22, 438000 <PC+0x4800>
  40c18c:	cbz	x20, 40c1bc <clear@@Base+0x85f8>
  40c190:	mov	x0, x20
  40c194:	mov	x21, x20
  40c198:	bl	40e418 <clear@@Base+0xa854>
  40c19c:	mov	x20, x0
  40c1a0:	mov	x0, x21
  40c1a4:	bl	40bbdc <clear@@Base+0x8018>
  40c1a8:	cbz	w0, 40c200 <clear@@Base+0x863c>
  40c1ac:	cbz	x20, 40c1bc <clear@@Base+0x85f8>
  40c1b0:	ldrb	w8, [x22, #624]
  40c1b4:	tst	w8, #0x3
  40c1b8:	b.eq	40c190 <clear@@Base+0x85cc>  // b.none
  40c1bc:	cbz	x19, 40c1ec <clear@@Base+0x8628>
  40c1c0:	mov	x0, x19
  40c1c4:	mov	x20, x19
  40c1c8:	bl	40e438 <clear@@Base+0xa874>
  40c1cc:	mov	x19, x0
  40c1d0:	mov	x0, x20
  40c1d4:	bl	40bbdc <clear@@Base+0x8018>
  40c1d8:	cbz	w0, 40c200 <clear@@Base+0x863c>
  40c1dc:	cbz	x19, 40c1ec <clear@@Base+0x8628>
  40c1e0:	ldrb	w8, [x22, #624]
  40c1e4:	tst	w8, #0x3
  40c1e8:	b.eq	40c1c0 <clear@@Base+0x85fc>  // b.none
  40c1ec:	ldp	x20, x19, [sp, #32]
  40c1f0:	ldp	x22, x21, [sp, #16]
  40c1f4:	mov	w0, #0x1                   	// #1
  40c1f8:	ldp	x29, x30, [sp], #48
  40c1fc:	b	4021cc <setlocale@plt+0x50c>
  40c200:	ldp	x20, x19, [sp, #32]
  40c204:	ldp	x22, x21, [sp, #16]
  40c208:	ldp	x29, x30, [sp], #48
  40c20c:	ret
  40c210:	stp	x29, x30, [sp, #-48]!
  40c214:	str	x21, [sp, #16]
  40c218:	stp	x20, x19, [sp, #32]
  40c21c:	mov	x29, sp
  40c220:	mov	x19, x0
  40c224:	bl	4051e0 <clear@@Base+0x161c>
  40c228:	tbnz	w0, #0, 40c2e0 <clear@@Base+0x871c>
  40c22c:	mov	x0, x19
  40c230:	mov	w1, wzr
  40c234:	bl	4019a0 <open@plt>
  40c238:	tbnz	w0, #31, 40c24c <clear@@Base+0x8688>
  40c23c:	bl	401ab0 <close@plt>
  40c240:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  40c244:	ldr	w8, [x8, #2084]
  40c248:	cbz	w8, 40c254 <clear@@Base+0x8690>
  40c24c:	mov	w0, #0x4f                  	// #79
  40c250:	b	40c268 <clear@@Base+0x86a4>
  40c254:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  40c258:	add	x0, x0, #0x159
  40c25c:	add	x1, x29, #0x18
  40c260:	str	x19, [x29, #24]
  40c264:	bl	415c7c <error@@Base+0x8b8>
  40c268:	adrp	x20, 41b000 <winch@@Base+0x1d5c>
  40c26c:	adrp	x21, 41b000 <winch@@Base+0x1d5c>
  40c270:	add	x20, x20, #0x190
  40c274:	add	x21, x21, #0xba
  40c278:	b	40c288 <clear@@Base+0x86c4>
  40c27c:	mov	x0, x20
  40c280:	mov	x1, xzr
  40c284:	bl	415c7c <error@@Base+0x8b8>
  40c288:	sub	w8, w0, #0x41
  40c28c:	cmp	w8, #0x30
  40c290:	b.hi	40c27c <clear@@Base+0x86b8>  // b.pmore
  40c294:	adr	x9, 40c27c <clear@@Base+0x86b8>
  40c298:	ldrb	w10, [x21, x8]
  40c29c:	add	x9, x9, x10, lsl #2
  40c2a0:	br	x9
  40c2a4:	mov	w0, wzr
  40c2a8:	bl	4021cc <setlocale@plt+0x50c>
  40c2ac:	b	40c27c <clear@@Base+0x86b8>
  40c2b0:	mov	w1, #0x401                 	// #1025
  40c2b4:	mov	x0, x19
  40c2b8:	bl	4019a0 <open@plt>
  40c2bc:	adrp	x20, 430000 <winch@@Base+0x16d5c>
  40c2c0:	mov	w2, #0x2                   	// #2
  40c2c4:	mov	x1, xzr
  40c2c8:	str	w0, [x20, #632]
  40c2cc:	bl	4018e0 <lseek@plt>
  40c2d0:	ldr	w8, [x20, #632]
  40c2d4:	cmn	x0, #0x1
  40c2d8:	b.eq	40c328 <clear@@Base+0x8764>  // b.none
  40c2dc:	tbnz	w8, #31, 40c338 <clear@@Base+0x8774>
  40c2e0:	ldp	x20, x19, [sp, #32]
  40c2e4:	ldr	x21, [sp, #16]
  40c2e8:	ldp	x29, x30, [sp], #48
  40c2ec:	ret
  40c2f0:	mov	x0, x19
  40c2f4:	bl	401b20 <free@plt>
  40c2f8:	ldp	x20, x19, [sp, #32]
  40c2fc:	ldr	x21, [sp, #16]
  40c300:	ldp	x29, x30, [sp], #48
  40c304:	ret
  40c308:	mov	w1, #0x1a4                 	// #420
  40c30c:	mov	x0, x19
  40c310:	bl	401ca0 <creat@plt>
  40c314:	mov	w8, w0
  40c318:	adrp	x9, 430000 <winch@@Base+0x16d5c>
  40c31c:	str	w0, [x9, #632]
  40c320:	tbz	w8, #31, 40c2e0 <clear@@Base+0x871c>
  40c324:	b	40c338 <clear@@Base+0x8774>
  40c328:	mov	w0, w8
  40c32c:	bl	401ab0 <close@plt>
  40c330:	mov	w8, #0xffffffff            	// #-1
  40c334:	str	w8, [x20, #632]
  40c338:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  40c33c:	add	x0, x0, #0x1ce
  40c340:	add	x1, x29, #0x18
  40c344:	str	x19, [x29, #24]
  40c348:	bl	4153c4 <error@@Base>
  40c34c:	ldp	x20, x19, [sp, #32]
  40c350:	ldr	x21, [sp, #16]
  40c354:	ldp	x29, x30, [sp], #48
  40c358:	ret
  40c35c:	sub	sp, sp, #0x90
  40c360:	stp	x26, x25, [sp, #80]
  40c364:	adrp	x25, 433000 <winch@@Base+0x19d5c>
  40c368:	ldr	x8, [x25, #2064]
  40c36c:	stp	x20, x19, [sp, #128]
  40c370:	mov	x20, x0
  40c374:	stp	x29, x30, [sp, #48]
  40c378:	stp	x28, x27, [sp, #64]
  40c37c:	stp	x24, x23, [sp, #96]
  40c380:	stp	x22, x21, [sp, #112]
  40c384:	add	x29, sp, #0x30
  40c388:	cbz	x8, 40c3a4 <clear@@Base+0x87e0>
  40c38c:	mov	w1, #0x1                   	// #1
  40c390:	mov	x0, x8
  40c394:	bl	40e5fc <clear@@Base+0xaa38>
  40c398:	ldr	x8, [x25, #2064]
  40c39c:	str	x8, [sp, #8]
  40c3a0:	b	40c3a8 <clear@@Base+0x87e4>
  40c3a4:	str	xzr, [sp, #8]
  40c3a8:	sub	x0, x29, #0x10
  40c3ac:	mov	x1, x20
  40c3b0:	bl	40b974 <clear@@Base+0x7db0>
  40c3b4:	ldp	x26, x27, [x29, #-16]
  40c3b8:	mov	x21, xzr
  40c3bc:	mov	x20, xzr
  40c3c0:	b	40c3cc <clear@@Base+0x8808>
  40c3c4:	mov	x0, x22
  40c3c8:	bl	401b20 <free@plt>
  40c3cc:	mov	x8, x26
  40c3d0:	cbz	x21, 40c3e0 <clear@@Base+0x881c>
  40c3d4:	mov	x0, x21
  40c3d8:	bl	401830 <strlen@plt>
  40c3dc:	add	x8, x21, x0
  40c3e0:	cmp	x8, x27
  40c3e4:	b.cs	40c490 <clear@@Base+0x88cc>  // b.hs, b.nlast
  40c3e8:	sub	x21, x8, #0x1
  40c3ec:	ldrb	w8, [x21, #1]!
  40c3f0:	cbz	w8, 40c3ec <clear@@Base+0x8828>
  40c3f4:	cmp	x21, x27
  40c3f8:	b.cs	40c490 <clear@@Base+0x88cc>  // b.hs, b.nlast
  40c3fc:	mov	x0, x21
  40c400:	bl	40ce9c <clear@@Base+0x92d8>
  40c404:	mov	x22, x0
  40c408:	add	x0, sp, #0x10
  40c40c:	mov	x1, x22
  40c410:	bl	40b974 <clear@@Base+0x7db0>
  40c414:	ldp	x28, x19, [sp, #16]
  40c418:	mov	x23, xzr
  40c41c:	b	40c428 <clear@@Base+0x8864>
  40c420:	mov	x0, x24
  40c424:	bl	401b20 <free@plt>
  40c428:	mov	x8, x28
  40c42c:	cbz	x23, 40c43c <clear@@Base+0x8878>
  40c430:	mov	x0, x23
  40c434:	bl	401830 <strlen@plt>
  40c438:	add	x8, x23, x0
  40c43c:	cmp	x8, x19
  40c440:	b.cs	40c3c4 <clear@@Base+0x8800>  // b.hs, b.nlast
  40c444:	sub	x23, x8, #0x1
  40c448:	ldrb	w8, [x23, #1]!
  40c44c:	cbz	w8, 40c448 <clear@@Base+0x8884>
  40c450:	cmp	x23, x19
  40c454:	b.cs	40c3c4 <clear@@Base+0x8800>  // b.hs, b.nlast
  40c458:	mov	x0, x23
  40c45c:	bl	40c828 <clear@@Base+0x8c64>
  40c460:	mov	x24, x0
  40c464:	cbz	x0, 40c474 <clear@@Base+0x88b0>
  40c468:	ldr	x1, [x25, #2064]
  40c46c:	mov	x0, x24
  40c470:	bl	40e464 <clear@@Base+0xa8a0>
  40c474:	bl	40bbdc <clear@@Base+0x8018>
  40c478:	cbnz	x20, 40c420 <clear@@Base+0x885c>
  40c47c:	cbnz	w0, 40c420 <clear@@Base+0x885c>
  40c480:	ldr	x0, [x25, #2064]
  40c484:	bl	40e5bc <clear@@Base+0xa9f8>
  40c488:	mov	x20, x0
  40c48c:	b	40c420 <clear@@Base+0x885c>
  40c490:	cbz	x20, 40c4c8 <clear@@Base+0x8904>
  40c494:	ldr	x1, [x25, #2064]
  40c498:	mov	x0, x20
  40c49c:	bl	40e464 <clear@@Base+0xa8a0>
  40c4a0:	ldr	x8, [x25, #2064]
  40c4a4:	cmp	x0, x8
  40c4a8:	b.eq	40c4e0 <clear@@Base+0x891c>  // b.none
  40c4ac:	ldr	x0, [sp, #8]
  40c4b0:	bl	40c140 <clear@@Base+0x857c>
  40c4b4:	ldr	x1, [x25, #2064]
  40c4b8:	mov	x0, x20
  40c4bc:	bl	40e464 <clear@@Base+0xa8a0>
  40c4c0:	bl	40bbdc <clear@@Base+0x8018>
  40c4c4:	b	40c4f4 <clear@@Base+0x8930>
  40c4c8:	ldr	x0, [sp, #8]
  40c4cc:	cbz	x0, 40c4d8 <clear@@Base+0x8914>
  40c4d0:	mov	w1, #0xffffffff            	// #-1
  40c4d4:	bl	40e5fc <clear@@Base+0xaa38>
  40c4d8:	mov	w0, #0x1                   	// #1
  40c4dc:	b	40c4f4 <clear@@Base+0x8930>
  40c4e0:	ldr	x0, [sp, #8]
  40c4e4:	cbz	x0, 40c4f4 <clear@@Base+0x8930>
  40c4e8:	mov	w1, #0xffffffff            	// #-1
  40c4ec:	bl	40e5fc <clear@@Base+0xaa38>
  40c4f0:	mov	w0, wzr
  40c4f4:	ldp	x20, x19, [sp, #128]
  40c4f8:	ldp	x22, x21, [sp, #112]
  40c4fc:	ldp	x24, x23, [sp, #96]
  40c500:	ldp	x26, x25, [sp, #80]
  40c504:	ldp	x28, x27, [sp, #64]
  40c508:	ldp	x29, x30, [sp, #48]
  40c50c:	add	sp, sp, #0x90
  40c510:	ret
  40c514:	stp	x29, x30, [sp, #-48]!
  40c518:	stp	x22, x21, [sp, #16]
  40c51c:	stp	x20, x19, [sp, #32]
  40c520:	mov	x29, sp
  40c524:	bl	40e458 <clear@@Base+0xa894>
  40c528:	cbz	w0, 40c58c <clear@@Base+0x89c8>
  40c52c:	mov	x19, xzr
  40c530:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  40c534:	mov	w21, #0x1                   	// #1
  40c538:	adrp	x22, 438000 <PC+0x4800>
  40c53c:	str	xzr, [x8, #2064]
  40c540:	mov	x0, x19
  40c544:	bl	40e418 <clear@@Base+0xa854>
  40c548:	cmp	w21, #0x0
  40c54c:	mov	x20, x0
  40c550:	b.gt	40c560 <clear@@Base+0x899c>
  40c554:	mov	x0, x19
  40c558:	bl	40bbdc <clear@@Base+0x8018>
  40c55c:	cbz	w0, 40c57c <clear@@Base+0x89b8>
  40c560:	cbz	x20, 40c578 <clear@@Base+0x89b4>
  40c564:	ldrb	w8, [x22, #624]
  40c568:	sub	w21, w21, #0x1
  40c56c:	mov	x19, x20
  40c570:	tst	w8, #0x3
  40c574:	b.eq	40c540 <clear@@Base+0x897c>  // b.none
  40c578:	mov	w0, #0x1                   	// #1
  40c57c:	ldp	x20, x19, [sp, #32]
  40c580:	ldp	x22, x21, [sp, #16]
  40c584:	ldp	x29, x30, [sp], #48
  40c588:	ret
  40c58c:	adrp	x8, 434000 <PC+0x800>
  40c590:	ldr	w0, [x8, #2008]
  40c594:	bl	401b80 <isatty@plt>
  40c598:	cbz	w0, 40c5b4 <clear@@Base+0x89f0>
  40c59c:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  40c5a0:	add	x0, x0, #0x12f
  40c5a4:	mov	x1, xzr
  40c5a8:	bl	4153c4 <error@@Base>
  40c5ac:	mov	w0, wzr
  40c5b0:	bl	4021cc <setlocale@plt+0x50c>
  40c5b4:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  40c5b8:	ldr	x1, [x8, #2064]
  40c5bc:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40c5c0:	add	x0, x0, #0x2e6
  40c5c4:	bl	40e464 <clear@@Base+0xa8a0>
  40c5c8:	ldp	x20, x19, [sp, #32]
  40c5cc:	ldp	x22, x21, [sp, #16]
  40c5d0:	ldp	x29, x30, [sp], #48
  40c5d4:	b	40bbdc <clear@@Base+0x8018>
  40c5d8:	stp	x29, x30, [sp, #-16]!
  40c5dc:	adrp	x8, 434000 <PC+0x800>
  40c5e0:	ldr	w0, [x8, #2008]
  40c5e4:	mov	x29, sp
  40c5e8:	bl	401b80 <isatty@plt>
  40c5ec:	cbz	w0, 40c608 <clear@@Base+0x8a44>
  40c5f0:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  40c5f4:	add	x0, x0, #0x12f
  40c5f8:	mov	x1, xzr
  40c5fc:	bl	4153c4 <error@@Base>
  40c600:	mov	w0, wzr
  40c604:	bl	4021cc <setlocale@plt+0x50c>
  40c608:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  40c60c:	ldr	x1, [x8, #2064]
  40c610:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40c614:	add	x0, x0, #0x2e6
  40c618:	bl	40e464 <clear@@Base+0xa8a0>
  40c61c:	ldp	x29, x30, [sp], #16
  40c620:	b	40bbdc <clear@@Base+0x8018>
  40c624:	stp	x29, x30, [sp, #-48]!
  40c628:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  40c62c:	stp	x20, x19, [sp, #32]
  40c630:	ldr	x20, [x8, #2064]
  40c634:	stp	x22, x21, [sp, #16]
  40c638:	mov	w19, w0
  40c63c:	adrp	x22, 438000 <PC+0x4800>
  40c640:	mov	x29, sp
  40c644:	mov	x0, x20
  40c648:	bl	40e418 <clear@@Base+0xa854>
  40c64c:	cmp	w19, #0x0
  40c650:	mov	x21, x0
  40c654:	b.gt	40c664 <clear@@Base+0x8aa0>
  40c658:	mov	x0, x20
  40c65c:	bl	40bbdc <clear@@Base+0x8018>
  40c660:	cbz	w0, 40c680 <clear@@Base+0x8abc>
  40c664:	cbz	x21, 40c67c <clear@@Base+0x8ab8>
  40c668:	ldrb	w8, [x22, #624]
  40c66c:	sub	w19, w19, #0x1
  40c670:	mov	x20, x21
  40c674:	tst	w8, #0x3
  40c678:	b.eq	40c644 <clear@@Base+0x8a80>  // b.none
  40c67c:	mov	w0, #0x1                   	// #1
  40c680:	ldp	x20, x19, [sp, #32]
  40c684:	ldp	x22, x21, [sp, #16]
  40c688:	ldp	x29, x30, [sp], #48
  40c68c:	ret
  40c690:	stp	x29, x30, [sp, #-48]!
  40c694:	stp	x22, x21, [sp, #16]
  40c698:	stp	x20, x19, [sp, #32]
  40c69c:	mov	x19, xzr
  40c6a0:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  40c6a4:	mov	w21, #0x1                   	// #1
  40c6a8:	adrp	x22, 438000 <PC+0x4800>
  40c6ac:	mov	x29, sp
  40c6b0:	str	xzr, [x8, #2064]
  40c6b4:	mov	x0, x19
  40c6b8:	bl	40e438 <clear@@Base+0xa874>
  40c6bc:	cmp	w21, #0x0
  40c6c0:	mov	x20, x0
  40c6c4:	b.gt	40c6d4 <clear@@Base+0x8b10>
  40c6c8:	mov	x0, x19
  40c6cc:	bl	40bbdc <clear@@Base+0x8018>
  40c6d0:	cbz	w0, 40c6f0 <clear@@Base+0x8b2c>
  40c6d4:	cbz	x20, 40c6ec <clear@@Base+0x8b28>
  40c6d8:	ldrb	w8, [x22, #624]
  40c6dc:	sub	w21, w21, #0x1
  40c6e0:	mov	x19, x20
  40c6e4:	tst	w8, #0x3
  40c6e8:	b.eq	40c6b4 <clear@@Base+0x8af0>  // b.none
  40c6ec:	mov	w0, #0x1                   	// #1
  40c6f0:	ldp	x20, x19, [sp, #32]
  40c6f4:	ldp	x22, x21, [sp, #16]
  40c6f8:	ldp	x29, x30, [sp], #48
  40c6fc:	ret
  40c700:	stp	x29, x30, [sp, #-48]!
  40c704:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  40c708:	stp	x20, x19, [sp, #32]
  40c70c:	ldr	x20, [x8, #2064]
  40c710:	stp	x22, x21, [sp, #16]
  40c714:	mov	w19, w0
  40c718:	adrp	x22, 438000 <PC+0x4800>
  40c71c:	mov	x29, sp
  40c720:	mov	x0, x20
  40c724:	bl	40e438 <clear@@Base+0xa874>
  40c728:	cmp	w19, #0x0
  40c72c:	mov	x21, x0
  40c730:	b.gt	40c740 <clear@@Base+0x8b7c>
  40c734:	mov	x0, x20
  40c738:	bl	40bbdc <clear@@Base+0x8018>
  40c73c:	cbz	w0, 40c75c <clear@@Base+0x8b98>
  40c740:	cbz	x21, 40c758 <clear@@Base+0x8b94>
  40c744:	ldrb	w8, [x22, #624]
  40c748:	sub	w19, w19, #0x1
  40c74c:	mov	x20, x21
  40c750:	tst	w8, #0x3
  40c754:	b.eq	40c720 <clear@@Base+0x8b5c>  // b.none
  40c758:	mov	w0, #0x1                   	// #1
  40c75c:	ldp	x20, x19, [sp, #32]
  40c760:	ldp	x22, x21, [sp, #16]
  40c764:	ldp	x29, x30, [sp], #48
  40c768:	ret
  40c76c:	stp	x29, x30, [sp, #-32]!
  40c770:	stp	x20, x19, [sp, #16]
  40c774:	mov	w19, w0
  40c778:	mov	x20, xzr
  40c77c:	mov	x29, sp
  40c780:	mov	x0, x20
  40c784:	bl	40e418 <clear@@Base+0xa854>
  40c788:	cbz	x0, 40c7ac <clear@@Base+0x8be8>
  40c78c:	mov	x20, x0
  40c790:	bl	40e5c8 <clear@@Base+0xaa04>
  40c794:	cmp	w0, w19
  40c798:	b.ne	40c780 <clear@@Base+0x8bbc>  // b.any
  40c79c:	mov	x0, x20
  40c7a0:	ldp	x20, x19, [sp, #16]
  40c7a4:	ldp	x29, x30, [sp], #32
  40c7a8:	b	40bbdc <clear@@Base+0x8018>
  40c7ac:	ldp	x20, x19, [sp, #16]
  40c7b0:	mov	w0, #0x1                   	// #1
  40c7b4:	ldp	x29, x30, [sp], #32
  40c7b8:	ret
  40c7bc:	stp	x29, x30, [sp, #-32]!
  40c7c0:	str	x19, [sp, #16]
  40c7c4:	adrp	x19, 433000 <winch@@Base+0x19d5c>
  40c7c8:	ldr	x0, [x19, #2064]
  40c7cc:	mov	x29, sp
  40c7d0:	cbz	x0, 40c7e4 <clear@@Base+0x8c20>
  40c7d4:	mov	w1, #0x1                   	// #1
  40c7d8:	bl	40e5fc <clear@@Base+0xaa38>
  40c7dc:	ldr	x19, [x19, #2064]
  40c7e0:	b	40c7e8 <clear@@Base+0x8c24>
  40c7e4:	mov	x19, xzr
  40c7e8:	bl	40c064 <clear@@Base+0x84a0>
  40c7ec:	mov	x0, x19
  40c7f0:	ldr	x19, [sp, #16]
  40c7f4:	ldp	x29, x30, [sp], #32
  40c7f8:	b	40c140 <clear@@Base+0x857c>
  40c7fc:	stp	x29, x30, [sp, #-16]!
  40c800:	mov	x29, sp
  40c804:	bl	404860 <clear@@Base+0xc9c>
  40c808:	cmn	w0, #0x1
  40c80c:	b.eq	40c820 <clear@@Base+0x8c5c>  // b.none
  40c810:	bl	414f78 <clear@@Base+0x113b4>
  40c814:	bl	404860 <clear@@Base+0xc9c>
  40c818:	cmn	w0, #0x1
  40c81c:	b.ne	40c810 <clear@@Base+0x8c4c>  // b.any
  40c820:	ldp	x29, x30, [sp], #16
  40c824:	b	415038 <clear@@Base+0x11474>
  40c828:	stp	x29, x30, [sp, #-64]!
  40c82c:	str	x23, [sp, #16]
  40c830:	stp	x22, x21, [sp, #32]
  40c834:	stp	x20, x19, [sp, #48]
  40c838:	mov	x29, sp
  40c83c:	mov	x20, x0
  40c840:	bl	401830 <strlen@plt>
  40c844:	add	w0, w0, #0x1
  40c848:	mov	w1, #0x1                   	// #1
  40c84c:	bl	402244 <setlocale@plt+0x584>
  40c850:	adrp	x9, 432000 <winch@@Base+0x18d5c>
  40c854:	ldrb	w8, [x20]
  40c858:	ldrb	w9, [x9, #1112]
  40c85c:	mov	x19, x0
  40c860:	cmp	w8, w9
  40c864:	b.ne	40c8b4 <clear@@Base+0x8cf0>  // b.any
  40c868:	mov	x9, x20
  40c86c:	ldrb	w8, [x9, #1]!
  40c870:	mov	x23, x19
  40c874:	cbz	w8, 40c938 <clear@@Base+0x8d74>
  40c878:	adrp	x10, 432000 <winch@@Base+0x18d5c>
  40c87c:	mov	x23, x19
  40c880:	b	40c898 <clear@@Base+0x8cd4>
  40c884:	mov	x9, x20
  40c888:	strb	w8, [x23], #1
  40c88c:	mov	x20, x9
  40c890:	ldrb	w8, [x9, #1]!
  40c894:	cbz	w8, 40c938 <clear@@Base+0x8d74>
  40c898:	ldrb	w11, [x10, #1116]
  40c89c:	cmp	w11, w8, uxtb
  40c8a0:	b.ne	40c888 <clear@@Base+0x8cc4>  // b.any
  40c8a4:	ldrb	w9, [x20, #2]!
  40c8a8:	cmp	w9, w8, uxtb
  40c8ac:	b.eq	40c884 <clear@@Base+0x8cc0>  // b.none
  40c8b0:	b	40c938 <clear@@Base+0x8d74>
  40c8b4:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  40c8b8:	add	x0, x0, #0x1e3
  40c8bc:	bl	40b43c <clear@@Base+0x7878>
  40c8c0:	adrp	x8, 41b000 <winch@@Base+0x1d5c>
  40c8c4:	add	x8, x8, #0x1f2
  40c8c8:	cmp	x0, #0x0
  40c8cc:	csel	x21, x8, x0, eq  // eq = none
  40c8d0:	mov	x0, x21
  40c8d4:	bl	401830 <strlen@plt>
  40c8d8:	ldrb	w8, [x20]
  40c8dc:	mov	x23, x19
  40c8e0:	cbz	w8, 40c938 <clear@@Base+0x8d74>
  40c8e4:	cmp	w0, #0x0
  40c8e8:	b.le	40c924 <clear@@Base+0x8d60>
  40c8ec:	sxtw	x22, w0
  40c8f0:	mov	x23, x19
  40c8f4:	mov	x0, x20
  40c8f8:	mov	x1, x21
  40c8fc:	mov	x2, x22
  40c900:	bl	4019d0 <strncmp@plt>
  40c904:	add	x8, x20, x22
  40c908:	cmp	w0, #0x0
  40c90c:	csel	x20, x8, x20, eq  // eq = none
  40c910:	ldrb	w8, [x20]
  40c914:	strb	w8, [x23], #1
  40c918:	ldrb	w8, [x20, #1]!
  40c91c:	cbnz	w8, 40c8f4 <clear@@Base+0x8d30>
  40c920:	b	40c938 <clear@@Base+0x8d74>
  40c924:	add	x9, x20, #0x1
  40c928:	mov	x23, x19
  40c92c:	strb	w8, [x23], #1
  40c930:	ldrb	w8, [x9], #1
  40c934:	cbnz	w8, 40c92c <clear@@Base+0x8d68>
  40c938:	strb	wzr, [x23]
  40c93c:	mov	x0, x19
  40c940:	ldp	x20, x19, [sp, #48]
  40c944:	ldp	x22, x21, [sp, #32]
  40c948:	ldr	x23, [sp, #16]
  40c94c:	ldp	x29, x30, [sp], #64
  40c950:	ret
  40c954:	stp	x29, x30, [sp, #-16]!
  40c958:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  40c95c:	add	x0, x0, #0x1e3
  40c960:	mov	x29, sp
  40c964:	bl	40b43c <clear@@Base+0x7878>
  40c968:	adrp	x8, 41b000 <winch@@Base+0x1d5c>
  40c96c:	add	x8, x8, #0x1f2
  40c970:	cmp	x0, #0x0
  40c974:	csel	x0, x8, x0, eq  // eq = none
  40c978:	ldp	x29, x30, [sp], #16
  40c97c:	ret
  40c980:	stp	x29, x30, [sp, #-96]!
  40c984:	stp	x20, x19, [sp, #80]
  40c988:	mov	x20, x0
  40c98c:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  40c990:	add	x0, x0, #0x1e3
  40c994:	stp	x28, x27, [sp, #16]
  40c998:	stp	x26, x25, [sp, #32]
  40c99c:	stp	x24, x23, [sp, #48]
  40c9a0:	stp	x22, x21, [sp, #64]
  40c9a4:	mov	x29, sp
  40c9a8:	bl	40b43c <clear@@Base+0x7878>
  40c9ac:	adrp	x8, 41b000 <winch@@Base+0x1d5c>
  40c9b0:	add	x8, x8, #0x1f2
  40c9b4:	cmp	x0, #0x0
  40c9b8:	csel	x19, x8, x0, eq  // eq = none
  40c9bc:	mov	x0, x19
  40c9c0:	bl	401830 <strlen@plt>
  40c9c4:	ldrb	w8, [x20]
  40c9c8:	mov	x21, x0
  40c9cc:	adrp	x26, 434000 <PC+0x800>
  40c9d0:	cbz	w8, 40ca3c <clear@@Base+0x8e78>
  40c9d4:	ldr	x22, [x26, #2016]
  40c9d8:	cbz	w21, 40cb00 <clear@@Base+0x8f3c>
  40c9dc:	adrp	x24, 41b000 <winch@@Base+0x1d5c>
  40c9e0:	adrp	x27, 41b000 <winch@@Base+0x1d5c>
  40c9e4:	add	x25, x20, #0x1
  40c9e8:	mov	w23, #0x1                   	// #1
  40c9ec:	add	x24, x24, #0x2ac
  40c9f0:	add	x27, x27, #0x2ba
  40c9f4:	b	40ca18 <clear@@Base+0x8e54>
  40c9f8:	mov	x0, x22
  40c9fc:	mov	w1, w23
  40ca00:	bl	401b30 <strchr@plt>
  40ca04:	ldrb	w8, [x25], #1
  40ca08:	cmp	x0, #0x0
  40ca0c:	csel	w9, wzr, w21, eq  // eq = none
  40ca10:	add	w23, w28, w9
  40ca14:	cbz	w8, 40ca40 <clear@@Base+0x8e7c>
  40ca18:	add	w28, w23, #0x1
  40ca1c:	and	w23, w8, #0xff
  40ca20:	cbnz	x22, 40c9f8 <clear@@Base+0x8e34>
  40ca24:	mov	x0, x24
  40ca28:	bl	40b43c <clear@@Base+0x7878>
  40ca2c:	cmp	x0, #0x0
  40ca30:	csel	x22, x27, x0, eq  // eq = none
  40ca34:	str	x22, [x26, #2016]
  40ca38:	b	40c9f8 <clear@@Base+0x8e34>
  40ca3c:	mov	w23, #0x1                   	// #1
  40ca40:	mov	w1, #0x1                   	// #1
  40ca44:	mov	w0, w23
  40ca48:	bl	402244 <setlocale@plt+0x584>
  40ca4c:	ldrb	w8, [x20]
  40ca50:	mov	x22, x0
  40ca54:	mov	x23, x0
  40ca58:	cbz	w8, 40cadc <clear@@Base+0x8f18>
  40ca5c:	add	x25, x20, #0x1
  40ca60:	adrp	x20, 41b000 <winch@@Base+0x1d5c>
  40ca64:	adrp	x27, 41b000 <winch@@Base+0x1d5c>
  40ca68:	sxtw	x24, w21
  40ca6c:	add	x20, x20, #0x2ac
  40ca70:	add	x27, x27, #0x2ba
  40ca74:	mov	x23, x22
  40ca78:	b	40ca8c <clear@@Base+0x8ec8>
  40ca7c:	ldurb	w8, [x25, #-1]
  40ca80:	strb	w8, [x23], #1
  40ca84:	ldrb	w8, [x25], #1
  40ca88:	cbz	w8, 40cadc <clear@@Base+0x8f18>
  40ca8c:	ldr	x0, [x26, #2016]
  40ca90:	and	w21, w8, #0xff
  40ca94:	cbz	x0, 40caa8 <clear@@Base+0x8ee4>
  40ca98:	mov	w1, w21
  40ca9c:	bl	401b30 <strchr@plt>
  40caa0:	cbnz	x0, 40cac8 <clear@@Base+0x8f04>
  40caa4:	b	40ca7c <clear@@Base+0x8eb8>
  40caa8:	mov	x0, x20
  40caac:	bl	40b43c <clear@@Base+0x7878>
  40cab0:	cmp	x0, #0x0
  40cab4:	csel	x0, x27, x0, eq  // eq = none
  40cab8:	str	x0, [x26, #2016]
  40cabc:	mov	w1, w21
  40cac0:	bl	401b30 <strchr@plt>
  40cac4:	cbz	x0, 40ca7c <clear@@Base+0x8eb8>
  40cac8:	mov	x0, x23
  40cacc:	mov	x1, x19
  40cad0:	bl	401b50 <strcpy@plt>
  40cad4:	add	x23, x23, x24
  40cad8:	b	40ca7c <clear@@Base+0x8eb8>
  40cadc:	strb	wzr, [x23]
  40cae0:	mov	x0, x22
  40cae4:	ldp	x20, x19, [sp, #80]
  40cae8:	ldp	x22, x21, [sp, #64]
  40caec:	ldp	x24, x23, [sp, #48]
  40caf0:	ldp	x26, x25, [sp, #32]
  40caf4:	ldp	x28, x27, [sp, #16]
  40caf8:	ldp	x29, x30, [sp], #96
  40cafc:	ret
  40cb00:	mov	w24, wzr
  40cb04:	mov	w27, wzr
  40cb08:	mov	w23, #0x1                   	// #1
  40cb0c:	adrp	x28, 432000 <winch@@Base+0x18d5c>
  40cb10:	b	40cb34 <clear@@Base+0x8f70>
  40cb14:	mov	x0, x22
  40cb18:	mov	w1, w25
  40cb1c:	bl	401b30 <strchr@plt>
  40cb20:	ldrb	w8, [x20, x23]
  40cb24:	cmp	x0, #0x0
  40cb28:	csinc	w27, w27, wzr, eq  // eq = none
  40cb2c:	add	x23, x23, #0x1
  40cb30:	cbz	w8, 40cb78 <clear@@Base+0x8fb4>
  40cb34:	ldrb	w9, [x28, #1116]
  40cb38:	adrp	x10, 432000 <winch@@Base+0x18d5c>
  40cb3c:	ldrb	w10, [x10, #1112]
  40cb40:	and	w25, w8, #0xff
  40cb44:	cmp	w25, w9
  40cb48:	ccmp	w25, w10, #0x4, ne  // ne = any
  40cb4c:	csinc	w24, w24, wzr, ne  // ne = any
  40cb50:	cbnz	x22, 40cb14 <clear@@Base+0x8f50>
  40cb54:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  40cb58:	add	x0, x0, #0x2ac
  40cb5c:	bl	40b43c <clear@@Base+0x7878>
  40cb60:	adrp	x8, 41b000 <winch@@Base+0x1d5c>
  40cb64:	cmp	x0, #0x0
  40cb68:	add	x8, x8, #0x2ba
  40cb6c:	csel	x22, x8, x0, eq  // eq = none
  40cb70:	str	x22, [x26, #2016]
  40cb74:	b	40cb14 <clear@@Base+0x8f50>
  40cb78:	cbz	w27, 40ca40 <clear@@Base+0x8e7c>
  40cb7c:	cbz	w24, 40cb88 <clear@@Base+0x8fc4>
  40cb80:	mov	x22, xzr
  40cb84:	b	40cae0 <clear@@Base+0x8f1c>
  40cb88:	mov	x0, x20
  40cb8c:	bl	401830 <strlen@plt>
  40cb90:	add	w19, w0, #0x3
  40cb94:	mov	w1, #0x1                   	// #1
  40cb98:	mov	w0, w19
  40cb9c:	bl	402244 <setlocale@plt+0x584>
  40cba0:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  40cba4:	ldrb	w3, [x8, #1112]
  40cba8:	ldrb	w5, [x28, #1116]
  40cbac:	adrp	x2, 41b000 <winch@@Base+0x1d5c>
  40cbb0:	sxtw	x1, w19
  40cbb4:	add	x2, x2, #0x1f4
  40cbb8:	mov	x4, x20
  40cbbc:	mov	x22, x0
  40cbc0:	bl	401900 <snprintf@plt>
  40cbc4:	b	40cae0 <clear@@Base+0x8f1c>
  40cbc8:	stp	x29, x30, [sp, #-48]!
  40cbcc:	stp	x20, x19, [sp, #32]
  40cbd0:	mov	x19, x0
  40cbd4:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40cbd8:	add	x0, x0, #0xc1d
  40cbdc:	stp	x22, x21, [sp, #16]
  40cbe0:	mov	x29, sp
  40cbe4:	bl	40b43c <clear@@Base+0x7878>
  40cbe8:	cbz	x0, 40cc70 <clear@@Base+0x90ac>
  40cbec:	ldrb	w8, [x0]
  40cbf0:	mov	x21, x0
  40cbf4:	cbz	w8, 40cc70 <clear@@Base+0x90ac>
  40cbf8:	mov	x0, x21
  40cbfc:	bl	401830 <strlen@plt>
  40cc00:	mov	x20, x0
  40cc04:	mov	x0, x19
  40cc08:	bl	401830 <strlen@plt>
  40cc0c:	add	w8, w0, w20
  40cc10:	add	w8, w8, #0x2
  40cc14:	sxtw	x22, w8
  40cc18:	mov	w1, #0x1                   	// #1
  40cc1c:	mov	x0, x22
  40cc20:	bl	401a60 <calloc@plt>
  40cc24:	mov	x20, x0
  40cc28:	cbz	x0, 40cc74 <clear@@Base+0x90b0>
  40cc2c:	adrp	x2, 41b000 <winch@@Base+0x1d5c>
  40cc30:	adrp	x4, 41a000 <winch@@Base+0xd5c>
  40cc34:	add	x2, x2, #0x2a5
  40cc38:	add	x4, x4, #0xfad
  40cc3c:	mov	x0, x20
  40cc40:	mov	x1, x22
  40cc44:	mov	x3, x21
  40cc48:	mov	x5, x19
  40cc4c:	bl	401900 <snprintf@plt>
  40cc50:	mov	x0, x20
  40cc54:	mov	w1, wzr
  40cc58:	bl	4019a0 <open@plt>
  40cc5c:	tbnz	w0, #31, 40cc68 <clear@@Base+0x90a4>
  40cc60:	bl	401ab0 <close@plt>
  40cc64:	b	40cc74 <clear@@Base+0x90b0>
  40cc68:	mov	x0, x20
  40cc6c:	bl	401b20 <free@plt>
  40cc70:	mov	x20, xzr
  40cc74:	mov	x0, x20
  40cc78:	ldp	x20, x19, [sp, #32]
  40cc7c:	ldp	x22, x21, [sp, #16]
  40cc80:	ldp	x29, x30, [sp], #48
  40cc84:	ret
  40cc88:	stp	x29, x30, [sp, #-64]!
  40cc8c:	stp	x24, x23, [sp, #16]
  40cc90:	stp	x22, x21, [sp, #32]
  40cc94:	stp	x20, x19, [sp, #48]
  40cc98:	mov	x19, x0
  40cc9c:	mov	w20, wzr
  40cca0:	adrp	x22, 433000 <winch@@Base+0x19d5c>
  40cca4:	adrp	x23, 433000 <winch@@Base+0x19d5c>
  40cca8:	mov	x21, x0
  40ccac:	mov	x29, sp
  40ccb0:	ldrb	w8, [x21]
  40ccb4:	cmp	w8, #0x23
  40ccb8:	b.ne	40ccd8 <clear@@Base+0x9114>  // b.any
  40ccbc:	b	40ccf4 <clear@@Base+0x9130>
  40ccc0:	bl	40e5bc <clear@@Base+0xa9f8>
  40ccc4:	bl	401830 <strlen@plt>
  40ccc8:	add	w20, w20, w0
  40cccc:	ldrb	w8, [x21, #1]!
  40ccd0:	cmp	w8, #0x23
  40ccd4:	b.eq	40ccf4 <clear@@Base+0x9130>  // b.none
  40ccd8:	cmp	w8, #0x25
  40ccdc:	b.eq	40ccf4 <clear@@Base+0x9130>  // b.none
  40cce0:	cbz	w8, 40cd34 <clear@@Base+0x9170>
  40cce4:	add	w20, w20, #0x1
  40cce8:	ldrb	w8, [x21, #1]!
  40ccec:	cmp	w8, #0x23
  40ccf0:	b.ne	40ccd8 <clear@@Base+0x9114>  // b.any
  40ccf4:	cmp	x21, x19
  40ccf8:	b.ls	40cd08 <clear@@Base+0x9144>  // b.plast
  40ccfc:	ldurb	w9, [x21, #-1]
  40cd00:	cmp	w9, w8
  40cd04:	b.eq	40cce4 <clear@@Base+0x9120>  // b.none
  40cd08:	ldrb	w9, [x21, #1]
  40cd0c:	cmp	w9, w8
  40cd10:	b.eq	40cccc <clear@@Base+0x9108>  // b.none
  40cd14:	ldr	x9, [x23, #2072]
  40cd18:	ldr	x10, [x22, #2064]
  40cd1c:	cmp	w8, #0x23
  40cd20:	csel	x9, x9, xzr, eq  // eq = none
  40cd24:	cmp	w8, #0x25
  40cd28:	csel	x0, x10, x9, eq  // eq = none
  40cd2c:	cbnz	x0, 40ccc0 <clear@@Base+0x90fc>
  40cd30:	b	40cce4 <clear@@Base+0x9120>
  40cd34:	add	w0, w20, #0x1
  40cd38:	mov	w1, #0x1                   	// #1
  40cd3c:	bl	402244 <setlocale@plt+0x584>
  40cd40:	mov	x20, x0
  40cd44:	mov	x21, x0
  40cd48:	mov	x24, x19
  40cd4c:	ldrb	w8, [x24]
  40cd50:	cmp	w8, #0x23
  40cd54:	b.ne	40cd80 <clear@@Base+0x91bc>  // b.any
  40cd58:	b	40cd9c <clear@@Base+0x91d8>
  40cd5c:	bl	40e5bc <clear@@Base+0xa9f8>
  40cd60:	mov	x1, x0
  40cd64:	mov	x0, x21
  40cd68:	bl	401b50 <strcpy@plt>
  40cd6c:	bl	401830 <strlen@plt>
  40cd70:	add	x21, x21, x0
  40cd74:	ldrb	w8, [x24, #1]!
  40cd78:	cmp	w8, #0x23
  40cd7c:	b.eq	40cd9c <clear@@Base+0x91d8>  // b.none
  40cd80:	cmp	w8, #0x25
  40cd84:	b.eq	40cd9c <clear@@Base+0x91d8>  // b.none
  40cd88:	cbz	w8, 40cddc <clear@@Base+0x9218>
  40cd8c:	strb	w8, [x21], #1
  40cd90:	ldrb	w8, [x24, #1]!
  40cd94:	cmp	w8, #0x23
  40cd98:	b.ne	40cd80 <clear@@Base+0x91bc>  // b.any
  40cd9c:	cmp	x24, x19
  40cda0:	b.ls	40cdb0 <clear@@Base+0x91ec>  // b.plast
  40cda4:	ldurb	w9, [x24, #-1]
  40cda8:	cmp	w9, w8
  40cdac:	b.eq	40cd8c <clear@@Base+0x91c8>  // b.none
  40cdb0:	ldrb	w9, [x24, #1]
  40cdb4:	cmp	w9, w8
  40cdb8:	b.eq	40cd74 <clear@@Base+0x91b0>  // b.none
  40cdbc:	ldr	x9, [x23, #2072]
  40cdc0:	ldr	x10, [x22, #2064]
  40cdc4:	cmp	w8, #0x23
  40cdc8:	csel	x9, x9, xzr, eq  // eq = none
  40cdcc:	cmp	w8, #0x25
  40cdd0:	csel	x0, x10, x9, eq  // eq = none
  40cdd4:	cbnz	x0, 40cd5c <clear@@Base+0x9198>
  40cdd8:	b	40cd8c <clear@@Base+0x91c8>
  40cddc:	strb	wzr, [x21]
  40cde0:	mov	x0, x20
  40cde4:	ldp	x20, x19, [sp, #48]
  40cde8:	ldp	x22, x21, [sp, #32]
  40cdec:	ldp	x24, x23, [sp, #16]
  40cdf0:	ldp	x29, x30, [sp], #64
  40cdf4:	ret
  40cdf8:	stp	x29, x30, [sp, #-48]!
  40cdfc:	adrp	x8, 438000 <PC+0x4800>
  40ce00:	ldr	w8, [x8, #268]
  40ce04:	str	x21, [sp, #16]
  40ce08:	stp	x20, x19, [sp, #32]
  40ce0c:	mov	x29, sp
  40ce10:	cbz	w8, 40ce1c <clear@@Base+0x9258>
  40ce14:	mov	x20, xzr
  40ce18:	b	40ce88 <clear@@Base+0x92c4>
  40ce1c:	mov	x20, x0
  40ce20:	bl	401830 <strlen@plt>
  40ce24:	add	w21, w0, #0x2
  40ce28:	mov	w1, #0x1                   	// #1
  40ce2c:	mov	w0, w21
  40ce30:	bl	402244 <setlocale@plt+0x584>
  40ce34:	adrp	x2, 41b000 <winch@@Base+0x1d5c>
  40ce38:	sxtw	x1, w21
  40ce3c:	add	x2, x2, #0x1fb
  40ce40:	mov	x3, x20
  40ce44:	mov	x19, x0
  40ce48:	bl	401900 <snprintf@plt>
  40ce4c:	mov	x0, x19
  40ce50:	bl	40ce9c <clear@@Base+0x92d8>
  40ce54:	mov	x20, x0
  40ce58:	bl	40c828 <clear@@Base+0x8c64>
  40ce5c:	mov	x1, x19
  40ce60:	mov	x21, x0
  40ce64:	bl	401af0 <strcmp@plt>
  40ce68:	cbnz	w0, 40ce78 <clear@@Base+0x92b4>
  40ce6c:	mov	x0, x20
  40ce70:	bl	401b20 <free@plt>
  40ce74:	mov	x20, xzr
  40ce78:	mov	x0, x21
  40ce7c:	bl	401b20 <free@plt>
  40ce80:	mov	x0, x19
  40ce84:	bl	401b20 <free@plt>
  40ce88:	mov	x0, x20
  40ce8c:	ldp	x20, x19, [sp, #32]
  40ce90:	ldr	x21, [sp, #16]
  40ce94:	ldp	x29, x30, [sp], #48
  40ce98:	ret
  40ce9c:	stp	x29, x30, [sp, #-64]!
  40cea0:	stp	x24, x23, [sp, #16]
  40cea4:	stp	x22, x21, [sp, #32]
  40cea8:	stp	x20, x19, [sp, #48]
  40ceac:	mov	x29, sp
  40ceb0:	bl	40cc88 <clear@@Base+0x90c4>
  40ceb4:	adrp	x8, 438000 <PC+0x4800>
  40ceb8:	ldr	w8, [x8, #268]
  40cebc:	mov	x19, x0
  40cec0:	cbz	w8, 40cedc <clear@@Base+0x9318>
  40cec4:	mov	x0, x19
  40cec8:	ldp	x20, x19, [sp, #48]
  40cecc:	ldp	x22, x21, [sp, #32]
  40ced0:	ldp	x24, x23, [sp, #16]
  40ced4:	ldp	x29, x30, [sp], #64
  40ced8:	ret
  40cedc:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  40cee0:	add	x0, x0, #0x1e3
  40cee4:	bl	40b43c <clear@@Base+0x7878>
  40cee8:	adrp	x8, 41b000 <winch@@Base+0x1d5c>
  40ceec:	add	x8, x8, #0x1f2
  40cef0:	cmp	x0, #0x0
  40cef4:	csel	x8, x8, x0, eq  // eq = none
  40cef8:	ldrb	w9, [x8]
  40cefc:	adrp	x10, 41a000 <winch@@Base+0xd5c>
  40cf00:	add	x10, x10, #0x2e6
  40cf04:	cmp	w9, #0x0
  40cf08:	csel	x0, x10, x8, eq  // eq = none
  40cf0c:	bl	40c980 <clear@@Base+0x8dbc>
  40cf10:	cbz	x0, 40cec4 <clear@@Base+0x9300>
  40cf14:	mov	x21, x0
  40cf18:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  40cf1c:	add	x0, x0, #0x1ff
  40cf20:	bl	40b43c <clear@@Base+0x7878>
  40cf24:	mov	x20, x0
  40cf28:	bl	40b4c0 <clear@@Base+0x78fc>
  40cf2c:	adrp	x8, 41b000 <winch@@Base+0x1d5c>
  40cf30:	add	x8, x8, #0x208
  40cf34:	cmp	w0, #0x0
  40cf38:	csel	x22, x20, x8, eq  // eq = none
  40cf3c:	mov	x0, x22
  40cf40:	bl	401830 <strlen@plt>
  40cf44:	mov	x20, x0
  40cf48:	mov	x0, x19
  40cf4c:	bl	401830 <strlen@plt>
  40cf50:	adrp	x24, 434000 <PC+0x800>
  40cf54:	ldr	x8, [x24, #2016]
  40cf58:	add	x20, x0, x20
  40cf5c:	cbnz	x8, 40cf80 <clear@@Base+0x93bc>
  40cf60:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  40cf64:	add	x0, x0, #0x2ac
  40cf68:	bl	40b43c <clear@@Base+0x7878>
  40cf6c:	adrp	x8, 41b000 <winch@@Base+0x1d5c>
  40cf70:	add	x8, x8, #0x2ba
  40cf74:	cmp	x0, #0x0
  40cf78:	csel	x8, x8, x0, eq  // eq = none
  40cf7c:	str	x8, [x24, #2016]
  40cf80:	mov	x0, x8
  40cf84:	bl	401830 <strlen@plt>
  40cf88:	lsl	w8, w0, #3
  40cf8c:	sub	w8, w8, w0
  40cf90:	add	w8, w20, w8
  40cf94:	add	w23, w8, #0x18
  40cf98:	mov	w1, #0x1                   	// #1
  40cf9c:	mov	w0, w23
  40cfa0:	bl	402244 <setlocale@plt+0x584>
  40cfa4:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  40cfa8:	adrp	x9, 432000 <winch@@Base+0x18d5c>
  40cfac:	ldrb	w4, [x8, #1112]
  40cfb0:	ldrb	w5, [x9, #1116]
  40cfb4:	adrp	x2, 41b000 <winch@@Base+0x1d5c>
  40cfb8:	sxtw	x1, w23
  40cfbc:	add	x2, x2, #0x211
  40cfc0:	mov	x3, x22
  40cfc4:	mov	x6, x21
  40cfc8:	mov	x20, x0
  40cfcc:	bl	401900 <snprintf@plt>
  40cfd0:	mov	x0, x21
  40cfd4:	bl	401b20 <free@plt>
  40cfd8:	ldr	x21, [x24, #2016]
  40cfdc:	cbnz	x21, 40d000 <clear@@Base+0x943c>
  40cfe0:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  40cfe4:	add	x0, x0, #0x2ac
  40cfe8:	bl	40b43c <clear@@Base+0x7878>
  40cfec:	adrp	x8, 41b000 <winch@@Base+0x1d5c>
  40cff0:	add	x8, x8, #0x2ba
  40cff4:	cmp	x0, #0x0
  40cff8:	csel	x21, x8, x0, eq  // eq = none
  40cffc:	str	x21, [x24, #2016]
  40d000:	ldrb	w22, [x21]
  40d004:	mov	x0, x20
  40d008:	bl	401830 <strlen@plt>
  40d00c:	add	x0, x20, x0
  40d010:	cbz	w22, 40d040 <clear@@Base+0x947c>
  40d014:	add	x23, x21, #0x1
  40d018:	adrp	x21, 41b000 <winch@@Base+0x1d5c>
  40d01c:	add	x21, x21, #0x228
  40d020:	and	w2, w22, #0xff
  40d024:	mov	x1, x21
  40d028:	bl	4018b0 <sprintf@plt>
  40d02c:	ldrb	w22, [x23], #1
  40d030:	mov	x0, x20
  40d034:	bl	401830 <strlen@plt>
  40d038:	add	x0, x20, x0
  40d03c:	cbnz	w22, 40d020 <clear@@Base+0x945c>
  40d040:	adrp	x1, 41b000 <winch@@Base+0x1d5c>
  40d044:	add	x1, x1, #0x230
  40d048:	mov	x2, x19
  40d04c:	bl	4018b0 <sprintf@plt>
  40d050:	mov	x0, x20
  40d054:	bl	40d1c4 <clear@@Base+0x9600>
  40d058:	mov	x21, x0
  40d05c:	mov	x0, x20
  40d060:	bl	401b20 <free@plt>
  40d064:	cbz	x21, 40cec4 <clear@@Base+0x9300>
  40d068:	mov	x0, x21
  40d06c:	bl	40d2a0 <clear@@Base+0x96dc>
  40d070:	mov	x20, x0
  40d074:	mov	x0, x21
  40d078:	bl	401c30 <pclose@plt>
  40d07c:	ldrb	w8, [x20]
  40d080:	cbz	w8, 40d094 <clear@@Base+0x94d0>
  40d084:	mov	x0, x19
  40d088:	bl	401b20 <free@plt>
  40d08c:	mov	x19, x20
  40d090:	b	40cec4 <clear@@Base+0x9300>
  40d094:	mov	x0, x20
  40d098:	bl	401b20 <free@plt>
  40d09c:	b	40cec4 <clear@@Base+0x9300>
  40d0a0:	sub	sp, sp, #0x150
  40d0a4:	stp	x29, x30, [sp, #272]
  40d0a8:	stp	x28, x23, [sp, #288]
  40d0ac:	stp	x22, x21, [sp, #304]
  40d0b0:	stp	x20, x19, [sp, #320]
  40d0b4:	add	x29, sp, #0x110
  40d0b8:	mov	w19, w0
  40d0bc:	bl	404edc <clear@@Base+0x1318>
  40d0c0:	cbz	w0, 40d1ac <clear@@Base+0x95e8>
  40d0c4:	mov	w0, w19
  40d0c8:	mov	x1, xzr
  40d0cc:	mov	w2, wzr
  40d0d0:	bl	4018e0 <lseek@plt>
  40d0d4:	cmn	x0, #0x1
  40d0d8:	b.eq	40d19c <clear@@Base+0x95d8>  // b.none
  40d0dc:	add	x1, sp, #0x10
  40d0e0:	mov	w2, #0x100                 	// #256
  40d0e4:	mov	w0, w19
  40d0e8:	add	x20, sp, #0x10
  40d0ec:	bl	401b60 <read@plt>
  40d0f0:	cmp	w0, #0x1
  40d0f4:	b.lt	40d19c <clear@@Base+0x95d8>  // b.tstop
  40d0f8:	lsl	x8, x0, #32
  40d0fc:	cmp	x8, #0x1
  40d100:	mov	w21, wzr
  40d104:	str	x20, [sp, #8]
  40d108:	b.lt	40d1a4 <clear@@Base+0x95e0>  // b.tstop
  40d10c:	add	x19, x20, w0, sxtw
  40d110:	lsr	x20, x8, #32
  40d114:	add	x0, sp, #0x10
  40d118:	adrp	x22, 433000 <winch@@Base+0x19d5c>
  40d11c:	adrp	x23, 438000 <PC+0x4800>
  40d120:	b	40d13c <clear@@Base+0x9578>
  40d124:	bl	405634 <clear@@Base+0x1a70>
  40d128:	cmp	w0, #0x0
  40d12c:	cinc	w21, w21, ne  // ne = any
  40d130:	ldr	x0, [sp, #8]
  40d134:	cmp	x0, x19
  40d138:	b.cs	40d1a4 <clear@@Base+0x95e0>  // b.hs, b.nlast
  40d13c:	ldr	w8, [x22, #3496]
  40d140:	cbz	w8, 40d150 <clear@@Base+0x958c>
  40d144:	mov	w1, w20
  40d148:	bl	405ccc <clear@@Base+0x2108>
  40d14c:	cbz	w0, 40d188 <clear@@Base+0x95c4>
  40d150:	add	x0, sp, #0x8
  40d154:	mov	w1, #0x1                   	// #1
  40d158:	mov	x2, x19
  40d15c:	bl	405f30 <clear@@Base+0x236c>
  40d160:	ldr	w8, [x23, #528]
  40d164:	cmp	w8, #0x2
  40d168:	b.ne	40d124 <clear@@Base+0x9560>  // b.any
  40d16c:	orr	x8, x0, #0x80
  40d170:	cmp	x8, #0x9b
  40d174:	b.ne	40d124 <clear@@Base+0x9560>  // b.any
  40d178:	add	x0, sp, #0x8
  40d17c:	mov	x1, x19
  40d180:	bl	41004c <clear@@Base+0xc488>
  40d184:	b	40d130 <clear@@Base+0x956c>
  40d188:	add	x0, sp, #0x8
  40d18c:	mov	x1, x19
  40d190:	add	w21, w21, #0x1
  40d194:	bl	405dcc <clear@@Base+0x2208>
  40d198:	b	40d130 <clear@@Base+0x956c>
  40d19c:	mov	w0, wzr
  40d1a0:	b	40d1ac <clear@@Base+0x95e8>
  40d1a4:	cmp	w21, #0x5
  40d1a8:	cset	w0, gt
  40d1ac:	ldp	x20, x19, [sp, #320]
  40d1b0:	ldp	x22, x21, [sp, #304]
  40d1b4:	ldp	x28, x23, [sp, #288]
  40d1b8:	ldp	x29, x30, [sp, #272]
  40d1bc:	add	sp, sp, #0x150
  40d1c0:	ret
  40d1c4:	stp	x29, x30, [sp, #-48]!
  40d1c8:	stp	x22, x21, [sp, #16]
  40d1cc:	mov	x21, x0
  40d1d0:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  40d1d4:	add	x0, x0, #0x2d6
  40d1d8:	stp	x20, x19, [sp, #32]
  40d1dc:	mov	x29, sp
  40d1e0:	bl	40b43c <clear@@Base+0x7878>
  40d1e4:	mov	x19, x0
  40d1e8:	bl	40b4c0 <clear@@Base+0x78fc>
  40d1ec:	cbz	w0, 40d20c <clear@@Base+0x9648>
  40d1f0:	mov	x0, x21
  40d1f4:	ldp	x20, x19, [sp, #32]
  40d1f8:	ldp	x22, x21, [sp, #16]
  40d1fc:	adrp	x1, 41a000 <winch@@Base+0xd5c>
  40d200:	add	x1, x1, #0x6e6
  40d204:	ldp	x29, x30, [sp], #48
  40d208:	b	4019b0 <popen@plt>
  40d20c:	mov	x0, x21
  40d210:	bl	40c980 <clear@@Base+0x8dbc>
  40d214:	cbz	x0, 40d1f0 <clear@@Base+0x962c>
  40d218:	mov	x20, x0
  40d21c:	mov	x0, x19
  40d220:	bl	401830 <strlen@plt>
  40d224:	mov	x21, x0
  40d228:	mov	x0, x20
  40d22c:	bl	401830 <strlen@plt>
  40d230:	add	w8, w0, w21
  40d234:	add	w21, w8, #0x5
  40d238:	mov	w1, #0x1                   	// #1
  40d23c:	mov	w0, w21
  40d240:	bl	402244 <setlocale@plt+0x584>
  40d244:	adrp	x2, 41b000 <winch@@Base+0x1d5c>
  40d248:	adrp	x4, 41b000 <winch@@Base+0x1d5c>
  40d24c:	sxtw	x1, w21
  40d250:	add	x2, x2, #0x2dc
  40d254:	add	x4, x4, #0x2a2
  40d258:	mov	x3, x19
  40d25c:	mov	x5, x20
  40d260:	mov	x22, x0
  40d264:	bl	401900 <snprintf@plt>
  40d268:	mov	x0, x20
  40d26c:	bl	401b20 <free@plt>
  40d270:	adrp	x1, 41a000 <winch@@Base+0xd5c>
  40d274:	add	x1, x1, #0x6e6
  40d278:	mov	x0, x22
  40d27c:	bl	4019b0 <popen@plt>
  40d280:	mov	x19, x0
  40d284:	mov	x0, x22
  40d288:	bl	401b20 <free@plt>
  40d28c:	mov	x0, x19
  40d290:	ldp	x20, x19, [sp, #32]
  40d294:	ldp	x22, x21, [sp, #16]
  40d298:	ldp	x29, x30, [sp], #48
  40d29c:	ret
  40d2a0:	stp	x29, x30, [sp, #-64]!
  40d2a4:	stp	x20, x19, [sp, #48]
  40d2a8:	mov	x19, x0
  40d2ac:	mov	w0, #0x64                  	// #100
  40d2b0:	mov	w1, #0x1                   	// #1
  40d2b4:	stp	x24, x23, [sp, #16]
  40d2b8:	stp	x22, x21, [sp, #32]
  40d2bc:	mov	x29, sp
  40d2c0:	mov	w20, #0x64                  	// #100
  40d2c4:	bl	402244 <setlocale@plt+0x584>
  40d2c8:	mov	x21, x0
  40d2cc:	mov	x24, x0
  40d2d0:	b	40d2d8 <clear@@Base+0x9714>
  40d2d4:	strb	w22, [x24], #1
  40d2d8:	mov	x0, x19
  40d2dc:	bl	401a80 <getc@plt>
  40d2e0:	cmn	w0, #0x1
  40d2e4:	b.eq	40d340 <clear@@Base+0x977c>  // b.none
  40d2e8:	mov	w22, w0
  40d2ec:	cmp	w0, #0xa
  40d2f0:	b.eq	40d340 <clear@@Base+0x977c>  // b.none
  40d2f4:	sub	x8, x24, x21
  40d2f8:	sub	w9, w20, #0x1
  40d2fc:	cmp	x8, w9, sxtw
  40d300:	b.lt	40d2d4 <clear@@Base+0x9710>  // b.tstop
  40d304:	lsl	w20, w20, #1
  40d308:	mov	w1, #0x1                   	// #1
  40d30c:	mov	w0, w20
  40d310:	strb	wzr, [x24]
  40d314:	bl	402244 <setlocale@plt+0x584>
  40d318:	mov	x1, x21
  40d31c:	mov	x23, x0
  40d320:	bl	401b50 <strcpy@plt>
  40d324:	mov	x0, x21
  40d328:	bl	401b20 <free@plt>
  40d32c:	mov	x0, x23
  40d330:	bl	401830 <strlen@plt>
  40d334:	add	x24, x23, x0
  40d338:	mov	x21, x23
  40d33c:	b	40d2d4 <clear@@Base+0x9710>
  40d340:	strb	wzr, [x24]
  40d344:	mov	x0, x21
  40d348:	ldp	x20, x19, [sp, #48]
  40d34c:	ldp	x22, x21, [sp, #32]
  40d350:	ldp	x24, x23, [sp, #16]
  40d354:	ldp	x29, x30, [sp], #64
  40d358:	ret
  40d35c:	stp	x29, x30, [sp, #-32]!
  40d360:	stp	x28, x19, [sp, #16]
  40d364:	mov	x29, sp
  40d368:	sub	sp, sp, #0x1, lsl #12
  40d36c:	mov	x1, sp
  40d370:	mov	x19, x0
  40d374:	bl	401bd0 <realpath@plt>
  40d378:	cbz	x0, 40d384 <clear@@Base+0x97c0>
  40d37c:	mov	x0, sp
  40d380:	b	40d388 <clear@@Base+0x97c4>
  40d384:	mov	x0, x19
  40d388:	bl	40217c <setlocale@plt+0x4bc>
  40d38c:	add	sp, sp, #0x1, lsl #12
  40d390:	ldp	x28, x19, [sp, #16]
  40d394:	ldp	x29, x30, [sp], #32
  40d398:	ret
  40d39c:	stp	x29, x30, [sp, #-80]!
  40d3a0:	adrp	x8, 438000 <PC+0x4800>
  40d3a4:	ldr	w8, [x8, #568]
  40d3a8:	stp	x22, x21, [sp, #48]
  40d3ac:	mov	x21, x0
  40d3b0:	mov	x0, xzr
  40d3b4:	str	x25, [sp, #16]
  40d3b8:	stp	x24, x23, [sp, #32]
  40d3bc:	stp	x20, x19, [sp, #64]
  40d3c0:	mov	x29, sp
  40d3c4:	cbz	w8, 40d56c <clear@@Base+0x99a8>
  40d3c8:	adrp	x8, 438000 <PC+0x4800>
  40d3cc:	ldr	w8, [x8, #268]
  40d3d0:	cbnz	w8, 40d56c <clear@@Base+0x99a8>
  40d3d4:	mov	w0, #0xffffffff            	// #-1
  40d3d8:	mov	x20, x2
  40d3dc:	mov	x19, x1
  40d3e0:	bl	404718 <clear@@Base+0xb54>
  40d3e4:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40d3e8:	add	x0, x0, #0xe82
  40d3ec:	bl	40b43c <clear@@Base+0x7878>
  40d3f0:	cbz	x0, 40d56c <clear@@Base+0x99a8>
  40d3f4:	mov	x22, x0
  40d3f8:	mov	x25, xzr
  40d3fc:	ldrb	w8, [x22, x25]
  40d400:	cmp	w8, #0x7c
  40d404:	b.ne	40d418 <clear@@Base+0x9854>  // b.any
  40d408:	add	x25, x25, #0x1
  40d40c:	ldrb	w8, [x22, x25]
  40d410:	cmp	w8, #0x7c
  40d414:	b.eq	40d408 <clear@@Base+0x9844>  // b.none
  40d418:	cmp	w8, #0x2d
  40d41c:	b.ne	40d42c <clear@@Base+0x9868>  // b.any
  40d420:	add	x8, x22, x25
  40d424:	add	x22, x8, #0x1
  40d428:	b	40d444 <clear@@Base+0x9880>
  40d42c:	adrp	x1, 41a000 <winch@@Base+0xd5c>
  40d430:	add	x1, x1, #0x2e6
  40d434:	mov	x0, x21
  40d438:	bl	401af0 <strcmp@plt>
  40d43c:	cbz	w0, 40d568 <clear@@Base+0x99a4>
  40d440:	add	x22, x22, x25
  40d444:	mov	w8, wzr
  40d448:	mov	x9, x22
  40d44c:	ldrb	w10, [x9]
  40d450:	cmp	w10, #0x25
  40d454:	b.ne	40d4a8 <clear@@Base+0x98e4>  // b.any
  40d458:	b	40d468 <clear@@Base+0x98a4>
  40d45c:	ldrb	w10, [x9, #1]!
  40d460:	cmp	w10, #0x25
  40d464:	b.ne	40d4a8 <clear@@Base+0x98e4>  // b.any
  40d468:	mov	x10, x9
  40d46c:	ldrb	w11, [x10, #1]!
  40d470:	cmp	w11, #0x25
  40d474:	b.eq	40d494 <clear@@Base+0x98d0>  // b.none
  40d478:	cmp	w11, #0x73
  40d47c:	b.ne	40d558 <clear@@Base+0x9994>  // b.any
  40d480:	add	w8, w8, #0x1
  40d484:	ldrb	w10, [x9, #1]!
  40d488:	cmp	w10, #0x25
  40d48c:	b.ne	40d4a8 <clear@@Base+0x98e4>  // b.any
  40d490:	b	40d468 <clear@@Base+0x98a4>
  40d494:	mov	x9, x10
  40d498:	add	x9, x10, #0x1
  40d49c:	ldrb	w10, [x9]
  40d4a0:	cmp	w10, #0x25
  40d4a4:	b.eq	40d468 <clear@@Base+0x98a4>  // b.none
  40d4a8:	cbnz	w10, 40d45c <clear@@Base+0x9898>
  40d4ac:	cmp	w8, #0x1
  40d4b0:	b.ne	40d558 <clear@@Base+0x9994>  // b.any
  40d4b4:	mov	x0, x21
  40d4b8:	bl	40c980 <clear@@Base+0x8dbc>
  40d4bc:	mov	x21, x0
  40d4c0:	mov	x0, x22
  40d4c4:	bl	401830 <strlen@plt>
  40d4c8:	mov	x23, x0
  40d4cc:	mov	x0, x21
  40d4d0:	bl	401830 <strlen@plt>
  40d4d4:	add	w8, w0, w23
  40d4d8:	add	w23, w8, #0x2
  40d4dc:	mov	w1, #0x1                   	// #1
  40d4e0:	mov	w0, w23
  40d4e4:	bl	402244 <setlocale@plt+0x584>
  40d4e8:	sxtw	x1, w23
  40d4ec:	mov	x2, x22
  40d4f0:	mov	x3, x21
  40d4f4:	mov	x24, x0
  40d4f8:	bl	401900 <snprintf@plt>
  40d4fc:	mov	x0, x21
  40d500:	bl	401b20 <free@plt>
  40d504:	mov	x0, x24
  40d508:	bl	40d1c4 <clear@@Base+0x9600>
  40d50c:	mov	x21, x0
  40d510:	mov	x0, x24
  40d514:	bl	401b20 <free@plt>
  40d518:	cbz	x21, 40d568 <clear@@Base+0x99a4>
  40d51c:	mov	x0, x21
  40d520:	cbz	w25, 40d584 <clear@@Base+0x99c0>
  40d524:	bl	401920 <fileno@plt>
  40d528:	add	x1, x29, #0x1c
  40d52c:	mov	w2, #0x1                   	// #1
  40d530:	mov	w22, w0
  40d534:	bl	401b60 <read@plt>
  40d538:	cmp	x0, #0x1
  40d53c:	b.ne	40d5a4 <clear@@Base+0x99e0>  // b.any
  40d540:	ldrb	w0, [x29, #28]
  40d544:	bl	404718 <clear@@Base+0xb54>
  40d548:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  40d54c:	add	x0, x0, #0x2e6
  40d550:	str	x21, [x20]
  40d554:	b	40d5d0 <clear@@Base+0x9a0c>
  40d558:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  40d55c:	add	x0, x0, #0x236
  40d560:	mov	x1, xzr
  40d564:	bl	4153c4 <error@@Base>
  40d568:	mov	x0, xzr
  40d56c:	ldp	x20, x19, [sp, #64]
  40d570:	ldp	x22, x21, [sp, #48]
  40d574:	ldp	x24, x23, [sp, #32]
  40d578:	ldr	x25, [sp, #16]
  40d57c:	ldp	x29, x30, [sp], #80
  40d580:	ret
  40d584:	bl	40d2a0 <clear@@Base+0x96dc>
  40d588:	mov	x19, x0
  40d58c:	mov	x0, x21
  40d590:	bl	401c30 <pclose@plt>
  40d594:	ldrb	w8, [x19]
  40d598:	cmp	w8, #0x0
  40d59c:	csel	x0, xzr, x19, eq  // eq = none
  40d5a0:	b	40d56c <clear@@Base+0x99a8>
  40d5a4:	mov	x0, x21
  40d5a8:	bl	401c30 <pclose@plt>
  40d5ac:	mov	w8, w0
  40d5b0:	cmp	w25, #0x2
  40d5b4:	mov	x0, xzr
  40d5b8:	b.cc	40d56c <clear@@Base+0x99a8>  // b.lo, b.ul, b.last
  40d5bc:	cbnz	w8, 40d56c <clear@@Base+0x99a8>
  40d5c0:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  40d5c4:	str	xzr, [x20]
  40d5c8:	add	x0, x0, #0xeb
  40d5cc:	mov	w22, #0xffffffff            	// #-1
  40d5d0:	str	w22, [x19]
  40d5d4:	bl	40217c <setlocale@plt+0x4bc>
  40d5d8:	b	40d56c <clear@@Base+0x99a8>
  40d5dc:	stp	x29, x30, [sp, #-64]!
  40d5e0:	stp	x22, x21, [sp, #32]
  40d5e4:	stp	x20, x19, [sp, #48]
  40d5e8:	adrp	x8, 438000 <PC+0x4800>
  40d5ec:	ldr	w8, [x8, #268]
  40d5f0:	str	x23, [sp, #16]
  40d5f4:	mov	x29, sp
  40d5f8:	cbz	w8, 40d610 <clear@@Base+0x9a4c>
  40d5fc:	ldp	x20, x19, [sp, #48]
  40d600:	ldp	x22, x21, [sp, #32]
  40d604:	ldr	x23, [sp, #16]
  40d608:	ldp	x29, x30, [sp], #64
  40d60c:	ret
  40d610:	mov	x20, x0
  40d614:	mov	w0, #0xffffffff            	// #-1
  40d618:	mov	x19, x1
  40d61c:	bl	404718 <clear@@Base+0xb54>
  40d620:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  40d624:	add	x0, x0, #0x265
  40d628:	bl	40b43c <clear@@Base+0x7878>
  40d62c:	cbz	x0, 40d5fc <clear@@Base+0x9a38>
  40d630:	mov	x21, x0
  40d634:	mov	w8, wzr
  40d638:	mov	x9, x0
  40d63c:	ldrb	w10, [x9]
  40d640:	cmp	w10, #0x25
  40d644:	b.eq	40d658 <clear@@Base+0x9a94>  // b.none
  40d648:	cbz	w10, 40d69c <clear@@Base+0x9ad8>
  40d64c:	ldrb	w10, [x9, #1]!
  40d650:	cmp	w10, #0x25
  40d654:	b.ne	40d648 <clear@@Base+0x9a84>  // b.any
  40d658:	mov	x10, x9
  40d65c:	ldrb	w11, [x10, #1]!
  40d660:	cmp	w11, #0x25
  40d664:	b.eq	40d684 <clear@@Base+0x9ac0>  // b.none
  40d668:	cmp	w11, #0x73
  40d66c:	b.ne	40d6a4 <clear@@Base+0x9ae0>  // b.any
  40d670:	add	w8, w8, #0x1
  40d674:	ldrb	w10, [x9, #1]!
  40d678:	cmp	w10, #0x25
  40d67c:	b.ne	40d648 <clear@@Base+0x9a84>  // b.any
  40d680:	b	40d658 <clear@@Base+0x9a94>
  40d684:	mov	x9, x10
  40d688:	add	x9, x10, #0x1
  40d68c:	ldrb	w10, [x9]
  40d690:	cmp	w10, #0x25
  40d694:	b.ne	40d648 <clear@@Base+0x9a84>  // b.any
  40d698:	b	40d658 <clear@@Base+0x9a94>
  40d69c:	cmp	w8, #0x3
  40d6a0:	b.lt	40d6c4 <clear@@Base+0x9b00>  // b.tstop
  40d6a4:	ldp	x20, x19, [sp, #48]
  40d6a8:	ldp	x22, x21, [sp, #32]
  40d6ac:	ldr	x23, [sp, #16]
  40d6b0:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  40d6b4:	add	x0, x0, #0x26f
  40d6b8:	mov	x1, xzr
  40d6bc:	ldp	x29, x30, [sp], #64
  40d6c0:	b	4153c4 <error@@Base>
  40d6c4:	mov	x0, x21
  40d6c8:	bl	401830 <strlen@plt>
  40d6cc:	mov	x22, x0
  40d6d0:	mov	x0, x19
  40d6d4:	bl	401830 <strlen@plt>
  40d6d8:	add	w22, w0, w22
  40d6dc:	mov	x0, x20
  40d6e0:	bl	401830 <strlen@plt>
  40d6e4:	add	w8, w22, w0
  40d6e8:	add	w22, w8, #0x2
  40d6ec:	mov	w1, #0x1                   	// #1
  40d6f0:	mov	w0, w22
  40d6f4:	bl	402244 <setlocale@plt+0x584>
  40d6f8:	sxtw	x1, w22
  40d6fc:	mov	x2, x21
  40d700:	mov	x3, x19
  40d704:	mov	x4, x20
  40d708:	mov	x23, x0
  40d70c:	bl	401900 <snprintf@plt>
  40d710:	mov	x0, x23
  40d714:	bl	40d1c4 <clear@@Base+0x9600>
  40d718:	mov	x19, x0
  40d71c:	mov	x0, x23
  40d720:	bl	401b20 <free@plt>
  40d724:	cbz	x19, 40d5fc <clear@@Base+0x9a38>
  40d728:	mov	x0, x19
  40d72c:	ldp	x20, x19, [sp, #48]
  40d730:	ldp	x22, x21, [sp, #32]
  40d734:	ldr	x23, [sp, #16]
  40d738:	ldp	x29, x30, [sp], #64
  40d73c:	b	401c30 <pclose@plt>
  40d740:	sub	sp, sp, #0x90
  40d744:	mov	x1, x0
  40d748:	mov	x2, sp
  40d74c:	mov	w0, wzr
  40d750:	stp	x29, x30, [sp, #128]
  40d754:	add	x29, sp, #0x80
  40d758:	bl	401c60 <__xstat@plt>
  40d75c:	ldr	w8, [sp, #16]
  40d760:	cmp	w0, #0x0
  40d764:	ldp	x29, x30, [sp, #128]
  40d768:	cset	w9, ge  // ge = tcont
  40d76c:	and	w8, w8, #0xf000
  40d770:	cmp	w8, #0x4, lsl #12
  40d774:	cset	w8, eq  // eq = none
  40d778:	and	w0, w9, w8
  40d77c:	add	sp, sp, #0x90
  40d780:	ret
  40d784:	sub	sp, sp, #0xa0
  40d788:	stp	x20, x19, [sp, #144]
  40d78c:	adrp	x20, 438000 <PC+0x4800>
  40d790:	ldr	w8, [x20, #500]
  40d794:	mov	x19, x0
  40d798:	stp	x29, x30, [sp, #128]
  40d79c:	add	x29, sp, #0x80
  40d7a0:	cbz	w8, 40d7e4 <clear@@Base+0x9c20>
  40d7a4:	mov	x2, sp
  40d7a8:	mov	w0, wzr
  40d7ac:	mov	x1, x19
  40d7b0:	bl	401c60 <__xstat@plt>
  40d7b4:	tbnz	w0, #31, 40d830 <clear@@Base+0x9c6c>
  40d7b8:	ldr	w8, [x20, #500]
  40d7bc:	cbnz	w8, 40d7d0 <clear@@Base+0x9c0c>
  40d7c0:	ldr	w8, [sp, #16]
  40d7c4:	and	w8, w8, #0xf000
  40d7c8:	cmp	w8, #0x8, lsl #12
  40d7cc:	b.ne	40d848 <clear@@Base+0x9c84>  // b.any
  40d7d0:	mov	x0, xzr
  40d7d4:	ldp	x20, x19, [sp, #144]
  40d7d8:	ldp	x29, x30, [sp, #128]
  40d7dc:	add	sp, sp, #0xa0
  40d7e0:	ret
  40d7e4:	mov	x2, sp
  40d7e8:	mov	w0, wzr
  40d7ec:	mov	x1, x19
  40d7f0:	bl	401c60 <__xstat@plt>
  40d7f4:	tbnz	w0, #31, 40d7a4 <clear@@Base+0x9be0>
  40d7f8:	ldr	w8, [sp, #16]
  40d7fc:	and	w8, w8, #0xf000
  40d800:	cmp	w8, #0x4, lsl #12
  40d804:	b.ne	40d7a4 <clear@@Base+0x9be0>  // b.any
  40d808:	mov	x0, x19
  40d80c:	bl	401830 <strlen@plt>
  40d810:	add	w0, w0, #0x10
  40d814:	mov	w1, #0x1                   	// #1
  40d818:	bl	402244 <setlocale@plt+0x584>
  40d81c:	mov	x1, x19
  40d820:	bl	401b50 <strcpy@plt>
  40d824:	adrp	x1, 432000 <winch@@Base+0x18d5c>
  40d828:	add	x1, x1, #0x7ae
  40d82c:	b	40d86c <clear@@Base+0x9ca8>
  40d830:	mov	x0, x19
  40d834:	bl	414d20 <clear@@Base+0x1115c>
  40d838:	ldp	x20, x19, [sp, #144]
  40d83c:	ldp	x29, x30, [sp, #128]
  40d840:	add	sp, sp, #0xa0
  40d844:	ret
  40d848:	mov	x0, x19
  40d84c:	bl	401830 <strlen@plt>
  40d850:	add	w0, w0, #0x2a
  40d854:	mov	w1, #0x1                   	// #1
  40d858:	bl	402244 <setlocale@plt+0x584>
  40d85c:	mov	x1, x19
  40d860:	bl	401b50 <strcpy@plt>
  40d864:	adrp	x1, 432000 <winch@@Base+0x18d5c>
  40d868:	add	x1, x1, #0x7be
  40d86c:	bl	4019f0 <strcat@plt>
  40d870:	ldp	x20, x19, [sp, #144]
  40d874:	ldp	x29, x30, [sp, #128]
  40d878:	add	sp, sp, #0xa0
  40d87c:	ret
  40d880:	sub	sp, sp, #0xa0
  40d884:	str	x19, [sp, #144]
  40d888:	mov	w19, w0
  40d88c:	mov	x2, sp
  40d890:	mov	w0, wzr
  40d894:	mov	w1, w19
  40d898:	stp	x29, x30, [sp, #128]
  40d89c:	add	x29, sp, #0x80
  40d8a0:	bl	401bb0 <__fxstat@plt>
  40d8a4:	tbnz	w0, #31, 40d8bc <clear@@Base+0x9cf8>
  40d8a8:	ldr	x0, [sp, #48]
  40d8ac:	ldr	x19, [sp, #144]
  40d8b0:	ldp	x29, x30, [sp, #128]
  40d8b4:	add	sp, sp, #0xa0
  40d8b8:	ret
  40d8bc:	mov	w2, #0x2                   	// #2
  40d8c0:	mov	w0, w19
  40d8c4:	mov	x1, xzr
  40d8c8:	bl	4018e0 <lseek@plt>
  40d8cc:	ldr	x19, [sp, #144]
  40d8d0:	ldp	x29, x30, [sp, #128]
  40d8d4:	add	sp, sp, #0xa0
  40d8d8:	ret
  40d8dc:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  40d8e0:	add	x0, x0, #0x2a2
  40d8e4:	ret
  40d8e8:	stp	x29, x30, [sp, #-32]!
  40d8ec:	str	x19, [sp, #16]
  40d8f0:	mov	x29, sp
  40d8f4:	mov	x19, x0
  40d8f8:	bl	401830 <strlen@plt>
  40d8fc:	add	x8, x19, x0
  40d900:	cmp	x8, x19
  40d904:	b.ls	40d918 <clear@@Base+0x9d54>  // b.plast
  40d908:	ldrb	w9, [x8, #-1]!
  40d90c:	cmp	w9, #0x2f
  40d910:	b.ne	40d900 <clear@@Base+0x9d3c>  // b.any
  40d914:	add	x19, x8, #0x1
  40d918:	mov	x0, x19
  40d91c:	ldr	x19, [sp, #16]
  40d920:	ldp	x29, x30, [sp], #32
  40d924:	ret
  40d928:	stp	x29, x30, [sp, #-32]!
  40d92c:	adrp	x8, 438000 <PC+0x4800>
  40d930:	ldr	w8, [x8, #372]
  40d934:	str	x19, [sp, #16]
  40d938:	mov	x29, sp
  40d93c:	cbz	w8, 40d950 <clear@@Base+0x9d8c>
  40d940:	mov	w0, wzr
  40d944:	ldr	x19, [sp, #16]
  40d948:	ldp	x29, x30, [sp], #32
  40d94c:	ret
  40d950:	bl	4046a0 <clear@@Base+0xadc>
  40d954:	cmn	x0, #0x1
  40d958:	b.eq	40d940 <clear@@Base+0x9d7c>  // b.none
  40d95c:	mov	w0, #0xfffffffe            	// #-2
  40d960:	bl	416194 <error@@Base+0xdd0>
  40d964:	cmn	x0, #0x1
  40d968:	b.eq	40d988 <clear@@Base+0x9dc4>  // b.none
  40d96c:	mov	x19, x0
  40d970:	bl	4046a0 <clear@@Base+0xadc>
  40d974:	cmp	x19, x0
  40d978:	cset	w0, eq  // eq = none
  40d97c:	ldr	x19, [sp, #16]
  40d980:	ldp	x29, x30, [sp], #32
  40d984:	ret
  40d988:	mov	w0, #0x1                   	// #1
  40d98c:	ldr	x19, [sp, #16]
  40d990:	ldp	x29, x30, [sp], #32
  40d994:	ret
  40d998:	stp	x29, x30, [sp, #-32]!
  40d99c:	adrp	x8, 438000 <PC+0x4800>
  40d9a0:	ldr	w8, [x8, #372]
  40d9a4:	str	x19, [sp, #16]
  40d9a8:	mov	x29, sp
  40d9ac:	cbz	w8, 40d9c0 <clear@@Base+0x9dfc>
  40d9b0:	mov	w0, wzr
  40d9b4:	ldr	x19, [sp, #16]
  40d9b8:	ldp	x29, x30, [sp], #32
  40d9bc:	ret
  40d9c0:	bl	4046a0 <clear@@Base+0xadc>
  40d9c4:	cmn	x0, #0x1
  40d9c8:	b.eq	40d9b0 <clear@@Base+0x9dec>  // b.none
  40d9cc:	mov	w0, #0xfffffffe            	// #-2
  40d9d0:	bl	416194 <error@@Base+0xdd0>
  40d9d4:	cmn	x0, #0x1
  40d9d8:	b.eq	40d9ec <clear@@Base+0x9e28>  // b.none
  40d9dc:	mov	x19, x0
  40d9e0:	bl	4046a0 <clear@@Base+0xadc>
  40d9e4:	cmp	x19, x0
  40d9e8:	b.ne	40d9b0 <clear@@Base+0x9dec>  // b.any
  40d9ec:	mov	w0, wzr
  40d9f0:	bl	416194 <error@@Base+0xdd0>
  40d9f4:	add	x8, x0, #0x1
  40d9f8:	cmp	x8, #0x2
  40d9fc:	cset	w0, cc  // cc = lo, ul, last
  40da00:	ldr	x19, [sp, #16]
  40da04:	ldp	x29, x30, [sp], #32
  40da08:	ret
  40da0c:	adrp	x8, 438000 <PC+0x4800>
  40da10:	ldr	w9, [x8, #392]
  40da14:	cbz	w9, 40da20 <clear@@Base+0x9e5c>
  40da18:	str	wzr, [x8, #392]
  40da1c:	b	40f074 <clear@@Base+0xb4b0>
  40da20:	ret
  40da24:	stp	x29, x30, [sp, #-96]!
  40da28:	stp	x28, x27, [sp, #16]
  40da2c:	stp	x26, x25, [sp, #32]
  40da30:	stp	x24, x23, [sp, #48]
  40da34:	stp	x22, x21, [sp, #64]
  40da38:	stp	x20, x19, [sp, #80]
  40da3c:	adrp	x8, 438000 <PC+0x4800>
  40da40:	ldr	w9, [x8, #392]
  40da44:	mov	w20, w4
  40da48:	mov	w23, w3
  40da4c:	mov	w22, w2
  40da50:	mov	x21, x1
  40da54:	mov	w19, w0
  40da58:	mov	x29, sp
  40da5c:	cbz	w9, 40da68 <clear@@Base+0x9ea4>
  40da60:	str	wzr, [x8, #392]
  40da64:	bl	40f074 <clear@@Base+0xb4b0>
  40da68:	adrp	x26, 438000 <PC+0x4800>
  40da6c:	ldr	w8, [x26, #312]
  40da70:	cbz	w23, 40da84 <clear@@Base+0x9ec0>
  40da74:	cmp	w8, w19
  40da78:	b.gt	40da84 <clear@@Base+0x9ec0>
  40da7c:	mov	w23, #0x1                   	// #1
  40da80:	b	40daa8 <clear@@Base+0x9ee4>
  40da84:	adrp	x9, 438000 <PC+0x4800>
  40da88:	ldr	w9, [x9, #556]
  40da8c:	mov	w23, wzr
  40da90:	tbnz	w9, #31, 40daa8 <clear@@Base+0x9ee4>
  40da94:	cmp	w9, w19
  40da98:	b.ge	40daa8 <clear@@Base+0x9ee4>  // b.tcont
  40da9c:	sub	w8, w8, #0x1
  40daa0:	cmp	w8, w19
  40daa4:	cset	w23, ne  // ne = any
  40daa8:	adrp	x8, 438000 <PC+0x4800>
  40daac:	ldr	w8, [x8, #564]
  40dab0:	adrp	x25, 438000 <PC+0x4800>
  40dab4:	cmp	w8, #0x2
  40dab8:	b.eq	40dad0 <clear@@Base+0x9f0c>  // b.none
  40dabc:	bl	418c00 <error@@Base+0x383c>
  40dac0:	adrp	x8, 438000 <PC+0x4800>
  40dac4:	ldr	w8, [x8, #456]
  40dac8:	orr	w8, w8, w0
  40dacc:	cbz	w8, 40db00 <clear@@Base+0x9f3c>
  40dad0:	adrp	x8, 434000 <PC+0x800>
  40dad4:	ldr	w9, [x25, #372]
  40dad8:	ldrsw	x8, [x8, #2040]
  40dadc:	mov	w10, #0xffffffff            	// #-1
  40dae0:	mov	x0, x21
  40dae4:	cmp	w9, #0x0
  40dae8:	add	x1, x21, x8, lsl #2
  40daec:	cneg	w2, w10, ne  // ne = any
  40daf0:	bl	418714 <error@@Base+0x3350>
  40daf4:	mov	x0, x21
  40daf8:	bl	4176f0 <error@@Base+0x232c>
  40dafc:	mov	x21, x0
  40db00:	tbnz	w23, #0, 40db9c <clear@@Base+0x9fd8>
  40db04:	adrp	x24, 438000 <PC+0x4800>
  40db08:	ldr	w8, [x24, #452]
  40db0c:	cbz	w8, 40db44 <clear@@Base+0x9f80>
  40db10:	ldr	w8, [x26, #312]
  40db14:	sub	w8, w8, #0x1
  40db18:	cmp	w8, w19
  40db1c:	b.gt	40db44 <clear@@Base+0x9f80>
  40db20:	bl	4046a0 <clear@@Base+0xadc>
  40db24:	cmp	x21, x0
  40db28:	b.eq	40db44 <clear@@Base+0x9f80>  // b.none
  40db2c:	bl	4162c4 <error@@Base+0xf00>
  40db30:	mov	x0, x21
  40db34:	bl	41620c <error@@Base+0xe48>
  40db38:	bl	403bc4 <clear@@Base>
  40db3c:	bl	403ac4 <setlocale@plt+0x1e04>
  40db40:	mov	w22, #0x1                   	// #1
  40db44:	mov	w0, #0xfffffffe            	// #-2
  40db48:	bl	416194 <error@@Base+0xdd0>
  40db4c:	cmp	x21, x0
  40db50:	b.ne	40db5c <clear@@Base+0x9f98>  // b.any
  40db54:	bl	416530 <error@@Base+0x116c>
  40db58:	cbz	w0, 40db9c <clear@@Base+0x9fd8>
  40db5c:	bl	4162c4 <error@@Base+0xf00>
  40db60:	mov	x0, x21
  40db64:	bl	41620c <error@@Base+0xe48>
  40db68:	ldr	w8, [x24, #452]
  40db6c:	cbz	w8, 40db7c <clear@@Base+0x9fb8>
  40db70:	bl	403bc4 <clear@@Base>
  40db74:	bl	403ac4 <setlocale@plt+0x1e04>
  40db78:	b	40db98 <clear@@Base+0x9fd4>
  40db7c:	adrp	x8, 434000 <PC+0x800>
  40db80:	ldrb	w8, [x8, #2028]
  40db84:	cmp	w8, #0x1
  40db88:	b.ne	40db98 <clear@@Base+0x9fd4>  // b.any
  40db8c:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  40db90:	add	x0, x0, #0x2e5
  40db94:	bl	4150b0 <clear@@Base+0x114ec>
  40db98:	mov	w22, #0x1                   	// #1
  40db9c:	cmp	w19, #0x1
  40dba0:	b.lt	40dcb4 <clear@@Base+0xa0f0>  // b.tstop
  40dba4:	cbz	w22, 40dcc8 <clear@@Base+0xa104>
  40dba8:	adrp	x28, 438000 <PC+0x4800>
  40dbac:	mov	w22, wzr
  40dbb0:	adrp	x24, 438000 <PC+0x4800>
  40dbb4:	adrp	x25, 437000 <PC+0x3800>
  40dbb8:	adrp	x27, 437000 <PC+0x3800>
  40dbbc:	add	x28, x28, #0x188
  40dbc0:	mov	w26, #0x1                   	// #1
  40dbc4:	b	40dbe0 <clear@@Base+0xa01c>
  40dbc8:	bl	414e28 <clear@@Base+0x11264>
  40dbcc:	adrp	x8, 438000 <PC+0x4800>
  40dbd0:	add	x8, x8, #0x190
  40dbd4:	str	w26, [x8]
  40dbd8:	cmp	w19, w22
  40dbdc:	b.eq	40ddd8 <clear@@Base+0xa214>  // b.none
  40dbe0:	subs	w8, w20, #0x1
  40dbe4:	b.lt	40dc08 <clear@@Base+0xa044>  // b.tstop
  40dbe8:	cmp	w8, #0x0
  40dbec:	csel	x21, xzr, x21, eq  // eq = none
  40dbf0:	mov	w20, w8
  40dbf4:	mov	x0, x21
  40dbf8:	bl	41620c <error@@Base+0xe48>
  40dbfc:	add	w22, w22, #0x1
  40dc00:	tbnz	w23, #0, 40dbd8 <clear@@Base+0xa014>
  40dc04:	b	40dc80 <clear@@Base+0xa0bc>
  40dc08:	mov	x0, x21
  40dc0c:	bl	40e66c <clear@@Base+0xaaa8>
  40dc10:	bl	4176f0 <error@@Base+0x232c>
  40dc14:	cmn	x0, #0x1
  40dc18:	b.eq	40dc34 <clear@@Base+0xa070>  // b.none
  40dc1c:	mov	x21, x0
  40dc20:	mov	x0, x21
  40dc24:	bl	41620c <error@@Base+0xe48>
  40dc28:	add	w22, w22, #0x1
  40dc2c:	tbnz	w23, #0, 40dbd8 <clear@@Base+0xa014>
  40dc30:	b	40dc80 <clear@@Base+0xa0bc>
  40dc34:	mov	w0, wzr
  40dc38:	mov	w1, wzr
  40dc3c:	bl	416578 <error@@Base+0x11b4>
  40dc40:	cbnz	w0, 40dc6c <clear@@Base+0xa0a8>
  40dc44:	mov	w0, #0x1                   	// #1
  40dc48:	mov	w1, #0x1                   	// #1
  40dc4c:	bl	416578 <error@@Base+0x11b4>
  40dc50:	cbnz	w0, 40dc6c <clear@@Base+0xa0a8>
  40dc54:	adrp	x8, 438000 <PC+0x4800>
  40dc58:	ldr	w8, [x8, #312]
  40dc5c:	mov	w0, #0x2                   	// #2
  40dc60:	sub	w1, w8, #0x1
  40dc64:	bl	416578 <error@@Base+0x11b4>
  40dc68:	cbnz	w0, 40dddc <clear@@Base+0xa218>
  40dc6c:	mov	x21, #0xffffffffffffffff    	// #-1
  40dc70:	mov	x0, x21
  40dc74:	bl	41620c <error@@Base+0xe48>
  40dc78:	add	w22, w22, #0x1
  40dc7c:	tbnz	w23, #0, 40dbd8 <clear@@Base+0xa014>
  40dc80:	cmn	x21, #0x1
  40dc84:	b.ne	40dbc8 <clear@@Base+0xa004>  // b.any
  40dc88:	adrp	x8, 434000 <PC+0x800>
  40dc8c:	ldrb	w8, [x8, #2028]
  40dc90:	tbnz	w8, #0, 40dbc8 <clear@@Base+0xa004>
  40dc94:	ldr	w8, [x24, #452]
  40dc98:	cbnz	w8, 40dbc8 <clear@@Base+0xa004>
  40dc9c:	ldr	x8, [x25, #664]
  40dca0:	cbnz	x8, 40dbc8 <clear@@Base+0xa004>
  40dca4:	ldr	w9, [x27, #672]
  40dca8:	mov	x8, x28
  40dcac:	cbz	w9, 40dbd4 <clear@@Base+0xa010>
  40dcb0:	b	40dbc8 <clear@@Base+0xa004>
  40dcb4:	mov	w22, wzr
  40dcb8:	ldr	w8, [x25, #372]
  40dcbc:	orr	w8, w8, w22
  40dcc0:	cbz	w8, 40ddec <clear@@Base+0xa228>
  40dcc4:	b	40de0c <clear@@Base+0xa248>
  40dcc8:	adrp	x25, 438000 <PC+0x4800>
  40dccc:	adrp	x27, 438000 <PC+0x4800>
  40dcd0:	adrp	x28, 437000 <PC+0x3800>
  40dcd4:	add	x25, x25, #0x188
  40dcd8:	mov	w24, #0x1                   	// #1
  40dcdc:	b	40dcf8 <clear@@Base+0xa134>
  40dce0:	bl	414e28 <clear@@Base+0x11264>
  40dce4:	adrp	x8, 438000 <PC+0x4800>
  40dce8:	add	x8, x8, #0x190
  40dcec:	str	w24, [x8]
  40dcf0:	cmp	w19, w22
  40dcf4:	b.eq	40ddd8 <clear@@Base+0xa214>  // b.none
  40dcf8:	cmp	w20, #0x0
  40dcfc:	b.le	40dd1c <clear@@Base+0xa158>
  40dd00:	subs	w20, w20, #0x1
  40dd04:	csel	x21, xzr, x21, eq  // eq = none
  40dd08:	mov	x0, x21
  40dd0c:	bl	41620c <error@@Base+0xe48>
  40dd10:	add	w22, w22, #0x1
  40dd14:	tbnz	w23, #0, 40dcf0 <clear@@Base+0xa12c>
  40dd18:	b	40dda0 <clear@@Base+0xa1dc>
  40dd1c:	mov	x0, x21
  40dd20:	bl	40e66c <clear@@Base+0xaaa8>
  40dd24:	bl	4176f0 <error@@Base+0x232c>
  40dd28:	cmn	x0, #0x1
  40dd2c:	b.eq	40dd48 <clear@@Base+0xa184>  // b.none
  40dd30:	mov	x21, x0
  40dd34:	mov	x0, x21
  40dd38:	bl	41620c <error@@Base+0xe48>
  40dd3c:	add	w22, w22, #0x1
  40dd40:	tbnz	w23, #0, 40dcf0 <clear@@Base+0xa12c>
  40dd44:	b	40dda0 <clear@@Base+0xa1dc>
  40dd48:	mov	w0, wzr
  40dd4c:	bl	416194 <error@@Base+0xdd0>
  40dd50:	cmn	x0, #0x1
  40dd54:	b.ne	40dddc <clear@@Base+0xa218>  // b.any
  40dd58:	mov	w0, wzr
  40dd5c:	mov	w1, wzr
  40dd60:	bl	416578 <error@@Base+0x11b4>
  40dd64:	cbnz	w0, 40dd8c <clear@@Base+0xa1c8>
  40dd68:	mov	w0, #0x1                   	// #1
  40dd6c:	mov	w1, #0x1                   	// #1
  40dd70:	bl	416578 <error@@Base+0x11b4>
  40dd74:	cbnz	w0, 40dd8c <clear@@Base+0xa1c8>
  40dd78:	ldr	w8, [x26, #312]
  40dd7c:	mov	w0, #0x2                   	// #2
  40dd80:	sub	w1, w8, #0x1
  40dd84:	bl	416578 <error@@Base+0x11b4>
  40dd88:	cbnz	w0, 40dddc <clear@@Base+0xa218>
  40dd8c:	mov	x21, #0xffffffffffffffff    	// #-1
  40dd90:	mov	x0, x21
  40dd94:	bl	41620c <error@@Base+0xe48>
  40dd98:	add	w22, w22, #0x1
  40dd9c:	tbnz	w23, #0, 40dcf0 <clear@@Base+0xa12c>
  40dda0:	cmn	x21, #0x1
  40dda4:	b.ne	40dce0 <clear@@Base+0xa11c>  // b.any
  40dda8:	adrp	x8, 434000 <PC+0x800>
  40ddac:	ldrb	w8, [x8, #2028]
  40ddb0:	tbnz	w8, #0, 40dce0 <clear@@Base+0xa11c>
  40ddb4:	ldr	w8, [x27, #452]
  40ddb8:	cbnz	w8, 40dce0 <clear@@Base+0xa11c>
  40ddbc:	ldr	x8, [x28, #664]
  40ddc0:	cbnz	x8, 40dce0 <clear@@Base+0xa11c>
  40ddc4:	adrp	x8, 437000 <PC+0x3800>
  40ddc8:	ldr	w9, [x8, #672]
  40ddcc:	mov	x8, x25
  40ddd0:	cbz	w9, 40dcec <clear@@Base+0xa128>
  40ddd4:	b	40dce0 <clear@@Base+0xa11c>
  40ddd8:	mov	w22, w19
  40dddc:	adrp	x25, 438000 <PC+0x4800>
  40dde0:	ldr	w8, [x25, #372]
  40dde4:	orr	w8, w8, w22
  40dde8:	cbnz	w8, 40de0c <clear@@Base+0xa248>
  40ddec:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  40ddf0:	ldr	w8, [x8, #2024]
  40ddf4:	cbz	w8, 40de0c <clear@@Base+0xa248>
  40ddf8:	adrp	x8, 438000 <PC+0x4800>
  40ddfc:	ldr	w8, [x8, #484]
  40de00:	cbz	w8, 40de18 <clear@@Base+0xa254>
  40de04:	bl	403b5c <setlocale@plt+0x1e9c>
  40de08:	b	40de1c <clear@@Base+0xa258>
  40de0c:	cbz	w23, 40de1c <clear@@Base+0xa258>
  40de10:	bl	40f074 <clear@@Base+0xb4b0>
  40de14:	b	40de1c <clear@@Base+0xa258>
  40de18:	bl	403b84 <setlocale@plt+0x1ec4>
  40de1c:	mov	w8, #0x1                   	// #1
  40de20:	adrp	x9, 434000 <PC+0x800>
  40de24:	strb	w8, [x9, #2028]
  40de28:	ldp	x20, x19, [sp, #80]
  40de2c:	ldp	x22, x21, [sp, #64]
  40de30:	ldp	x24, x23, [sp, #48]
  40de34:	ldp	x26, x25, [sp, #32]
  40de38:	ldp	x28, x27, [sp, #16]
  40de3c:	mov	w0, #0xffffffff            	// #-1
  40de40:	ldp	x29, x30, [sp], #96
  40de44:	b	411fc8 <clear@@Base+0xe404>
  40de48:	stp	x29, x30, [sp, #-48]!
  40de4c:	stp	x22, x21, [sp, #16]
  40de50:	stp	x20, x19, [sp, #32]
  40de54:	adrp	x8, 438000 <PC+0x4800>
  40de58:	ldr	w9, [x8, #392]
  40de5c:	mov	w22, w3
  40de60:	mov	w21, w2
  40de64:	mov	x20, x1
  40de68:	mov	w19, w0
  40de6c:	mov	x29, sp
  40de70:	cbz	w9, 40de7c <clear@@Base+0xa2b8>
  40de74:	str	wzr, [x8, #392]
  40de78:	bl	40f074 <clear@@Base+0xb4b0>
  40de7c:	adrp	x8, 434000 <PC+0x800>
  40de80:	ldr	w8, [x8, #2024]
  40de84:	cbz	w8, 40de98 <clear@@Base+0xa2d4>
  40de88:	mov	w8, wzr
  40de8c:	cmp	w8, w19
  40de90:	b.lt	40dec4 <clear@@Base+0xa300>  // b.tstop
  40de94:	b	40dee8 <clear@@Base+0xa324>
  40de98:	adrp	x8, 438000 <PC+0x4800>
  40de9c:	ldr	w8, [x8, #444]
  40dea0:	tbz	w8, #31, 40debc <clear@@Base+0xa2f8>
  40dea4:	adrp	x8, 438000 <PC+0x4800>
  40dea8:	ldr	w8, [x8, #452]
  40deac:	cbz	w8, 40dedc <clear@@Base+0xa318>
  40deb0:	adrp	x8, 438000 <PC+0x4800>
  40deb4:	ldr	w8, [x8, #312]
  40deb8:	sub	w8, w8, #0x2
  40debc:	cmp	w8, w19
  40dec0:	b.ge	40dee8 <clear@@Base+0xa324>  // b.tcont
  40dec4:	mov	w22, #0x1                   	// #1
  40dec8:	adrp	x8, 438000 <PC+0x4800>
  40decc:	ldr	w8, [x8, #564]
  40ded0:	cmp	w8, #0x2
  40ded4:	b.ne	40df14 <clear@@Base+0xa350>  // b.any
  40ded8:	b	40df28 <clear@@Base+0xa364>
  40dedc:	mov	w8, #0x2710                	// #10000
  40dee0:	cmp	w8, w19
  40dee4:	b.lt	40dec4 <clear@@Base+0xa300>  // b.tstop
  40dee8:	adrp	x8, 438000 <PC+0x4800>
  40deec:	ldr	w8, [x8, #312]
  40def0:	cmp	w22, #0x0
  40def4:	cset	w9, ne  // ne = any
  40def8:	cmp	w8, w19
  40defc:	cset	w8, le
  40df00:	and	w22, w9, w8
  40df04:	adrp	x8, 438000 <PC+0x4800>
  40df08:	ldr	w8, [x8, #564]
  40df0c:	cmp	w8, #0x2
  40df10:	b.eq	40df28 <clear@@Base+0xa364>  // b.none
  40df14:	bl	418c00 <error@@Base+0x383c>
  40df18:	adrp	x8, 438000 <PC+0x4800>
  40df1c:	ldr	w8, [x8, #456]
  40df20:	orr	w8, w8, w0
  40df24:	cbz	w8, 40df48 <clear@@Base+0xa384>
  40df28:	adrp	x8, 434000 <PC+0x800>
  40df2c:	ldrsw	x8, [x8, #2040]
  40df30:	mov	w2, #0xffffffff            	// #-1
  40df34:	mov	x1, x20
  40df38:	add	x8, x8, x8, lsl #1
  40df3c:	subs	x8, x20, x8
  40df40:	csel	x0, xzr, x8, lt  // lt = tstop
  40df44:	bl	418714 <error@@Base+0x3350>
  40df48:	cmp	w19, #0x1
  40df4c:	b.lt	40dfac <clear@@Base+0xa3e8>  // b.tstop
  40df50:	cbz	w21, 40dfd4 <clear@@Base+0xa410>
  40df54:	tbz	w22, #0, 40df7c <clear@@Base+0xa3b8>
  40df58:	mov	x0, x20
  40df5c:	bl	417814 <error@@Base+0x2450>
  40df60:	bl	40e9d8 <clear@@Base+0xae14>
  40df64:	mov	x20, x0
  40df68:	bl	41628c <error@@Base+0xec8>
  40df6c:	sub	w19, w19, #0x1
  40df70:	cmp	w19, #0x0
  40df74:	b.gt	40df58 <clear@@Base+0xa394>
  40df78:	b	40e03c <clear@@Base+0xa478>
  40df7c:	mov	x0, x20
  40df80:	bl	417814 <error@@Base+0x2450>
  40df84:	bl	40e9d8 <clear@@Base+0xae14>
  40df88:	mov	x20, x0
  40df8c:	bl	41628c <error@@Base+0xec8>
  40df90:	bl	403ac4 <setlocale@plt+0x1e04>
  40df94:	bl	403adc <setlocale@plt+0x1e1c>
  40df98:	bl	414e28 <clear@@Base+0x11264>
  40df9c:	sub	w19, w19, #0x1
  40dfa0:	cmp	w19, #0x0
  40dfa4:	b.gt	40df7c <clear@@Base+0xa3b8>
  40dfa8:	b	40e03c <clear@@Base+0xa478>
  40dfac:	mov	w21, wzr
  40dfb0:	cbnz	w21, 40e03c <clear@@Base+0xa478>
  40dfb4:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  40dfb8:	ldr	w8, [x8, #2024]
  40dfbc:	cbz	w8, 40e03c <clear@@Base+0xa478>
  40dfc0:	adrp	x8, 438000 <PC+0x4800>
  40dfc4:	ldr	w8, [x8, #484]
  40dfc8:	cbz	w8, 40e05c <clear@@Base+0xa498>
  40dfcc:	bl	403b5c <setlocale@plt+0x1e9c>
  40dfd0:	b	40e060 <clear@@Base+0xa49c>
  40dfd4:	mov	w21, wzr
  40dfd8:	tbz	w22, #0, 40e008 <clear@@Base+0xa444>
  40dfdc:	mov	x0, x20
  40dfe0:	bl	417814 <error@@Base+0x2450>
  40dfe4:	bl	40e9d8 <clear@@Base+0xae14>
  40dfe8:	cmn	x0, #0x1
  40dfec:	b.eq	40dfb0 <clear@@Base+0xa3ec>  // b.none
  40dff0:	mov	x20, x0
  40dff4:	bl	41628c <error@@Base+0xec8>
  40dff8:	add	w21, w21, #0x1
  40dffc:	cmp	w19, w21
  40e000:	b.ne	40dfdc <clear@@Base+0xa418>  // b.any
  40e004:	b	40e03c <clear@@Base+0xa478>
  40e008:	mov	x0, x20
  40e00c:	bl	417814 <error@@Base+0x2450>
  40e010:	bl	40e9d8 <clear@@Base+0xae14>
  40e014:	cmn	x0, #0x1
  40e018:	b.eq	40dfb0 <clear@@Base+0xa3ec>  // b.none
  40e01c:	mov	x20, x0
  40e020:	bl	41628c <error@@Base+0xec8>
  40e024:	add	w21, w21, #0x1
  40e028:	bl	403ac4 <setlocale@plt+0x1e04>
  40e02c:	bl	403adc <setlocale@plt+0x1e1c>
  40e030:	bl	414e28 <clear@@Base+0x11264>
  40e034:	cmp	w19, w21
  40e038:	b.ne	40e008 <clear@@Base+0xa444>  // b.any
  40e03c:	cbz	w22, 40e048 <clear@@Base+0xa484>
  40e040:	bl	40f074 <clear@@Base+0xb4b0>
  40e044:	b	40e060 <clear@@Base+0xa49c>
  40e048:	adrp	x8, 438000 <PC+0x4800>
  40e04c:	ldr	w8, [x8, #552]
  40e050:	cbnz	w8, 40e060 <clear@@Base+0xa49c>
  40e054:	bl	403af8 <setlocale@plt+0x1e38>
  40e058:	b	40e060 <clear@@Base+0xa49c>
  40e05c:	bl	403b84 <setlocale@plt+0x1ec4>
  40e060:	ldp	x20, x19, [sp, #32]
  40e064:	ldp	x22, x21, [sp, #16]
  40e068:	mov	w0, #0xffffffff            	// #-1
  40e06c:	ldp	x29, x30, [sp], #48
  40e070:	b	411fc8 <clear@@Base+0xe404>
  40e074:	adrp	x8, 434000 <PC+0x800>
  40e078:	ldr	w8, [x8, #2024]
  40e07c:	cbz	w8, 40e088 <clear@@Base+0xa4c4>
  40e080:	mov	w0, wzr
  40e084:	ret
  40e088:	adrp	x8, 438000 <PC+0x4800>
  40e08c:	ldr	w0, [x8, #444]
  40e090:	tbnz	w0, #31, 40e098 <clear@@Base+0xa4d4>
  40e094:	ret
  40e098:	adrp	x8, 438000 <PC+0x4800>
  40e09c:	ldr	w8, [x8, #452]
  40e0a0:	cbz	w8, 40e0b4 <clear@@Base+0xa4f0>
  40e0a4:	adrp	x8, 438000 <PC+0x4800>
  40e0a8:	ldr	w8, [x8, #312]
  40e0ac:	sub	w0, w8, #0x2
  40e0b0:	ret
  40e0b4:	mov	w0, #0x2710                	// #10000
  40e0b8:	ret
  40e0bc:	stp	x29, x30, [sp, #-64]!
  40e0c0:	str	x23, [sp, #16]
  40e0c4:	stp	x22, x21, [sp, #32]
  40e0c8:	stp	x20, x19, [sp, #48]
  40e0cc:	mov	x29, sp
  40e0d0:	mov	w19, w2
  40e0d4:	mov	w20, w1
  40e0d8:	mov	w21, w0
  40e0dc:	bl	4148d8 <clear@@Base+0x10d14>
  40e0e0:	adrp	x23, 438000 <PC+0x4800>
  40e0e4:	cbz	w0, 40e148 <clear@@Base+0xa584>
  40e0e8:	ldr	w8, [x23, #372]
  40e0ec:	cbnz	w8, 40e148 <clear@@Base+0xa584>
  40e0f0:	bl	4046a0 <clear@@Base+0xadc>
  40e0f4:	cmn	x0, #0x1
  40e0f8:	b.eq	40e148 <clear@@Base+0xa584>  // b.none
  40e0fc:	mov	w0, #0xfffffffe            	// #-2
  40e100:	bl	416194 <error@@Base+0xdd0>
  40e104:	cmn	x0, #0x1
  40e108:	b.eq	40e11c <clear@@Base+0xa558>  // b.none
  40e10c:	mov	x22, x0
  40e110:	bl	4046a0 <clear@@Base+0xadc>
  40e114:	cmp	x22, x0
  40e118:	b.ne	40e148 <clear@@Base+0xa584>  // b.any
  40e11c:	bl	4051e0 <clear@@Base+0x161c>
  40e120:	tbnz	w0, #3, 40e148 <clear@@Base+0xa584>
  40e124:	mov	w0, #0x1                   	// #1
  40e128:	bl	40c624 <clear@@Base+0x8a60>
  40e12c:	cbz	w0, 40e210 <clear@@Base+0xa64c>
  40e130:	ldp	x20, x19, [sp, #48]
  40e134:	ldp	x22, x21, [sp, #32]
  40e138:	ldr	x23, [sp, #16]
  40e13c:	mov	w0, wzr
  40e140:	ldp	x29, x30, [sp], #64
  40e144:	b	4021cc <setlocale@plt+0x50c>
  40e148:	mov	w0, #0xfffffffe            	// #-2
  40e14c:	bl	416194 <error@@Base+0xdd0>
  40e150:	mov	x1, x0
  40e154:	cmn	x0, #0x1
  40e158:	b.eq	40e180 <clear@@Base+0xa5bc>  // b.none
  40e15c:	mov	w0, w21
  40e160:	mov	w2, w20
  40e164:	mov	w3, w19
  40e168:	ldp	x20, x19, [sp, #48]
  40e16c:	ldp	x22, x21, [sp, #32]
  40e170:	ldr	x23, [sp, #16]
  40e174:	mov	w4, wzr
  40e178:	ldp	x29, x30, [sp], #64
  40e17c:	b	40da24 <clear@@Base+0x9e60>
  40e180:	cbz	w20, 40e19c <clear@@Base+0xa5d8>
  40e184:	adrp	x8, 438000 <PC+0x4800>
  40e188:	ldr	w8, [x8, #312]
  40e18c:	mov	w0, #0x2                   	// #2
  40e190:	sub	w1, w8, #0x1
  40e194:	bl	416578 <error@@Base+0x11b4>
  40e198:	cbz	w0, 40e208 <clear@@Base+0xa644>
  40e19c:	ldr	w8, [x23, #372]
  40e1a0:	cbz	w8, 40e1e8 <clear@@Base+0xa624>
  40e1a4:	bl	416530 <error@@Base+0x116c>
  40e1a8:	cbz	w0, 40e1b4 <clear@@Base+0xa5f0>
  40e1ac:	mov	x1, xzr
  40e1b0:	b	40e15c <clear@@Base+0xa598>
  40e1b4:	mov	w0, wzr
  40e1b8:	bl	416194 <error@@Base+0xdd0>
  40e1bc:	mov	x1, x0
  40e1c0:	mov	w0, #0x1                   	// #1
  40e1c4:	mov	w2, #0x1                   	// #1
  40e1c8:	mov	w3, wzr
  40e1cc:	bl	40de48 <clear@@Base+0xa284>
  40e1d0:	mov	w0, #0xfffffffe            	// #-2
  40e1d4:	bl	416194 <error@@Base+0xdd0>
  40e1d8:	cmn	x0, #0x1
  40e1dc:	b.eq	40e1b4 <clear@@Base+0xa5f0>  // b.none
  40e1e0:	mov	x1, x0
  40e1e4:	b	40e15c <clear@@Base+0xa598>
  40e1e8:	adrp	x8, 438000 <PC+0x4800>
  40e1ec:	ldr	w8, [x8, #484]
  40e1f0:	cbz	w8, 40e224 <clear@@Base+0xa660>
  40e1f4:	ldp	x20, x19, [sp, #48]
  40e1f8:	ldp	x22, x21, [sp, #32]
  40e1fc:	ldr	x23, [sp, #16]
  40e200:	ldp	x29, x30, [sp], #64
  40e204:	b	403b5c <setlocale@plt+0x1e9c>
  40e208:	mov	x1, #0xffffffffffffffff    	// #-1
  40e20c:	b	40e15c <clear@@Base+0xa598>
  40e210:	ldp	x20, x19, [sp, #48]
  40e214:	ldp	x22, x21, [sp, #32]
  40e218:	ldr	x23, [sp, #16]
  40e21c:	ldp	x29, x30, [sp], #64
  40e220:	ret
  40e224:	ldp	x20, x19, [sp, #48]
  40e228:	ldp	x22, x21, [sp, #32]
  40e22c:	ldr	x23, [sp, #16]
  40e230:	ldp	x29, x30, [sp], #64
  40e234:	b	403b84 <setlocale@plt+0x1ec4>
  40e238:	stp	x29, x30, [sp, #-48]!
  40e23c:	str	x21, [sp, #16]
  40e240:	mov	w21, w0
  40e244:	mov	w0, wzr
  40e248:	stp	x20, x19, [sp, #32]
  40e24c:	mov	x29, sp
  40e250:	mov	w19, w2
  40e254:	mov	w20, w1
  40e258:	bl	416194 <error@@Base+0xdd0>
  40e25c:	cmn	x0, #0x1
  40e260:	b.eq	40e284 <clear@@Base+0xa6c0>  // b.none
  40e264:	mov	x1, x0
  40e268:	mov	w0, w21
  40e26c:	mov	w2, w20
  40e270:	mov	w3, w19
  40e274:	ldp	x20, x19, [sp, #32]
  40e278:	ldr	x21, [sp, #16]
  40e27c:	ldp	x29, x30, [sp], #48
  40e280:	b	40de48 <clear@@Base+0xa284>
  40e284:	cbz	w20, 40e29c <clear@@Base+0xa6d8>
  40e288:	mov	w0, #0xffffffff            	// #-1
  40e28c:	bl	416194 <error@@Base+0xdd0>
  40e290:	cbz	x0, 40e29c <clear@@Base+0xa6d8>
  40e294:	mov	x1, #0xffffffffffffffff    	// #-1
  40e298:	b	40e268 <clear@@Base+0xa6a4>
  40e29c:	adrp	x8, 438000 <PC+0x4800>
  40e2a0:	ldr	w8, [x8, #484]
  40e2a4:	cbz	w8, 40e2b8 <clear@@Base+0xa6f4>
  40e2a8:	ldp	x20, x19, [sp, #32]
  40e2ac:	ldr	x21, [sp, #16]
  40e2b0:	ldp	x29, x30, [sp], #48
  40e2b4:	b	403b5c <setlocale@plt+0x1e9c>
  40e2b8:	ldp	x20, x19, [sp, #32]
  40e2bc:	ldr	x21, [sp, #16]
  40e2c0:	ldp	x29, x30, [sp], #48
  40e2c4:	b	403b84 <setlocale@plt+0x1ec4>
  40e2c8:	stp	x29, x30, [sp, #-32]!
  40e2cc:	stp	x20, x19, [sp, #16]
  40e2d0:	adrp	x20, 438000 <PC+0x4800>
  40e2d4:	ldr	w8, [x20, #312]
  40e2d8:	mov	x29, sp
  40e2dc:	cmp	w8, #0x1
  40e2e0:	b.lt	40e30c <clear@@Base+0xa748>  // b.tstop
  40e2e4:	mov	x0, xzr
  40e2e8:	mov	w19, wzr
  40e2ec:	bl	40e66c <clear@@Base+0xaaa8>
  40e2f0:	cmn	x0, #0x1
  40e2f4:	b.eq	40e314 <clear@@Base+0xa750>  // b.none
  40e2f8:	ldr	w8, [x20, #312]
  40e2fc:	add	w19, w19, #0x1
  40e300:	cmp	w19, w8
  40e304:	b.lt	40e2ec <clear@@Base+0xa728>  // b.tstop
  40e308:	b	40e318 <clear@@Base+0xa754>
  40e30c:	mov	w19, wzr
  40e310:	b	40e318 <clear@@Base+0xa754>
  40e314:	ldr	w8, [x20, #312]
  40e318:	cmp	w19, w8
  40e31c:	ldp	x20, x19, [sp, #16]
  40e320:	cset	w0, lt  // lt = tstop
  40e324:	ldp	x29, x30, [sp], #32
  40e328:	ret
  40e32c:	cbz	x0, 40e364 <clear@@Base+0xa7a0>
  40e330:	stp	x29, x30, [sp, #-32]!
  40e334:	str	x19, [sp, #16]
  40e338:	mov	x29, sp
  40e33c:	mov	x19, x0
  40e340:	bl	412a8c <clear@@Base+0xeec8>
  40e344:	adrp	x10, 433000 <winch@@Base+0x19d5c>
  40e348:	ldr	x8, [x10, #2064]
  40e34c:	cmp	x8, x19
  40e350:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  40e354:	add	x8, x8, #0x7f0
  40e358:	b.eq	40e368 <clear@@Base+0xa7a4>  // b.none
  40e35c:	ldr	x9, [x19, #8]
  40e360:	b	40e388 <clear@@Base+0xa7c4>
  40e364:	ret
  40e368:	ldr	x9, [x19, #8]
  40e36c:	cmp	x9, x8
  40e370:	csel	x11, xzr, x9, eq  // eq = none
  40e374:	cbnz	x11, 40e384 <clear@@Base+0xa7c0>
  40e378:	ldr	x11, [x19]
  40e37c:	cmp	x11, x8
  40e380:	csel	x11, xzr, x11, eq  // eq = none
  40e384:	str	x11, [x10, #2064]
  40e388:	ldr	x10, [x19]
  40e38c:	str	x9, [x10, #8]
  40e390:	ldr	x9, [x19, #8]
  40e394:	str	x10, [x9]
  40e398:	ldr	x9, [x19]
  40e39c:	cmp	x9, x8
  40e3a0:	b.eq	40e3bc <clear@@Base+0xa7f8>  // b.none
  40e3a4:	ldr	w10, [x9, #32]
  40e3a8:	sub	w10, w10, #0x1
  40e3ac:	str	w10, [x9, #32]
  40e3b0:	ldr	x9, [x9]
  40e3b4:	cmp	x9, x8
  40e3b8:	b.ne	40e3a4 <clear@@Base+0xa7e0>  // b.any
  40e3bc:	adrp	x8, 434000 <PC+0x800>
  40e3c0:	ldr	w9, [x8, #2032]
  40e3c4:	sub	w9, w9, #0x1
  40e3c8:	str	w9, [x8, #2032]
  40e3cc:	ldr	x0, [x19, #16]
  40e3d0:	bl	401b20 <free@plt>
  40e3d4:	mov	x0, x19
  40e3d8:	ldr	x19, [sp, #16]
  40e3dc:	ldp	x29, x30, [sp], #32
  40e3e0:	b	401b20 <free@plt>
  40e3e4:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  40e3e8:	add	x8, x8, #0x7f0
  40e3ec:	cmp	x0, #0x0
  40e3f0:	csel	x9, x8, x0, eq  // eq = none
  40e3f4:	ldr	x10, [x9, #8]
  40e3f8:	cmp	x10, x8
  40e3fc:	csel	x0, xzr, x10, eq  // eq = none
  40e400:	cbz	x0, 40e408 <clear@@Base+0xa844>
  40e404:	ret
  40e408:	ldr	x9, [x9]
  40e40c:	cmp	x9, x8
  40e410:	csel	x0, xzr, x9, eq  // eq = none
  40e414:	ret
  40e418:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  40e41c:	add	x8, x8, #0x7f0
  40e420:	cmp	x0, #0x0
  40e424:	csel	x9, x8, x0, eq  // eq = none
  40e428:	ldr	x9, [x9]
  40e42c:	cmp	x9, x8
  40e430:	csel	x0, xzr, x9, eq  // eq = none
  40e434:	ret
  40e438:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  40e43c:	add	x8, x8, #0x7f0
  40e440:	cmp	x0, #0x0
  40e444:	csel	x9, x8, x0, eq  // eq = none
  40e448:	ldr	x9, [x9, #8]
  40e44c:	cmp	x9, x8
  40e450:	csel	x0, xzr, x9, eq  // eq = none
  40e454:	ret
  40e458:	adrp	x8, 434000 <PC+0x800>
  40e45c:	ldr	w0, [x8, #2032]
  40e460:	ret
  40e464:	stp	x29, x30, [sp, #-80]!
  40e468:	str	x25, [sp, #16]
  40e46c:	stp	x24, x23, [sp, #32]
  40e470:	stp	x22, x21, [sp, #48]
  40e474:	stp	x20, x19, [sp, #64]
  40e478:	mov	x29, sp
  40e47c:	mov	x20, x1
  40e480:	mov	x21, x0
  40e484:	bl	40d35c <clear@@Base+0x9798>
  40e488:	adrp	x25, 432000 <winch@@Base+0x18d5c>
  40e48c:	add	x25, x25, #0x7f0
  40e490:	ldr	x19, [x25]
  40e494:	mov	x22, x0
  40e498:	cmp	x19, x25
  40e49c:	b.eq	40e4d0 <clear@@Base+0xa90c>  // b.none
  40e4a0:	ldr	x23, [x19, #16]
  40e4a4:	mov	x0, x21
  40e4a8:	mov	x1, x23
  40e4ac:	bl	401af0 <strcmp@plt>
  40e4b0:	cbz	w0, 40e4dc <clear@@Base+0xa918>
  40e4b4:	mov	x0, x22
  40e4b8:	mov	x1, x23
  40e4bc:	bl	401af0 <strcmp@plt>
  40e4c0:	cbz	w0, 40e4dc <clear@@Base+0xa918>
  40e4c4:	ldr	x19, [x19]
  40e4c8:	cmp	x19, x25
  40e4cc:	b.ne	40e4a0 <clear@@Base+0xa8dc>  // b.any
  40e4d0:	mov	x0, x22
  40e4d4:	bl	401b20 <free@plt>
  40e4d8:	b	40e510 <clear@@Base+0xa94c>
  40e4dc:	mov	x0, x21
  40e4e0:	bl	401830 <strlen@plt>
  40e4e4:	mov	x24, x0
  40e4e8:	mov	x0, x23
  40e4ec:	bl	401830 <strlen@plt>
  40e4f0:	cmp	x24, x0
  40e4f4:	b.cs	40e504 <clear@@Base+0xa940>  // b.hs, b.nlast
  40e4f8:	mov	x0, x23
  40e4fc:	mov	x1, x21
  40e500:	bl	401b50 <strcpy@plt>
  40e504:	mov	x0, x22
  40e508:	bl	401b20 <free@plt>
  40e50c:	cbnz	x19, 40e5a0 <clear@@Base+0xa9dc>
  40e510:	mov	w0, #0x1                   	// #1
  40e514:	mov	w1, #0x50                  	// #80
  40e518:	bl	402244 <setlocale@plt+0x584>
  40e51c:	mov	x19, x0
  40e520:	mov	x0, x21
  40e524:	bl	40217c <setlocale@plt+0x4bc>
  40e528:	mov	x8, #0xffffffffffffffff    	// #-1
  40e52c:	cmp	x20, #0x0
  40e530:	strb	wzr, [x19, #40]
  40e534:	str	wzr, [x19, #36]
  40e538:	stp	x0, xzr, [x19, #16]
  40e53c:	str	x8, [x19, #48]
  40e540:	csel	x8, x25, x20, eq  // eq = none
  40e544:	ldr	x9, [x8]
  40e548:	stp	x9, x8, [x19]
  40e54c:	ldr	x9, [x8]
  40e550:	str	x19, [x9, #8]
  40e554:	str	x19, [x8]
  40e558:	ldr	w9, [x8, #32]
  40e55c:	ldr	x8, [x19]
  40e560:	add	w9, w9, #0x1
  40e564:	cmp	x8, x25
  40e568:	str	w9, [x19, #32]
  40e56c:	b.eq	40e588 <clear@@Base+0xa9c4>  // b.none
  40e570:	ldr	w9, [x8, #32]
  40e574:	add	w9, w9, #0x1
  40e578:	str	w9, [x8, #32]
  40e57c:	ldr	x8, [x8]
  40e580:	cmp	x8, x25
  40e584:	b.ne	40e570 <clear@@Base+0xa9ac>  // b.any
  40e588:	adrp	x8, 434000 <PC+0x800>
  40e58c:	ldr	w9, [x8, #2032]
  40e590:	mov	x0, x19
  40e594:	add	w9, w9, #0x1
  40e598:	str	w9, [x8, #2032]
  40e59c:	bl	412ac8 <clear@@Base+0xef04>
  40e5a0:	mov	x0, x19
  40e5a4:	ldp	x20, x19, [sp, #64]
  40e5a8:	ldp	x22, x21, [sp, #48]
  40e5ac:	ldp	x24, x23, [sp, #32]
  40e5b0:	ldr	x25, [sp, #16]
  40e5b4:	ldp	x29, x30, [sp], #80
  40e5b8:	ret
  40e5bc:	cbz	x0, 40e5c4 <clear@@Base+0xaa00>
  40e5c0:	ldr	x0, [x0, #16]
  40e5c4:	ret
  40e5c8:	ldr	w0, [x0, #32]
  40e5cc:	ret
  40e5d0:	ldr	q0, [x1]
  40e5d4:	str	q0, [x0, #48]
  40e5d8:	ret
  40e5dc:	ldr	q0, [x0, #48]
  40e5e0:	str	q0, [x1]
  40e5e4:	ret
  40e5e8:	mov	w8, #0x1                   	// #1
  40e5ec:	strb	w8, [x0, #40]
  40e5f0:	ret
  40e5f4:	ldrb	w0, [x0, #40]
  40e5f8:	ret
  40e5fc:	ldr	w8, [x0, #36]
  40e600:	add	w8, w8, w1
  40e604:	str	w8, [x0, #36]
  40e608:	ret
  40e60c:	ldr	w0, [x0, #36]
  40e610:	ret
  40e614:	ldr	x0, [x0, #24]
  40e618:	ret
  40e61c:	str	x1, [x0, #24]
  40e620:	ret
  40e624:	str	x1, [x0, #64]
  40e628:	ret
  40e62c:	ldr	x0, [x0, #64]
  40e630:	ret
  40e634:	stp	x29, x30, [sp, #-32]!
  40e638:	stp	x20, x19, [sp, #16]
  40e63c:	mov	x19, x0
  40e640:	ldr	x0, [x0, #72]
  40e644:	mov	x20, x1
  40e648:	mov	x29, sp
  40e64c:	cbz	x0, 40e654 <clear@@Base+0xaa90>
  40e650:	bl	401b20 <free@plt>
  40e654:	str	x20, [x19, #72]
  40e658:	ldp	x20, x19, [sp, #16]
  40e65c:	ldp	x29, x30, [sp], #32
  40e660:	ret
  40e664:	ldr	x0, [x0, #72]
  40e668:	ret
  40e66c:	stp	x29, x30, [sp, #-96]!
  40e670:	stp	x28, x27, [sp, #16]
  40e674:	stp	x26, x25, [sp, #32]
  40e678:	stp	x24, x23, [sp, #48]
  40e67c:	stp	x22, x21, [sp, #64]
  40e680:	stp	x20, x19, [sp, #80]
  40e684:	mov	x20, x0
  40e688:	adrp	x24, 438000 <PC+0x4800>
  40e68c:	adrp	x26, 434000 <PC+0x800>
  40e690:	adrp	x27, 438000 <PC+0x4800>
  40e694:	mov	w25, #0xffffffff            	// #-1
  40e698:	adrp	x23, 438000 <PC+0x4800>
  40e69c:	adrp	x21, 438000 <PC+0x4800>
  40e6a0:	mov	x29, sp
  40e6a4:	cmn	x20, #0x1
  40e6a8:	b.eq	40e920 <clear@@Base+0xad5c>  // b.none
  40e6ac:	ldr	w8, [x24, #564]
  40e6b0:	cmp	w8, #0x2
  40e6b4:	b.eq	40e6c8 <clear@@Base+0xab04>  // b.none
  40e6b8:	bl	418c00 <error@@Base+0x383c>
  40e6bc:	ldr	w8, [x21, #456]
  40e6c0:	orr	w8, w8, w0
  40e6c4:	cbz	w8, 40e6f4 <clear@@Base+0xab30>
  40e6c8:	ldrsw	x8, [x26, #2040]
  40e6cc:	ldr	w9, [x27, #372]
  40e6d0:	mov	x0, x20
  40e6d4:	add	x8, x8, x8, lsl #1
  40e6d8:	cmp	w9, #0x0
  40e6dc:	add	x1, x20, x8
  40e6e0:	cneg	w2, w25, ne  // ne = any
  40e6e4:	bl	418714 <error@@Base+0x3350>
  40e6e8:	mov	x0, x20
  40e6ec:	bl	4176f0 <error@@Base+0x232c>
  40e6f0:	mov	x20, x0
  40e6f4:	mov	x0, x20
  40e6f8:	bl	4049c0 <clear@@Base+0xdfc>
  40e6fc:	cbnz	w0, 40e9b0 <clear@@Base+0xadec>
  40e700:	ldrb	w8, [x23, #624]
  40e704:	mov	x19, x20
  40e708:	tst	w8, #0x3
  40e70c:	b.ne	40e9b0 <clear@@Base+0xadec>  // b.any
  40e710:	bl	404d34 <clear@@Base+0x1170>
  40e714:	cmn	w0, #0x1
  40e718:	b.eq	40e73c <clear@@Base+0xab78>  // b.none
  40e71c:	cmp	w0, #0xa
  40e720:	b.eq	40e738 <clear@@Base+0xab74>  // b.none
  40e724:	ldrb	w8, [x23, #624]
  40e728:	sub	x19, x19, #0x1
  40e72c:	tst	w8, #0x3
  40e730:	b.eq	40e710 <clear@@Base+0xab4c>  // b.none
  40e734:	b	40e9b0 <clear@@Base+0xadec>
  40e738:	bl	404860 <clear@@Base+0xc9c>
  40e73c:	mov	x25, x21
  40e740:	bl	40f450 <clear@@Base+0xb88c>
  40e744:	mov	x0, x19
  40e748:	bl	40f488 <clear@@Base+0xb8c4>
  40e74c:	mov	x0, x19
  40e750:	bl	4049c0 <clear@@Base+0xdfc>
  40e754:	cmp	x19, x20
  40e758:	b.ge	40e7b8 <clear@@Base+0xabf4>  // b.tcont
  40e75c:	mov	x21, x19
  40e760:	b	40e76c <clear@@Base+0xaba8>
  40e764:	cmp	x21, x20
  40e768:	b.ge	40e7b8 <clear@@Base+0xabf4>  // b.tcont
  40e76c:	ldrb	w8, [x23, #624]
  40e770:	tst	w8, #0x3
  40e774:	b.ne	40e9b0 <clear@@Base+0xadec>  // b.any
  40e778:	bl	404860 <clear@@Base+0xc9c>
  40e77c:	mov	x1, x21
  40e780:	bl	4100cc <clear@@Base+0xc508>
  40e784:	cmp	w0, #0x1
  40e788:	add	x21, x21, #0x1
  40e78c:	b.lt	40e764 <clear@@Base+0xaba0>  // b.tstop
  40e790:	mov	w22, w0
  40e794:	bl	40f8dc <clear@@Base+0xbd18>
  40e798:	mov	w28, w22
  40e79c:	add	w22, w22, #0x1
  40e7a0:	bl	404d34 <clear@@Base+0x1170>
  40e7a4:	sub	w22, w22, #0x1
  40e7a8:	cmp	w22, #0x1
  40e7ac:	b.gt	40e7a0 <clear@@Base+0xabdc>
  40e7b0:	sub	x21, x21, x28
  40e7b4:	b	40e764 <clear@@Base+0xaba0>
  40e7b8:	bl	410acc <clear@@Base+0xcf08>
  40e7bc:	bl	40f8dc <clear@@Base+0xbd18>
  40e7c0:	bl	404860 <clear@@Base+0xc9c>
  40e7c4:	cmn	w0, #0x1
  40e7c8:	b.eq	40e9b0 <clear@@Base+0xadec>  // b.none
  40e7cc:	ldrb	w8, [x23, #624]
  40e7d0:	tst	w8, #0x3
  40e7d4:	b.ne	40e9b0 <clear@@Base+0xadec>  // b.any
  40e7d8:	cmp	w0, #0xa
  40e7dc:	cset	w8, eq  // eq = none
  40e7e0:	cmp	w0, #0xd
  40e7e4:	cset	w9, eq  // eq = none
  40e7e8:	mov	w20, w0
  40e7ec:	mov	x21, x25
  40e7f0:	orr	w22, w8, w9
  40e7f4:	cmp	w20, #0xd
  40e7f8:	b.eq	40e810 <clear@@Base+0xac4c>  // b.none
  40e7fc:	cmp	w20, #0xa
  40e800:	b.eq	40e840 <clear@@Base+0xac7c>  // b.none
  40e804:	cmn	w20, #0x1
  40e808:	b.eq	40e840 <clear@@Base+0xac7c>  // b.none
  40e80c:	mov	w22, wzr
  40e810:	bl	4046ec <clear@@Base+0xb28>
  40e814:	sub	x1, x0, #0x1
  40e818:	mov	w0, w20
  40e81c:	bl	4100cc <clear@@Base+0xc508>
  40e820:	cmp	w0, #0x1
  40e824:	b.ge	40e890 <clear@@Base+0xaccc>  // b.tcont
  40e828:	bl	404860 <clear@@Base+0xc9c>
  40e82c:	ldrb	w8, [x23, #624]
  40e830:	mov	w20, w0
  40e834:	tst	w8, #0x3
  40e838:	b.eq	40e7f4 <clear@@Base+0xac30>  // b.none
  40e83c:	b	40e9b0 <clear@@Base+0xadec>
  40e840:	bl	410acc <clear@@Base+0xcf08>
  40e844:	mov	w21, w0
  40e848:	bl	4046ec <clear@@Base+0xb28>
  40e84c:	mov	x20, x0
  40e850:	mov	w1, wzr
  40e854:	cmp	w21, #0x1
  40e858:	mov	w0, #0x1                   	// #1
  40e85c:	b.lt	40e888 <clear@@Base+0xacc4>  // b.tstop
  40e860:	adrp	x8, 438000 <PC+0x4800>
  40e864:	adrp	x9, 438000 <PC+0x4800>
  40e868:	ldr	w8, [x8, #472]
  40e86c:	ldr	w9, [x9, #416]
  40e870:	orr	w8, w9, w8
  40e874:	cbnz	w8, 40e888 <clear@@Base+0xacc4>
  40e878:	add	w8, w21, #0x1
  40e87c:	mov	w0, wzr
  40e880:	mov	w1, wzr
  40e884:	sub	x20, x20, w8, sxtw
  40e888:	mov	x21, x25
  40e88c:	b	40e8c4 <clear@@Base+0xad00>
  40e890:	adrp	x8, 438000 <PC+0x4800>
  40e894:	ldr	w8, [x8, #472]
  40e898:	cbnz	w8, 40e8e0 <clear@@Base+0xad1c>
  40e89c:	adrp	x8, 438000 <PC+0x4800>
  40e8a0:	ldr	w8, [x8, #416]
  40e8a4:	cmp	w8, #0x1
  40e8a8:	b.ge	40e8e0 <clear@@Base+0xad1c>  // b.tcont
  40e8ac:	mov	w20, w0
  40e8b0:	bl	4046ec <clear@@Base+0xb28>
  40e8b4:	mov	x8, x0
  40e8b8:	mov	w0, wzr
  40e8bc:	mov	w1, wzr
  40e8c0:	sub	x20, x8, w20, uxtw
  40e8c4:	mov	w25, #0xffffffff            	// #-1
  40e8c8:	mov	w2, #0x1                   	// #1
  40e8cc:	bl	410b6c <clear@@Base+0xcfa8>
  40e8d0:	mov	x0, x19
  40e8d4:	bl	4175d0 <error@@Base+0x220c>
  40e8d8:	cbnz	w0, 40e6a4 <clear@@Base+0xaae0>
  40e8dc:	b	40e928 <clear@@Base+0xad64>
  40e8e0:	mov	w25, #0xffffffff            	// #-1
  40e8e4:	ldrb	w8, [x23, #624]
  40e8e8:	tst	w8, #0x3
  40e8ec:	b.ne	40e9b0 <clear@@Base+0xadec>  // b.any
  40e8f0:	bl	404860 <clear@@Base+0xc9c>
  40e8f4:	cmp	w0, #0xa
  40e8f8:	b.eq	40e904 <clear@@Base+0xad40>  // b.none
  40e8fc:	cmn	w0, #0x1
  40e900:	b.ne	40e8e4 <clear@@Base+0xad20>  // b.any
  40e904:	bl	4046ec <clear@@Base+0xb28>
  40e908:	adrp	x8, 438000 <PC+0x4800>
  40e90c:	mov	x20, x0
  40e910:	str	wzr, [x8, #460]
  40e914:	mov	w0, #0x1                   	// #1
  40e918:	mov	w1, #0x1                   	// #1
  40e91c:	b	40e8c8 <clear@@Base+0xad04>
  40e920:	bl	410f38 <clear@@Base+0xd374>
  40e924:	b	40e9b8 <clear@@Base+0xadf4>
  40e928:	ldr	w8, [x21, #456]
  40e92c:	cbz	w8, 40e954 <clear@@Base+0xad90>
  40e930:	bl	4046ec <clear@@Base+0xb28>
  40e934:	sub	x1, x0, #0x1
  40e938:	mov	w2, #0x1                   	// #1
  40e93c:	mov	x0, x19
  40e940:	mov	x3, xzr
  40e944:	bl	417950 <error@@Base+0x258c>
  40e948:	cbz	w0, 40e954 <clear@@Base+0xad90>
  40e94c:	mov	w0, #0x2a                  	// #42
  40e950:	bl	410eac <clear@@Base+0xd2e8>
  40e954:	cbz	w22, 40e9b8 <clear@@Base+0xadf4>
  40e958:	adrp	x8, 438000 <PC+0x4800>
  40e95c:	ldr	w8, [x8, #420]
  40e960:	cbnz	w8, 40e974 <clear@@Base+0xadb0>
  40e964:	b	40e9b8 <clear@@Base+0xadf4>
  40e968:	ldrb	w8, [x23, #624]
  40e96c:	tst	w8, #0x3
  40e970:	b.ne	40e9b0 <clear@@Base+0xadec>  // b.any
  40e974:	bl	404860 <clear@@Base+0xc9c>
  40e978:	cmp	w0, #0xa
  40e97c:	b.eq	40e968 <clear@@Base+0xada4>  // b.none
  40e980:	cmp	w0, #0xd
  40e984:	b.eq	40e968 <clear@@Base+0xada4>  // b.none
  40e988:	cmn	w0, #0x1
  40e98c:	b.eq	40e994 <clear@@Base+0xadd0>  // b.none
  40e990:	bl	404d34 <clear@@Base+0x1170>
  40e994:	ldp	x20, x19, [sp, #80]
  40e998:	ldp	x22, x21, [sp, #64]
  40e99c:	ldp	x24, x23, [sp, #48]
  40e9a0:	ldp	x26, x25, [sp, #32]
  40e9a4:	ldp	x28, x27, [sp, #16]
  40e9a8:	ldp	x29, x30, [sp], #96
  40e9ac:	b	4046ec <clear@@Base+0xb28>
  40e9b0:	bl	410f38 <clear@@Base+0xd374>
  40e9b4:	mov	x20, #0xffffffffffffffff    	// #-1
  40e9b8:	mov	x0, x20
  40e9bc:	ldp	x20, x19, [sp, #80]
  40e9c0:	ldp	x22, x21, [sp, #64]
  40e9c4:	ldp	x24, x23, [sp, #48]
  40e9c8:	ldp	x26, x25, [sp, #32]
  40e9cc:	ldp	x28, x27, [sp, #16]
  40e9d0:	ldp	x29, x30, [sp], #96
  40e9d4:	ret
  40e9d8:	stp	x29, x30, [sp, #-96]!
  40e9dc:	stp	x28, x27, [sp, #16]
  40e9e0:	stp	x26, x25, [sp, #32]
  40e9e4:	stp	x24, x23, [sp, #48]
  40e9e8:	stp	x22, x21, [sp, #64]
  40e9ec:	mov	x22, x0
  40e9f0:	adrp	x24, 438000 <PC+0x4800>
  40e9f4:	adrp	x25, 434000 <PC+0x800>
  40e9f8:	adrp	x26, 438000 <PC+0x4800>
  40e9fc:	adrp	x27, 438000 <PC+0x4800>
  40ea00:	adrp	x23, 438000 <PC+0x4800>
  40ea04:	adrp	x21, 438000 <PC+0x4800>
  40ea08:	stp	x20, x19, [sp, #80]
  40ea0c:	mov	x29, sp
  40ea10:	cmp	x22, #0x0
  40ea14:	b.le	40ec28 <clear@@Base+0xb064>
  40ea18:	ldr	w8, [x24, #564]
  40ea1c:	mov	x19, x22
  40ea20:	cmp	w8, #0x2
  40ea24:	b.eq	40ea38 <clear@@Base+0xae74>  // b.none
  40ea28:	bl	418c00 <error@@Base+0x383c>
  40ea2c:	ldr	w8, [x21, #456]
  40ea30:	orr	w8, w8, w0
  40ea34:	cbz	w8, 40ea54 <clear@@Base+0xae90>
  40ea38:	ldrsw	x8, [x25, #2040]
  40ea3c:	mov	w2, #0xffffffff            	// #-1
  40ea40:	mov	x1, x19
  40ea44:	add	x8, x8, x8, lsl #1
  40ea48:	subs	x8, x19, x8
  40ea4c:	csel	x0, xzr, x8, lt  // lt = tstop
  40ea50:	bl	418714 <error@@Base+0x3350>
  40ea54:	sub	x20, x19, #0x1
  40ea58:	mov	x0, x20
  40ea5c:	bl	4049c0 <clear@@Base+0xdfc>
  40ea60:	cbnz	w0, 40ec28 <clear@@Base+0xb064>
  40ea64:	ldr	w8, [x26, #420]
  40ea68:	cbz	w8, 40eac0 <clear@@Base+0xaefc>
  40ea6c:	bl	404860 <clear@@Base+0xc9c>
  40ea70:	bl	404860 <clear@@Base+0xc9c>
  40ea74:	mov	w21, w0
  40ea78:	bl	404d34 <clear@@Base+0x1170>
  40ea7c:	bl	404d34 <clear@@Base+0x1170>
  40ea80:	cmp	w21, #0xd
  40ea84:	b.eq	40eaa0 <clear@@Base+0xaedc>  // b.none
  40ea88:	cmp	w21, #0xa
  40ea8c:	b.eq	40eaa0 <clear@@Base+0xaedc>  // b.none
  40ea90:	b	40eac0 <clear@@Base+0xaefc>
  40ea94:	ldrb	w8, [x27, #624]
  40ea98:	tst	w8, #0x3
  40ea9c:	b.ne	40ec28 <clear@@Base+0xb064>  // b.any
  40eaa0:	bl	404d34 <clear@@Base+0x1170>
  40eaa4:	cmp	w0, #0xa
  40eaa8:	b.eq	40ea94 <clear@@Base+0xaed0>  // b.none
  40eaac:	cmp	w0, #0xd
  40eab0:	b.eq	40ea94 <clear@@Base+0xaed0>  // b.none
  40eab4:	cmn	w0, #0x1
  40eab8:	b.eq	40ec28 <clear@@Base+0xb064>  // b.none
  40eabc:	bl	404860 <clear@@Base+0xc9c>
  40eac0:	ldrb	w8, [x27, #624]
  40eac4:	tst	w8, #0x3
  40eac8:	b.ne	40ec28 <clear@@Base+0xb064>  // b.any
  40eacc:	bl	404d34 <clear@@Base+0x1170>
  40ead0:	cmn	w0, #0x1
  40ead4:	b.eq	40eaec <clear@@Base+0xaf28>  // b.none
  40ead8:	cmp	w0, #0xa
  40eadc:	b.ne	40eac0 <clear@@Base+0xaefc>  // b.any
  40eae0:	bl	4046ec <clear@@Base+0xb28>
  40eae4:	add	x28, x0, #0x1
  40eae8:	b	40eaf4 <clear@@Base+0xaf30>
  40eaec:	bl	4046ec <clear@@Base+0xb28>
  40eaf0:	mov	x28, x0
  40eaf4:	mov	x0, x28
  40eaf8:	bl	4049c0 <clear@@Base+0xdfc>
  40eafc:	cbnz	w0, 40ec28 <clear@@Base+0xb064>
  40eb00:	mov	x25, x23
  40eb04:	bl	40f450 <clear@@Base+0xb88c>
  40eb08:	mov	x0, x28
  40eb0c:	bl	40f488 <clear@@Base+0xb8c4>
  40eb10:	mov	x22, x28
  40eb14:	mov	x0, x22
  40eb18:	bl	4049c0 <clear@@Base+0xdfc>
  40eb1c:	mov	x21, x22
  40eb20:	bl	404860 <clear@@Base+0xc9c>
  40eb24:	cmn	w0, #0x1
  40eb28:	b.eq	40ec28 <clear@@Base+0xb064>  // b.none
  40eb2c:	ldrb	w8, [x27, #624]
  40eb30:	tst	w8, #0x3
  40eb34:	b.ne	40ec28 <clear@@Base+0xb064>  // b.any
  40eb38:	mov	w23, w0
  40eb3c:	cmp	w0, #0xa
  40eb40:	b.eq	40eb6c <clear@@Base+0xafa8>  // b.none
  40eb44:	bl	4046ec <clear@@Base+0xb28>
  40eb48:	sub	x1, x0, #0x1
  40eb4c:	mov	w0, w23
  40eb50:	bl	4100cc <clear@@Base+0xc508>
  40eb54:	cmp	w0, #0x1
  40eb58:	b.ge	40eba4 <clear@@Base+0xafe0>  // b.tcont
  40eb5c:	add	x21, x21, #0x1
  40eb60:	cmp	x21, x19
  40eb64:	b.lt	40eb20 <clear@@Base+0xaf5c>  // b.tstop
  40eb68:	b	40ebe8 <clear@@Base+0xb024>
  40eb6c:	bl	410acc <clear@@Base+0xcf08>
  40eb70:	mov	w8, w0
  40eb74:	mov	w1, wzr
  40eb78:	cmp	w0, #0x1
  40eb7c:	mov	w0, #0x1                   	// #1
  40eb80:	b.lt	40ebf0 <clear@@Base+0xb02c>  // b.tstop
  40eb84:	adrp	x10, 438000 <PC+0x4800>
  40eb88:	ldr	w9, [x25, #472]
  40eb8c:	ldr	w10, [x10, #416]
  40eb90:	mov	x23, x25
  40eb94:	orr	w9, w10, w9
  40eb98:	cbnz	w9, 40ebf4 <clear@@Base+0xb030>
  40eb9c:	add	w23, w8, #0x1
  40eba0:	b	40ebc0 <clear@@Base+0xaffc>
  40eba4:	ldr	w8, [x25, #472]
  40eba8:	cbnz	w8, 40ec14 <clear@@Base+0xb050>
  40ebac:	adrp	x8, 438000 <PC+0x4800>
  40ebb0:	ldr	w8, [x8, #416]
  40ebb4:	mov	w23, w0
  40ebb8:	cmp	w8, #0x1
  40ebbc:	b.ge	40ec14 <clear@@Base+0xb050>  // b.tcont
  40ebc0:	bl	40f8dc <clear@@Base+0xbd18>
  40ebc4:	mov	w22, w23
  40ebc8:	mov	w23, #0x1                   	// #1
  40ebcc:	bl	404d34 <clear@@Base+0x1170>
  40ebd0:	sub	x23, x23, #0x1
  40ebd4:	add	w8, w22, w23
  40ebd8:	cmp	w8, #0x1
  40ebdc:	b.gt	40ebcc <clear@@Base+0xb008>
  40ebe0:	add	x22, x21, x23
  40ebe4:	b	40eb14 <clear@@Base+0xaf50>
  40ebe8:	mov	w0, wzr
  40ebec:	mov	w1, wzr
  40ebf0:	mov	x23, x25
  40ebf4:	mov	w2, wzr
  40ebf8:	bl	410b6c <clear@@Base+0xcfa8>
  40ebfc:	mov	x0, x28
  40ec00:	bl	4175d0 <error@@Base+0x220c>
  40ec04:	adrp	x21, 438000 <PC+0x4800>
  40ec08:	adrp	x25, 434000 <PC+0x800>
  40ec0c:	cbnz	w0, 40ea10 <clear@@Base+0xae4c>
  40ec10:	b	40ec50 <clear@@Base+0xb08c>
  40ec14:	adrp	x8, 438000 <PC+0x4800>
  40ec18:	str	wzr, [x8, #460]
  40ec1c:	mov	w0, #0x1                   	// #1
  40ec20:	mov	w1, #0x1                   	// #1
  40ec24:	b	40ebf0 <clear@@Base+0xb02c>
  40ec28:	bl	410f38 <clear@@Base+0xd374>
  40ec2c:	mov	x22, #0xffffffffffffffff    	// #-1
  40ec30:	mov	x0, x22
  40ec34:	ldp	x20, x19, [sp, #80]
  40ec38:	ldp	x22, x21, [sp, #64]
  40ec3c:	ldp	x24, x23, [sp, #48]
  40ec40:	ldp	x26, x25, [sp, #32]
  40ec44:	ldp	x28, x27, [sp, #16]
  40ec48:	ldp	x29, x30, [sp], #96
  40ec4c:	ret
  40ec50:	cmp	x19, #0x1
  40ec54:	b.lt	40ec30 <clear@@Base+0xb06c>  // b.tstop
  40ec58:	ldr	w8, [x21, #456]
  40ec5c:	cbz	w8, 40ec30 <clear@@Base+0xb06c>
  40ec60:	mov	w2, #0x1                   	// #1
  40ec64:	mov	x0, x28
  40ec68:	mov	x1, x20
  40ec6c:	mov	x3, xzr
  40ec70:	bl	417950 <error@@Base+0x258c>
  40ec74:	cbz	w0, 40ec30 <clear@@Base+0xb06c>
  40ec78:	mov	w0, #0x2a                  	// #42
  40ec7c:	bl	410eac <clear@@Base+0xd2e8>
  40ec80:	b	40ec30 <clear@@Base+0xb06c>
  40ec84:	stp	x29, x30, [sp, #-48]!
  40ec88:	stp	x20, x19, [sp, #32]
  40ec8c:	mov	x19, x0
  40ec90:	cmn	x0, #0x1
  40ec94:	str	x21, [sp, #16]
  40ec98:	mov	x29, sp
  40ec9c:	b.eq	40ed14 <clear@@Base+0xb150>  // b.none
  40eca0:	mov	x0, x19
  40eca4:	bl	4049c0 <clear@@Base+0xdfc>
  40eca8:	cbz	w0, 40ecc0 <clear@@Base+0xb0fc>
  40ecac:	ldp	x20, x19, [sp, #32]
  40ecb0:	ldr	x21, [sp, #16]
  40ecb4:	ldp	x29, x30, [sp], #48
  40ecb8:	ret
  40ecbc:	add	x19, x19, #0x1
  40ecc0:	bl	404860 <clear@@Base+0xc9c>
  40ecc4:	cmn	w0, #0x1
  40ecc8:	b.eq	40ece0 <clear@@Base+0xb11c>  // b.none
  40eccc:	cmp	w0, #0xd
  40ecd0:	b.eq	40ecdc <clear@@Base+0xb118>  // b.none
  40ecd4:	cmp	w0, #0xa
  40ecd8:	b.ne	40ecbc <clear@@Base+0xb0f8>  // b.any
  40ecdc:	bl	404d34 <clear@@Base+0x1170>
  40ece0:	adrp	x8, 430000 <winch@@Base+0x16d5c>
  40ece4:	mov	w20, #0x1                   	// #1
  40ece8:	mov	w21, #0x4801                	// #18433
  40ecec:	str	x19, [x8, #624]
  40ecf0:	b	40ecf8 <clear@@Base+0xb134>
  40ecf4:	sub	x19, x19, #0x1
  40ecf8:	bl	404d34 <clear@@Base+0x1170>
  40ecfc:	add	w8, w0, #0x1
  40ed00:	cmp	w8, #0xe
  40ed04:	b.hi	40ecf4 <clear@@Base+0xb130>  // b.pmore
  40ed08:	lsl	w8, w20, w8
  40ed0c:	tst	w8, w21
  40ed10:	b.eq	40ecf4 <clear@@Base+0xb130>  // b.none
  40ed14:	adrp	x8, 430000 <winch@@Base+0x16d5c>
  40ed18:	str	x19, [x8, #616]
  40ed1c:	ldp	x20, x19, [sp, #32]
  40ed20:	ldr	x21, [sp, #16]
  40ed24:	ldp	x29, x30, [sp], #48
  40ed28:	ret
  40ed2c:	sub	sp, sp, #0x30
  40ed30:	stp	x29, x30, [sp, #16]
  40ed34:	stp	x20, x19, [sp, #32]
  40ed38:	add	x29, sp, #0x10
  40ed3c:	bl	404b50 <clear@@Base+0xf8c>
  40ed40:	cbz	w0, 40ed60 <clear@@Base+0xb19c>
  40ed44:	ldp	x20, x19, [sp, #32]
  40ed48:	ldp	x29, x30, [sp, #16]
  40ed4c:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  40ed50:	add	x0, x0, #0x3c4
  40ed54:	mov	x1, xzr
  40ed58:	add	sp, sp, #0x30
  40ed5c:	b	4153c4 <error@@Base>
  40ed60:	bl	4128a4 <clear@@Base+0xece0>
  40ed64:	bl	4162c4 <error@@Base+0xf00>
  40ed68:	bl	4046ec <clear@@Base+0xb28>
  40ed6c:	mov	x19, x0
  40ed70:	bl	40e9d8 <clear@@Base+0xae14>
  40ed74:	adrp	x20, 438000 <PC+0x4800>
  40ed78:	ldr	w8, [x20, #312]
  40ed7c:	cmn	x0, #0x1
  40ed80:	sub	w1, w8, #0x1
  40ed84:	b.eq	40edc4 <clear@@Base+0xb200>  // b.none
  40ed88:	bl	40edf4 <clear@@Base+0xb230>
  40ed8c:	ldr	w8, [x20, #312]
  40ed90:	sub	w0, w8, #0x1
  40ed94:	bl	416194 <error@@Base+0xdd0>
  40ed98:	cmp	x0, x19
  40ed9c:	b.eq	40ede4 <clear@@Base+0xb220>  // b.none
  40eda0:	mov	x0, sp
  40eda4:	mov	w1, wzr
  40eda8:	bl	4163f4 <error@@Base+0x1030>
  40edac:	bl	4162c4 <error@@Base+0xf00>
  40edb0:	ldr	x0, [sp]
  40edb4:	cmn	x0, #0x1
  40edb8:	b.eq	40edd8 <clear@@Base+0xb214>  // b.none
  40edbc:	ldr	w1, [sp, #8]
  40edc0:	b	40ede0 <clear@@Base+0xb21c>
  40edc4:	ldp	x20, x19, [sp, #32]
  40edc8:	ldp	x29, x30, [sp, #16]
  40edcc:	mov	x0, xzr
  40edd0:	add	sp, sp, #0x30
  40edd4:	b	40edf4 <clear@@Base+0xb230>
  40edd8:	mov	w1, #0x1                   	// #1
  40eddc:	mov	x0, xzr
  40ede0:	bl	40edf4 <clear@@Base+0xb230>
  40ede4:	ldp	x20, x19, [sp, #32]
  40ede8:	ldp	x29, x30, [sp, #16]
  40edec:	add	sp, sp, #0x30
  40edf0:	ret
  40edf4:	stp	x29, x30, [sp, #-48]!
  40edf8:	stp	x20, x19, [sp, #32]
  40edfc:	mov	x19, x0
  40ee00:	mov	w0, w1
  40ee04:	stp	x22, x21, [sp, #16]
  40ee08:	mov	x29, sp
  40ee0c:	bl	4165bc <error@@Base+0x11f8>
  40ee10:	mov	w20, w0
  40ee14:	mov	x0, x19
  40ee18:	bl	4164d4 <error@@Base+0x1110>
  40ee1c:	tbnz	w0, #31, 40ee5c <clear@@Base+0xb298>
  40ee20:	sub	w19, w0, w20
  40ee24:	cmp	w19, #0x1
  40ee28:	b.lt	40ee84 <clear@@Base+0xb2c0>  // b.tstop
  40ee2c:	mov	w0, #0xfffffffe            	// #-2
  40ee30:	bl	416194 <error@@Base+0xdd0>
  40ee34:	mov	x1, x0
  40ee38:	mov	w2, #0x1                   	// #1
  40ee3c:	mov	w0, w19
  40ee40:	mov	w3, wzr
  40ee44:	mov	w4, wzr
  40ee48:	bl	40da24 <clear@@Base+0x9e60>
  40ee4c:	adrp	x8, 438000 <PC+0x4800>
  40ee50:	ldr	w8, [x8, #508]
  40ee54:	cbnz	w8, 40ee94 <clear@@Base+0xb2d0>
  40ee58:	b	40ef40 <clear@@Base+0xb37c>
  40ee5c:	mov	x0, x19
  40ee60:	bl	4049c0 <clear@@Base+0xdfc>
  40ee64:	cbz	w0, 40eea8 <clear@@Base+0xb2e4>
  40ee68:	ldp	x20, x19, [sp, #32]
  40ee6c:	ldp	x22, x21, [sp, #16]
  40ee70:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  40ee74:	add	x0, x0, #0x471
  40ee78:	mov	x1, xzr
  40ee7c:	ldp	x29, x30, [sp], #48
  40ee80:	b	4153c4 <error@@Base>
  40ee84:	tbnz	w19, #31, 40ef14 <clear@@Base+0xb350>
  40ee88:	adrp	x8, 438000 <PC+0x4800>
  40ee8c:	ldr	w8, [x8, #508]
  40ee90:	cbz	w8, 40ef40 <clear@@Base+0xb37c>
  40ee94:	ldp	x20, x19, [sp, #32]
  40ee98:	ldp	x22, x21, [sp, #16]
  40ee9c:	mov	w0, #0x1                   	// #1
  40eea0:	ldp	x29, x30, [sp], #48
  40eea4:	b	4170e4 <error@@Base+0x1d20>
  40eea8:	bl	416194 <error@@Base+0xdd0>
  40eeac:	mov	x21, x0
  40eeb0:	mov	w0, #0xfffffffe            	// #-2
  40eeb4:	bl	416194 <error@@Base+0xdd0>
  40eeb8:	cmn	x21, #0x1
  40eebc:	mov	x22, x0
  40eec0:	b.eq	40ef50 <clear@@Base+0xb38c>  // b.none
  40eec4:	cmp	x21, x19
  40eec8:	b.le	40ef50 <clear@@Base+0xb38c>
  40eecc:	adrp	x22, 438000 <PC+0x4800>
  40eed0:	ldr	w8, [x22, #312]
  40eed4:	sub	w8, w8, #0x1
  40eed8:	cmp	w20, w8
  40eedc:	b.ge	40ef9c <clear@@Base+0xb3d8>  // b.tcont
  40eee0:	mov	x0, x19
  40eee4:	bl	40e66c <clear@@Base+0xaaa8>
  40eee8:	cmn	x0, #0x1
  40eeec:	b.eq	40ef98 <clear@@Base+0xb3d4>  // b.none
  40eef0:	bl	4176f0 <error@@Base+0x232c>
  40eef4:	mov	x19, x0
  40eef8:	cmp	x0, x21
  40eefc:	add	w20, w20, #0x1
  40ef00:	b.lt	40eed0 <clear@@Base+0xb30c>  // b.tstop
  40ef04:	mov	w2, #0x1                   	// #1
  40ef08:	mov	w0, w20
  40ef0c:	mov	x1, x21
  40ef10:	b	40ef2c <clear@@Base+0xb368>
  40ef14:	mov	w0, wzr
  40ef18:	neg	w19, w19
  40ef1c:	bl	416194 <error@@Base+0xdd0>
  40ef20:	mov	x1, x0
  40ef24:	mov	w2, #0x1                   	// #1
  40ef28:	mov	w0, w19
  40ef2c:	mov	w3, wzr
  40ef30:	bl	40de48 <clear@@Base+0xa284>
  40ef34:	adrp	x8, 438000 <PC+0x4800>
  40ef38:	ldr	w8, [x8, #508]
  40ef3c:	cbnz	w8, 40ee94 <clear@@Base+0xb2d0>
  40ef40:	ldp	x20, x19, [sp, #32]
  40ef44:	ldp	x22, x21, [sp, #16]
  40ef48:	ldp	x29, x30, [sp], #48
  40ef4c:	ret
  40ef50:	cmp	w20, #0x1
  40ef54:	b.lt	40ef90 <clear@@Base+0xb3cc>  // b.tstop
  40ef58:	cmn	x22, #0x1
  40ef5c:	b.eq	40efec <clear@@Base+0xb428>  // b.none
  40ef60:	mov	w21, wzr
  40ef64:	cmp	x19, x22
  40ef68:	b.le	40f054 <clear@@Base+0xb490>
  40ef6c:	mov	x0, x19
  40ef70:	bl	40e9d8 <clear@@Base+0xae14>
  40ef74:	mov	x19, x0
  40ef78:	cmn	x0, #0x1
  40ef7c:	b.eq	40f014 <clear@@Base+0xb450>  // b.none
  40ef80:	add	w21, w21, #0x1
  40ef84:	cmp	w20, w21
  40ef88:	b.ne	40ef64 <clear@@Base+0xb3a0>  // b.any
  40ef8c:	b	40f010 <clear@@Base+0xb44c>
  40ef90:	mov	w21, wzr
  40ef94:	b	40f014 <clear@@Base+0xb450>
  40ef98:	mov	x19, #0xffffffffffffffff    	// #-1
  40ef9c:	bl	4128a4 <clear@@Base+0xece0>
  40efa0:	adrp	x8, 438000 <PC+0x4800>
  40efa4:	ldr	w8, [x8, #452]
  40efa8:	cbz	w8, 40efb4 <clear@@Base+0xb3f0>
  40efac:	bl	403ac4 <setlocale@plt+0x1e04>
  40efb0:	b	40efb8 <clear@@Base+0xb3f4>
  40efb4:	bl	403bc4 <clear@@Base>
  40efb8:	adrp	x8, 438000 <PC+0x4800>
  40efbc:	mov	x0, x19
  40efc0:	str	wzr, [x8, #396]
  40efc4:	bl	41628c <error@@Base+0xec8>
  40efc8:	ldr	w8, [x22, #312]
  40efcc:	mov	x1, x19
  40efd0:	ldp	x20, x19, [sp, #32]
  40efd4:	ldp	x22, x21, [sp, #16]
  40efd8:	sub	w0, w8, #0x1
  40efdc:	mov	w2, #0x1                   	// #1
  40efe0:	mov	w3, wzr
  40efe4:	ldp	x29, x30, [sp], #48
  40efe8:	b	40de48 <clear@@Base+0xa284>
  40efec:	mov	w21, wzr
  40eff0:	mov	x0, x19
  40eff4:	bl	40e9d8 <clear@@Base+0xae14>
  40eff8:	mov	x19, x0
  40effc:	cmn	x0, #0x1
  40f000:	b.eq	40f014 <clear@@Base+0xb450>  // b.none
  40f004:	add	w21, w21, #0x1
  40f008:	cmp	w20, w21
  40f00c:	b.ne	40eff0 <clear@@Base+0xb42c>  // b.any
  40f010:	mov	w21, w20
  40f014:	bl	4128a4 <clear@@Base+0xece0>
  40f018:	adrp	x8, 438000 <PC+0x4800>
  40f01c:	adrp	x9, 438000 <PC+0x4800>
  40f020:	adrp	x10, 438000 <PC+0x4800>
  40f024:	ldr	w9, [x9, #312]
  40f028:	str	wzr, [x8, #392]
  40f02c:	str	wzr, [x10, #396]
  40f030:	sub	w4, w20, w21
  40f034:	mov	x1, x19
  40f038:	ldp	x20, x19, [sp, #32]
  40f03c:	ldp	x22, x21, [sp, #16]
  40f040:	sub	w0, w9, #0x1
  40f044:	mov	w2, #0x1                   	// #1
  40f048:	mov	w3, wzr
  40f04c:	ldp	x29, x30, [sp], #48
  40f050:	b	40da24 <clear@@Base+0x9e60>
  40f054:	adrp	x8, 438000 <PC+0x4800>
  40f058:	ldr	w8, [x8, #312]
  40f05c:	mvn	w9, w20
  40f060:	mov	w2, #0x1                   	// #1
  40f064:	mov	x1, x22
  40f068:	add	w8, w8, w9
  40f06c:	add	w0, w8, w21
  40f070:	b	40ee40 <clear@@Base+0xb27c>
  40f074:	sub	sp, sp, #0x20
  40f078:	mov	x0, sp
  40f07c:	mov	w1, wzr
  40f080:	stp	x29, x30, [sp, #16]
  40f084:	add	x29, sp, #0x10
  40f088:	bl	4163f4 <error@@Base+0x1030>
  40f08c:	bl	4162c4 <error@@Base+0xf00>
  40f090:	ldr	x0, [sp]
  40f094:	cmn	x0, #0x1
  40f098:	b.eq	40f0b0 <clear@@Base+0xb4ec>  // b.none
  40f09c:	ldr	w1, [sp, #8]
  40f0a0:	bl	40edf4 <clear@@Base+0xb230>
  40f0a4:	ldp	x29, x30, [sp, #16]
  40f0a8:	add	sp, sp, #0x20
  40f0ac:	ret
  40f0b0:	mov	w1, #0x1                   	// #1
  40f0b4:	mov	x0, xzr
  40f0b8:	bl	40edf4 <clear@@Base+0xb230>
  40f0bc:	ldp	x29, x30, [sp, #16]
  40f0c0:	add	sp, sp, #0x20
  40f0c4:	ret
  40f0c8:	stp	x29, x30, [sp, #-32]!
  40f0cc:	stp	x20, x19, [sp, #16]
  40f0d0:	mov	x29, sp
  40f0d4:	bl	404c68 <clear@@Base+0x10a4>
  40f0d8:	cbz	w0, 40f0f4 <clear@@Base+0xb530>
  40f0dc:	ldp	x20, x19, [sp, #16]
  40f0e0:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  40f0e4:	add	x0, x0, #0x3df
  40f0e8:	mov	x1, xzr
  40f0ec:	ldp	x29, x30, [sp], #32
  40f0f0:	b	4153c4 <error@@Base>
  40f0f4:	bl	4046ec <clear@@Base+0xb28>
  40f0f8:	subs	x20, x0, #0x1
  40f0fc:	b.lt	40f158 <clear@@Base+0xb594>  // b.tstop
  40f100:	adrp	x8, 438000 <PC+0x4800>
  40f104:	ldr	w8, [x8, #312]
  40f108:	mov	x0, x20
  40f10c:	sub	w19, w8, #0x1
  40f110:	bl	4049c0 <clear@@Base+0xdfc>
  40f114:	cbz	w0, 40f148 <clear@@Base+0xb584>
  40f118:	adrp	x8, 438000 <PC+0x4800>
  40f11c:	ldr	w8, [x8, #508]
  40f120:	cbz	w8, 40f12c <clear@@Base+0xb568>
  40f124:	mov	x0, x20
  40f128:	bl	40ec84 <clear@@Base+0xb0c0>
  40f12c:	mov	x0, x20
  40f130:	mov	w1, w19
  40f134:	ldp	x20, x19, [sp, #16]
  40f138:	ldp	x29, x30, [sp], #32
  40f13c:	b	40edf4 <clear@@Base+0xb230>
  40f140:	cmp	w0, #0xa
  40f144:	b.eq	40f164 <clear@@Base+0xb5a0>  // b.none
  40f148:	bl	404d34 <clear@@Base+0x1170>
  40f14c:	cmn	w0, #0x1
  40f150:	b.ne	40f140 <clear@@Base+0xb57c>  // b.any
  40f154:	b	40f168 <clear@@Base+0xb5a4>
  40f158:	ldp	x20, x19, [sp, #16]
  40f15c:	ldp	x29, x30, [sp], #32
  40f160:	ret
  40f164:	bl	404860 <clear@@Base+0xc9c>
  40f168:	bl	4046ec <clear@@Base+0xb28>
  40f16c:	mov	x20, x0
  40f170:	adrp	x8, 438000 <PC+0x4800>
  40f174:	ldr	w8, [x8, #508]
  40f178:	cbnz	w8, 40f124 <clear@@Base+0xb560>
  40f17c:	b	40f12c <clear@@Base+0xb568>
  40f180:	stp	x29, x30, [sp, #-32]!
  40f184:	stp	x20, x19, [sp, #16]
  40f188:	mov	x29, sp
  40f18c:	mov	w19, w1
  40f190:	mov	x20, x0
  40f194:	bl	4049c0 <clear@@Base+0xdfc>
  40f198:	cbz	w0, 40f1cc <clear@@Base+0xb608>
  40f19c:	adrp	x8, 438000 <PC+0x4800>
  40f1a0:	ldr	w8, [x8, #508]
  40f1a4:	cbz	w8, 40f1b0 <clear@@Base+0xb5ec>
  40f1a8:	mov	x0, x20
  40f1ac:	bl	40ec84 <clear@@Base+0xb0c0>
  40f1b0:	mov	x0, x20
  40f1b4:	mov	w1, w19
  40f1b8:	ldp	x20, x19, [sp, #16]
  40f1bc:	ldp	x29, x30, [sp], #32
  40f1c0:	b	40edf4 <clear@@Base+0xb230>
  40f1c4:	cmp	w0, #0xa
  40f1c8:	b.eq	40f1dc <clear@@Base+0xb618>  // b.none
  40f1cc:	bl	404d34 <clear@@Base+0x1170>
  40f1d0:	cmn	w0, #0x1
  40f1d4:	b.ne	40f1c4 <clear@@Base+0xb600>  // b.any
  40f1d8:	b	40f1e0 <clear@@Base+0xb61c>
  40f1dc:	bl	404860 <clear@@Base+0xc9c>
  40f1e0:	bl	4046ec <clear@@Base+0xb28>
  40f1e4:	mov	x20, x0
  40f1e8:	adrp	x8, 438000 <PC+0x4800>
  40f1ec:	ldr	w8, [x8, #508]
  40f1f0:	cbnz	w8, 40f1a8 <clear@@Base+0xb5e4>
  40f1f4:	b	40f1b0 <clear@@Base+0xb5ec>
  40f1f8:	sub	sp, sp, #0x30
  40f1fc:	stp	x29, x30, [sp, #16]
  40f200:	stp	x20, x19, [sp, #32]
  40f204:	add	x29, sp, #0x10
  40f208:	mov	x19, x0
  40f20c:	bl	411e30 <clear@@Base+0xe26c>
  40f210:	cmn	x0, #0x1
  40f214:	b.eq	40f224 <clear@@Base+0xb660>  // b.none
  40f218:	mov	x20, x0
  40f21c:	bl	4049c0 <clear@@Base+0xdfc>
  40f220:	cbz	w0, 40f248 <clear@@Base+0xb684>
  40f224:	cmp	x19, #0x1
  40f228:	b.gt	40f234 <clear@@Base+0xb670>
  40f22c:	bl	404cc0 <clear@@Base+0x10fc>
  40f230:	cbz	w0, 40f27c <clear@@Base+0xb6b8>
  40f234:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  40f238:	add	x0, x0, #0x41e
  40f23c:	add	x1, sp, #0x8
  40f240:	str	x19, [sp, #8]
  40f244:	b	40f298 <clear@@Base+0xb6d4>
  40f248:	adrp	x8, 438000 <PC+0x4800>
  40f24c:	ldr	w8, [x8, #508]
  40f250:	cbz	w8, 40f25c <clear@@Base+0xb698>
  40f254:	mov	x0, x20
  40f258:	bl	40ec84 <clear@@Base+0xb0c0>
  40f25c:	adrp	x8, 438000 <PC+0x4800>
  40f260:	ldr	w1, [x8, #492]
  40f264:	mov	x0, x20
  40f268:	bl	40edf4 <clear@@Base+0xb230>
  40f26c:	ldp	x20, x19, [sp, #32]
  40f270:	ldp	x29, x30, [sp, #16]
  40f274:	add	sp, sp, #0x30
  40f278:	ret
  40f27c:	bl	4046ec <clear@@Base+0xb28>
  40f280:	adrp	x8, 438000 <PC+0x4800>
  40f284:	ldr	w1, [x8, #492]
  40f288:	bl	40edf4 <clear@@Base+0xb230>
  40f28c:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  40f290:	add	x0, x0, #0x3fd
  40f294:	mov	x1, xzr
  40f298:	bl	4153c4 <error@@Base>
  40f29c:	ldp	x20, x19, [sp, #32]
  40f2a0:	ldp	x29, x30, [sp, #16]
  40f2a4:	add	sp, sp, #0x30
  40f2a8:	ret
  40f2ac:	stp	x29, x30, [sp, #-48]!
  40f2b0:	str	x21, [sp, #16]
  40f2b4:	stp	x20, x19, [sp, #32]
  40f2b8:	mov	x29, sp
  40f2bc:	mov	x19, x1
  40f2c0:	mov	w20, w0
  40f2c4:	bl	4046a0 <clear@@Base+0xadc>
  40f2c8:	cmn	x0, #0x1
  40f2cc:	b.eq	40f350 <clear@@Base+0xb78c>  // b.none
  40f2d0:	bl	4046a0 <clear@@Base+0xadc>
  40f2d4:	cmn	x0, #0x1
  40f2d8:	b.eq	40f370 <clear@@Base+0xb7ac>  // b.none
  40f2dc:	mov	w1, w20
  40f2e0:	mov	x2, x19
  40f2e4:	mov	x21, x0
  40f2e8:	bl	414dc4 <clear@@Base+0x11200>
  40f2ec:	adrp	x8, 438000 <PC+0x4800>
  40f2f0:	ldr	w19, [x8, #492]
  40f2f4:	sub	x8, x21, #0x1
  40f2f8:	cmp	x0, x21
  40f2fc:	csel	x20, x0, x8, lt  // lt = tstop
  40f300:	mov	x0, x20
  40f304:	bl	4049c0 <clear@@Base+0xdfc>
  40f308:	cbz	w0, 40f340 <clear@@Base+0xb77c>
  40f30c:	adrp	x8, 438000 <PC+0x4800>
  40f310:	ldr	w8, [x8, #508]
  40f314:	cbz	w8, 40f320 <clear@@Base+0xb75c>
  40f318:	mov	x0, x20
  40f31c:	bl	40ec84 <clear@@Base+0xb0c0>
  40f320:	mov	x0, x20
  40f324:	mov	w1, w19
  40f328:	ldp	x20, x19, [sp, #32]
  40f32c:	ldr	x21, [sp, #16]
  40f330:	ldp	x29, x30, [sp], #48
  40f334:	b	40edf4 <clear@@Base+0xb230>
  40f338:	cmp	w0, #0xa
  40f33c:	b.eq	40f38c <clear@@Base+0xb7c8>  // b.none
  40f340:	bl	404d34 <clear@@Base+0x1170>
  40f344:	cmn	w0, #0x1
  40f348:	b.ne	40f338 <clear@@Base+0xb774>  // b.any
  40f34c:	b	40f390 <clear@@Base+0xb7cc>
  40f350:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  40f354:	add	x0, x0, #0x43c
  40f358:	mov	x1, xzr
  40f35c:	bl	415b1c <error@@Base+0x758>
  40f360:	bl	404b50 <clear@@Base+0xf8c>
  40f364:	bl	4046a0 <clear@@Base+0xadc>
  40f368:	cmn	x0, #0x1
  40f36c:	b.ne	40f2dc <clear@@Base+0xb718>  // b.any
  40f370:	ldp	x20, x19, [sp, #32]
  40f374:	ldr	x21, [sp, #16]
  40f378:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  40f37c:	add	x0, x0, #0x457
  40f380:	mov	x1, xzr
  40f384:	ldp	x29, x30, [sp], #48
  40f388:	b	4153c4 <error@@Base>
  40f38c:	bl	404860 <clear@@Base+0xc9c>
  40f390:	bl	4046ec <clear@@Base+0xb28>
  40f394:	mov	x20, x0
  40f398:	adrp	x8, 438000 <PC+0x4800>
  40f39c:	ldr	w8, [x8, #508]
  40f3a0:	cbnz	w8, 40f318 <clear@@Base+0xb754>
  40f3a4:	b	40f320 <clear@@Base+0xb75c>
  40f3a8:	stp	x29, x30, [sp, #-32]!
  40f3ac:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  40f3b0:	add	x0, x0, #0x493
  40f3b4:	stp	x20, x19, [sp, #16]
  40f3b8:	mov	x29, sp
  40f3bc:	bl	40b43c <clear@@Base+0x7878>
  40f3c0:	adrp	x19, 434000 <PC+0x800>
  40f3c4:	str	x0, [x19, #2624]
  40f3c8:	bl	40b4c0 <clear@@Base+0x78fc>
  40f3cc:	cbz	w0, 40f3dc <clear@@Base+0xb818>
  40f3d0:	adrp	x8, 41a000 <winch@@Base+0xd5c>
  40f3d4:	add	x8, x8, #0x418
  40f3d8:	str	x8, [x19, #2624]
  40f3dc:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  40f3e0:	add	x0, x0, #0x4a4
  40f3e4:	bl	40b43c <clear@@Base+0x7878>
  40f3e8:	adrp	x19, 434000 <PC+0x800>
  40f3ec:	str	x0, [x19, #2632]
  40f3f0:	bl	40b4c0 <clear@@Base+0x78fc>
  40f3f4:	cbz	w0, 40f404 <clear@@Base+0xb840>
  40f3f8:	adrp	x8, 41e000 <winch@@Base+0x4d5c>
  40f3fc:	add	x8, x8, #0x4b5
  40f400:	str	x8, [x19, #2632]
  40f404:	mov	w0, #0x400                 	// #1024
  40f408:	mov	w1, #0x1                   	// #1
  40f40c:	mov	w19, #0x400                 	// #1024
  40f410:	bl	402244 <setlocale@plt+0x584>
  40f414:	adrp	x20, 434000 <PC+0x800>
  40f418:	add	x20, x20, #0xa50
  40f41c:	str	x0, [x20]
  40f420:	mov	w0, #0x400                 	// #1024
  40f424:	mov	w1, #0x1                   	// #1
  40f428:	bl	402244 <setlocale@plt+0x584>
  40f42c:	adrp	x8, 434000 <PC+0x800>
  40f430:	str	x0, [x20, #8]
  40f434:	str	w19, [x8, #2040]
  40f438:	ldp	x20, x19, [sp, #16]
  40f43c:	ldp	x29, x30, [sp], #32
  40f440:	ret
  40f444:	cmp	x0, #0x80
  40f448:	cset	w0, cc  // cc = lo, ul, last
  40f44c:	ret
  40f450:	adrp	x9, 438000 <PC+0x4800>
  40f454:	ldr	w9, [x9, #456]
  40f458:	adrp	x8, 434000 <PC+0x800>
  40f45c:	add	x8, x8, #0xa00
  40f460:	movi	v0.2d, #0x0
  40f464:	cmp	w9, #0x0
  40f468:	cset	w9, ne  // ne = any
  40f46c:	lsl	w9, w9, #1
  40f470:	stur	q0, [x8, #12]
  40f474:	stur	q0, [x8, #28]
  40f478:	strb	wzr, [x8]
  40f47c:	strb	wzr, [x8, #8]
  40f480:	str	w9, [x8, #44]
  40f484:	ret
  40f488:	sub	sp, sp, #0x50
  40f48c:	stp	x22, x21, [sp, #48]
  40f490:	adrp	x22, 438000 <PC+0x4800>
  40f494:	ldr	w8, [x22, #436]
  40f498:	stp	x20, x19, [sp, #64]
  40f49c:	mov	x20, x0
  40f4a0:	stp	x29, x30, [sp, #32]
  40f4a4:	cmp	w8, #0x2
  40f4a8:	add	x29, sp, #0x20
  40f4ac:	b.ne	40f4c0 <clear@@Base+0xb8fc>  // b.any
  40f4b0:	mov	x0, x20
  40f4b4:	bl	411b7c <clear@@Base+0xdfb8>
  40f4b8:	mov	x19, x0
  40f4bc:	b	40f4c4 <clear@@Base+0xb900>
  40f4c0:	mov	x19, xzr
  40f4c4:	adrp	x8, 438000 <PC+0x4800>
  40f4c8:	ldr	w8, [x8, #456]
  40f4cc:	adrp	x21, 434000 <PC+0x800>
  40f4d0:	add	x21, x21, #0xa0c
  40f4d4:	cbz	w8, 40f54c <clear@@Base+0xb988>
  40f4d8:	mov	x0, x20
  40f4dc:	bl	412a1c <clear@@Base+0xee58>
  40f4e0:	tst	w0, #0xff
  40f4e4:	mov	w8, #0x40                  	// #64
  40f4e8:	b.ne	40f514 <clear@@Base+0xb950>  // b.any
  40f4ec:	adrp	x10, 430000 <winch@@Base+0x16d5c>
  40f4f0:	adrp	x9, 430000 <winch@@Base+0x16d5c>
  40f4f4:	ldr	x10, [x10, #624]
  40f4f8:	ldr	x9, [x9, #616]
  40f4fc:	mov	x11, #0xffffffffffffffff    	// #-1
  40f500:	mov	w0, #0x20                  	// #32
  40f504:	cmp	x10, x20
  40f508:	ccmp	x9, x20, #0x0, ge  // ge = tcont
  40f50c:	ccmp	x9, x11, #0x4, le
  40f510:	csel	w8, wzr, w8, eq  // eq = none
  40f514:	ldrsw	x9, [x21]
  40f518:	ldur	x10, [x21, #68]
  40f51c:	add	x12, x9, #0x1
  40f520:	strb	w0, [x10, x9]
  40f524:	ldur	x11, [x21, #76]
  40f528:	add	w13, w9, #0x2
  40f52c:	strb	w8, [x11, x9]
  40f530:	ldr	w8, [x21, #4]
  40f534:	mov	w9, #0x20                  	// #32
  40f538:	str	w13, [x21]
  40f53c:	strb	w9, [x10, x12]
  40f540:	add	w8, w8, #0x2
  40f544:	strb	wzr, [x11, x12]
  40f548:	str	w8, [x21, #4]
  40f54c:	ldr	w8, [x22, #436]
  40f550:	cmp	w8, #0x2
  40f554:	b.ne	40f644 <clear@@Base+0xba80>  // b.any
  40f558:	add	x1, sp, #0x8
  40f55c:	mov	x0, x19
  40f560:	bl	415210 <clear@@Base+0x1164c>
  40f564:	add	x0, sp, #0x8
  40f568:	bl	401830 <strlen@plt>
  40f56c:	mov	w12, #0x7                   	// #7
  40f570:	sub	w8, w12, w0
  40f574:	cmp	w0, #0x7
  40f578:	csel	w8, w8, wzr, lt  // lt = tstop
  40f57c:	cmp	w8, #0x1
  40f580:	b.lt	40f618 <clear@@Base+0xba54>  // b.tstop
  40f584:	ldur	x9, [x21, #68]
  40f588:	ldur	x10, [x21, #76]
  40f58c:	ldp	w13, w11, [x21]
  40f590:	cmp	w0, #0x7
  40f594:	mvn	w14, w0
  40f598:	csel	w12, w0, w12, gt
  40f59c:	add	w12, w12, w14
  40f5a0:	sxtw	x13, w13
  40f5a4:	cmp	w12, #0x6
  40f5a8:	b.ls	40f5e8 <clear@@Base+0xba24>  // b.plast
  40f5ac:	cmp	w0, #0x7
  40f5b0:	mov	w16, #0x7                   	// #7
  40f5b4:	mvn	w14, w0
  40f5b8:	csel	w16, w0, w16, gt
  40f5bc:	add	w14, w16, w14
  40f5c0:	add	x14, x14, x13
  40f5c4:	add	x14, x14, #0x1
  40f5c8:	add	x15, x9, x13
  40f5cc:	add	x16, x10, x14
  40f5d0:	cmp	x15, x16
  40f5d4:	b.cs	40f860 <clear@@Base+0xbc9c>  // b.hs, b.nlast
  40f5d8:	add	x14, x9, x14
  40f5dc:	add	x15, x10, x13
  40f5e0:	cmp	x15, x14
  40f5e4:	b.cs	40f860 <clear@@Base+0xbc9c>  // b.hs, b.nlast
  40f5e8:	mov	w12, wzr
  40f5ec:	mov	w14, #0x20                  	// #32
  40f5f0:	mov	x15, x13
  40f5f4:	add	x13, x15, #0x1
  40f5f8:	add	w12, w12, #0x1
  40f5fc:	strb	w14, [x9, x15]
  40f600:	strb	wzr, [x10, x15]
  40f604:	cmp	w12, w8
  40f608:	add	w11, w11, #0x1
  40f60c:	mov	x15, x13
  40f610:	b.lt	40f5f4 <clear@@Base+0xba30>  // b.tstop
  40f614:	stp	w13, w11, [x21]
  40f618:	cmp	w0, #0x0
  40f61c:	b.le	40f660 <clear@@Base+0xba9c>
  40f620:	ldur	x9, [x21, #68]
  40f624:	ldur	x10, [x21, #76]
  40f628:	ldp	w13, w11, [x21]
  40f62c:	and	x12, x0, #0xffffffff
  40f630:	sxtw	x13, w13
  40f634:	cmp	x12, #0x1f
  40f638:	b.hi	40f670 <clear@@Base+0xbaac>  // b.pmore
  40f63c:	mov	x14, xzr
  40f640:	b	40f728 <clear@@Base+0xbb64>
  40f644:	adrp	x8, 434000 <PC+0x800>
  40f648:	add	x8, x8, #0xa10
  40f64c:	ldr	w9, [x8]
  40f650:	ldr	w8, [x8, #28]
  40f654:	cmp	w9, w8
  40f658:	b.lt	40f798 <clear@@Base+0xbbd4>  // b.tstop
  40f65c:	b	40f84c <clear@@Base+0xbc88>
  40f660:	ldur	x9, [x21, #68]
  40f664:	ldur	x10, [x21, #76]
  40f668:	ldp	w15, w11, [x21]
  40f66c:	b	40f75c <clear@@Base+0xbb98>
  40f670:	add	x16, x12, x13
  40f674:	add	x15, x9, x13
  40f678:	add	x2, x10, x16
  40f67c:	add	x18, x10, x13
  40f680:	add	x1, sp, #0x8
  40f684:	add	x17, x9, x16
  40f688:	cmp	x15, x2
  40f68c:	add	x16, x1, x12
  40f690:	cset	w3, cc  // cc = lo, ul, last
  40f694:	cmp	x18, x17
  40f698:	cset	w4, cc  // cc = lo, ul, last
  40f69c:	cmp	x15, x16
  40f6a0:	cset	w15, cc  // cc = lo, ul, last
  40f6a4:	cmp	x1, x17
  40f6a8:	cset	w17, cc  // cc = lo, ul, last
  40f6ac:	cmp	x18, x16
  40f6b0:	cset	w16, cc  // cc = lo, ul, last
  40f6b4:	cmp	x1, x2
  40f6b8:	mov	x14, xzr
  40f6bc:	and	w3, w3, w4
  40f6c0:	cset	w18, cc  // cc = lo, ul, last
  40f6c4:	tbnz	w3, #0, 40f728 <clear@@Base+0xbb64>
  40f6c8:	and	w15, w15, w17
  40f6cc:	tbnz	w15, #0, 40f728 <clear@@Base+0xbb64>
  40f6d0:	and	w15, w16, w18
  40f6d4:	tbnz	w15, #0, 40f728 <clear@@Base+0xbb64>
  40f6d8:	and	x16, x0, #0x1f
  40f6dc:	add	x15, x13, #0x10
  40f6e0:	add	x18, sp, #0x8
  40f6e4:	sub	x14, x12, x16
  40f6e8:	add	x17, x9, x15
  40f6ec:	add	x18, x18, #0x10
  40f6f0:	add	x1, x10, x15
  40f6f4:	add	x15, x14, x13
  40f6f8:	movi	v0.16b, #0x2
  40f6fc:	mov	x13, x14
  40f700:	ldp	q1, q2, [x18, #-16]
  40f704:	subs	x13, x13, #0x20
  40f708:	add	x18, x18, #0x20
  40f70c:	stp	q1, q2, [x17, #-16]
  40f710:	stp	q0, q0, [x1, #-16]
  40f714:	add	x17, x17, #0x20
  40f718:	add	x1, x1, #0x20
  40f71c:	b.ne	40f700 <clear@@Base+0xbb3c>  // b.any
  40f720:	mov	x13, x15
  40f724:	cbz	x16, 40f754 <clear@@Base+0xbb90>
  40f728:	add	x15, sp, #0x8
  40f72c:	sub	x12, x12, x14
  40f730:	add	x14, x15, x14
  40f734:	mov	w16, #0x2                   	// #2
  40f738:	ldrb	w17, [x14], #1
  40f73c:	add	x15, x13, #0x1
  40f740:	subs	x12, x12, #0x1
  40f744:	strb	w17, [x9, x13]
  40f748:	strb	w16, [x10, x13]
  40f74c:	mov	x13, x15
  40f750:	b.ne	40f738 <clear@@Base+0xbb74>  // b.any
  40f754:	add	w11, w11, w0
  40f758:	stp	w15, w11, [x21]
  40f75c:	add	w12, w15, #0x1
  40f760:	sxtw	x13, w15
  40f764:	mov	w14, #0x20                  	// #32
  40f768:	str	w12, [x21]
  40f76c:	strb	w14, [x9, x13]
  40f770:	strb	wzr, [x10, x13]
  40f774:	ldr	w10, [x21, #32]
  40f778:	add	w8, w0, w8
  40f77c:	add	w9, w11, #0x1
  40f780:	str	w9, [x21, #4]
  40f784:	add	w8, w8, w10
  40f788:	add	w8, w8, #0x1
  40f78c:	str	w8, [x21, #32]
  40f790:	cmp	w9, w8
  40f794:	b.ge	40f84c <clear@@Base+0xbc88>  // b.tcont
  40f798:	ldur	x10, [x21, #68]
  40f79c:	ldur	x11, [x21, #76]
  40f7a0:	ldrsw	x12, [x21]
  40f7a4:	mvn	w13, w9
  40f7a8:	add	w13, w8, w13
  40f7ac:	cmp	w13, #0x1f
  40f7b0:	b.cc	40f824 <clear@@Base+0xbc60>  // b.lo, b.ul, b.last
  40f7b4:	add	x14, x12, x13
  40f7b8:	add	x14, x14, #0x1
  40f7bc:	add	x15, x10, x12
  40f7c0:	add	x16, x11, x14
  40f7c4:	cmp	x15, x16
  40f7c8:	b.cs	40f7dc <clear@@Base+0xbc18>  // b.hs, b.nlast
  40f7cc:	add	x14, x10, x14
  40f7d0:	add	x15, x11, x12
  40f7d4:	cmp	x15, x14
  40f7d8:	b.cc	40f824 <clear@@Base+0xbc60>  // b.lo, b.ul, b.last
  40f7dc:	add	x13, x13, #0x1
  40f7e0:	add	x16, x12, #0x10
  40f7e4:	and	x14, x13, #0x1ffffffe0
  40f7e8:	movi	v0.16b, #0x20
  40f7ec:	add	x15, x10, x16
  40f7f0:	add	x16, x11, x16
  40f7f4:	add	x12, x14, x12
  40f7f8:	add	w9, w9, w14
  40f7fc:	movi	v1.2d, #0x0
  40f800:	mov	x17, x14
  40f804:	stp	q0, q0, [x15, #-16]
  40f808:	stp	q1, q1, [x16, #-16]
  40f80c:	add	x15, x15, #0x20
  40f810:	subs	x17, x17, #0x20
  40f814:	add	x16, x16, #0x20
  40f818:	b.ne	40f804 <clear@@Base+0xbc40>  // b.any
  40f81c:	cmp	x13, x14
  40f820:	b.eq	40f848 <clear@@Base+0xbc84>  // b.none
  40f824:	mov	w13, #0x20                  	// #32
  40f828:	mov	x14, x12
  40f82c:	add	x12, x14, #0x1
  40f830:	add	w9, w9, #0x1
  40f834:	strb	w13, [x10, x14]
  40f838:	cmp	w9, w8
  40f83c:	strb	wzr, [x11, x14]
  40f840:	mov	x14, x12
  40f844:	b.lt	40f82c <clear@@Base+0xbc68>  // b.tstop
  40f848:	stp	w12, w9, [x21]
  40f84c:	ldp	x20, x19, [sp, #64]
  40f850:	ldp	x22, x21, [sp, #48]
  40f854:	ldp	x29, x30, [sp, #32]
  40f858:	add	sp, sp, #0x50
  40f85c:	ret
  40f860:	add	x14, x12, #0x1
  40f864:	movi	v0.2d, #0x0
  40f868:	add	x15, x13, #0x4
  40f86c:	and	x12, x14, #0x1fffffff8
  40f870:	movi	v1.2d, #0x0
  40f874:	movi	v2.8b, #0x20
  40f878:	movi	v3.4s, #0x1
  40f87c:	mov	v0.s[0], w11
  40f880:	add	x11, x9, x15
  40f884:	add	x15, x10, x15
  40f888:	add	x13, x12, x13
  40f88c:	mov	x16, x12
  40f890:	movi	v4.2d, #0x0
  40f894:	fmov	w17, s2
  40f898:	dup	v5.2s, w17
  40f89c:	fmov	w17, s1
  40f8a0:	dup	v6.2s, w17
  40f8a4:	add	v0.4s, v0.4s, v3.4s
  40f8a8:	add	v4.4s, v4.4s, v3.4s
  40f8ac:	subs	x16, x16, #0x8
  40f8b0:	stur	d5, [x11, #-4]
  40f8b4:	stur	d6, [x15, #-4]
  40f8b8:	add	x11, x11, #0x8
  40f8bc:	add	x15, x15, #0x8
  40f8c0:	b.ne	40f894 <clear@@Base+0xbcd0>  // b.any
  40f8c4:	add	v0.4s, v4.4s, v0.4s
  40f8c8:	addv	s0, v0.4s
  40f8cc:	cmp	x14, x12
  40f8d0:	fmov	w11, s0
  40f8d4:	b.ne	40f5ec <clear@@Base+0xba28>  // b.any
  40f8d8:	b	40f614 <clear@@Base+0xba50>
  40f8dc:	adrp	x8, 434000 <PC+0x800>
  40f8e0:	ldr	w0, [x8, #2576]
  40f8e4:	b	40f8e8 <clear@@Base+0xbd24>
  40f8e8:	sub	sp, sp, #0x90
  40f8ec:	adrp	x9, 434000 <PC+0x800>
  40f8f0:	add	x9, x9, #0xa0c
  40f8f4:	stp	x26, x25, [sp, #80]
  40f8f8:	stp	x22, x21, [sp, #112]
  40f8fc:	ldr	w26, [x9, #32]
  40f900:	ldp	w21, w8, [x9]
  40f904:	stp	x29, x30, [sp, #48]
  40f908:	stp	x28, x27, [sp, #64]
  40f90c:	add	x29, sp, #0x30
  40f910:	sub	w8, w8, w26
  40f914:	cmp	w8, w0
  40f918:	csel	w8, w8, w0, lt  // lt = tstop
  40f91c:	sub	w9, w21, w26
  40f920:	cmp	w8, w9
  40f924:	csel	w8, w9, w8, gt
  40f928:	mov	w27, wzr
  40f92c:	stp	x24, x23, [sp, #96]
  40f930:	stp	x20, x19, [sp, #128]
  40f934:	stur	w8, [x29, #-4]
  40f938:	tbnz	w8, #31, 40fdec <clear@@Base+0xc228>
  40f93c:	cmp	w21, w26
  40f940:	b.le	40fdec <clear@@Base+0xc228>
  40f944:	mov	x20, xzr
  40f948:	mov	w27, wzr
  40f94c:	mov	w25, w26
  40f950:	sxtw	x8, w25
  40f954:	str	x8, [sp, #24]
  40f958:	sub	x8, x8, #0x1
  40f95c:	stur	x8, [x29, #-16]
  40f960:	adrp	x8, 434000 <PC+0x800>
  40f964:	ldr	x9, [x8, #2640]
  40f968:	sxtw	x28, w26
  40f96c:	adrp	x8, 438000 <PC+0x4800>
  40f970:	ldr	w8, [x8, #528]
  40f974:	ldrb	w0, [x9, x28]
  40f978:	stur	w27, [x29, #-8]
  40f97c:	cmp	w8, #0x2
  40f980:	sxtb	w8, w0
  40f984:	b.ne	40f994 <clear@@Base+0xbdd0>  // b.any
  40f988:	orr	w10, w0, #0x80
  40f98c:	cmp	w10, #0x9b
  40f990:	b.eq	40fcf8 <clear@@Base+0xc134>  // b.none
  40f994:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  40f998:	ldr	w9, [x9, #3496]
  40f99c:	tbz	w8, #31, 40f9fc <clear@@Base+0xbe38>
  40f9a0:	cbz	w9, 40f9fc <clear@@Base+0xbe38>
  40f9a4:	mov	w0, w8
  40f9a8:	bl	405c58 <clear@@Base+0x2094>
  40f9ac:	adrp	x8, 434000 <PC+0x800>
  40f9b0:	ldr	w21, [x8, #2572]
  40f9b4:	add	w24, w0, w26
  40f9b8:	cmp	w24, w21
  40f9bc:	b.gt	40fe08 <clear@@Base+0xc244>
  40f9c0:	adrp	x8, 434000 <PC+0x800>
  40f9c4:	ldr	x8, [x8, #2640]
  40f9c8:	mov	w22, w0
  40f9cc:	add	x0, x8, x28
  40f9d0:	bl	405e0c <clear@@Base+0x2248>
  40f9d4:	mov	x19, x0
  40f9d8:	bl	40605c <clear@@Base+0x2498>
  40f9dc:	cbnz	w0, 40f9f0 <clear@@Base+0xbe2c>
  40f9e0:	mov	x0, x20
  40f9e4:	mov	x1, x19
  40f9e8:	bl	4061ec <clear@@Base+0x2628>
  40f9ec:	cbz	w0, 40fc90 <clear@@Base+0xc0cc>
  40f9f0:	ldur	w8, [x29, #-4]
  40f9f4:	mov	w23, wzr
  40f9f8:	b	40fa40 <clear@@Base+0xbe7c>
  40f9fc:	cmp	w8, #0x8
  40fa00:	b.ne	40fa20 <clear@@Base+0xbe5c>  // b.any
  40fa04:	cbz	w9, 40fa30 <clear@@Base+0xbe6c>
  40fa08:	mov	x0, x20
  40fa0c:	bl	406168 <clear@@Base+0x25a4>
  40fa10:	cmp	w0, #0x0
  40fa14:	mov	w8, #0xfffffffe            	// #-2
  40fa18:	cinc	w23, w8, eq  // eq = none
  40fa1c:	b	40fa34 <clear@@Base+0xbe70>
  40fa20:	bl	405870 <clear@@Base+0x1cac>
  40fa24:	cmp	w0, #0x0
  40fa28:	cset	w23, eq  // eq = none
  40fa2c:	b	40fa34 <clear@@Base+0xbe70>
  40fa30:	mov	w23, #0xffffffff            	// #-1
  40fa34:	ldur	w8, [x29, #-4]
  40fa38:	mov	x19, xzr
  40fa3c:	mov	w22, #0x1                   	// #1
  40fa40:	sub	w27, w8, w27
  40fa44:	cmp	w25, #0x1
  40fa48:	b.lt	40fa60 <clear@@Base+0xbe9c>  // b.tstop
  40fa4c:	adrp	x8, 434000 <PC+0x800>
  40fa50:	ldr	x8, [x8, #2648]
  40fa54:	ldur	x9, [x29, #-16]
  40fa58:	ldrb	w21, [x8, x9]
  40fa5c:	b	40fa64 <clear@@Base+0xbea0>
  40fa60:	mov	w21, wzr
  40fa64:	adrp	x8, 434000 <PC+0x800>
  40fa68:	add	x8, x8, #0xa0c
  40fa6c:	ldr	w9, [x8]
  40fa70:	ldur	x8, [x8, #76]
  40fa74:	add	x22, x28, w22, sxtw
  40fa78:	mov	w20, w21
  40fa7c:	cmp	w22, w9
  40fa80:	b.ge	40fa88 <clear@@Base+0xbec4>  // b.tcont
  40fa84:	ldrb	w20, [x8, x22]
  40fa88:	ldrb	w0, [x8, x28]
  40fa8c:	mov	w1, w21
  40fa90:	bl	403ef0 <clear@@Base+0x32c>
  40fa94:	cbnz	w0, 40fab0 <clear@@Base+0xbeec>
  40fa98:	adrp	x8, 434000 <PC+0x800>
  40fa9c:	ldr	x8, [x8, #2648]
  40faa0:	mov	w1, w20
  40faa4:	ldrb	w0, [x8, x28]
  40faa8:	bl	403ef0 <clear@@Base+0x32c>
  40faac:	cbz	w0, 40faec <clear@@Base+0xbf28>
  40fab0:	cmp	w27, w23
  40fab4:	b.lt	40fdfc <clear@@Base+0xc238>  // b.tstop
  40fab8:	ldur	w8, [x29, #-8]
  40fabc:	adrp	x9, 434000 <PC+0x800>
  40fac0:	ldr	w21, [x9, #2572]
  40fac4:	add	w8, w23, w8
  40fac8:	bic	w27, w8, w8, asr #31
  40facc:	ldur	w8, [x29, #-4]
  40fad0:	cmp	w8, w27
  40fad4:	b.lt	40ff94 <clear@@Base+0xc3d0>  // b.tstop
  40fad8:	cmp	w22, w21
  40fadc:	mov	x20, x19
  40fae0:	mov	w26, w22
  40fae4:	b.lt	40f960 <clear@@Base+0xbd9c>  // b.tstop
  40fae8:	b	40ff94 <clear@@Base+0xc3d0>
  40faec:	adrp	x24, 434000 <PC+0x800>
  40faf0:	add	x24, x24, #0xa0c
  40faf4:	ldur	x8, [x24, #76]
  40faf8:	ldrb	w0, [x8, x28]
  40fafc:	bl	403e60 <clear@@Base+0x29c>
  40fb00:	adrp	x9, 438000 <PC+0x4800>
  40fb04:	ldr	w9, [x9, #364]
  40fb08:	adrp	x11, 438000 <PC+0x4800>
  40fb0c:	sbfx	w8, w0, #0, #1
  40fb10:	ldr	w11, [x11, #360]
  40fb14:	adrp	x12, 438000 <PC+0x4800>
  40fb18:	ldr	w12, [x12, #348]
  40fb1c:	and	w8, w8, w9
  40fb20:	adrp	x9, 438000 <PC+0x4800>
  40fb24:	ldr	w9, [x9, #300]
  40fb28:	lsl	w10, w0, #30
  40fb2c:	and	w10, w11, w10, asr #31
  40fb30:	lsl	w11, w0, #29
  40fb34:	and	w11, w12, w11, asr #31
  40fb38:	lsl	w12, w0, #28
  40fb3c:	and	w9, w9, w12, asr #31
  40fb40:	ldr	w12, [x24]
  40fb44:	add	w10, w10, w23
  40fb48:	add	w8, w10, w8
  40fb4c:	add	w8, w8, w11
  40fb50:	cmp	w22, w12
  40fb54:	add	w23, w8, w9
  40fb58:	b.ge	40fbbc <clear@@Base+0xbff8>  // b.tcont
  40fb5c:	adrp	x8, 434000 <PC+0x800>
  40fb60:	ldr	x8, [x8, #2648]
  40fb64:	ldrb	w0, [x8, x28]
  40fb68:	bl	403e60 <clear@@Base+0x29c>
  40fb6c:	adrp	x9, 438000 <PC+0x4800>
  40fb70:	ldr	w9, [x9, #352]
  40fb74:	adrp	x11, 438000 <PC+0x4800>
  40fb78:	ldr	w11, [x11, #316]
  40fb7c:	sbfx	w8, w0, #0, #1
  40fb80:	adrp	x12, 438000 <PC+0x4800>
  40fb84:	ldr	w12, [x12, #320]
  40fb88:	and	w8, w8, w9
  40fb8c:	adrp	x9, 438000 <PC+0x4800>
  40fb90:	lsl	w10, w0, #30
  40fb94:	ldr	w9, [x9, #328]
  40fb98:	and	w10, w11, w10, asr #31
  40fb9c:	lsl	w11, w0, #29
  40fba0:	add	w10, w10, w23
  40fba4:	and	w11, w12, w11, asr #31
  40fba8:	lsl	w12, w0, #28
  40fbac:	add	w8, w10, w8
  40fbb0:	and	w9, w9, w12, asr #31
  40fbb4:	add	w8, w8, w11
  40fbb8:	add	w23, w8, w9
  40fbbc:	mov	w0, w21
  40fbc0:	mov	w1, w20
  40fbc4:	bl	403ef0 <clear@@Base+0x32c>
  40fbc8:	cbz	w0, 40fab0 <clear@@Base+0xbeec>
  40fbcc:	mov	w0, w21
  40fbd0:	bl	403e60 <clear@@Base+0x29c>
  40fbd4:	adrp	x9, 438000 <PC+0x4800>
  40fbd8:	ldr	w9, [x9, #352]
  40fbdc:	adrp	x11, 438000 <PC+0x4800>
  40fbe0:	sbfx	w8, w0, #0, #1
  40fbe4:	ldr	w11, [x11, #316]
  40fbe8:	adrp	x12, 438000 <PC+0x4800>
  40fbec:	ldr	w12, [x12, #320]
  40fbf0:	and	w8, w8, w9
  40fbf4:	adrp	x9, 438000 <PC+0x4800>
  40fbf8:	ldr	w9, [x9, #328]
  40fbfc:	lsl	w10, w0, #30
  40fc00:	and	w10, w11, w10, asr #31
  40fc04:	lsl	w11, w0, #29
  40fc08:	and	w11, w12, w11, asr #31
  40fc0c:	lsl	w12, w0, #28
  40fc10:	and	w9, w9, w12, asr #31
  40fc14:	adrp	x12, 434000 <PC+0x800>
  40fc18:	ldr	w12, [x12, #2572]
  40fc1c:	add	w10, w10, w23
  40fc20:	add	w8, w10, w8
  40fc24:	add	w8, w8, w11
  40fc28:	cmp	w22, w12
  40fc2c:	add	w23, w8, w9
  40fc30:	b.ge	40fab0 <clear@@Base+0xbeec>  // b.tcont
  40fc34:	mov	w0, w20
  40fc38:	bl	403e60 <clear@@Base+0x29c>
  40fc3c:	adrp	x9, 438000 <PC+0x4800>
  40fc40:	ldr	w9, [x9, #364]
  40fc44:	adrp	x11, 438000 <PC+0x4800>
  40fc48:	ldr	w11, [x11, #360]
  40fc4c:	sbfx	w8, w0, #0, #1
  40fc50:	adrp	x12, 438000 <PC+0x4800>
  40fc54:	ldr	w12, [x12, #348]
  40fc58:	and	w8, w8, w9
  40fc5c:	adrp	x9, 438000 <PC+0x4800>
  40fc60:	lsl	w10, w0, #30
  40fc64:	ldr	w9, [x9, #300]
  40fc68:	and	w10, w11, w10, asr #31
  40fc6c:	lsl	w11, w0, #29
  40fc70:	add	w10, w10, w23
  40fc74:	and	w11, w12, w11, asr #31
  40fc78:	lsl	w12, w0, #28
  40fc7c:	add	w8, w10, w8
  40fc80:	and	w9, w9, w12, asr #31
  40fc84:	add	w8, w8, w11
  40fc88:	add	w23, w8, w9
  40fc8c:	b	40fab0 <clear@@Base+0xbeec>
  40fc90:	mov	x0, x19
  40fc94:	bl	406168 <clear@@Base+0x25a4>
  40fc98:	ldur	w8, [x29, #-4]
  40fc9c:	cmp	w0, #0x0
  40fca0:	sub	w27, w8, w27
  40fca4:	mov	w8, #0x1                   	// #1
  40fca8:	cinc	w23, w8, ne  // ne = any
  40fcac:	cmp	w27, #0x1
  40fcb0:	b.ne	40fa44 <clear@@Base+0xbe80>  // b.any
  40fcb4:	cbz	w0, 40fa44 <clear@@Base+0xbe80>
  40fcb8:	adrp	x10, 434000 <PC+0x800>
  40fcbc:	add	x10, x10, #0xa0c
  40fcc0:	ldur	x8, [x10, #76]
  40fcc4:	ldr	x11, [sp, #24]
  40fcc8:	ldur	w27, [x29, #-8]
  40fccc:	add	w25, w25, #0x1
  40fcd0:	ldrb	w9, [x8, x28]
  40fcd4:	mov	w26, w24
  40fcd8:	add	w27, w27, #0x1
  40fcdc:	mov	w20, #0x20                  	// #32
  40fce0:	strb	w9, [x8, x11]
  40fce4:	ldur	x8, [x10, #68]
  40fce8:	mov	w9, #0x20                  	// #32
  40fcec:	strb	w9, [x8, x11]
  40fcf0:	ldr	w21, [x10]
  40fcf4:	b	40fdd4 <clear@@Base+0xc210>
  40fcf8:	ldr	x14, [sp, #24]
  40fcfc:	adrp	x13, 434000 <PC+0x800>
  40fd00:	add	x13, x13, #0xa40
  40fd04:	add	w12, w25, #0x1
  40fd08:	strb	w8, [x9, x14]
  40fd0c:	ldr	x8, [x13, #24]
  40fd10:	add	x23, x28, #0x1
  40fd14:	sxtw	x12, w12
  40fd18:	mov	x10, xzr
  40fd1c:	ldrb	w11, [x8, x28]
  40fd20:	sxtw	x15, w21
  40fd24:	add	x28, x9, x23
  40fd28:	add	x19, x9, x12
  40fd2c:	strb	w11, [x8, x14]
  40fd30:	ldr	x11, [x13]
  40fd34:	add	x27, x8, x12
  40fd38:	stur	x15, [x29, #-16]
  40fd3c:	str	x11, [sp, #16]
  40fd40:	ldr	x11, [x13, #8]
  40fd44:	str	x11, [sp, #8]
  40fd48:	add	x11, x8, x23
  40fd4c:	str	x11, [sp, #24]
  40fd50:	ldur	x9, [x29, #-16]
  40fd54:	add	x8, x23, x10
  40fd58:	mov	x24, x10
  40fd5c:	cmp	x8, x9
  40fd60:	b.ge	40fdc0 <clear@@Base+0xc1fc>  // b.tcont
  40fd64:	ldrb	w8, [x28, x24]
  40fd68:	cbz	w8, 40fdc0 <clear@@Base+0xc1fc>
  40fd6c:	strb	w8, [x19, x24]
  40fd70:	ldr	x8, [sp, #24]
  40fd74:	ldrb	w8, [x8, x24]
  40fd78:	strb	w8, [x27, x24]
  40fd7c:	ldrsb	w8, [x28, x24]
  40fd80:	tbnz	w8, #31, 40fdac <clear@@Base+0xc1e8>
  40fd84:	ldr	x0, [sp, #16]
  40fd88:	and	w22, w8, #0xff
  40fd8c:	mov	w1, w22
  40fd90:	bl	401b30 <strchr@plt>
  40fd94:	cbnz	x0, 40fdac <clear@@Base+0xc1e8>
  40fd98:	ldr	x0, [sp, #8]
  40fd9c:	mov	w1, w22
  40fda0:	bl	401b30 <strchr@plt>
  40fda4:	add	x10, x24, #0x1
  40fda8:	cbnz	x0, 40fd50 <clear@@Base+0xc18c>
  40fdac:	add	w8, w25, w24
  40fdb0:	add	w9, w26, w24
  40fdb4:	add	w25, w8, #0x2
  40fdb8:	add	w26, w9, #0x2
  40fdbc:	b	40fdd0 <clear@@Base+0xc20c>
  40fdc0:	add	w8, w25, w24
  40fdc4:	add	w9, w26, w24
  40fdc8:	add	w25, w8, #0x1
  40fdcc:	add	w26, w9, #0x1
  40fdd0:	ldur	w27, [x29, #-8]
  40fdd4:	ldur	w8, [x29, #-4]
  40fdd8:	cmp	w8, w27
  40fddc:	b.lt	40fe08 <clear@@Base+0xc244>  // b.tstop
  40fde0:	cmp	w26, w21
  40fde4:	b.lt	40f950 <clear@@Base+0xbd8c>  // b.tstop
  40fde8:	b	40fe08 <clear@@Base+0xc244>
  40fdec:	mov	w25, w26
  40fdf0:	cmp	w26, w21
  40fdf4:	b.lt	40fe10 <clear@@Base+0xc24c>  // b.tstop
  40fdf8:	b	40fe58 <clear@@Base+0xc294>
  40fdfc:	adrp	x8, 434000 <PC+0x800>
  40fe00:	ldr	w21, [x8, #2572]
  40fe04:	ldur	w27, [x29, #-8]
  40fe08:	cmp	w26, w21
  40fe0c:	b.ge	40fe58 <clear@@Base+0xc294>  // b.tcont
  40fe10:	adrp	x9, 434000 <PC+0x800>
  40fe14:	add	x9, x9, #0xa50
  40fe18:	ldp	x8, x9, [x9]
  40fe1c:	sxtw	x11, w26
  40fe20:	sxtw	x10, w21
  40fe24:	sub	x13, x10, x11
  40fe28:	cmp	x13, #0x20
  40fe2c:	sxtw	x12, w25
  40fe30:	b.cs	40fe98 <clear@@Base+0xc2d4>  // b.hs, b.nlast
  40fe34:	ldrb	w13, [x8, x11]
  40fe38:	add	x25, x12, #0x1
  40fe3c:	strb	w13, [x8, x12]
  40fe40:	ldrb	w13, [x9, x11]
  40fe44:	add	x11, x11, #0x1
  40fe48:	cmp	x11, x10
  40fe4c:	strb	w13, [x9, x12]
  40fe50:	mov	x12, x25
  40fe54:	b.lt	40fe34 <clear@@Base+0xc270>  // b.tstop
  40fe58:	adrp	x10, 434000 <PC+0x800>
  40fe5c:	add	x10, x10, #0xa0c
  40fe60:	ldr	w8, [x10, #4]
  40fe64:	ldr	w9, [x10, #16]
  40fe68:	ldp	x20, x19, [sp, #128]
  40fe6c:	ldp	x22, x21, [sp, #112]
  40fe70:	sub	w8, w8, w27
  40fe74:	add	w9, w9, w27
  40fe78:	stp	w25, w8, [x10]
  40fe7c:	ldp	x24, x23, [sp, #96]
  40fe80:	ldp	x26, x25, [sp, #80]
  40fe84:	ldp	x28, x27, [sp, #64]
  40fe88:	ldp	x29, x30, [sp, #48]
  40fe8c:	str	w9, [x10, #16]
  40fe90:	add	sp, sp, #0x90
  40fe94:	ret
  40fe98:	add	x14, x12, x10
  40fe9c:	sub	x14, x14, x11
  40fea0:	add	x15, x8, x12
  40fea4:	add	x4, x9, x14
  40fea8:	add	x0, x9, x12
  40feac:	add	x18, x8, x14
  40feb0:	cmp	x15, x4
  40feb4:	add	x17, x8, x10
  40feb8:	cset	w14, cc  // cc = lo, ul, last
  40febc:	cmp	x0, x18
  40fec0:	add	x1, x8, x11
  40fec4:	cset	w16, cc  // cc = lo, ul, last
  40fec8:	cmp	x15, x17
  40fecc:	add	x3, x9, x10
  40fed0:	and	w5, w14, w16
  40fed4:	cset	w14, cc  // cc = lo, ul, last
  40fed8:	cmp	x1, x18
  40fedc:	add	x2, x9, x11
  40fee0:	cset	w16, cc  // cc = lo, ul, last
  40fee4:	cmp	x15, x3
  40fee8:	cset	w15, cc  // cc = lo, ul, last
  40feec:	cmp	x2, x18
  40fef0:	cset	w18, cc  // cc = lo, ul, last
  40fef4:	cmp	x0, x17
  40fef8:	cset	w17, cc  // cc = lo, ul, last
  40fefc:	cmp	x1, x4
  40ff00:	cset	w1, cc  // cc = lo, ul, last
  40ff04:	cmp	x0, x3
  40ff08:	cset	w0, cc  // cc = lo, ul, last
  40ff0c:	cmp	x2, x4
  40ff10:	cset	w2, cc  // cc = lo, ul, last
  40ff14:	tbnz	w5, #0, 40fe34 <clear@@Base+0xc270>
  40ff18:	and	w14, w14, w16
  40ff1c:	tbnz	w14, #0, 40fe34 <clear@@Base+0xc270>
  40ff20:	and	w14, w15, w18
  40ff24:	tbnz	w14, #0, 40fe34 <clear@@Base+0xc270>
  40ff28:	and	w14, w17, w1
  40ff2c:	tbnz	w14, #0, 40fe34 <clear@@Base+0xc270>
  40ff30:	and	w14, w0, w2
  40ff34:	tbnz	w14, #0, 40fe34 <clear@@Base+0xc270>
  40ff38:	and	x14, x13, #0xffffffffffffffe0
  40ff3c:	add	x25, x14, x12
  40ff40:	add	x15, x14, x11
  40ff44:	add	x16, x8, #0x10
  40ff48:	mov	x17, x9
  40ff4c:	mov	x18, x14
  40ff50:	add	x0, x16, x11
  40ff54:	ldp	q0, q1, [x0, #-16]
  40ff58:	add	x1, x16, x12
  40ff5c:	add	x0, x17, x11
  40ff60:	add	x2, x17, x12
  40ff64:	stp	q0, q1, [x1, #-16]
  40ff68:	ldp	q0, q1, [x0]
  40ff6c:	subs	x18, x18, #0x20
  40ff70:	add	x16, x16, #0x20
  40ff74:	add	x17, x17, #0x20
  40ff78:	stp	q0, q1, [x2]
  40ff7c:	b.ne	40ff50 <clear@@Base+0xc38c>  // b.any
  40ff80:	cmp	x13, x14
  40ff84:	mov	x12, x25
  40ff88:	mov	x11, x15
  40ff8c:	b.ne	40fe34 <clear@@Base+0xc270>  // b.any
  40ff90:	b	40fe58 <clear@@Base+0xc294>
  40ff94:	mov	w26, w22
  40ff98:	cmp	w26, w21
  40ff9c:	b.lt	40fe10 <clear@@Base+0xc24c>  // b.tstop
  40ffa0:	b	40fe58 <clear@@Base+0xc294>
  40ffa4:	cmp	x0, #0x7f
  40ffa8:	b.ls	40ffb4 <clear@@Base+0xc3f0>  // b.plast
  40ffac:	mov	w0, wzr
  40ffb0:	ret
  40ffb4:	stp	x29, x30, [sp, #-16]!
  40ffb8:	adrp	x8, 434000 <PC+0x800>
  40ffbc:	mov	x1, x0
  40ffc0:	ldr	x0, [x8, #2624]
  40ffc4:	mov	x29, sp
  40ffc8:	bl	401b30 <strchr@plt>
  40ffcc:	cmp	x0, #0x0
  40ffd0:	cset	w0, ne  // ne = any
  40ffd4:	ldp	x29, x30, [sp], #16
  40ffd8:	ret
  40ffdc:	stp	x29, x30, [sp, #-32]!
  40ffe0:	cmp	x0, #0x7f
  40ffe4:	str	x19, [sp, #16]
  40ffe8:	mov	x29, sp
  40ffec:	b.ls	410000 <clear@@Base+0xc43c>  // b.plast
  40fff0:	mov	w0, wzr
  40fff4:	ldr	x19, [sp, #16]
  40fff8:	ldp	x29, x30, [sp], #32
  40fffc:	ret
  410000:	adrp	x8, 434000 <PC+0x800>
  410004:	mov	x19, x0
  410008:	ldr	x0, [x8, #2624]
  41000c:	mov	w1, w19
  410010:	bl	401b30 <strchr@plt>
  410014:	cbz	x0, 410028 <clear@@Base+0xc464>
  410018:	mov	w0, wzr
  41001c:	ldr	x19, [sp, #16]
  410020:	ldp	x29, x30, [sp], #32
  410024:	ret
  410028:	adrp	x8, 434000 <PC+0x800>
  41002c:	ldr	x0, [x8, #2632]
  410030:	mov	w1, w19
  410034:	bl	401b30 <strchr@plt>
  410038:	cmp	x0, #0x0
  41003c:	cset	w0, ne  // ne = any
  410040:	ldr	x19, [sp, #16]
  410044:	ldp	x29, x30, [sp], #32
  410048:	ret
  41004c:	stp	x29, x30, [sp, #-64]!
  410050:	str	x23, [sp, #16]
  410054:	stp	x22, x21, [sp, #32]
  410058:	stp	x20, x19, [sp, #48]
  41005c:	mov	x19, x1
  410060:	mov	x20, x0
  410064:	adrp	x22, 434000 <PC+0x800>
  410068:	adrp	x23, 434000 <PC+0x800>
  41006c:	mov	x29, sp
  410070:	mov	w1, #0x1                   	// #1
  410074:	mov	x0, x20
  410078:	mov	x2, x19
  41007c:	bl	405f30 <clear@@Base+0x236c>
  410080:	cmp	x0, #0x7f
  410084:	b.hi	4100b8 <clear@@Base+0xc4f4>  // b.pmore
  410088:	ldr	x8, [x20]
  41008c:	cmp	x8, x19
  410090:	b.cs	4100b8 <clear@@Base+0xc4f4>  // b.hs, b.nlast
  410094:	mov	x21, x0
  410098:	ldr	x0, [x22, #2624]
  41009c:	mov	w1, w21
  4100a0:	bl	401b30 <strchr@plt>
  4100a4:	cbnz	x0, 4100b8 <clear@@Base+0xc4f4>
  4100a8:	ldr	x0, [x23, #2632]
  4100ac:	mov	w1, w21
  4100b0:	bl	401b30 <strchr@plt>
  4100b4:	cbnz	x0, 410070 <clear@@Base+0xc4ac>
  4100b8:	ldp	x20, x19, [sp, #48]
  4100bc:	ldp	x22, x21, [sp, #32]
  4100c0:	ldr	x23, [sp, #16]
  4100c4:	ldp	x29, x30, [sp], #64
  4100c8:	ret
  4100cc:	stp	x29, x30, [sp, #-80]!
  4100d0:	stp	x22, x21, [sp, #48]
  4100d4:	adrp	x21, 434000 <PC+0x800>
  4100d8:	ldrb	w9, [x21, #2568]
  4100dc:	mov	w8, #0xd                   	// #13
  4100e0:	stp	x20, x19, [sp, #64]
  4100e4:	mov	x19, x1
  4100e8:	cmp	w9, #0x0
  4100ec:	csel	x8, x8, xzr, ne  // ne = any
  4100f0:	cmp	w9, #0x1
  4100f4:	mov	w20, w0
  4100f8:	stp	x26, x25, [sp, #16]
  4100fc:	stp	x24, x23, [sp, #32]
  410100:	mov	x29, sp
  410104:	b.ne	410148 <clear@@Base+0xc584>  // b.any
  410108:	and	w10, w20, #0xff
  41010c:	cmp	w10, #0xd
  410110:	cset	w10, eq  // eq = none
  410114:	and	w9, w10, w9
  410118:	tbz	w9, #0, 410124 <clear@@Base+0xc560>
  41011c:	mov	w0, wzr
  410120:	b	410390 <clear@@Base+0xc7cc>
  410124:	adrp	x9, 434000 <PC+0x800>
  410128:	ldr	x2, [x9, #2656]
  41012c:	mov	x0, x8
  410130:	mov	x1, xzr
  410134:	bl	4104d8 <clear@@Base+0xc914>
  410138:	cbz	w0, 410144 <clear@@Base+0xc580>
  41013c:	mov	w0, #0x1                   	// #1
  410140:	b	410390 <clear@@Base+0xc7cc>
  410144:	strb	wzr, [x21, #2568]
  410148:	and	w24, w20, #0xff
  41014c:	cmp	w24, #0xd
  410150:	b.ne	4101ec <clear@@Base+0xc628>  // b.any
  410154:	adrp	x8, 438000 <PC+0x4800>
  410158:	ldr	w8, [x8, #524]
  41015c:	cbnz	w8, 4101ec <clear@@Base+0xc628>
  410160:	adrp	x8, 434000 <PC+0x800>
  410164:	ldr	w8, [x8, #2600]
  410168:	cmp	w8, #0x1
  41016c:	b.lt	4101d0 <clear@@Base+0xc60c>  // b.tstop
  410170:	adrp	x8, 434000 <PC+0x800>
  410174:	add	x8, x8, #0xa30
  410178:	ldr	w9, [x8]
  41017c:	cmp	w9, #0x1
  410180:	b.lt	4101bc <clear@@Base+0xc5f8>  // b.tstop
  410184:	ldr	x20, [x8, #56]
  410188:	adrp	x22, 434000 <PC+0x800>
  41018c:	mov	x21, xzr
  410190:	add	x22, x22, #0xa00
  410194:	adrp	x23, 434000 <PC+0x800>
  410198:	add	x8, x22, x21
  41019c:	ldrb	w0, [x8, #52]
  4101a0:	mov	x1, x20
  4101a4:	bl	411344 <clear@@Base+0xd780>
  4101a8:	cbnz	w0, 410268 <clear@@Base+0xc6a4>
  4101ac:	ldrsw	x8, [x23, #2608]
  4101b0:	add	x21, x21, #0x1
  4101b4:	cmp	x21, x8
  4101b8:	b.lt	410198 <clear@@Base+0xc5d4>  // b.tstop
  4101bc:	adrp	x8, 434000 <PC+0x800>
  4101c0:	add	x8, x8, #0xa28
  4101c4:	mov	w9, #0x1                   	// #1
  4101c8:	str	w9, [x8, #8]
  4101cc:	str	wzr, [x8]
  4101d0:	adrp	x8, 434000 <PC+0x800>
  4101d4:	add	x8, x8, #0xa08
  4101d8:	mov	w9, #0x1                   	// #1
  4101dc:	mov	w0, wzr
  4101e0:	strb	w9, [x8]
  4101e4:	str	x19, [x8, #88]
  4101e8:	b	410390 <clear@@Base+0xc7cc>
  4101ec:	adrp	x22, 433000 <winch@@Base+0x19d5c>
  4101f0:	ldr	w8, [x22, #3496]
  4101f4:	cbz	w8, 410308 <clear@@Base+0xc744>
  4101f8:	adrp	x23, 434000 <PC+0x800>
  4101fc:	ldr	w8, [x23, #2600]
  410200:	cbz	w8, 4102f0 <clear@@Base+0xc72c>
  410204:	and	w9, w24, #0xc0
  410208:	cmp	w9, #0x80
  41020c:	b.ne	410290 <clear@@Base+0xc6cc>  // b.any
  410210:	adrp	x21, 434000 <PC+0x800>
  410214:	add	x21, x21, #0xa00
  410218:	ldrsw	x9, [x21, #48]
  41021c:	add	w1, w9, #0x1
  410220:	add	x9, x21, x9
  410224:	cmp	w1, w8
  410228:	str	w1, [x21, #48]
  41022c:	strb	w20, [x9, #52]
  410230:	b.lt	41011c <clear@@Base+0xc558>  // b.tstop
  410234:	adrp	x19, 434000 <PC+0x800>
  410238:	add	x19, x19, #0xa34
  41023c:	mov	x0, x19
  410240:	bl	405ccc <clear@@Base+0x2108>
  410244:	cbz	w0, 410424 <clear@@Base+0xc860>
  410248:	mov	x0, x19
  41024c:	bl	405e0c <clear@@Base+0x2248>
  410250:	ldur	x2, [x19, #52]
  410254:	mov	x1, x19
  410258:	bl	4104d8 <clear@@Base+0xc914>
  41025c:	mov	w21, w0
  410260:	str	wzr, [x23, #2600]
  410264:	b	41031c <clear@@Base+0xc758>
  410268:	adrp	x8, 434000 <PC+0x800>
  41026c:	add	x8, x8, #0xa28
  410270:	ldr	w9, [x8, #8]
  410274:	str	wzr, [x8]
  410278:	sub	x10, x9, x21
  41027c:	cmp	w9, w21
  410280:	add	x0, x10, #0x1
  410284:	str	w0, [x8, #8]
  410288:	b.eq	4101d0 <clear@@Base+0xc60c>  // b.none
  41028c:	b	410390 <clear@@Base+0xc7cc>
  410290:	adrp	x8, 434000 <PC+0x800>
  410294:	add	x8, x8, #0xa30
  410298:	ldr	w9, [x8]
  41029c:	cmp	w9, #0x1
  4102a0:	b.lt	4102dc <clear@@Base+0xc718>  // b.tstop
  4102a4:	ldr	x21, [x8, #56]
  4102a8:	adrp	x25, 434000 <PC+0x800>
  4102ac:	mov	x23, xzr
  4102b0:	add	x25, x25, #0xa00
  4102b4:	adrp	x26, 434000 <PC+0x800>
  4102b8:	add	x8, x25, x23
  4102bc:	ldrb	w0, [x8, #52]
  4102c0:	mov	x1, x21
  4102c4:	bl	411344 <clear@@Base+0xd780>
  4102c8:	cbnz	w0, 4103fc <clear@@Base+0xc838>
  4102cc:	ldrsw	x8, [x26, #2608]
  4102d0:	add	x23, x23, #0x1
  4102d4:	cmp	x23, x8
  4102d8:	b.lt	4102b8 <clear@@Base+0xc6f4>  // b.tstop
  4102dc:	adrp	x8, 434000 <PC+0x800>
  4102e0:	add	x8, x8, #0xa28
  4102e4:	mov	w9, #0x1                   	// #1
  4102e8:	str	w9, [x8, #8]
  4102ec:	str	wzr, [x8]
  4102f0:	adrp	x8, 434000 <PC+0x800>
  4102f4:	add	x8, x8, #0xa30
  4102f8:	mov	w9, #0x1                   	// #1
  4102fc:	str	w9, [x8]
  410300:	strb	w20, [x8, #4]
  410304:	tbnz	w24, #7, 4103a8 <clear@@Base+0xc7e4>
  410308:	and	x0, x20, #0xff
  41030c:	mov	x1, xzr
  410310:	mov	x2, x19
  410314:	bl	4104d8 <clear@@Base+0xc914>
  410318:	mov	w21, w0
  41031c:	adrp	x8, 434000 <PC+0x800>
  410320:	adrp	x9, 438000 <PC+0x4800>
  410324:	ldr	w8, [x8, #2588]
  410328:	ldr	w10, [x9, #416]
  41032c:	cmp	w8, w10
  410330:	b.ge	410374 <clear@@Base+0xc7b0>  // b.tcont
  410334:	adrp	x10, 438000 <PC+0x4800>
  410338:	ldr	w10, [x10, #324]
  41033c:	adrp	x11, 434000 <PC+0x800>
  410340:	ldr	w11, [x11, #2576]
  410344:	cmp	w10, #0x0
  410348:	cinc	w10, w10, lt  // lt = tstop
  41034c:	cmp	w11, w10, asr #1
  410350:	b.le	410374 <clear@@Base+0xc7b0>
  410354:	adrp	x10, 434000 <PC+0x800>
  410358:	add	x10, x10, #0xa0c
  41035c:	ldur	x11, [x10, #68]
  410360:	ldrsw	x10, [x10]
  410364:	strb	wzr, [x11, x10]
  410368:	ldr	w9, [x9, #416]
  41036c:	sub	w0, w9, w8
  410370:	bl	40f8e8 <clear@@Base+0xbd24>
  410374:	ldr	w8, [x22, #3496]
  410378:	adrp	x9, 434000 <PC+0x800>
  41037c:	ldr	w9, [x9, #2608]
  410380:	cmp	w8, #0x0
  410384:	csinc	w8, w9, wzr, ne  // ne = any
  410388:	cmp	w21, #0x0
  41038c:	csel	w0, wzr, w8, eq  // eq = none
  410390:	ldp	x20, x19, [sp, #64]
  410394:	ldp	x22, x21, [sp, #48]
  410398:	ldp	x24, x23, [sp, #32]
  41039c:	ldp	x26, x25, [sp, #16]
  4103a0:	ldp	x29, x30, [sp], #80
  4103a4:	ret
  4103a8:	mvn	w8, w24
  4103ac:	tst	w8, #0xc0
  4103b0:	b.ne	4103e4 <clear@@Base+0xc820>  // b.any
  4103b4:	and	w8, w24, #0xfe
  4103b8:	cmp	w8, #0xfe
  4103bc:	b.eq	4103e4 <clear@@Base+0xc820>  // b.none
  4103c0:	mov	w0, w20
  4103c4:	bl	405c58 <clear@@Base+0x2094>
  4103c8:	adrp	x9, 434000 <PC+0x800>
  4103cc:	mov	w8, w0
  4103d0:	add	x9, x9, #0xa28
  4103d4:	mov	w0, wzr
  4103d8:	str	w8, [x9]
  4103dc:	str	x19, [x9, #64]
  4103e0:	b	410390 <clear@@Base+0xc7cc>
  4103e4:	and	x0, x20, #0xff
  4103e8:	mov	x1, x19
  4103ec:	bl	411344 <clear@@Base+0xd780>
  4103f0:	cbz	w0, 410470 <clear@@Base+0xc8ac>
  4103f4:	mov	w20, wzr
  4103f8:	b	4104a8 <clear@@Base+0xc8e4>
  4103fc:	adrp	x8, 434000 <PC+0x800>
  410400:	add	x8, x8, #0xa28
  410404:	ldr	w9, [x8, #8]
  410408:	str	wzr, [x8]
  41040c:	sub	x21, x9, x23
  410410:	cmp	w9, w23
  410414:	add	w9, w21, #0x1
  410418:	str	w9, [x8, #8]
  41041c:	b.eq	4102f0 <clear@@Base+0xc72c>  // b.none
  410420:	b	41031c <clear@@Base+0xc758>
  410424:	adrp	x8, 434000 <PC+0x800>
  410428:	add	x8, x8, #0xa30
  41042c:	ldr	w9, [x8]
  410430:	cmp	w9, #0x1
  410434:	b.lt	410468 <clear@@Base+0xc8a4>  // b.tstop
  410438:	ldr	x19, [x8, #56]
  41043c:	mov	x20, xzr
  410440:	adrp	x24, 434000 <PC+0x800>
  410444:	add	x8, x21, x20
  410448:	ldrb	w0, [x8, #52]
  41044c:	mov	x1, x19
  410450:	bl	411344 <clear@@Base+0xd780>
  410454:	cbnz	w0, 4104c0 <clear@@Base+0xc8fc>
  410458:	ldrsw	x8, [x24, #2608]
  41045c:	add	x20, x20, #0x1
  410460:	cmp	x20, x8
  410464:	b.lt	410444 <clear@@Base+0xc880>  // b.tstop
  410468:	mov	w21, wzr
  41046c:	b	4104c8 <clear@@Base+0xc904>
  410470:	adrp	x23, 434000 <PC+0x800>
  410474:	mov	x8, xzr
  410478:	adrp	x21, 434000 <PC+0x800>
  41047c:	add	x23, x23, #0xa00
  410480:	ldrsw	x9, [x21, #2608]
  410484:	add	x20, x8, #0x1
  410488:	cmp	x20, x9
  41048c:	b.ge	4104b8 <clear@@Base+0xc8f4>  // b.tcont
  410490:	add	x8, x23, x8
  410494:	ldrb	w0, [x8, #53]
  410498:	mov	x1, x19
  41049c:	bl	411344 <clear@@Base+0xd780>
  4104a0:	mov	x8, x20
  4104a4:	cbz	w0, 410480 <clear@@Base+0xc8bc>
  4104a8:	adrp	x8, 434000 <PC+0x800>
  4104ac:	ldr	w8, [x8, #2608]
  4104b0:	sub	w21, w8, w20
  4104b4:	b	41031c <clear@@Base+0xc758>
  4104b8:	mov	w21, wzr
  4104bc:	b	41031c <clear@@Base+0xc758>
  4104c0:	ldr	w8, [x24, #2608]
  4104c4:	sub	w21, w8, w20
  4104c8:	adrp	x8, 434000 <PC+0x800>
  4104cc:	str	w21, [x8, #2608]
  4104d0:	str	wzr, [x23, #2600]
  4104d4:	b	41031c <clear@@Base+0xc758>
  4104d8:	sub	sp, sp, #0x50
  4104dc:	stp	x20, x19, [sp, #64]
  4104e0:	mov	x19, x2
  4104e4:	cmp	x0, #0x8
  4104e8:	mov	x20, x1
  4104ec:	stp	x29, x30, [sp, #16]
  4104f0:	stp	x24, x23, [sp, #32]
  4104f4:	stp	x22, x21, [sp, #48]
  4104f8:	add	x29, sp, #0x10
  4104fc:	b.ne	410518 <clear@@Base+0xc954>  // b.any
  410500:	adrp	x8, 438000 <PC+0x4800>
  410504:	ldr	w8, [x8, #524]
  410508:	cmp	w8, #0x2
  41050c:	b.ne	410568 <clear@@Base+0xc9a4>  // b.any
  410510:	mov	w22, #0x8                   	// #8
  410514:	b	41091c <clear@@Base+0xcd58>
  410518:	adrp	x24, 434000 <PC+0x800>
  41051c:	ldr	w8, [x24, #2592]
  410520:	mov	x22, x0
  410524:	adrp	x23, 433000 <winch@@Base+0x19d5c>
  410528:	cmp	w8, #0x1
  41052c:	b.lt	4105b8 <clear@@Base+0xc9f4>  // b.tstop
  410530:	adrp	x10, 434000 <PC+0x800>
  410534:	ldr	w9, [x23, #3496]
  410538:	add	x10, x10, #0xa0c
  41053c:	ldur	x11, [x10, #68]
  410540:	ldrsw	x8, [x10]
  410544:	cmp	w9, #0x0
  410548:	csetm	w12, ne  // ne = any
  41054c:	str	w12, [x10, #20]
  410550:	add	x0, x11, x8
  410554:	cbz	w9, 410648 <clear@@Base+0xca84>
  410558:	bl	405e0c <clear@@Base+0x2248>
  41055c:	adrp	x8, 434000 <PC+0x800>
  410560:	ldrsw	x8, [x8, #2572]
  410564:	b	41064c <clear@@Base+0xca88>
  410568:	adrp	x21, 434000 <PC+0x800>
  41056c:	add	x21, x21, #0xa0c
  410570:	ldrsw	x9, [x21]
  410574:	ldr	w10, [x21, #32]
  410578:	cmp	w9, w10
  41057c:	b.le	4105a4 <clear@@Base+0xc9e0>
  410580:	ldr	w11, [x21, #4]
  410584:	cmp	w11, w10
  410588:	b.le	4105a4 <clear@@Base+0xc9e0>
  41058c:	adrp	x22, 434000 <PC+0x800>
  410590:	ldr	x11, [x22, #2648]
  410594:	add	x11, x9, x11
  410598:	ldurb	w11, [x11, #-1]
  41059c:	tst	w11, #0x30
  4105a0:	b.eq	410808 <clear@@Base+0xcc44>  // b.none
  4105a4:	mov	w0, #0x8                   	// #8
  4105a8:	mov	x1, x19
  4105ac:	bl	411344 <clear@@Base+0xd780>
  4105b0:	cbnz	w0, 410a88 <clear@@Base+0xcec4>
  4105b4:	b	410ab0 <clear@@Base+0xceec>
  4105b8:	tbnz	w8, #31, 4106ec <clear@@Base+0xcb28>
  4105bc:	mov	w21, wzr
  4105c0:	cmp	x22, #0x9
  4105c4:	b.ne	4106d4 <clear@@Base+0xcb10>  // b.any
  4105c8:	adrp	x8, 438000 <PC+0x4800>
  4105cc:	ldr	w8, [x8, #524]
  4105d0:	cmp	w8, #0x2
  4105d4:	b.cs	4106a4 <clear@@Base+0xcae0>  // b.hs, b.nlast
  4105d8:	adrp	x9, 432000 <winch@@Base+0x18d5c>
  4105dc:	ldr	w10, [x9, #2112]
  4105e0:	adrp	x8, 434000 <PC+0x800>
  4105e4:	add	x8, x8, #0xa10
  4105e8:	ldr	w22, [x8]
  4105ec:	ldr	w12, [x8, #12]
  4105f0:	adrp	x9, 434000 <PC+0x800>
  4105f4:	ldr	w8, [x8, #28]
  4105f8:	sub	w11, w10, #0x1
  4105fc:	add	x9, x9, #0x7fc
  410600:	ldr	w11, [x9, w11, sxtw #2]
  410604:	add	w12, w12, w22
  410608:	subs	w10, w10, #0x2
  41060c:	sub	w8, w12, w8
  410610:	b.lt	410730 <clear@@Base+0xcb6c>  // b.tstop
  410614:	cmp	w8, w11
  410618:	b.ge	410730 <clear@@Base+0xcb6c>  // b.tcont
  41061c:	ldr	w11, [x9, w10, uxtw #2]
  410620:	cmp	w8, w11
  410624:	b.ge	410638 <clear@@Base+0xca74>  // b.tcont
  410628:	cmp	w10, #0x0
  41062c:	sub	w10, w10, #0x1
  410630:	b.gt	41061c <clear@@Base+0xca58>
  410634:	mov	w10, #0xffffffff            	// #-1
  410638:	add	x9, x9, w10, sxtw #2
  41063c:	ldr	w9, [x9, #4]
  410640:	sub	w23, w9, w8
  410644:	b	41074c <clear@@Base+0xcb88>
  410648:	ldrb	w0, [x0]
  41064c:	adrp	x9, 434000 <PC+0x800>
  410650:	ldr	x9, [x9, #2648]
  410654:	cmp	x0, x22
  410658:	ldrb	w9, [x9, x8]
  41065c:	b.ne	41067c <clear@@Base+0xcab8>  // b.any
  410660:	cmp	x22, #0x5f
  410664:	b.ne	4106b0 <clear@@Base+0xcaec>  // b.any
  410668:	tst	w9, #0x3
  41066c:	b.eq	410830 <clear@@Base+0xcc6c>  // b.none
  410670:	orr	w21, w9, #0x3
  410674:	mov	w22, #0x5f                  	// #95
  410678:	b	410910 <clear@@Base+0xcd4c>
  41067c:	cmp	x22, #0x5f
  410680:	b.ne	4106c0 <clear@@Base+0xcafc>  // b.any
  410684:	adrp	x10, 434000 <PC+0x800>
  410688:	ldr	x10, [x10, #2640]
  41068c:	orr	w21, w9, #0x1
  410690:	mov	x22, x0
  410694:	add	x20, x10, x8
  410698:	cmp	x22, #0x9
  41069c:	b.eq	4105c8 <clear@@Base+0xca04>  // b.none
  4106a0:	b	4106d4 <clear@@Base+0xcb10>
  4106a4:	b.ne	410ab0 <clear@@Base+0xceec>  // b.any
  4106a8:	mov	w22, #0x9                   	// #9
  4106ac:	b	41091c <clear@@Base+0xcd58>
  4106b0:	orr	w21, w9, #0x2
  4106b4:	cmp	x22, #0x9
  4106b8:	b.eq	4105c8 <clear@@Base+0xca04>  // b.none
  4106bc:	b	4106d4 <clear@@Base+0xcb10>
  4106c0:	cmp	x0, #0x5f
  4106c4:	cset	w8, eq  // eq = none
  4106c8:	orr	w21, w9, w8
  4106cc:	cmp	x22, #0x9
  4106d0:	b.eq	4105c8 <clear@@Base+0xca04>  // b.none
  4106d4:	cmp	x22, #0x80
  4106d8:	b.cc	410910 <clear@@Base+0xcd4c>  // b.lo, b.ul, b.last
  4106dc:	ldr	w8, [x23, #3496]
  4106e0:	cbz	w8, 410910 <clear@@Base+0xcd4c>
  4106e4:	cbnz	w8, 410978 <clear@@Base+0xcdb4>
  4106e8:	b	410a70 <clear@@Base+0xceac>
  4106ec:	mov	x0, x22
  4106f0:	bl	40605c <clear@@Base+0x2498>
  4106f4:	cbnz	w0, 41071c <clear@@Base+0xcb58>
  4106f8:	adrp	x8, 434000 <PC+0x800>
  4106fc:	add	x8, x8, #0xa0c
  410700:	ldur	x9, [x8, #68]
  410704:	ldrsw	x8, [x8]
  410708:	add	x0, x9, x8
  41070c:	bl	405e0c <clear@@Base+0x2248>
  410710:	mov	x1, x22
  410714:	bl	4061ec <clear@@Base+0x2628>
  410718:	cbz	w0, 410a90 <clear@@Base+0xcecc>
  41071c:	adrp	x8, 434000 <PC+0x800>
  410720:	ldr	w21, [x8, #2596]
  410724:	cmp	x22, #0x9
  410728:	b.ne	4106d4 <clear@@Base+0xcb10>  // b.any
  41072c:	b	4105c8 <clear@@Base+0xca04>
  410730:	adrp	x9, 432000 <winch@@Base+0x18d5c>
  410734:	ldr	w9, [x9, #2116]
  410738:	sub	w8, w8, w11
  41073c:	sdiv	w10, w8, w9
  410740:	neg	w8, w8
  410744:	madd	w8, w10, w9, w8
  410748:	add	w23, w9, w8
  41074c:	mov	w0, #0x20                  	// #32
  410750:	mov	w1, w21
  410754:	mov	x2, xzr
  410758:	bl	411404 <clear@@Base+0xd840>
  41075c:	mov	w20, w0
  410760:	mov	w0, w21
  410764:	bl	403e60 <clear@@Base+0x29c>
  410768:	adrp	x9, 438000 <PC+0x4800>
  41076c:	ldr	w9, [x9, #352]
  410770:	adrp	x11, 438000 <PC+0x4800>
  410774:	ldr	w11, [x11, #316]
  410778:	sbfx	w8, w0, #0, #1
  41077c:	and	w8, w8, w9
  410780:	adrp	x9, 438000 <PC+0x4800>
  410784:	lsl	w10, w0, #30
  410788:	ldr	w9, [x9, #320]
  41078c:	and	w10, w11, w10, asr #31
  410790:	adrp	x11, 438000 <PC+0x4800>
  410794:	add	w12, w22, w23
  410798:	ldr	w11, [x11, #328]
  41079c:	add	w12, w12, w20
  4107a0:	lsl	w13, w0, #29
  4107a4:	and	w9, w9, w13, asr #31
  4107a8:	adrp	x13, 438000 <PC+0x4800>
  4107ac:	add	w10, w12, w10
  4107b0:	lsl	w14, w0, #28
  4107b4:	add	w8, w10, w8
  4107b8:	ldr	w10, [x13, #324]
  4107bc:	and	w11, w11, w14, asr #31
  4107c0:	add	w8, w8, w9
  4107c4:	add	w8, w8, w11
  4107c8:	sub	w8, w8, #0x1
  4107cc:	cmp	w8, w10
  4107d0:	b.gt	410a88 <clear@@Base+0xcec4>
  4107d4:	adrp	x20, 41a000 <winch@@Base+0xd5c>
  4107d8:	add	w22, w23, #0x1
  4107dc:	add	x20, x20, #0xf38
  4107e0:	mov	w0, #0x20                  	// #32
  4107e4:	mov	w1, w21
  4107e8:	mov	x2, x20
  4107ec:	mov	x3, x19
  4107f0:	bl	4115d4 <clear@@Base+0xda10>
  4107f4:	cbnz	w0, 410a88 <clear@@Base+0xcec4>
  4107f8:	sub	w22, w22, #0x1
  4107fc:	cmp	w22, #0x1
  410800:	b.gt	4107e0 <clear@@Base+0xcc1c>
  410804:	b	410ab0 <clear@@Base+0xceec>
  410808:	cbz	w8, 410848 <clear@@Base+0xcc84>
  41080c:	cmp	w8, #0x1
  410810:	b.ne	410ab0 <clear@@Base+0xceec>  // b.any
  410814:	mov	w0, #0x8                   	// #8
  410818:	mov	w1, wzr
  41081c:	mov	x2, xzr
  410820:	mov	x3, x19
  410824:	bl	4115d4 <clear@@Base+0xda10>
  410828:	cbnz	w0, 410a88 <clear@@Base+0xcec4>
  41082c:	b	410ab0 <clear@@Base+0xceec>
  410830:	adrp	x8, 434000 <PC+0x800>
  410834:	ldr	w8, [x8, #2596]
  410838:	cbz	w8, 410908 <clear@@Base+0xcd44>
  41083c:	orr	w21, w8, w9
  410840:	mov	w22, #0x5f                  	// #95
  410844:	b	410910 <clear@@Base+0xcd4c>
  410848:	adrp	x19, 434000 <PC+0x800>
  41084c:	add	x19, x19, #0xa10
  410850:	ldr	x8, [x19, #64]
  410854:	sxtw	x10, w10
  410858:	add	x0, sp, #0x8
  41085c:	mov	w1, #0xffffffff            	// #-1
  410860:	add	x9, x8, x9
  410864:	add	x2, x8, x10
  410868:	str	x9, [sp, #8]
  41086c:	bl	405f30 <clear@@Base+0x236c>
  410870:	ldr	w8, [x19]
  410874:	mov	x19, x0
  410878:	ldrsw	x11, [x21]
  41087c:	ldr	w9, [x21, #32]
  410880:	mov	w10, wzr
  410884:	cmp	w11, w9
  410888:	b.le	410aa8 <clear@@Base+0xcee4>
  41088c:	cmp	w8, w9
  410890:	b.le	410aa8 <clear@@Base+0xcee4>
  410894:	ldr	x8, [x22, #2648]
  410898:	add	x8, x11, x8
  41089c:	ldurb	w8, [x8, #-1]
  4108a0:	tst	w8, #0x30
  4108a4:	b.ne	410aa4 <clear@@Base+0xcee0>  // b.any
  4108a8:	ldr	w8, [sp, #8]
  4108ac:	ldur	x10, [x21, #68]
  4108b0:	sxtw	x9, w9
  4108b4:	add	x0, sp, #0x8
  4108b8:	mov	w1, #0xffffffff            	// #-1
  4108bc:	sub	w8, w8, w10
  4108c0:	add	x2, x10, x9
  4108c4:	str	w8, [x21]
  4108c8:	bl	405f30 <clear@@Base+0x236c>
  4108cc:	ldur	x8, [x21, #76]
  4108d0:	ldrsw	x9, [x21]
  4108d4:	mov	x20, x0
  4108d8:	mov	x0, x19
  4108dc:	mov	x2, x20
  4108e0:	ldrb	w1, [x8, x9]
  4108e4:	bl	411404 <clear@@Base+0xd840>
  4108e8:	ldr	w8, [x21, #4]
  4108ec:	cmp	w0, #0x1
  4108f0:	mov	x19, x20
  4108f4:	sub	w8, w8, w0
  4108f8:	str	w8, [x21, #4]
  4108fc:	b.lt	410878 <clear@@Base+0xccb4>  // b.tstop
  410900:	mov	w10, #0x1                   	// #1
  410904:	b	410aa8 <clear@@Base+0xcee4>
  410908:	orr	w21, w9, #0x2
  41090c:	mov	w22, #0x5f                  	// #95
  410910:	and	x0, x22, #0xff
  410914:	bl	405870 <clear@@Base+0x1cac>
  410918:	cbz	w0, 410970 <clear@@Base+0xcdac>
  41091c:	adrp	x8, 438000 <PC+0x4800>
  410920:	ldr	w8, [x8, #528]
  410924:	cmp	w8, #0x1
  410928:	b.eq	410940 <clear@@Base+0xcd7c>  // b.none
  41092c:	cmp	w8, #0x2
  410930:	b.ne	41095c <clear@@Base+0xcd98>  // b.any
  410934:	orr	x8, x22, #0x80
  410938:	cmp	x8, #0x9b
  41093c:	b.ne	41095c <clear@@Base+0xcd98>  // b.any
  410940:	mov	x0, x22
  410944:	mov	w1, wzr
  410948:	mov	x2, x20
  41094c:	mov	x3, x19
  410950:	bl	4115d4 <clear@@Base+0xda10>
  410954:	cbnz	w0, 410a88 <clear@@Base+0xcec4>
  410958:	b	410ab0 <clear@@Base+0xceec>
  41095c:	and	x0, x22, #0xff
  410960:	mov	x1, x19
  410964:	bl	411344 <clear@@Base+0xd780>
  410968:	cbnz	w0, 410a88 <clear@@Base+0xcec4>
  41096c:	b	410ab0 <clear@@Base+0xceec>
  410970:	ldr	w8, [x23, #3496]
  410974:	cbz	w8, 410a70 <clear@@Base+0xceac>
  410978:	adrp	x8, 438000 <PC+0x4800>
  41097c:	ldr	w8, [x8, #528]
  410980:	cmp	w8, #0x1
  410984:	b.eq	410a70 <clear@@Base+0xceac>  // b.none
  410988:	mov	x0, x22
  41098c:	bl	405764 <clear@@Base+0x1ba0>
  410990:	cbz	w0, 410a70 <clear@@Base+0xceac>
  410994:	mov	x0, x22
  410998:	bl	405968 <clear@@Base+0x1da4>
  41099c:	adrp	x8, 434000 <PC+0x800>
  4109a0:	ldr	w23, [x8, #2576]
  4109a4:	mov	x20, x0
  4109a8:	bl	401830 <strlen@plt>
  4109ac:	adrp	x22, 430000 <winch@@Base+0x16d5c>
  4109b0:	ldr	w1, [x22, #1840]
  4109b4:	mov	x21, x0
  4109b8:	mov	w0, #0x20                  	// #32
  4109bc:	mov	x2, xzr
  4109c0:	bl	411404 <clear@@Base+0xd840>
  4109c4:	ldr	w8, [x22, #1840]
  4109c8:	mov	w22, w0
  4109cc:	mov	w0, w8
  4109d0:	bl	403e60 <clear@@Base+0x29c>
  4109d4:	adrp	x9, 438000 <PC+0x4800>
  4109d8:	ldr	w9, [x9, #352]
  4109dc:	adrp	x11, 438000 <PC+0x4800>
  4109e0:	ldr	w11, [x11, #316]
  4109e4:	sbfx	w8, w0, #0, #1
  4109e8:	adrp	x14, 438000 <PC+0x4800>
  4109ec:	and	w8, w8, w9
  4109f0:	adrp	x9, 438000 <PC+0x4800>
  4109f4:	ldr	w14, [x14, #320]
  4109f8:	lsl	w10, w0, #30
  4109fc:	add	w12, w23, w21
  410a00:	ldr	w9, [x9, #328]
  410a04:	add	w12, w12, w22
  410a08:	and	w10, w11, w10, asr #31
  410a0c:	lsl	w13, w0, #29
  410a10:	adrp	x11, 438000 <PC+0x4800>
  410a14:	add	w10, w12, w10
  410a18:	lsl	w15, w0, #28
  410a1c:	and	w13, w14, w13, asr #31
  410a20:	add	w8, w10, w8
  410a24:	ldr	w10, [x11, #324]
  410a28:	and	w9, w9, w15, asr #31
  410a2c:	add	w8, w8, w13
  410a30:	add	w8, w8, w9
  410a34:	sub	w8, w8, #0x1
  410a38:	cmp	w8, w10
  410a3c:	b.gt	410a88 <clear@@Base+0xcec4>
  410a40:	ldrb	w8, [x20]
  410a44:	cbz	w8, 410ab0 <clear@@Base+0xceec>
  410a48:	add	x20, x20, #0x1
  410a4c:	and	x0, x8, #0xff
  410a50:	mov	w1, #0x20                  	// #32
  410a54:	mov	x2, xzr
  410a58:	mov	x3, x19
  410a5c:	bl	4115d4 <clear@@Base+0xda10>
  410a60:	cbnz	w0, 410a88 <clear@@Base+0xcec4>
  410a64:	ldrb	w8, [x20], #1
  410a68:	cbnz	w8, 410a4c <clear@@Base+0xce88>
  410a6c:	b	410ab0 <clear@@Base+0xceec>
  410a70:	mov	x0, x22
  410a74:	mov	w1, w21
  410a78:	mov	x2, x20
  410a7c:	mov	x3, x19
  410a80:	bl	4115d4 <clear@@Base+0xda10>
  410a84:	cbz	w0, 410ab0 <clear@@Base+0xceec>
  410a88:	mov	w0, #0x1                   	// #1
  410a8c:	b	410ab4 <clear@@Base+0xcef0>
  410a90:	mov	w21, wzr
  410a94:	str	wzr, [x24, #2592]
  410a98:	cmp	x22, #0x9
  410a9c:	b.eq	4105c8 <clear@@Base+0xca04>  // b.none
  410aa0:	b	4106d4 <clear@@Base+0xcb10>
  410aa4:	mov	w10, wzr
  410aa8:	adrp	x8, 434000 <PC+0x800>
  410aac:	str	w10, [x8, #2592]
  410ab0:	mov	w0, wzr
  410ab4:	ldp	x20, x19, [sp, #64]
  410ab8:	ldp	x22, x21, [sp, #48]
  410abc:	ldp	x24, x23, [sp, #32]
  410ac0:	ldp	x29, x30, [sp, #16]
  410ac4:	add	sp, sp, #0x50
  410ac8:	ret
  410acc:	stp	x29, x30, [sp, #-64]!
  410ad0:	stp	x20, x19, [sp, #48]
  410ad4:	adrp	x20, 434000 <PC+0x800>
  410ad8:	ldr	w8, [x20, #2600]
  410adc:	str	x23, [sp, #16]
  410ae0:	stp	x22, x21, [sp, #32]
  410ae4:	mov	x29, sp
  410ae8:	cmp	w8, #0x1
  410aec:	b.lt	410b44 <clear@@Base+0xcf80>  // b.tstop
  410af0:	adrp	x8, 434000 <PC+0x800>
  410af4:	add	x8, x8, #0xa30
  410af8:	ldr	w9, [x8]
  410afc:	cmp	w9, #0x1
  410b00:	b.lt	410b3c <clear@@Base+0xcf78>  // b.tstop
  410b04:	ldr	x19, [x8, #56]
  410b08:	adrp	x23, 434000 <PC+0x800>
  410b0c:	mov	x21, xzr
  410b10:	add	x23, x23, #0xa00
  410b14:	adrp	x22, 434000 <PC+0x800>
  410b18:	add	x8, x23, x21
  410b1c:	ldrb	w0, [x8, #52]
  410b20:	mov	x1, x19
  410b24:	bl	411344 <clear@@Base+0xd780>
  410b28:	cbnz	w0, 410b4c <clear@@Base+0xcf88>
  410b2c:	ldrsw	x8, [x22, #2608]
  410b30:	add	x21, x21, #0x1
  410b34:	cmp	x21, x8
  410b38:	b.lt	410b18 <clear@@Base+0xcf54>  // b.tstop
  410b3c:	mov	w0, wzr
  410b40:	b	410b54 <clear@@Base+0xcf90>
  410b44:	mov	w0, wzr
  410b48:	b	410b58 <clear@@Base+0xcf94>
  410b4c:	ldr	w8, [x22, #2608]
  410b50:	sub	w0, w8, w21
  410b54:	str	wzr, [x20, #2600]
  410b58:	ldp	x20, x19, [sp, #48]
  410b5c:	ldp	x22, x21, [sp, #32]
  410b60:	ldr	x23, [sp, #16]
  410b64:	ldp	x29, x30, [sp], #64
  410b68:	ret
  410b6c:	stp	x29, x30, [sp, #-96]!
  410b70:	stp	x24, x23, [sp, #48]
  410b74:	adrp	x23, 434000 <PC+0x800>
  410b78:	ldr	w8, [x23, #2600]
  410b7c:	stp	x22, x21, [sp, #64]
  410b80:	stp	x20, x19, [sp, #80]
  410b84:	mov	w19, w2
  410b88:	mov	w21, w1
  410b8c:	cmp	w8, #0x1
  410b90:	mov	w20, w0
  410b94:	stp	x28, x27, [sp, #16]
  410b98:	stp	x26, x25, [sp, #32]
  410b9c:	mov	x29, sp
  410ba0:	b.lt	410bf4 <clear@@Base+0xd030>  // b.tstop
  410ba4:	adrp	x8, 434000 <PC+0x800>
  410ba8:	add	x8, x8, #0xa30
  410bac:	ldr	w9, [x8]
  410bb0:	cmp	w9, #0x1
  410bb4:	b.lt	410bf0 <clear@@Base+0xd02c>  // b.tstop
  410bb8:	ldr	x22, [x8, #56]
  410bbc:	adrp	x25, 434000 <PC+0x800>
  410bc0:	mov	x24, xzr
  410bc4:	add	x25, x25, #0xa00
  410bc8:	adrp	x26, 434000 <PC+0x800>
  410bcc:	add	x8, x25, x24
  410bd0:	ldrb	w0, [x8, #52]
  410bd4:	mov	x1, x22
  410bd8:	bl	411344 <clear@@Base+0xd780>
  410bdc:	cbnz	w0, 410bf0 <clear@@Base+0xd02c>
  410be0:	ldrsw	x8, [x26, #2608]
  410be4:	add	x24, x24, #0x1
  410be8:	cmp	x24, x8
  410bec:	b.lt	410bcc <clear@@Base+0xd008>  // b.tstop
  410bf0:	str	wzr, [x23, #2600]
  410bf4:	cbnz	w20, 410c20 <clear@@Base+0xd05c>
  410bf8:	adrp	x8, 434000 <PC+0x800>
  410bfc:	ldrb	w8, [x8, #2568]
  410c00:	cbz	w8, 410c20 <clear@@Base+0xd05c>
  410c04:	adrp	x9, 434000 <PC+0x800>
  410c08:	ldr	x2, [x9, #2656]
  410c0c:	cmp	w8, #0x0
  410c10:	mov	w8, #0xd                   	// #13
  410c14:	csel	x0, x8, xzr, ne  // ne = any
  410c18:	mov	x1, xzr
  410c1c:	bl	4104d8 <clear@@Base+0xc914>
  410c20:	adrp	x8, 434000 <PC+0x800>
  410c24:	adrp	x9, 438000 <PC+0x4800>
  410c28:	ldr	w8, [x8, #2588]
  410c2c:	ldr	w9, [x9, #416]
  410c30:	subs	w0, w9, w8
  410c34:	b.le	410c3c <clear@@Base+0xd078>
  410c38:	bl	40f8e8 <clear@@Base+0xbd24>
  410c3c:	adrp	x22, 434000 <PC+0x800>
  410c40:	adrp	x24, 434000 <PC+0x800>
  410c44:	adrp	x25, 438000 <PC+0x4800>
  410c48:	add	x22, x22, #0xa0c
  410c4c:	adrp	x23, 438000 <PC+0x4800>
  410c50:	cbz	w21, 410d28 <clear@@Base+0xd164>
  410c54:	adrp	x26, 438000 <PC+0x4800>
  410c58:	ldrb	w8, [x26, #548]
  410c5c:	cbz	w8, 410d28 <clear@@Base+0xd164>
  410c60:	ldr	w21, [x24, #2576]
  410c64:	ldr	w27, [x25, #324]
  410c68:	cmp	w21, w27
  410c6c:	b.lt	410c78 <clear@@Base+0xd0b4>  // b.tstop
  410c70:	ldp	w8, w21, [x22, #8]
  410c74:	stp	w8, w21, [x22]
  410c78:	ldr	w8, [x23, #528]
  410c7c:	cmp	w8, #0x2
  410c80:	b.ne	410ce0 <clear@@Base+0xd11c>  // b.any
  410c84:	adrp	x8, 434000 <PC+0x800>
  410c88:	ldr	x0, [x8, #2624]
  410c8c:	mov	w1, #0x6d                  	// #109
  410c90:	mov	w28, #0x6d                  	// #109
  410c94:	bl	401b30 <strchr@plt>
  410c98:	cbz	x0, 410ce0 <clear@@Base+0xd11c>
  410c9c:	ldur	x8, [x22, #68]
  410ca0:	ldrsw	x10, [x22]
  410ca4:	ldur	x9, [x22, #76]
  410ca8:	mov	w11, #0x1b                  	// #27
  410cac:	mov	w12, #0x10                  	// #16
  410cb0:	mov	w13, #0x5b                  	// #91
  410cb4:	add	x14, x10, #0x1
  410cb8:	strb	w11, [x8, x10]
  410cbc:	add	x11, x10, #0x2
  410cc0:	strb	w12, [x9, x10]
  410cc4:	strb	w13, [x8, x14]
  410cc8:	strb	w12, [x9, x14]
  410ccc:	strb	w28, [x8, x11]
  410cd0:	strb	w12, [x9, x11]
  410cd4:	ldr	w27, [x25, #324]
  410cd8:	add	w8, w10, #0x3
  410cdc:	str	w8, [x22]
  410ce0:	sub	w8, w27, #0x1
  410ce4:	cmp	w21, w8
  410ce8:	b.ge	410d90 <clear@@Base+0xd1cc>  // b.tcont
  410cec:	ldur	x8, [x22, #68]
  410cf0:	ldur	x9, [x22, #76]
  410cf4:	ldrsw	x12, [x22]
  410cf8:	mov	w11, #0x20                  	// #32
  410cfc:	strb	w11, [x8, x12]
  410d00:	strb	wzr, [x9, x12]
  410d04:	ldr	w13, [x25, #324]
  410d08:	add	x10, x12, #0x1
  410d0c:	add	w21, w21, #0x1
  410d10:	sub	w12, w13, #0x1
  410d14:	cmp	w21, w12
  410d18:	mov	x12, x10
  410d1c:	b.lt	410cfc <clear@@Base+0xd138>  // b.tstop
  410d20:	stp	w10, w21, [x22]
  410d24:	b	410d9c <clear@@Base+0xd1d8>
  410d28:	ldr	w8, [x23, #528]
  410d2c:	cmp	w8, #0x2
  410d30:	b.ne	410dc4 <clear@@Base+0xd200>  // b.any
  410d34:	adrp	x8, 434000 <PC+0x800>
  410d38:	ldr	x0, [x8, #2624]
  410d3c:	mov	w1, #0x6d                  	// #109
  410d40:	mov	w21, #0x6d                  	// #109
  410d44:	bl	401b30 <strchr@plt>
  410d48:	cbz	x0, 410dc4 <clear@@Base+0xd200>
  410d4c:	ldur	x8, [x22, #68]
  410d50:	ldur	x9, [x22, #76]
  410d54:	ldrsw	x10, [x22]
  410d58:	mov	w11, #0x1b                  	// #27
  410d5c:	mov	w12, #0x10                  	// #16
  410d60:	mov	w13, #0x5b                  	// #91
  410d64:	add	x14, x10, #0x1
  410d68:	strb	w11, [x8, x10]
  410d6c:	strb	w12, [x9, x10]
  410d70:	add	x11, x10, #0x2
  410d74:	add	w10, w10, #0x3
  410d78:	strb	w13, [x8, x14]
  410d7c:	strb	w12, [x9, x14]
  410d80:	strb	w21, [x8, x11]
  410d84:	strb	w12, [x9, x11]
  410d88:	str	w10, [x22]
  410d8c:	b	410dc4 <clear@@Base+0xd200>
  410d90:	ldr	w10, [x22]
  410d94:	ldur	x8, [x22, #68]
  410d98:	ldur	x9, [x22, #76]
  410d9c:	adrp	x12, 438000 <PC+0x4800>
  410da0:	ldrb	w11, [x26, #548]
  410da4:	ldr	w12, [x12, #424]
  410da8:	add	w13, w10, #0x1
  410dac:	sxtw	x10, w10
  410db0:	add	w14, w21, #0x1
  410db4:	str	w13, [x22]
  410db8:	strb	w11, [x8, x10]
  410dbc:	strb	w12, [x9, x10]
  410dc0:	str	w14, [x22, #4]
  410dc4:	ldr	w9, [x24, #2576]
  410dc8:	ldr	w8, [x25, #324]
  410dcc:	cmp	w9, w8
  410dd0:	b.lt	410e54 <clear@@Base+0xd290>  // b.tstop
  410dd4:	adrp	x8, 438000 <PC+0x4800>
  410dd8:	ldr	w8, [x8, #340]
  410ddc:	cbz	w8, 410e54 <clear@@Base+0xd290>
  410de0:	adrp	x8, 438000 <PC+0x4800>
  410de4:	ldr	w10, [x8, #292]
  410de8:	cmp	w20, #0x0
  410dec:	cset	w8, ne  // ne = any
  410df0:	cmp	w10, #0x0
  410df4:	cset	w11, ne  // ne = any
  410df8:	and	w8, w8, w11
  410dfc:	tbnz	w8, #0, 410e54 <clear@@Base+0xd290>
  410e00:	ldr	w8, [x23, #528]
  410e04:	cmp	w8, #0x1
  410e08:	b.eq	410e54 <clear@@Base+0xd290>  // b.none
  410e0c:	adrp	x8, 434000 <PC+0x800>
  410e10:	ldr	w8, [x8, #2572]
  410e14:	cbz	w19, 410e9c <clear@@Base+0xd2d8>
  410e18:	cbz	w10, 410e9c <clear@@Base+0xd2d8>
  410e1c:	ldur	x10, [x22, #68]
  410e20:	sxtw	x12, w8
  410e24:	mov	w11, #0x20                  	// #32
  410e28:	add	w8, w8, #0x2
  410e2c:	strb	w11, [x10, x12]
  410e30:	ldur	x11, [x22, #76]
  410e34:	mov	w13, #0x8                   	// #8
  410e38:	add	x14, x12, #0x1
  410e3c:	strb	wzr, [x11, x12]
  410e40:	str	w8, [x22]
  410e44:	strb	w13, [x10, x14]
  410e48:	strb	wzr, [x11, x14]
  410e4c:	str	w9, [x22, #4]
  410e50:	b	410e74 <clear@@Base+0xd2b0>
  410e54:	ldrsw	x9, [x22]
  410e58:	ldur	x10, [x22, #68]
  410e5c:	mov	w11, #0xa                   	// #10
  410e60:	add	w8, w9, #0x1
  410e64:	str	w8, [x22]
  410e68:	strb	w11, [x10, x9]
  410e6c:	ldur	x11, [x22, #76]
  410e70:	strb	wzr, [x11, x9]
  410e74:	sxtw	x8, w8
  410e78:	strb	wzr, [x10, x8]
  410e7c:	strb	wzr, [x11, x8]
  410e80:	ldp	x20, x19, [sp, #80]
  410e84:	ldp	x22, x21, [sp, #64]
  410e88:	ldp	x24, x23, [sp, #48]
  410e8c:	ldp	x26, x25, [sp, #32]
  410e90:	ldp	x28, x27, [sp, #16]
  410e94:	ldp	x29, x30, [sp], #96
  410e98:	ret
  410e9c:	adrp	x9, 434000 <PC+0x800>
  410ea0:	add	x9, x9, #0xa50
  410ea4:	ldp	x10, x11, [x9]
  410ea8:	b	410e74 <clear@@Base+0xd2b0>
  410eac:	adrp	x8, 434000 <PC+0x800>
  410eb0:	add	x8, x8, #0xa50
  410eb4:	ldr	x9, [x8]
  410eb8:	strb	w0, [x9]
  410ebc:	ldr	x8, [x8, #8]
  410ec0:	mov	w9, #0x40                  	// #64
  410ec4:	strb	w9, [x8]
  410ec8:	ret
  410ecc:	adrp	x8, 434000 <PC+0x800>
  410ed0:	ldrb	w8, [x8, #2560]
  410ed4:	cmp	w8, #0x1
  410ed8:	b.ne	410f04 <clear@@Base+0xd340>  // b.any
  410edc:	adrp	x8, 438000 <PC+0x4800>
  410ee0:	ldr	w8, [x8, #560]
  410ee4:	cbz	w8, 410ef0 <clear@@Base+0xd32c>
  410ee8:	cbz	w0, 410f28 <clear@@Base+0xd364>
  410eec:	sub	w0, w0, #0x1
  410ef0:	cmp	w0, #0x0
  410ef4:	mov	w8, #0xa                   	// #10
  410ef8:	csel	w0, w8, wzr, eq  // eq = none
  410efc:	str	wzr, [x1]
  410f00:	ret
  410f04:	adrp	x8, 434000 <PC+0x800>
  410f08:	add	x8, x8, #0xa50
  410f0c:	ldr	x9, [x8, #8]
  410f10:	sxtw	x10, w0
  410f14:	ldrb	w9, [x9, x10]
  410f18:	str	w9, [x1]
  410f1c:	ldr	x8, [x8]
  410f20:	ldrb	w0, [x8, x10]
  410f24:	ret
  410f28:	mov	w8, #0x2                   	// #2
  410f2c:	mov	w0, #0x7e                  	// #126
  410f30:	str	w8, [x1]
  410f34:	ret
  410f38:	adrp	x8, 434000 <PC+0x800>
  410f3c:	add	x8, x8, #0xa00
  410f40:	mov	w9, #0x1                   	// #1
  410f44:	strb	w9, [x8]
  410f48:	str	wzr, [x8, #28]
  410f4c:	ret
  410f50:	stp	x29, x30, [sp, #-80]!
  410f54:	cmn	x0, #0x1
  410f58:	stp	x26, x25, [sp, #16]
  410f5c:	stp	x24, x23, [sp, #32]
  410f60:	stp	x22, x21, [sp, #48]
  410f64:	stp	x20, x19, [sp, #64]
  410f68:	mov	x29, sp
  410f6c:	b.eq	410f84 <clear@@Base+0xd3c0>  // b.none
  410f70:	mov	x19, x2
  410f74:	mov	x20, x1
  410f78:	bl	4049c0 <clear@@Base+0xdfc>
  410f7c:	cbz	w0, 410f9c <clear@@Base+0xd3d8>
  410f80:	mov	x0, #0xffffffffffffffff    	// #-1
  410f84:	ldp	x20, x19, [sp, #64]
  410f88:	ldp	x22, x21, [sp, #48]
  410f8c:	ldp	x24, x23, [sp, #32]
  410f90:	ldp	x26, x25, [sp, #16]
  410f94:	ldp	x29, x30, [sp], #80
  410f98:	ret
  410f9c:	bl	404860 <clear@@Base+0xc9c>
  410fa0:	cmn	w0, #0x1
  410fa4:	b.eq	410f80 <clear@@Base+0xd3bc>  // b.none
  410fa8:	mov	w21, w0
  410fac:	mov	x22, xzr
  410fb0:	adrp	x24, 438000 <PC+0x4800>
  410fb4:	adrp	x25, 434000 <PC+0x800>
  410fb8:	adrp	x23, 434000 <PC+0x800>
  410fbc:	b	410fd8 <clear@@Base+0xd414>
  410fc0:	ldr	x8, [x23, #2640]
  410fc4:	add	x26, x22, #0x1
  410fc8:	strb	w21, [x8, x22]
  410fcc:	bl	404860 <clear@@Base+0xc9c>
  410fd0:	mov	w21, w0
  410fd4:	mov	x22, x26
  410fd8:	cmn	w21, #0x1
  410fdc:	b.eq	411018 <clear@@Base+0xd454>  // b.none
  410fe0:	cmp	w21, #0xa
  410fe4:	b.eq	411018 <clear@@Base+0xd454>  // b.none
  410fe8:	ldrb	w8, [x24, #624]
  410fec:	tst	w8, #0x3
  410ff0:	b.ne	411018 <clear@@Base+0xd454>  // b.any
  410ff4:	ldrsw	x8, [x25, #2040]
  410ff8:	sub	x8, x8, #0x1
  410ffc:	cmp	x22, x8
  411000:	b.lt	410fc0 <clear@@Base+0xd3fc>  // b.tstop
  411004:	bl	411038 <clear@@Base+0xd474>
  411008:	cbz	w0, 410fc0 <clear@@Base+0xd3fc>
  41100c:	bl	4046ec <clear@@Base+0xb28>
  411010:	sub	x0, x0, #0x1
  411014:	b	41101c <clear@@Base+0xd458>
  411018:	bl	4046ec <clear@@Base+0xb28>
  41101c:	ldr	x8, [x23, #2640]
  411020:	strb	wzr, [x8, w22, uxtw]
  411024:	cbz	x20, 41102c <clear@@Base+0xd468>
  411028:	str	x8, [x20]
  41102c:	cbz	x19, 410f84 <clear@@Base+0xd3c0>
  411030:	str	w22, [x19]
  411034:	b	410f84 <clear@@Base+0xd3c0>
  411038:	stp	x29, x30, [sp, #-80]!
  41103c:	stp	x24, x23, [sp, #32]
  411040:	adrp	x24, 434000 <PC+0x800>
  411044:	stp	x22, x21, [sp, #48]
  411048:	ldrsw	x22, [x24, #2040]
  41104c:	stp	x20, x19, [sp, #64]
  411050:	mov	w1, #0x1                   	// #1
  411054:	str	x25, [sp, #16]
  411058:	lsl	x20, x22, #1
  41105c:	mov	x0, x20
  411060:	mov	x29, sp
  411064:	bl	401a60 <calloc@plt>
  411068:	mov	x19, x0
  41106c:	mov	w1, #0x1                   	// #1
  411070:	mov	x0, x20
  411074:	bl	401a60 <calloc@plt>
  411078:	mov	x21, x0
  41107c:	cbz	x19, 4110d0 <clear@@Base+0xd50c>
  411080:	cbz	x21, 4110d0 <clear@@Base+0xd50c>
  411084:	adrp	x25, 434000 <PC+0x800>
  411088:	add	x25, x25, #0xa50
  41108c:	ldr	x1, [x25]
  411090:	mov	x0, x19
  411094:	mov	x2, x22
  411098:	bl	401820 <memcpy@plt>
  41109c:	ldr	x23, [x25, #8]
  4110a0:	mov	x0, x21
  4110a4:	mov	x2, x22
  4110a8:	mov	x1, x23
  4110ac:	bl	401820 <memcpy@plt>
  4110b0:	mov	x0, x23
  4110b4:	bl	401b20 <free@plt>
  4110b8:	ldr	x0, [x25]
  4110bc:	bl	401b20 <free@plt>
  4110c0:	mov	w0, wzr
  4110c4:	stp	x19, x21, [x25]
  4110c8:	str	w20, [x24, #2040]
  4110cc:	b	4110ec <clear@@Base+0xd528>
  4110d0:	cbz	x21, 4110dc <clear@@Base+0xd518>
  4110d4:	mov	x0, x21
  4110d8:	bl	401b20 <free@plt>
  4110dc:	cbz	x19, 4110e8 <clear@@Base+0xd524>
  4110e0:	mov	x0, x19
  4110e4:	bl	401b20 <free@plt>
  4110e8:	mov	w0, #0x1                   	// #1
  4110ec:	ldp	x20, x19, [sp, #64]
  4110f0:	ldp	x22, x21, [sp, #48]
  4110f4:	ldp	x24, x23, [sp, #32]
  4110f8:	ldr	x25, [sp, #16]
  4110fc:	ldp	x29, x30, [sp], #80
  411100:	ret
  411104:	stp	x29, x30, [sp, #-80]!
  411108:	subs	x0, x0, #0x1
  41110c:	stp	x26, x25, [sp, #16]
  411110:	stp	x24, x23, [sp, #32]
  411114:	stp	x22, x21, [sp, #48]
  411118:	stp	x20, x19, [sp, #64]
  41111c:	mov	x29, sp
  411120:	b.lt	411134 <clear@@Base+0xd570>  // b.tstop
  411124:	mov	x19, x2
  411128:	mov	x20, x1
  41112c:	bl	4049c0 <clear@@Base+0xdfc>
  411130:	cbz	w0, 411150 <clear@@Base+0xd58c>
  411134:	mov	x0, #0xffffffffffffffff    	// #-1
  411138:	ldp	x20, x19, [sp, #64]
  41113c:	ldp	x22, x21, [sp, #48]
  411140:	ldp	x24, x23, [sp, #32]
  411144:	ldp	x26, x25, [sp, #16]
  411148:	ldp	x29, x30, [sp], #80
  41114c:	ret
  411150:	adrp	x22, 434000 <PC+0x800>
  411154:	ldrsw	x8, [x22, #2040]
  411158:	adrp	x23, 434000 <PC+0x800>
  41115c:	ldr	x9, [x23, #2640]
  411160:	sub	x24, x8, #0x1
  411164:	strb	wzr, [x9, x24]
  411168:	bl	404d34 <clear@@Base+0x1170>
  41116c:	cmp	w0, #0xa
  411170:	b.ne	4111a4 <clear@@Base+0xd5e0>  // b.any
  411174:	bl	4046ec <clear@@Base+0xb28>
  411178:	add	x0, x0, #0x1
  41117c:	cbz	x20, 41118c <clear@@Base+0xd5c8>
  411180:	ldr	x8, [x23, #2640]
  411184:	add	x8, x8, w24, sxtw
  411188:	str	x8, [x20]
  41118c:	cbz	x19, 411138 <clear@@Base+0xd574>
  411190:	ldr	w8, [x22, #2040]
  411194:	mvn	w9, w24
  411198:	add	w8, w8, w9
  41119c:	str	w8, [x19]
  4111a0:	b	411138 <clear@@Base+0xd574>
  4111a4:	mov	w21, w0
  4111a8:	adrp	x25, 438000 <PC+0x4800>
  4111ac:	b	4111d0 <clear@@Base+0xd60c>
  4111b0:	ldr	x8, [x23, #2640]
  4111b4:	sxtw	x9, w24
  4111b8:	sub	x24, x9, #0x1
  4111bc:	strb	w21, [x8, x24]
  4111c0:	bl	404d34 <clear@@Base+0x1170>
  4111c4:	mov	w21, w0
  4111c8:	cmp	w0, #0xa
  4111cc:	b.eq	411174 <clear@@Base+0xd5b0>  // b.none
  4111d0:	ldrb	w8, [x25, #624]
  4111d4:	tst	w8, #0x3
  4111d8:	b.ne	411174 <clear@@Base+0xd5b0>  // b.any
  4111dc:	cmn	w21, #0x1
  4111e0:	b.eq	411234 <clear@@Base+0xd670>  // b.none
  4111e4:	cmp	w24, #0x1
  4111e8:	b.ge	4111b0 <clear@@Base+0xd5ec>  // b.tcont
  4111ec:	ldrsw	x26, [x22, #2040]
  4111f0:	bl	411038 <clear@@Base+0xd474>
  4111f4:	cbnz	w0, 411174 <clear@@Base+0xd5b0>
  4111f8:	ldr	x8, [x23, #2640]
  4111fc:	ldr	w10, [x22, #2040]
  411200:	sub	x11, x8, #0x1
  411204:	add	x9, x11, x26
  411208:	cmp	x9, x8
  41120c:	b.cc	41122c <clear@@Base+0xd668>  // b.lo, b.ul, b.last
  411210:	sxtw	x10, w10
  411214:	add	x10, x11, x10
  411218:	ldrb	w11, [x9], #-1
  41121c:	cmp	x9, x8
  411220:	strb	w11, [x10], #-1
  411224:	b.cs	411218 <clear@@Base+0xd654>  // b.hs, b.nlast
  411228:	ldr	w10, [x22, #2040]
  41122c:	sub	w24, w10, w26
  411230:	b	4111b4 <clear@@Base+0xd5f0>
  411234:	mov	x0, xzr
  411238:	cbnz	x20, 411180 <clear@@Base+0xd5bc>
  41123c:	b	41118c <clear@@Base+0xd5c8>
  411240:	stp	x29, x30, [sp, #-64]!
  411244:	stp	x20, x19, [sp, #48]
  411248:	adrp	x19, 438000 <PC+0x4800>
  41124c:	ldr	w20, [x19, #324]
  411250:	mov	w8, #0x7fffffff            	// #2147483647
  411254:	str	w8, [x19, #324]
  411258:	adrp	x8, 438000 <PC+0x4800>
  41125c:	mov	w0, wzr
  411260:	stp	x24, x23, [sp, #16]
  411264:	stp	x22, x21, [sp, #32]
  411268:	mov	x29, sp
  41126c:	str	wzr, [x8, #416]
  411270:	bl	416194 <error@@Base+0xdd0>
  411274:	cmn	x0, #0x1
  411278:	mov	w21, wzr
  41127c:	b.eq	4112c4 <clear@@Base+0xd700>  // b.none
  411280:	adrp	x22, 438000 <PC+0x4800>
  411284:	ldr	w8, [x22, #312]
  411288:	cmp	w8, #0x1
  41128c:	b.lt	4112c4 <clear@@Base+0xd700>  // b.tstop
  411290:	mov	w21, wzr
  411294:	mov	w23, #0x1                   	// #1
  411298:	adrp	x24, 434000 <PC+0x800>
  41129c:	bl	40e66c <clear@@Base+0xaaa8>
  4112a0:	ldr	w8, [x24, #2576]
  4112a4:	cmp	w8, w21
  4112a8:	csel	w21, w8, w21, gt
  4112ac:	cmn	x0, #0x1
  4112b0:	b.eq	4112c4 <clear@@Base+0xd700>  // b.none
  4112b4:	ldr	w8, [x22, #312]
  4112b8:	cmp	w23, w8
  4112bc:	add	w23, w23, #0x1
  4112c0:	b.lt	41129c <clear@@Base+0xd6d8>  // b.tstop
  4112c4:	subs	w8, w21, w20
  4112c8:	str	w20, [x19, #324]
  4112cc:	ldp	x20, x19, [sp, #48]
  4112d0:	ldp	x22, x21, [sp, #32]
  4112d4:	ldp	x24, x23, [sp, #16]
  4112d8:	csel	w0, wzr, w8, lt  // lt = tstop
  4112dc:	ldp	x29, x30, [sp], #64
  4112e0:	ret
  4112e4:	stp	x29, x30, [sp, #-16]!
  4112e8:	mov	x29, sp
  4112ec:	bl	403e60 <clear@@Base+0x29c>
  4112f0:	adrp	x9, 438000 <PC+0x4800>
  4112f4:	adrp	x10, 438000 <PC+0x4800>
  4112f8:	ldr	w9, [x9, #352]
  4112fc:	adrp	x11, 438000 <PC+0x4800>
  411300:	ldr	w10, [x10, #316]
  411304:	ldr	w11, [x11, #320]
  411308:	sbfx	w8, w0, #0, #1
  41130c:	and	w8, w8, w9
  411310:	lsl	w9, w0, #30
  411314:	and	w9, w10, w9, asr #31
  411318:	lsl	w10, w0, #29
  41131c:	and	w10, w11, w10, asr #31
  411320:	adrp	x11, 438000 <PC+0x4800>
  411324:	ldr	w11, [x11, #328]
  411328:	add	w8, w8, w9
  41132c:	lsl	w9, w0, #28
  411330:	add	w8, w8, w10
  411334:	and	w9, w11, w9, asr #31
  411338:	add	w0, w8, w9
  41133c:	ldp	x29, x30, [sp], #16
  411340:	ret
  411344:	stp	x29, x30, [sp, #-64]!
  411348:	str	x23, [sp, #16]
  41134c:	stp	x22, x21, [sp, #32]
  411350:	stp	x20, x19, [sp, #48]
  411354:	mov	x29, sp
  411358:	mov	x19, x1
  41135c:	bl	405888 <clear@@Base+0x1cc4>
  411360:	adrp	x8, 434000 <PC+0x800>
  411364:	ldr	w23, [x8, #2576]
  411368:	mov	x20, x0
  41136c:	bl	401830 <strlen@plt>
  411370:	adrp	x22, 430000 <winch@@Base+0x16d5c>
  411374:	ldr	w1, [x22, #1840]
  411378:	mov	x21, x0
  41137c:	mov	w0, #0x20                  	// #32
  411380:	mov	x2, xzr
  411384:	bl	411404 <clear@@Base+0xd840>
  411388:	ldr	w8, [x22, #1840]
  41138c:	mov	w22, w0
  411390:	mov	w0, w8
  411394:	bl	4112e4 <clear@@Base+0xd720>
  411398:	adrp	x9, 438000 <PC+0x4800>
  41139c:	add	w8, w23, w21
  4113a0:	ldr	w9, [x9, #324]
  4113a4:	add	w8, w8, w22
  4113a8:	add	w8, w8, w0
  4113ac:	sub	w8, w8, #0x1
  4113b0:	cmp	w8, w9
  4113b4:	b.le	4113c0 <clear@@Base+0xd7fc>
  4113b8:	mov	w0, #0x1                   	// #1
  4113bc:	b	4113f0 <clear@@Base+0xd82c>
  4113c0:	ldrb	w8, [x20]
  4113c4:	cbz	w8, 4113ec <clear@@Base+0xd828>
  4113c8:	add	x20, x20, #0x1
  4113cc:	and	x0, x8, #0xff
  4113d0:	mov	w1, #0x20                  	// #32
  4113d4:	mov	x2, xzr
  4113d8:	mov	x3, x19
  4113dc:	bl	4115d4 <clear@@Base+0xda10>
  4113e0:	cbnz	w0, 4113b8 <clear@@Base+0xd7f4>
  4113e4:	ldrb	w8, [x20], #1
  4113e8:	cbnz	w8, 4113cc <clear@@Base+0xd808>
  4113ec:	mov	w0, wzr
  4113f0:	ldp	x20, x19, [sp, #48]
  4113f4:	ldp	x22, x21, [sp, #32]
  4113f8:	ldr	x23, [sp, #16]
  4113fc:	ldp	x29, x30, [sp], #64
  411400:	ret
  411404:	stp	x29, x30, [sp, #-48]!
  411408:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  41140c:	ldr	w8, [x8, #3496]
  411410:	stp	x22, x21, [sp, #16]
  411414:	mov	x21, x2
  411418:	cmp	x0, #0x8
  41141c:	stp	x20, x19, [sp, #32]
  411420:	mov	x29, sp
  411424:	b.ne	411444 <clear@@Base+0xd880>  // b.any
  411428:	cbz	w8, 4115bc <clear@@Base+0xd9f8>
  41142c:	mov	x0, x21
  411430:	bl	406168 <clear@@Base+0x25a4>
  411434:	cmp	w0, #0x0
  411438:	mov	w8, #0xfffffffe            	// #-2
  41143c:	cinc	w20, w8, eq  // eq = none
  411440:	b	4115c0 <clear@@Base+0xd9fc>
  411444:	mov	x20, x0
  411448:	mov	w19, w1
  41144c:	cmp	x0, #0x80
  411450:	b.cc	4115a8 <clear@@Base+0xd9e4>  // b.lo, b.ul, b.last
  411454:	cbz	w8, 4115a8 <clear@@Base+0xd9e4>
  411458:	mov	x0, x20
  41145c:	bl	40605c <clear@@Base+0x2498>
  411460:	cbnz	w0, 4115b4 <clear@@Base+0xd9f0>
  411464:	mov	x0, x21
  411468:	mov	x1, x20
  41146c:	bl	4061ec <clear@@Base+0x2628>
  411470:	cbnz	w0, 4115b4 <clear@@Base+0xd9f0>
  411474:	mov	x0, x20
  411478:	bl	406168 <clear@@Base+0x25a4>
  41147c:	adrp	x22, 434000 <PC+0x800>
  411480:	ldrsw	x8, [x22, #2572]
  411484:	cmp	w0, #0x0
  411488:	mov	w9, #0x1                   	// #1
  41148c:	cinc	w20, w9, ne  // ne = any
  411490:	cmp	w8, #0x1
  411494:	adrp	x21, 434000 <PC+0x800>
  411498:	b.lt	411520 <clear@@Base+0xd95c>  // b.tstop
  41149c:	ldr	x9, [x21, #2648]
  4114a0:	mov	w1, w19
  4114a4:	add	x8, x8, x9
  4114a8:	ldurb	w0, [x8, #-1]
  4114ac:	bl	403ef0 <clear@@Base+0x32c>
  4114b0:	cbnz	w0, 411520 <clear@@Base+0xd95c>
  4114b4:	adrp	x8, 434000 <PC+0x800>
  4114b8:	add	x8, x8, #0xa0c
  4114bc:	ldur	x9, [x8, #76]
  4114c0:	ldrsw	x8, [x8]
  4114c4:	add	x8, x8, x9
  4114c8:	ldurb	w0, [x8, #-1]
  4114cc:	bl	403e60 <clear@@Base+0x29c>
  4114d0:	adrp	x9, 438000 <PC+0x4800>
  4114d4:	ldr	w9, [x9, #352]
  4114d8:	adrp	x11, 438000 <PC+0x4800>
  4114dc:	ldr	w11, [x11, #316]
  4114e0:	sbfx	w8, w0, #0, #1
  4114e4:	adrp	x12, 438000 <PC+0x4800>
  4114e8:	and	w8, w8, w9
  4114ec:	adrp	x9, 438000 <PC+0x4800>
  4114f0:	ldr	w12, [x12, #320]
  4114f4:	lsl	w10, w0, #30
  4114f8:	ldr	w9, [x9, #328]
  4114fc:	and	w10, w11, w10, asr #31
  411500:	lsl	w11, w0, #29
  411504:	add	w10, w10, w20
  411508:	and	w11, w12, w11, asr #31
  41150c:	lsl	w12, w0, #28
  411510:	add	w8, w10, w8
  411514:	and	w9, w9, w12, asr #31
  411518:	add	w8, w8, w11
  41151c:	add	w20, w8, w9
  411520:	mov	w0, w19
  411524:	bl	403e60 <clear@@Base+0x29c>
  411528:	cbz	w0, 4115c0 <clear@@Base+0xd9fc>
  41152c:	ldrsw	x8, [x22, #2572]
  411530:	cbz	w8, 41154c <clear@@Base+0xd988>
  411534:	ldr	x9, [x21, #2648]
  411538:	mov	w1, w19
  41153c:	add	x8, x8, x9
  411540:	ldurb	w0, [x8, #-1]
  411544:	bl	403ef0 <clear@@Base+0x32c>
  411548:	cbnz	w0, 4115c0 <clear@@Base+0xd9fc>
  41154c:	mov	w0, w19
  411550:	bl	403e60 <clear@@Base+0x29c>
  411554:	adrp	x9, 438000 <PC+0x4800>
  411558:	ldr	w9, [x9, #364]
  41155c:	adrp	x11, 438000 <PC+0x4800>
  411560:	ldr	w11, [x11, #360]
  411564:	sbfx	w8, w0, #0, #1
  411568:	adrp	x12, 438000 <PC+0x4800>
  41156c:	and	w8, w8, w9
  411570:	adrp	x9, 438000 <PC+0x4800>
  411574:	ldr	w12, [x12, #348]
  411578:	lsl	w10, w0, #30
  41157c:	ldr	w9, [x9, #300]
  411580:	and	w10, w11, w10, asr #31
  411584:	lsl	w11, w0, #29
  411588:	add	w10, w10, w20
  41158c:	and	w11, w12, w11, asr #31
  411590:	lsl	w12, w0, #28
  411594:	add	w8, w10, w8
  411598:	and	w9, w9, w12, asr #31
  41159c:	add	w8, w8, w11
  4115a0:	add	w20, w8, w9
  4115a4:	b	4115c0 <clear@@Base+0xd9fc>
  4115a8:	and	x0, x20, #0xff
  4115ac:	bl	405870 <clear@@Base+0x1cac>
  4115b0:	cbz	w0, 411474 <clear@@Base+0xd8b0>
  4115b4:	mov	w20, wzr
  4115b8:	b	4115c0 <clear@@Base+0xd9fc>
  4115bc:	mov	w20, #0xffffffff            	// #-1
  4115c0:	mov	w0, w20
  4115c4:	ldp	x20, x19, [sp, #32]
  4115c8:	ldp	x22, x21, [sp, #16]
  4115cc:	ldp	x29, x30, [sp], #48
  4115d0:	ret
  4115d4:	sub	sp, sp, #0x70
  4115d8:	stp	x22, x21, [sp, #80]
  4115dc:	stp	x20, x19, [sp, #96]
  4115e0:	mov	x22, x3
  4115e4:	mov	x19, x2
  4115e8:	mov	w20, w1
  4115ec:	ands	w8, w1, #0x3
  4115f0:	mov	x21, x0
  4115f4:	stp	x29, x30, [sp, #16]
  4115f8:	stp	x28, x27, [sp, #32]
  4115fc:	stp	x26, x25, [sp, #48]
  411600:	stp	x24, x23, [sp, #64]
  411604:	add	x29, sp, #0x10
  411608:	b.eq	411614 <clear@@Base+0xda50>  // b.none
  41160c:	adrp	x9, 434000 <PC+0x800>
  411610:	str	w8, [x9, #2596]
  411614:	add	x1, x22, #0x1
  411618:	add	x3, sp, #0x8
  41161c:	mov	x0, x22
  411620:	mov	w2, wzr
  411624:	bl	417950 <error@@Base+0x258c>
  411628:	cmp	w20, #0x10
  41162c:	b.eq	411654 <clear@@Base+0xda90>  // b.none
  411630:	cbz	w0, 411654 <clear@@Base+0xda90>
  411634:	adrp	x8, 438000 <PC+0x4800>
  411638:	ldr	x9, [x8, #408]
  41163c:	cmn	x9, #0x1
  411640:	b.eq	411650 <clear@@Base+0xda8c>  // b.none
  411644:	cmp	x9, x22
  411648:	b.ge	411650 <clear@@Base+0xda8c>  // b.tcont
  41164c:	str	x22, [x8, #408]
  411650:	orr	w20, w20, #0x40
  411654:	adrp	x25, 438000 <PC+0x4800>
  411658:	ldr	w8, [x25, #528]
  41165c:	adrp	x24, 434000 <PC+0x800>
  411660:	adrp	x23, 434000 <PC+0x800>
  411664:	add	x24, x24, #0xa0c
  411668:	cmp	w8, #0x2
  41166c:	b.ne	411724 <clear@@Base+0xdb60>  // b.any
  411670:	ldur	x2, [x24, #68]
  411674:	ldrsw	x8, [x24]
  411678:	add	x9, x2, x8
  41167c:	cmp	w8, #0x1
  411680:	str	x9, [sp, #8]
  411684:	b.lt	411704 <clear@@Base+0xdb40>  // b.tstop
  411688:	adrp	x28, 434000 <PC+0x800>
  41168c:	adrp	x27, 434000 <PC+0x800>
  411690:	adrp	x26, 434000 <PC+0x800>
  411694:	add	x0, sp, #0x8
  411698:	mov	w1, #0xffffffff            	// #-1
  41169c:	bl	405f30 <clear@@Base+0x236c>
  4116a0:	orr	x8, x0, #0x80
  4116a4:	cmp	x8, #0x9b
  4116a8:	b.eq	4118b0 <clear@@Base+0xdcec>  // b.none
  4116ac:	mov	x22, x0
  4116b0:	cmp	x0, #0x7f
  4116b4:	b.hi	4116e8 <clear@@Base+0xdb24>  // b.pmore
  4116b8:	ldr	x0, [x28, #2624]
  4116bc:	mov	w1, w22
  4116c0:	bl	401b30 <strchr@plt>
  4116c4:	cbnz	x0, 4116e8 <clear@@Base+0xdb24>
  4116c8:	ldr	x0, [x27, #2632]
  4116cc:	mov	w1, w22
  4116d0:	bl	401b30 <strchr@plt>
  4116d4:	cbz	x0, 4116e8 <clear@@Base+0xdb24>
  4116d8:	ldr	x8, [sp, #8]
  4116dc:	ldr	x2, [x26, #2640]
  4116e0:	cmp	x8, x2
  4116e4:	b.hi	411694 <clear@@Base+0xdad0>  // b.pmore
  4116e8:	ldr	w8, [x25, #528]
  4116ec:	cmp	w8, #0x2
  4116f0:	cset	w8, eq  // eq = none
  4116f4:	orr	x9, x21, #0x80
  4116f8:	cmp	x9, #0x9b
  4116fc:	b.eq	411714 <clear@@Base+0xdb50>  // b.none
  411700:	b	411724 <clear@@Base+0xdb60>
  411704:	mov	w8, #0x1                   	// #1
  411708:	orr	x9, x21, #0x80
  41170c:	cmp	x9, #0x9b
  411710:	b.ne	411724 <clear@@Base+0xdb60>  // b.any
  411714:	tbz	w8, #0, 411724 <clear@@Base+0xdb60>
  411718:	mov	w22, wzr
  41171c:	mov	w20, #0x10                  	// #16
  411720:	b	411760 <clear@@Base+0xdb9c>
  411724:	ldur	x2, [x24, #68]
  411728:	ldrsw	x8, [x24]
  41172c:	add	x0, sp, #0x8
  411730:	mov	w1, #0xffffffff            	// #-1
  411734:	add	x8, x2, x8
  411738:	str	x8, [sp, #8]
  41173c:	bl	405f30 <clear@@Base+0x236c>
  411740:	mov	x2, x0
  411744:	mov	x0, x21
  411748:	mov	w1, w20
  41174c:	bl	411404 <clear@@Base+0xd840>
  411750:	mov	w22, w0
  411754:	ldr	w8, [x25, #528]
  411758:	cmp	w8, #0x1
  41175c:	b.eq	4117d0 <clear@@Base+0xdc0c>  // b.none
  411760:	ldr	w25, [x23, #2576]
  411764:	mov	w0, w20
  411768:	bl	403e60 <clear@@Base+0x29c>
  41176c:	adrp	x9, 438000 <PC+0x4800>
  411770:	ldr	w9, [x9, #352]
  411774:	adrp	x11, 438000 <PC+0x4800>
  411778:	ldr	w11, [x11, #316]
  41177c:	sbfx	w8, w0, #0, #1
  411780:	lsl	w10, w0, #30
  411784:	and	w8, w8, w9
  411788:	adrp	x9, 438000 <PC+0x4800>
  41178c:	ldr	w9, [x9, #320]
  411790:	and	w10, w11, w10, asr #31
  411794:	adrp	x11, 438000 <PC+0x4800>
  411798:	ldr	w11, [x11, #328]
  41179c:	lsl	w12, w0, #29
  4117a0:	and	w9, w9, w12, asr #31
  4117a4:	lsl	w12, w0, #28
  4117a8:	add	w13, w25, w22
  4117ac:	and	w11, w11, w12, asr #31
  4117b0:	adrp	x12, 438000 <PC+0x4800>
  4117b4:	add	w10, w13, w10
  4117b8:	ldr	w12, [x12, #324]
  4117bc:	add	w8, w10, w8
  4117c0:	add	w8, w8, w9
  4117c4:	add	w8, w8, w11
  4117c8:	cmp	w8, w12
  4117cc:	b.gt	411818 <clear@@Base+0xdc54>
  4117d0:	cbz	x19, 4117e4 <clear@@Base+0xdc20>
  4117d4:	ldrb	w0, [x19]
  4117d8:	bl	405c58 <clear@@Base+0x2094>
  4117dc:	mov	w21, w0
  4117e0:	b	4117f0 <clear@@Base+0xdc2c>
  4117e4:	strb	w21, [sp, #8]
  4117e8:	mov	w21, #0x1                   	// #1
  4117ec:	add	x19, sp, #0x8
  4117f0:	adrp	x25, 434000 <PC+0x800>
  4117f4:	adrp	x8, 434000 <PC+0x800>
  4117f8:	ldr	w9, [x25, #2572]
  4117fc:	ldr	w8, [x8, #2040]
  411800:	add	w9, w9, w21
  411804:	sub	w8, w8, #0x6
  411808:	cmp	w9, w8
  41180c:	b.lt	411820 <clear@@Base+0xdc5c>  // b.tstop
  411810:	bl	411038 <clear@@Base+0xd474>
  411814:	cbz	w0, 411820 <clear@@Base+0xdc5c>
  411818:	mov	w0, #0x1                   	// #1
  41181c:	b	411890 <clear@@Base+0xdccc>
  411820:	adrp	x9, 434000 <PC+0x800>
  411824:	add	x9, x9, #0xa10
  411828:	ldr	w8, [x9]
  41182c:	cmp	w22, #0x1
  411830:	b.lt	411848 <clear@@Base+0xdc84>  // b.tstop
  411834:	ldr	w9, [x9, #8]
  411838:	cmp	w8, w9
  41183c:	b.le	411848 <clear@@Base+0xdc84>
  411840:	ldr	w9, [x24]
  411844:	stp	w9, w8, [x24, #8]
  411848:	cmp	w21, #0x1
  41184c:	b.lt	411884 <clear@@Base+0xdcc0>  // b.tstop
  411850:	ldur	x9, [x24, #68]
  411854:	ldur	x10, [x24, #76]
  411858:	ldrsw	x11, [x24]
  41185c:	add	w12, w21, #0x1
  411860:	ldrb	w13, [x19], #1
  411864:	add	x14, x11, #0x1
  411868:	sub	w12, w12, #0x1
  41186c:	str	w14, [x25, #2572]
  411870:	cmp	w12, #0x1
  411874:	strb	w13, [x9, x11]
  411878:	strb	w20, [x10, x11]
  41187c:	mov	x11, x14
  411880:	b.gt	411860 <clear@@Base+0xdc9c>
  411884:	mov	w0, wzr
  411888:	add	w8, w8, w22
  41188c:	str	w8, [x23, #2576]
  411890:	ldp	x20, x19, [sp, #96]
  411894:	ldp	x22, x21, [sp, #80]
  411898:	ldp	x24, x23, [sp, #64]
  41189c:	ldp	x26, x25, [sp, #48]
  4118a0:	ldp	x28, x27, [sp, #32]
  4118a4:	ldp	x29, x30, [sp, #16]
  4118a8:	add	sp, sp, #0x70
  4118ac:	ret
  4118b0:	cmp	x21, #0x7f
  4118b4:	b.ls	411904 <clear@@Base+0xdd40>  // b.plast
  4118b8:	ldur	x2, [x24, #68]
  4118bc:	ldrsw	x8, [x24]
  4118c0:	add	x8, x2, x8
  4118c4:	str	x8, [sp, #8]
  4118c8:	add	x0, sp, #0x8
  4118cc:	mov	w1, #0xffffffff            	// #-1
  4118d0:	bl	405f30 <clear@@Base+0x236c>
  4118d4:	ldr	x8, [sp, #8]
  4118d8:	ldr	x2, [x26, #2640]
  4118dc:	orr	x9, x0, #0x80
  4118e0:	cmp	x9, #0x9b
  4118e4:	b.eq	4118f0 <clear@@Base+0xdd2c>  // b.none
  4118e8:	cmp	x8, x2
  4118ec:	b.hi	4118c8 <clear@@Base+0xdd04>  // b.pmore
  4118f0:	sub	w8, w8, w2
  4118f4:	adrp	x9, 434000 <PC+0x800>
  4118f8:	mov	w0, wzr
  4118fc:	str	w8, [x9, #2572]
  411900:	b	411890 <clear@@Base+0xdccc>
  411904:	ldr	x0, [x28, #2624]
  411908:	mov	w1, w21
  41190c:	bl	401b30 <strchr@plt>
  411910:	cbnz	x0, 411924 <clear@@Base+0xdd60>
  411914:	ldr	x0, [x27, #2632]
  411918:	mov	w1, w21
  41191c:	bl	401b30 <strchr@plt>
  411920:	cbz	x0, 4118b8 <clear@@Base+0xdcf4>
  411924:	mov	w22, wzr
  411928:	mov	w20, #0x10                  	// #16
  41192c:	ldr	w8, [x25, #528]
  411930:	cmp	w8, #0x1
  411934:	b.ne	411760 <clear@@Base+0xdb9c>  // b.any
  411938:	b	4117d0 <clear@@Base+0xdc0c>
  41193c:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  411940:	mov	w9, #0x1eef                	// #7919
  411944:	movk	x10, #0xcccd
  411948:	umulh	x9, x9, x10
  41194c:	adrp	x8, 434000 <PC+0x800>
  411950:	lsr	x9, x9, #5
  411954:	add	x8, x8, #0xa70
  411958:	add	x9, x9, #0x1
  41195c:	cmp	x9, #0x2
  411960:	mov	x9, x8
  411964:	b.cc	4119c8 <clear@@Base+0xde04>  // b.lo, b.ul, b.last
  411968:	mov	w9, #0x1eef                	// #7919
  41196c:	umulh	x9, x9, x10
  411970:	lsr	x9, x9, #5
  411974:	mvn	w10, w9
  411978:	and	x10, x10, #0x1
  41197c:	sub	x9, x9, x10
  411980:	adrp	x10, 434000 <PC+0x800>
  411984:	add	x9, x9, #0x1
  411988:	add	x10, x10, #0xa98
  41198c:	add	x11, x10, #0x28
  411990:	stur	x10, [x10, #-40]
  411994:	subs	x9, x9, #0x2
  411998:	str	x11, [x10], #80
  41199c:	b.ne	41198c <clear@@Base+0xddc8>  // b.any
  4119a0:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  4119a4:	mov	w9, #0x1eef                	// #7919
  4119a8:	movk	x10, #0xcccd
  4119ac:	umulh	x9, x9, x10
  4119b0:	lsr	x9, x9, #5
  4119b4:	add	x9, x9, #0x1
  4119b8:	tbz	w9, #0, 4119e4 <clear@@Base+0xde20>
  4119bc:	and	x9, x9, #0xffffffffffffffe
  4119c0:	mov	w10, #0x28                  	// #40
  4119c4:	madd	x9, x9, x10, x8
  4119c8:	adrp	x10, 436000 <PC+0x2800>
  4119cc:	add	x10, x10, #0x960
  4119d0:	add	x11, x9, #0x28
  4119d4:	cmp	x11, x10
  4119d8:	str	x11, [x9]
  4119dc:	mov	x9, x11
  4119e0:	b.cc	4119d0 <clear@@Base+0xde0c>  // b.lo, b.ul, b.last
  4119e4:	adrp	x9, 436000 <PC+0x2800>
  4119e8:	add	x9, x9, #0x9b8
  4119ec:	mov	w10, #0x1f18                	// #7960
  4119f0:	mov	w11, #0x1                   	// #1
  4119f4:	add	x10, x8, x10
  4119f8:	add	x12, x9, #0x18
  4119fc:	str	xzr, [x8, #7920]
  411a00:	stp	xzr, xzr, [x9, #40]
  411a04:	stp	x8, x10, [x9]
  411a08:	stp	x12, x12, [x9, #24]
  411a0c:	str	x11, [x9, #56]
  411a10:	ret
  411a14:	adrp	x8, 436000 <PC+0x2800>
  411a18:	add	x8, x8, #0x9d0
  411a1c:	ldr	x10, [x8]
  411a20:	cmp	x10, x8
  411a24:	b.eq	411a4c <clear@@Base+0xde88>  // b.none
  411a28:	ldr	x9, [x10, #16]
  411a2c:	cmp	x9, x1
  411a30:	b.ge	411a58 <clear@@Base+0xde94>  // b.tcont
  411a34:	ldr	x9, [x10, #32]
  411a38:	cmp	x9, x0
  411a3c:	b.eq	411b04 <clear@@Base+0xdf40>  // b.none
  411a40:	ldr	x10, [x10]
  411a44:	cmp	x10, x8
  411a48:	b.ne	411a28 <clear@@Base+0xde64>  // b.any
  411a4c:	mov	w12, #0x1                   	// #1
  411a50:	mov	x10, x8
  411a54:	b	411a5c <clear@@Base+0xde98>
  411a58:	mov	w12, wzr
  411a5c:	adrp	x14, 436000 <PC+0x2800>
  411a60:	ldr	x13, [x14, #2488]
  411a64:	ldr	x11, [x10, #8]
  411a68:	adrp	x9, 436000 <PC+0x2800>
  411a6c:	cbz	x13, 411a7c <clear@@Base+0xdeb8>
  411a70:	ldr	x15, [x13]
  411a74:	str	x15, [x14, #2488]
  411a78:	b	411a84 <clear@@Base+0xdec0>
  411a7c:	ldr	x13, [x9, #2496]
  411a80:	str	xzr, [x9, #2496]
  411a84:	cmp	x13, x8
  411a88:	stp	x10, x11, [x13]
  411a8c:	str	x1, [x13, #16]
  411a90:	str	x0, [x13, #32]
  411a94:	str	x13, [x10, #8]
  411a98:	str	x13, [x11]
  411a9c:	b.eq	411ac0 <clear@@Base+0xdefc>  // b.none
  411aa0:	ldr	x14, [x13]
  411aa4:	cmp	x14, x8
  411aa8:	b.eq	411ac0 <clear@@Base+0xdefc>  // b.none
  411aac:	ldr	x15, [x13, #8]
  411ab0:	ldr	x14, [x14, #16]
  411ab4:	ldr	x15, [x15, #16]
  411ab8:	sub	x14, x14, x15
  411abc:	str	x14, [x13, #24]
  411ac0:	tbnz	w12, #0, 411adc <clear@@Base+0xdf18>
  411ac4:	ldr	x12, [x10]
  411ac8:	cmp	x12, x8
  411acc:	b.eq	411adc <clear@@Base+0xdf18>  // b.none
  411ad0:	ldr	x12, [x12, #16]
  411ad4:	sub	x12, x12, x1
  411ad8:	str	x12, [x10, #24]
  411adc:	cmp	x11, x8
  411ae0:	b.eq	411afc <clear@@Base+0xdf38>  // b.none
  411ae4:	cmp	x13, x8
  411ae8:	b.eq	411afc <clear@@Base+0xdf38>  // b.none
  411aec:	ldr	x10, [x11, #8]
  411af0:	ldr	x10, [x10, #16]
  411af4:	sub	x10, x1, x10
  411af8:	str	x10, [x11, #24]
  411afc:	ldr	x10, [x9, #2496]
  411b00:	cbz	x10, 411b08 <clear@@Base+0xdf44>
  411b04:	ret
  411b08:	ldr	x13, [x8]
  411b0c:	ldr	x11, [x13]
  411b10:	cmp	x11, x8
  411b14:	b.eq	411b64 <clear@@Base+0xdfa0>  // b.none
  411b18:	ldr	x12, [x13, #24]
  411b1c:	mov	x10, xzr
  411b20:	mov	x14, x12
  411b24:	cmp	x12, x14
  411b28:	mov	x15, x11
  411b2c:	b.gt	411b40 <clear@@Base+0xdf7c>
  411b30:	str	x13, [x9, #2496]
  411b34:	ldr	x15, [x13]
  411b38:	mov	x10, x13
  411b3c:	mov	x14, x12
  411b40:	ldr	x11, [x15]
  411b44:	cmp	x11, x8
  411b48:	b.eq	411b68 <clear@@Base+0xdfa4>  // b.none
  411b4c:	ldr	x12, [x15, #24]
  411b50:	mov	x13, x15
  411b54:	cmp	x12, x14
  411b58:	mov	x15, x11
  411b5c:	b.le	411b30 <clear@@Base+0xdf6c>
  411b60:	b	411b40 <clear@@Base+0xdf7c>
  411b64:	mov	x10, xzr
  411b68:	ldp	x9, x8, [x10]
  411b6c:	str	x8, [x9, #8]
  411b70:	ldr	x8, [x10, #8]
  411b74:	str	x9, [x8]
  411b78:	ret
  411b7c:	stp	x29, x30, [sp, #-96]!
  411b80:	stp	x20, x19, [sp, #80]
  411b84:	cmn	x0, #0x1
  411b88:	mov	x20, xzr
  411b8c:	str	x27, [sp, #16]
  411b90:	stp	x26, x25, [sp, #32]
  411b94:	stp	x24, x23, [sp, #48]
  411b98:	stp	x22, x21, [sp, #64]
  411b9c:	mov	x29, sp
  411ba0:	b.eq	411e00 <clear@@Base+0xe23c>  // b.none
  411ba4:	adrp	x23, 438000 <PC+0x4800>
  411ba8:	ldr	w8, [x23, #436]
  411bac:	cbz	w8, 411e00 <clear@@Base+0xe23c>
  411bb0:	mov	x19, x0
  411bb4:	cmp	x0, #0x1
  411bb8:	b.lt	411c04 <clear@@Base+0xe040>  // b.tstop
  411bbc:	adrp	x8, 436000 <PC+0x2800>
  411bc0:	add	x8, x8, #0x9d0
  411bc4:	ldr	x20, [x8]
  411bc8:	cmp	x20, x8
  411bcc:	b.eq	411be8 <clear@@Base+0xe024>  // b.none
  411bd0:	ldr	x9, [x20, #16]
  411bd4:	cmp	x9, x19
  411bd8:	b.ge	411c0c <clear@@Base+0xe048>  // b.tcont
  411bdc:	ldr	x20, [x20]
  411be0:	cmp	x20, x8
  411be4:	b.ne	411bd0 <clear@@Base+0xe00c>  // b.any
  411be8:	mov	w21, #0x1                   	// #1
  411bec:	mov	x20, x8
  411bf0:	ldr	x8, [x20, #16]
  411bf4:	cmp	x8, x19
  411bf8:	b.ne	411c1c <clear@@Base+0xe058>  // b.any
  411bfc:	ldr	x20, [x20, #32]
  411c00:	b	411e00 <clear@@Base+0xe23c>
  411c04:	mov	w20, #0x1                   	// #1
  411c08:	b	411e00 <clear@@Base+0xe23c>
  411c0c:	mov	w21, wzr
  411c10:	ldr	x8, [x20, #16]
  411c14:	cmp	x8, x19
  411c18:	b.eq	411bfc <clear@@Base+0xe038>  // b.none
  411c1c:	bl	414cfc <clear@@Base+0x11138>
  411c20:	adrp	x8, 436000 <PC+0x2800>
  411c24:	str	x0, [x8, #2504]
  411c28:	ldr	x22, [x20, #8]
  411c2c:	ldr	x0, [x22, #16]
  411c30:	tbnz	w21, #0, 411c48 <clear@@Base+0xe084>
  411c34:	ldr	x8, [x20, #16]
  411c38:	sub	x9, x19, x0
  411c3c:	sub	x10, x8, x19
  411c40:	cmp	x9, x10
  411c44:	b.ge	411cfc <clear@@Base+0xe138>  // b.tcont
  411c48:	bl	4049c0 <clear@@Base+0xdfc>
  411c4c:	cbnz	w0, 411dfc <clear@@Base+0xe238>
  411c50:	adrp	x24, 436000 <PC+0x2800>
  411c54:	str	wzr, [x24, #2480]
  411c58:	ldr	x21, [x22, #16]
  411c5c:	ldr	x20, [x22, #32]
  411c60:	cmp	x21, x19
  411c64:	b.ge	411db4 <clear@@Base+0xe1f0>  // b.tcont
  411c68:	adrp	x26, 436000 <PC+0x2800>
  411c6c:	adrp	x22, 41e000 <winch@@Base+0x4d5c>
  411c70:	adrp	x25, 438000 <PC+0x4800>
  411c74:	add	x26, x26, #0x9b0
  411c78:	add	x22, x22, #0x4e6
  411c7c:	mov	w27, #0xffffffff            	// #-1
  411c80:	b	411c90 <clear@@Base+0xe0cc>
  411c84:	cmp	x21, x19
  411c88:	add	x20, x20, #0x1
  411c8c:	b.ge	411db4 <clear@@Base+0xe1f0>  // b.tcont
  411c90:	mov	x0, x21
  411c94:	mov	x1, xzr
  411c98:	mov	x2, xzr
  411c9c:	bl	410f50 <clear@@Base+0xd38c>
  411ca0:	ldrb	w8, [x25, #624]
  411ca4:	tst	w8, #0x3
  411ca8:	b.ne	411dd0 <clear@@Base+0xe20c>  // b.any
  411cac:	mov	x21, x0
  411cb0:	cmn	x0, #0x1
  411cb4:	b.eq	411dfc <clear@@Base+0xe238>  // b.none
  411cb8:	ldr	w8, [x24, #2480]
  411cbc:	tbnz	w8, #31, 411c84 <clear@@Base+0xe0c0>
  411cc0:	add	w9, w8, #0x1
  411cc4:	cmp	w8, #0x64
  411cc8:	str	w9, [x24, #2480]
  411ccc:	b.lt	411c84 <clear@@Base+0xe0c0>  // b.tstop
  411cd0:	str	wzr, [x26]
  411cd4:	bl	414cfc <clear@@Base+0x11138>
  411cd8:	ldr	x8, [x26, #24]
  411cdc:	add	x8, x8, #0x2
  411ce0:	cmp	x0, x8
  411ce4:	b.lt	411c84 <clear@@Base+0xe0c0>  // b.tstop
  411ce8:	mov	x0, x22
  411cec:	mov	x1, xzr
  411cf0:	bl	415b1c <error@@Base+0x758>
  411cf4:	str	w27, [x24, #2480]
  411cf8:	b	411c84 <clear@@Base+0xe0c0>
  411cfc:	mov	x0, x8
  411d00:	bl	4049c0 <clear@@Base+0xdfc>
  411d04:	cbnz	w0, 411dfc <clear@@Base+0xe238>
  411d08:	adrp	x24, 436000 <PC+0x2800>
  411d0c:	str	wzr, [x24, #2480]
  411d10:	ldr	x21, [x20, #16]
  411d14:	ldr	x20, [x20, #32]
  411d18:	cmp	x21, x19
  411d1c:	b.le	411e20 <clear@@Base+0xe25c>
  411d20:	adrp	x26, 436000 <PC+0x2800>
  411d24:	adrp	x22, 41e000 <winch@@Base+0x4d5c>
  411d28:	adrp	x25, 438000 <PC+0x4800>
  411d2c:	add	x26, x26, #0x9b0
  411d30:	add	x22, x22, #0x4e6
  411d34:	mov	w27, #0xffffffff            	// #-1
  411d38:	b	411d48 <clear@@Base+0xe184>
  411d3c:	cmp	x21, x19
  411d40:	sub	x20, x20, #0x1
  411d44:	b.le	411e20 <clear@@Base+0xe25c>
  411d48:	mov	x0, x21
  411d4c:	mov	x1, xzr
  411d50:	mov	x2, xzr
  411d54:	bl	411104 <clear@@Base+0xd540>
  411d58:	ldrb	w8, [x25, #624]
  411d5c:	tst	w8, #0x3
  411d60:	b.ne	411dd0 <clear@@Base+0xe20c>  // b.any
  411d64:	mov	x21, x0
  411d68:	cmn	x0, #0x1
  411d6c:	b.eq	411dfc <clear@@Base+0xe238>  // b.none
  411d70:	ldr	w8, [x24, #2480]
  411d74:	tbnz	w8, #31, 411d3c <clear@@Base+0xe178>
  411d78:	add	w9, w8, #0x1
  411d7c:	cmp	w8, #0x64
  411d80:	str	w9, [x24, #2480]
  411d84:	b.lt	411d3c <clear@@Base+0xe178>  // b.tstop
  411d88:	str	wzr, [x26]
  411d8c:	bl	414cfc <clear@@Base+0x11138>
  411d90:	ldr	x8, [x26, #24]
  411d94:	add	x8, x8, #0x2
  411d98:	cmp	x0, x8
  411d9c:	b.lt	411d3c <clear@@Base+0xe178>  // b.tstop
  411da0:	mov	x0, x22
  411da4:	mov	x1, xzr
  411da8:	bl	415b1c <error@@Base+0x758>
  411dac:	str	w27, [x24, #2480]
  411db0:	b	411d3c <clear@@Base+0xe178>
  411db4:	mov	x0, x20
  411db8:	mov	x1, x21
  411dbc:	bl	411a14 <clear@@Base+0xde50>
  411dc0:	cmp	x21, x19
  411dc4:	cset	w8, gt
  411dc8:	sub	x0, x20, x8
  411dcc:	b	411e04 <clear@@Base+0xe240>
  411dd0:	ldr	w8, [x23, #436]
  411dd4:	cmp	w8, #0x2
  411dd8:	b.ne	411de8 <clear@@Base+0xe224>  // b.any
  411ddc:	adrp	x8, 438000 <PC+0x4800>
  411de0:	mov	w9, #0x1                   	// #1
  411de4:	str	w9, [x8, #396]
  411de8:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  411dec:	add	x0, x0, #0x4ce
  411df0:	mov	x1, xzr
  411df4:	str	wzr, [x23, #436]
  411df8:	bl	4153c4 <error@@Base>
  411dfc:	mov	x20, xzr
  411e00:	mov	x0, x20
  411e04:	ldp	x20, x19, [sp, #80]
  411e08:	ldp	x22, x21, [sp, #64]
  411e0c:	ldp	x24, x23, [sp, #48]
  411e10:	ldp	x26, x25, [sp, #32]
  411e14:	ldr	x27, [sp, #16]
  411e18:	ldp	x29, x30, [sp], #96
  411e1c:	ret
  411e20:	mov	x0, x20
  411e24:	mov	x1, x21
  411e28:	bl	411a14 <clear@@Base+0xde50>
  411e2c:	b	411e00 <clear@@Base+0xe23c>
  411e30:	stp	x29, x30, [sp, #-48]!
  411e34:	cmp	x0, #0x2
  411e38:	stp	x22, x21, [sp, #16]
  411e3c:	stp	x20, x19, [sp, #32]
  411e40:	mov	x29, sp
  411e44:	b.ge	411e5c <clear@@Base+0xe298>  // b.tcont
  411e48:	mov	x0, xzr
  411e4c:	ldp	x20, x19, [sp, #32]
  411e50:	ldp	x22, x21, [sp, #16]
  411e54:	ldp	x29, x30, [sp], #48
  411e58:	ret
  411e5c:	adrp	x8, 436000 <PC+0x2800>
  411e60:	add	x8, x8, #0x9d0
  411e64:	ldr	x21, [x8]
  411e68:	mov	x19, x0
  411e6c:	cmp	x21, x8
  411e70:	b.eq	411e8c <clear@@Base+0xe2c8>  // b.none
  411e74:	ldr	x9, [x21, #32]
  411e78:	cmp	x9, x19
  411e7c:	b.ge	411eb4 <clear@@Base+0xe2f0>  // b.tcont
  411e80:	ldr	x21, [x21]
  411e84:	cmp	x21, x8
  411e88:	b.ne	411e74 <clear@@Base+0xe2b0>  // b.any
  411e8c:	mov	w9, #0x1                   	// #1
  411e90:	mov	x21, x8
  411e94:	ldr	x8, [x21, #32]
  411e98:	subs	x8, x8, x19
  411e9c:	b.ne	411ec4 <clear@@Base+0xe300>  // b.any
  411ea0:	ldr	x0, [x21, #16]
  411ea4:	ldp	x20, x19, [sp, #32]
  411ea8:	ldp	x22, x21, [sp, #16]
  411eac:	ldp	x29, x30, [sp], #48
  411eb0:	ret
  411eb4:	mov	w9, wzr
  411eb8:	ldr	x8, [x21, #32]
  411ebc:	subs	x8, x8, x19
  411ec0:	b.eq	411ea0 <clear@@Base+0xe2dc>  // b.none
  411ec4:	ldr	x22, [x21, #8]
  411ec8:	tbnz	w9, #0, 411edc <clear@@Base+0xe318>
  411ecc:	ldr	x9, [x22, #32]
  411ed0:	sub	x9, x19, x9
  411ed4:	cmp	x9, x8
  411ed8:	b.ge	411f38 <clear@@Base+0xe374>  // b.tcont
  411edc:	ldr	x0, [x22, #16]
  411ee0:	bl	4049c0 <clear@@Base+0xdfc>
  411ee4:	cbnz	w0, 411f44 <clear@@Base+0xe380>
  411ee8:	ldr	x20, [x22, #32]
  411eec:	ldr	x21, [x22, #16]
  411ef0:	cmp	x20, x19
  411ef4:	b.ge	411fa8 <clear@@Base+0xe3e4>  // b.tcont
  411ef8:	adrp	x22, 438000 <PC+0x4800>
  411efc:	mov	x0, x21
  411f00:	mov	x1, xzr
  411f04:	mov	x2, xzr
  411f08:	bl	410f50 <clear@@Base+0xd38c>
  411f0c:	mov	x21, x0
  411f10:	cmn	x0, #0x1
  411f14:	mov	x0, #0xffffffffffffffff    	// #-1
  411f18:	b.eq	411e4c <clear@@Base+0xe288>  // b.none
  411f1c:	ldr	w8, [x22, #624]
  411f20:	and	w8, w8, #0x3
  411f24:	cbnz	w8, 411e4c <clear@@Base+0xe288>
  411f28:	add	x20, x20, #0x1
  411f2c:	cmp	x19, x20
  411f30:	b.ne	411efc <clear@@Base+0xe338>  // b.any
  411f34:	b	411fa4 <clear@@Base+0xe3e0>
  411f38:	ldr	x0, [x21, #16]
  411f3c:	bl	4049c0 <clear@@Base+0xdfc>
  411f40:	cbz	w0, 411f58 <clear@@Base+0xe394>
  411f44:	mov	x0, #0xffffffffffffffff    	// #-1
  411f48:	ldp	x20, x19, [sp, #32]
  411f4c:	ldp	x22, x21, [sp, #16]
  411f50:	ldp	x29, x30, [sp], #48
  411f54:	ret
  411f58:	ldr	x20, [x21, #32]
  411f5c:	ldr	x21, [x21, #16]
  411f60:	cmp	x20, x19
  411f64:	b.le	411fa8 <clear@@Base+0xe3e4>
  411f68:	adrp	x22, 438000 <PC+0x4800>
  411f6c:	mov	x0, x21
  411f70:	mov	x1, xzr
  411f74:	mov	x2, xzr
  411f78:	bl	411104 <clear@@Base+0xd540>
  411f7c:	mov	x21, x0
  411f80:	cmn	x0, #0x1
  411f84:	mov	x0, #0xffffffffffffffff    	// #-1
  411f88:	b.eq	411e4c <clear@@Base+0xe288>  // b.none
  411f8c:	ldr	w8, [x22, #624]
  411f90:	and	w8, w8, #0x3
  411f94:	cbnz	w8, 411e4c <clear@@Base+0xe288>
  411f98:	sub	x20, x20, #0x1
  411f9c:	cmp	x20, x19
  411fa0:	b.gt	411f6c <clear@@Base+0xe3a8>
  411fa4:	mov	x20, x19
  411fa8:	mov	x0, x20
  411fac:	mov	x1, x21
  411fb0:	bl	411a14 <clear@@Base+0xde50>
  411fb4:	mov	x0, x21
  411fb8:	ldp	x20, x19, [sp, #32]
  411fbc:	ldp	x22, x21, [sp, #16]
  411fc0:	ldp	x29, x30, [sp], #48
  411fc4:	ret
  411fc8:	stp	x29, x30, [sp, #-48]!
  411fcc:	stp	x22, x21, [sp, #16]
  411fd0:	stp	x20, x19, [sp, #32]
  411fd4:	mov	x29, sp
  411fd8:	mov	w21, w0
  411fdc:	bl	416194 <error@@Base+0xdd0>
  411fe0:	mov	x20, x0
  411fe4:	bl	4046a0 <clear@@Base+0xadc>
  411fe8:	cmn	x20, #0x1
  411fec:	mov	x19, x0
  411ff0:	cset	w8, eq  // eq = none
  411ff4:	b.ne	412038 <clear@@Base+0xe474>  // b.any
  411ff8:	tbnz	w21, #31, 412038 <clear@@Base+0xe474>
  411ffc:	adrp	x22, 438000 <PC+0x4800>
  412000:	ldr	w9, [x22, #312]
  412004:	cmp	w9, w21
  412008:	b.le	412038 <clear@@Base+0xe474>
  41200c:	add	w21, w21, #0x1
  412010:	mov	w0, w21
  412014:	bl	416194 <error@@Base+0xdd0>
  412018:	cmn	x0, #0x1
  41201c:	mov	x20, x0
  412020:	cset	w8, eq  // eq = none
  412024:	b.ne	412038 <clear@@Base+0xe474>  // b.any
  412028:	ldr	w9, [x22, #312]
  41202c:	cmp	w21, w9
  412030:	add	w21, w21, #0x1
  412034:	b.lt	412010 <clear@@Base+0xe44c>  // b.tstop
  412038:	cmp	w8, #0x0
  41203c:	csel	x20, x19, x20, ne  // ne = any
  412040:	mov	x0, x20
  412044:	bl	411b7c <clear@@Base+0xdfb8>
  412048:	cmp	x20, x19
  41204c:	ldp	x20, x19, [sp, #32]
  412050:	ldp	x22, x21, [sp, #16]
  412054:	cset	w8, eq  // eq = none
  412058:	sub	x0, x0, x8
  41205c:	ldp	x29, x30, [sp], #48
  412060:	ret
  412064:	stp	x29, x30, [sp, #-80]!
  412068:	stp	x26, x25, [sp, #16]
  41206c:	stp	x24, x23, [sp, #32]
  412070:	stp	x22, x21, [sp, #48]
  412074:	stp	x20, x19, [sp, #64]
  412078:	ldrb	w8, [x0]
  41207c:	mov	x21, x0
  412080:	mov	x19, x1
  412084:	mov	x29, sp
  412088:	cmp	w8, #0x2d
  41208c:	b.ne	412098 <clear@@Base+0xe4d4>  // b.any
  412090:	add	x21, x21, #0x1
  412094:	b	4120bc <clear@@Base+0xe4f8>
  412098:	bl	403bf8 <clear@@Base+0x34>
  41209c:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  4120a0:	add	x0, x0, #0xe8b
  4120a4:	bl	4150b0 <clear@@Base+0x114ec>
  4120a8:	mov	x0, x21
  4120ac:	bl	4150b0 <clear@@Base+0x114ec>
  4120b0:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  4120b4:	add	x0, x0, #0x798
  4120b8:	bl	4150b0 <clear@@Base+0x114ec>
  4120bc:	bl	40c034 <clear@@Base+0x8470>
  4120c0:	mov	x20, x0
  4120c4:	mov	x0, xzr
  4120c8:	bl	40bbdc <clear@@Base+0x8018>
  4120cc:	bl	403a00 <setlocale@plt+0x1d40>
  4120d0:	bl	415038 <clear@@Base+0x11474>
  4120d4:	mov	w0, wzr
  4120d8:	bl	402358 <setlocale@plt+0x698>
  4120dc:	mov	w0, wzr
  4120e0:	bl	4192e8 <winch@@Base+0x44>
  4120e4:	mov	w0, wzr
  4120e8:	bl	401860 <dup@plt>
  4120ec:	mov	w22, w0
  4120f0:	mov	w0, wzr
  4120f4:	bl	401ab0 <close@plt>
  4120f8:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  4120fc:	add	x0, x0, #0x4ff
  412100:	mov	w1, wzr
  412104:	bl	4019a0 <open@plt>
  412108:	tbnz	w0, #31, 412120 <clear@@Base+0xe55c>
  41210c:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  412110:	add	x0, x0, #0x2d6
  412114:	bl	40b43c <clear@@Base+0x7878>
  412118:	cbnz	x0, 412138 <clear@@Base+0xe574>
  41211c:	b	4121d0 <clear@@Base+0xe60c>
  412120:	mov	w0, w22
  412124:	bl	401860 <dup@plt>
  412128:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  41212c:	add	x0, x0, #0x2d6
  412130:	bl	40b43c <clear@@Base+0x7878>
  412134:	cbz	x0, 4121d0 <clear@@Base+0xe60c>
  412138:	ldrb	w8, [x0]
  41213c:	mov	x23, x0
  412140:	cbz	w8, 4121d0 <clear@@Base+0xe60c>
  412144:	ldrb	w8, [x21]
  412148:	cbz	w8, 4121c0 <clear@@Base+0xe5fc>
  41214c:	mov	x0, x21
  412150:	bl	40c980 <clear@@Base+0x8dbc>
  412154:	cbz	x0, 4121d0 <clear@@Base+0xe60c>
  412158:	mov	x25, x0
  41215c:	mov	x0, x23
  412160:	bl	401830 <strlen@plt>
  412164:	mov	x24, x0
  412168:	mov	x0, x25
  41216c:	bl	401830 <strlen@plt>
  412170:	add	w8, w0, w24
  412174:	add	w26, w8, #0x5
  412178:	mov	w1, #0x1                   	// #1
  41217c:	mov	w0, w26
  412180:	bl	402244 <setlocale@plt+0x584>
  412184:	mov	x24, x0
  412188:	sxtw	x26, w26
  41218c:	bl	40d8dc <clear@@Base+0x9d18>
  412190:	adrp	x2, 41b000 <winch@@Base+0x1d5c>
  412194:	mov	x4, x0
  412198:	add	x2, x2, #0x2dc
  41219c:	mov	x0, x24
  4121a0:	mov	x1, x26
  4121a4:	mov	x3, x23
  4121a8:	mov	x5, x25
  4121ac:	bl	401900 <snprintf@plt>
  4121b0:	mov	x0, x25
  4121b4:	bl	401b20 <free@plt>
  4121b8:	cbnz	x24, 4121f0 <clear@@Base+0xe62c>
  4121bc:	b	4121d0 <clear@@Base+0xe60c>
  4121c0:	mov	x0, x23
  4121c4:	bl	40217c <setlocale@plt+0x4bc>
  4121c8:	mov	x24, x0
  4121cc:	cbnz	x24, 4121f0 <clear@@Base+0xe62c>
  4121d0:	ldrb	w8, [x21]
  4121d4:	cbz	w8, 4121e0 <clear@@Base+0xe61c>
  4121d8:	mov	x0, x21
  4121dc:	b	4121e8 <clear@@Base+0xe624>
  4121e0:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  4121e4:	add	x0, x0, #0x707
  4121e8:	bl	40217c <setlocale@plt+0x4bc>
  4121ec:	mov	x24, x0
  4121f0:	mov	x0, x24
  4121f4:	bl	401a90 <system@plt>
  4121f8:	mov	x0, x24
  4121fc:	bl	401b20 <free@plt>
  412200:	mov	w0, wzr
  412204:	bl	401ab0 <close@plt>
  412208:	mov	w0, w22
  41220c:	bl	401860 <dup@plt>
  412210:	mov	w0, w22
  412214:	bl	401ab0 <close@plt>
  412218:	mov	w0, #0x1                   	// #1
  41221c:	mov	w21, #0x1                   	// #1
  412220:	bl	4192e8 <winch@@Base+0x44>
  412224:	mov	w0, #0x1                   	// #1
  412228:	bl	402358 <setlocale@plt+0x698>
  41222c:	cbz	x19, 412254 <clear@@Base+0xe690>
  412230:	mov	x0, x19
  412234:	bl	4150b0 <clear@@Base+0x114ec>
  412238:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  41223c:	add	x0, x0, #0x508
  412240:	bl	4150b0 <clear@@Base+0x114ec>
  412244:	bl	415380 <clear@@Base+0x117bc>
  412248:	mov	w0, #0xa                   	// #10
  41224c:	bl	414f78 <clear@@Base+0x113b4>
  412250:	bl	415038 <clear@@Base+0x11474>
  412254:	bl	4038d0 <setlocale@plt+0x1c10>
  412258:	adrp	x8, 438000 <PC+0x4800>
  41225c:	mov	x0, x20
  412260:	str	w21, [x8, #396]
  412264:	bl	40c140 <clear@@Base+0x857c>
  412268:	ldp	x20, x19, [sp, #64]
  41226c:	ldp	x22, x21, [sp, #48]
  412270:	ldp	x24, x23, [sp, #32]
  412274:	ldp	x26, x25, [sp, #16]
  412278:	mov	w0, wzr
  41227c:	ldp	x29, x30, [sp], #80
  412280:	b	4192a4 <winch@@Base>
  412284:	stp	x29, x30, [sp, #-48]!
  412288:	stp	x22, x21, [sp, #16]
  41228c:	stp	x20, x19, [sp, #32]
  412290:	mov	x29, sp
  412294:	mov	x19, x1
  412298:	mov	w22, w0
  41229c:	bl	4129d0 <clear@@Base+0xee0c>
  4122a0:	cmn	x0, #0x1
  4122a4:	b.eq	4122e8 <clear@@Base+0xe724>  // b.none
  4122a8:	mov	x20, x0
  4122ac:	mov	w0, wzr
  4122b0:	bl	416194 <error@@Base+0xdd0>
  4122b4:	cmn	x0, #0x1
  4122b8:	csel	x21, xzr, x0, eq  // eq = none
  4122bc:	mov	w0, #0xffffffff            	// #-1
  4122c0:	bl	416194 <error@@Base+0xdd0>
  4122c4:	cmp	w22, #0x2e
  4122c8:	mov	x2, x0
  4122cc:	b.ne	4122f8 <clear@@Base+0xe734>  // b.any
  4122d0:	mov	x0, x19
  4122d4:	mov	x1, x21
  4122d8:	ldp	x20, x19, [sp, #32]
  4122dc:	ldp	x22, x21, [sp, #16]
  4122e0:	ldp	x29, x30, [sp], #48
  4122e4:	b	41233c <clear@@Base+0xe778>
  4122e8:	ldp	x20, x19, [sp, #32]
  4122ec:	ldp	x22, x21, [sp, #16]
  4122f0:	ldp	x29, x30, [sp], #48
  4122f4:	ret
  4122f8:	cmp	x20, x21
  4122fc:	b.le	412324 <clear@@Base+0xe760>
  412300:	cmn	x2, #0x1
  412304:	b.eq	4122d0 <clear@@Base+0xe70c>  // b.none
  412308:	mov	x0, x19
  41230c:	mov	x1, x21
  412310:	mov	x2, x20
  412314:	ldp	x20, x19, [sp, #32]
  412318:	ldp	x22, x21, [sp, #16]
  41231c:	ldp	x29, x30, [sp], #48
  412320:	b	41233c <clear@@Base+0xe778>
  412324:	mov	x0, x19
  412328:	mov	x1, x20
  41232c:	ldp	x20, x19, [sp, #32]
  412330:	ldp	x22, x21, [sp, #16]
  412334:	ldp	x29, x30, [sp], #48
  412338:	b	41233c <clear@@Base+0xe778>
  41233c:	stp	x29, x30, [sp, #-48]!
  412340:	stp	x22, x21, [sp, #16]
  412344:	mov	x22, x0
  412348:	mov	x0, x1
  41234c:	stp	x20, x19, [sp, #32]
  412350:	mov	x29, sp
  412354:	mov	x20, x2
  412358:	mov	x21, x1
  41235c:	bl	4049c0 <clear@@Base+0xdfc>
  412360:	cbz	w0, 412388 <clear@@Base+0xe7c4>
  412364:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  412368:	add	x0, x0, #0x519
  41236c:	mov	x1, xzr
  412370:	bl	4153c4 <error@@Base>
  412374:	mov	w0, #0xffffffff            	// #-1
  412378:	ldp	x20, x19, [sp, #32]
  41237c:	ldp	x22, x21, [sp, #16]
  412380:	ldp	x29, x30, [sp], #48
  412384:	ret
  412388:	adrp	x1, 41a000 <winch@@Base+0xd5c>
  41238c:	add	x1, x1, #0x6bd
  412390:	mov	x0, x22
  412394:	bl	4019b0 <popen@plt>
  412398:	cbz	x0, 412428 <clear@@Base+0xe864>
  41239c:	mov	x19, x0
  4123a0:	bl	403bf8 <clear@@Base+0x34>
  4123a4:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  4123a8:	add	x0, x0, #0xe8b
  4123ac:	bl	4150b0 <clear@@Base+0x114ec>
  4123b0:	mov	x0, x22
  4123b4:	bl	4150b0 <clear@@Base+0x114ec>
  4123b8:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  4123bc:	add	x0, x0, #0x798
  4123c0:	bl	4150b0 <clear@@Base+0x114ec>
  4123c4:	bl	403a00 <setlocale@plt+0x1d40>
  4123c8:	bl	415038 <clear@@Base+0x11474>
  4123cc:	mov	w0, wzr
  4123d0:	bl	402358 <setlocale@plt+0x698>
  4123d4:	mov	w0, wzr
  4123d8:	bl	4192e8 <winch@@Base+0x44>
  4123dc:	mov	w0, #0xd                   	// #13
  4123e0:	mov	w1, #0x1                   	// #1
  4123e4:	bl	401930 <signal@plt>
  4123e8:	cmn	x20, #0x1
  4123ec:	b.eq	412400 <clear@@Base+0xe83c>  // b.none
  4123f0:	cmp	x21, x20
  4123f4:	b.le	412434 <clear@@Base+0xe870>
  4123f8:	mov	w21, #0xffffffff            	// #-1
  4123fc:	b	412468 <clear@@Base+0xe8a4>
  412400:	bl	404860 <clear@@Base+0xc9c>
  412404:	mov	w21, w0
  412408:	cmn	w0, #0x1
  41240c:	b.eq	412468 <clear@@Base+0xe8a4>  // b.none
  412410:	mov	w0, w21
  412414:	mov	x1, x19
  412418:	bl	4018c0 <putc@plt>
  41241c:	cmn	w0, #0x1
  412420:	b.ne	412400 <clear@@Base+0xe83c>  // b.any
  412424:	b	412468 <clear@@Base+0xe8a4>
  412428:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  41242c:	add	x0, x0, #0x537
  412430:	b	41236c <clear@@Base+0xe7a8>
  412434:	sub	x22, x21, #0x1
  412438:	bl	404860 <clear@@Base+0xc9c>
  41243c:	mov	w21, w0
  412440:	cmn	w0, #0x1
  412444:	b.eq	412468 <clear@@Base+0xe8a4>  // b.none
  412448:	mov	w0, w21
  41244c:	mov	x1, x19
  412450:	bl	4018c0 <putc@plt>
  412454:	cmn	w0, #0x1
  412458:	b.eq	412468 <clear@@Base+0xe8a4>  // b.none
  41245c:	add	x22, x22, #0x1
  412460:	cmp	x22, x20
  412464:	b.lt	412438 <clear@@Base+0xe874>  // b.tstop
  412468:	cmn	w21, #0x1
  41246c:	b.eq	412498 <clear@@Base+0xe8d4>  // b.none
  412470:	cmp	w21, #0xa
  412474:	b.eq	412498 <clear@@Base+0xe8d4>  // b.none
  412478:	bl	404860 <clear@@Base+0xc9c>
  41247c:	cmn	w0, #0x1
  412480:	b.eq	412498 <clear@@Base+0xe8d4>  // b.none
  412484:	mov	x1, x19
  412488:	mov	w21, w0
  41248c:	bl	4018c0 <putc@plt>
  412490:	cmn	w0, #0x1
  412494:	b.ne	412468 <clear@@Base+0xe8a4>  // b.any
  412498:	mov	x0, x19
  41249c:	bl	401c30 <pclose@plt>
  4124a0:	mov	w0, #0xd                   	// #13
  4124a4:	mov	x1, xzr
  4124a8:	bl	401930 <signal@plt>
  4124ac:	mov	w0, #0x1                   	// #1
  4124b0:	mov	w19, #0x1                   	// #1
  4124b4:	bl	4192e8 <winch@@Base+0x44>
  4124b8:	mov	w0, #0x1                   	// #1
  4124bc:	bl	402358 <setlocale@plt+0x698>
  4124c0:	bl	4038d0 <setlocale@plt+0x1c10>
  4124c4:	adrp	x8, 438000 <PC+0x4800>
  4124c8:	mov	w0, wzr
  4124cc:	str	w19, [x8, #396]
  4124d0:	bl	4192a4 <winch@@Base>
  4124d4:	mov	w0, wzr
  4124d8:	ldp	x20, x19, [sp, #32]
  4124dc:	ldp	x22, x21, [sp, #16]
  4124e0:	ldp	x29, x30, [sp], #48
  4124e4:	ret
  4124e8:	adrp	x10, 436000 <PC+0x2800>
  4124ec:	mov	x8, xzr
  4124f0:	mov	x9, xzr
  4124f4:	add	x10, x10, #0xa00
  4124f8:	mov	x11, #0xffffffffffffffff    	// #-1
  4124fc:	mov	w12, #0xffffffff            	// #-1
  412500:	mov	w13, #0x27                  	// #39
  412504:	mov	w14, #0x61                  	// #97
  412508:	b	41253c <clear@@Base+0xe978>
  41250c:	cmp	x9, #0x1a
  412510:	csel	x15, x14, x13, cc  // cc = lo, ul, last
  412514:	add	w15, w9, w15
  412518:	add	x16, x10, x8
  41251c:	add	x8, x8, #0x28
  412520:	cmp	x8, #0x870
  412524:	add	x9, x9, #0x1
  412528:	strb	w15, [x16, #40]
  41252c:	stp	xzr, x11, [x16, #56]
  412530:	str	w12, [x16, #72]
  412534:	str	xzr, [x16, #48]
  412538:	b.eq	41255c <clear@@Base+0xe998>  // b.none
  41253c:	cmp	w9, #0x34
  412540:	b.eq	412554 <clear@@Base+0xe990>  // b.none
  412544:	cmp	w9, #0x35
  412548:	b.ne	41250c <clear@@Base+0xe948>  // b.any
  41254c:	mov	w15, #0x27                  	// #39
  412550:	b	412518 <clear@@Base+0xe954>
  412554:	mov	w15, #0x23                  	// #35
  412558:	b	412518 <clear@@Base+0xe954>
  41255c:	ret
  412560:	stp	x29, x30, [sp, #-16]!
  412564:	mov	x29, sp
  412568:	bl	41257c <clear@@Base+0xe9b8>
  41256c:	cmp	x0, #0x0
  412570:	cset	w0, eq  // eq = none
  412574:	ldp	x29, x30, [sp], #16
  412578:	ret
  41257c:	stp	x29, x30, [sp, #-32]!
  412580:	cmp	w0, #0x2d
  412584:	stp	x20, x19, [sp, #16]
  412588:	mov	x29, sp
  41258c:	b.gt	4125b8 <clear@@Base+0xe9f4>
  412590:	cmp	w0, #0x24
  412594:	b.eq	4125f4 <clear@@Base+0xea30>  // b.none
  412598:	cmp	w0, #0x27
  41259c:	b.ne	412638 <clear@@Base+0xea74>  // b.any
  4125a0:	adrp	x19, 437000 <PC+0x3800>
  4125a4:	add	x19, x19, #0x270
  4125a8:	mov	x0, x19
  4125ac:	ldp	x20, x19, [sp, #16]
  4125b0:	ldp	x29, x30, [sp], #32
  4125b4:	ret
  4125b8:	cmp	w0, #0x2e
  4125bc:	b.eq	412608 <clear@@Base+0xea44>  // b.none
  4125c0:	cmp	w0, #0x5e
  4125c4:	b.ne	412638 <clear@@Base+0xea74>  // b.any
  4125c8:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4125cc:	ldr	x8, [x8, #2064]
  4125d0:	adrp	x19, 436000 <PC+0x2800>
  4125d4:	add	x19, x19, #0xa00
  4125d8:	stp	xzr, xzr, [x19, #16]
  4125dc:	str	x8, [x19, #8]
  4125e0:	str	wzr, [x19, #32]
  4125e4:	mov	x0, x19
  4125e8:	ldp	x20, x19, [sp, #16]
  4125ec:	ldp	x29, x30, [sp], #32
  4125f0:	ret
  4125f4:	bl	404b50 <clear@@Base+0xf8c>
  4125f8:	cbz	w0, 412698 <clear@@Base+0xead4>
  4125fc:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  412600:	add	x0, x0, #0x3c4
  412604:	b	412700 <clear@@Base+0xeb3c>
  412608:	adrp	x19, 436000 <PC+0x2800>
  41260c:	add	x19, x19, #0xa00
  412610:	add	x0, x19, #0x18
  412614:	mov	w1, wzr
  412618:	bl	4163f4 <error@@Base+0x1030>
  41261c:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  412620:	ldr	x8, [x8, #2064]
  412624:	stp	x8, xzr, [x19, #8]
  412628:	mov	x0, x19
  41262c:	ldp	x20, x19, [sp, #16]
  412630:	ldp	x29, x30, [sp], #32
  412634:	ret
  412638:	sub	w8, w0, #0x61
  41263c:	cmp	w8, #0x19
  412640:	b.hi	412668 <clear@@Base+0xeaa4>  // b.pmore
  412644:	adrp	x9, 436000 <PC+0x2800>
  412648:	add	x9, x9, #0xa00
  41264c:	mov	w10, #0x28                  	// #40
  412650:	umaddl	x8, w8, w10, x9
  412654:	add	x19, x8, #0x28
  412658:	ldr	x8, [x19, #24]
  41265c:	cmn	x8, #0x1
  412660:	b.ne	4125a8 <clear@@Base+0xe9e4>  // b.any
  412664:	b	4126ec <clear@@Base+0xeb28>
  412668:	sub	w8, w0, #0x41
  41266c:	cmp	w8, #0x19
  412670:	b.hi	4126d0 <clear@@Base+0xeb0c>  // b.pmore
  412674:	adrp	x8, 436000 <PC+0x2800>
  412678:	add	x8, x8, #0xa00
  41267c:	mov	w9, #0x28                  	// #40
  412680:	smaddl	x8, w0, w9, x8
  412684:	sub	x19, x8, #0x5f0
  412688:	ldr	x8, [x19, #24]
  41268c:	cmn	x8, #0x1
  412690:	b.ne	4125a8 <clear@@Base+0xe9e4>  // b.any
  412694:	b	4126ec <clear@@Base+0xeb28>
  412698:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  41269c:	ldr	x20, [x8, #2064]
  4126a0:	bl	4046ec <clear@@Base+0xb28>
  4126a4:	adrp	x8, 438000 <PC+0x4800>
  4126a8:	ldr	w8, [x8, #312]
  4126ac:	adrp	x19, 436000 <PC+0x2800>
  4126b0:	add	x19, x19, #0xa00
  4126b4:	stp	xzr, x0, [x19, #16]
  4126b8:	str	w8, [x19, #32]
  4126bc:	str	x20, [x19, #8]
  4126c0:	mov	x0, x19
  4126c4:	ldp	x20, x19, [sp, #16]
  4126c8:	ldp	x29, x30, [sp], #32
  4126cc:	ret
  4126d0:	cmp	w0, #0x23
  4126d4:	b.ne	4126f8 <clear@@Base+0xeb34>  // b.any
  4126d8:	adrp	x19, 437000 <PC+0x3800>
  4126dc:	add	x19, x19, #0x248
  4126e0:	ldr	x8, [x19, #24]
  4126e4:	cmn	x8, #0x1
  4126e8:	b.ne	4125a8 <clear@@Base+0xe9e4>  // b.any
  4126ec:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  4126f0:	add	x0, x0, #0x572
  4126f4:	b	412700 <clear@@Base+0xeb3c>
  4126f8:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  4126fc:	add	x0, x0, #0x57f
  412700:	mov	x1, xzr
  412704:	bl	4153c4 <error@@Base>
  412708:	mov	x19, xzr
  41270c:	mov	x0, x19
  412710:	ldp	x20, x19, [sp, #16]
  412714:	ldp	x29, x30, [sp], #32
  412718:	ret
  41271c:	sub	sp, sp, #0x30
  412720:	sub	w8, w0, #0x61
  412724:	cmp	w8, #0x19
  412728:	stp	x29, x30, [sp, #16]
  41272c:	str	x19, [sp, #32]
  412730:	add	x29, sp, #0x10
  412734:	b.hi	412750 <clear@@Base+0xeb8c>  // b.pmore
  412738:	adrp	x9, 436000 <PC+0x2800>
  41273c:	add	x9, x9, #0xa00
  412740:	mov	w10, #0x28                  	// #40
  412744:	umaddl	x8, w8, w10, x9
  412748:	add	x19, x8, #0x28
  41274c:	b	412784 <clear@@Base+0xebc0>
  412750:	sub	w8, w0, #0x41
  412754:	cmp	w8, #0x19
  412758:	b.hi	412774 <clear@@Base+0xebb0>  // b.pmore
  41275c:	adrp	x8, 436000 <PC+0x2800>
  412760:	add	x8, x8, #0xa00
  412764:	mov	w9, #0x28                  	// #40
  412768:	smaddl	x8, w0, w9, x8
  41276c:	sub	x19, x8, #0x5f0
  412770:	b	412784 <clear@@Base+0xebc0>
  412774:	cmp	w0, #0x23
  412778:	b.ne	4127e0 <clear@@Base+0xec1c>  // b.any
  41277c:	adrp	x19, 437000 <PC+0x3800>
  412780:	add	x19, x19, #0x248
  412784:	mov	x0, sp
  412788:	bl	4163f4 <error@@Base+0x1030>
  41278c:	ldr	x8, [sp]
  412790:	cmn	x8, #0x1
  412794:	b.eq	4127cc <clear@@Base+0xec08>  // b.none
  412798:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  41279c:	ldr	w10, [sp, #8]
  4127a0:	stp	xzr, x8, [x19, #16]
  4127a4:	ldr	x8, [x9, #2064]
  4127a8:	adrp	x9, 436000 <PC+0x2800>
  4127ac:	mov	w11, #0x1                   	// #1
  4127b0:	str	w10, [x19, #32]
  4127b4:	str	x8, [x19, #8]
  4127b8:	str	w11, [x9, #2552]
  4127bc:	ldr	x19, [sp, #32]
  4127c0:	ldp	x29, x30, [sp, #16]
  4127c4:	add	sp, sp, #0x30
  4127c8:	ret
  4127cc:	bl	403b84 <setlocale@plt+0x1ec4>
  4127d0:	ldr	x19, [sp, #32]
  4127d4:	ldp	x29, x30, [sp, #16]
  4127d8:	add	sp, sp, #0x30
  4127dc:	ret
  4127e0:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  4127e4:	add	x0, x0, #0x57f
  4127e8:	mov	x1, xzr
  4127ec:	bl	4153c4 <error@@Base>
  4127f0:	ldr	x19, [sp, #32]
  4127f4:	ldp	x29, x30, [sp, #16]
  4127f8:	add	sp, sp, #0x30
  4127fc:	ret
  412800:	sub	w8, w0, #0x61
  412804:	cmp	w8, #0x19
  412808:	b.hi	412830 <clear@@Base+0xec6c>  // b.pmore
  41280c:	adrp	x9, 436000 <PC+0x2800>
  412810:	add	x9, x9, #0xa00
  412814:	mov	w10, #0x28                  	// #40
  412818:	umaddl	x8, w8, w10, x9
  41281c:	add	x8, x8, #0x28
  412820:	ldr	x9, [x8, #24]
  412824:	cmn	x9, #0x1
  412828:	b.ne	41285c <clear@@Base+0xec98>  // b.any
  41282c:	b	412890 <clear@@Base+0xeccc>
  412830:	sub	w8, w0, #0x41
  412834:	cmp	w8, #0x19
  412838:	b.hi	412874 <clear@@Base+0xecb0>  // b.pmore
  41283c:	adrp	x8, 436000 <PC+0x2800>
  412840:	add	x8, x8, #0xa00
  412844:	mov	w9, #0x28                  	// #40
  412848:	smaddl	x8, w0, w9, x8
  41284c:	sub	x8, x8, #0x5f0
  412850:	ldr	x9, [x8, #24]
  412854:	cmn	x9, #0x1
  412858:	b.eq	412890 <clear@@Base+0xeccc>  // b.none
  41285c:	mov	x9, #0xffffffffffffffff    	// #-1
  412860:	adrp	x10, 436000 <PC+0x2800>
  412864:	mov	w11, #0x1                   	// #1
  412868:	str	x9, [x8, #24]
  41286c:	str	w11, [x10, #2552]
  412870:	ret
  412874:	cmp	w0, #0x23
  412878:	b.ne	412894 <clear@@Base+0xecd0>  // b.any
  41287c:	adrp	x8, 437000 <PC+0x3800>
  412880:	add	x8, x8, #0x248
  412884:	ldr	x9, [x8, #24]
  412888:	cmn	x9, #0x1
  41288c:	b.ne	41285c <clear@@Base+0xec98>  // b.any
  412890:	b	403b84 <setlocale@plt+0x1ec4>
  412894:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  412898:	add	x0, x0, #0x57f
  41289c:	mov	x1, xzr
  4128a0:	b	4153c4 <error@@Base>
  4128a4:	sub	sp, sp, #0x20
  4128a8:	stp	x29, x30, [sp, #16]
  4128ac:	add	x29, sp, #0x10
  4128b0:	bl	4051e0 <clear@@Base+0x161c>
  4128b4:	tbnz	w0, #3, 4128f0 <clear@@Base+0xed2c>
  4128b8:	mov	x0, sp
  4128bc:	mov	w1, wzr
  4128c0:	bl	4163f4 <error@@Base+0x1030>
  4128c4:	ldr	x8, [sp]
  4128c8:	cmn	x8, #0x1
  4128cc:	b.eq	4128f0 <clear@@Base+0xed2c>  // b.none
  4128d0:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  4128d4:	ldr	w10, [sp, #8]
  4128d8:	ldr	x9, [x9, #2064]
  4128dc:	adrp	x11, 437000 <PC+0x3800>
  4128e0:	add	x11, x11, #0x278
  4128e4:	stp	xzr, x8, [x11, #8]
  4128e8:	str	w10, [x11, #24]
  4128ec:	str	x9, [x11]
  4128f0:	ldp	x29, x30, [sp, #16]
  4128f4:	add	sp, sp, #0x20
  4128f8:	ret
  4128fc:	stp	x29, x30, [sp, #-48]!
  412900:	str	x21, [sp, #16]
  412904:	stp	x20, x19, [sp, #32]
  412908:	mov	x29, sp
  41290c:	bl	41257c <clear@@Base+0xe9b8>
  412910:	cbz	x0, 4129a8 <clear@@Base+0xede4>
  412914:	adrp	x8, 437000 <PC+0x3800>
  412918:	add	x8, x8, #0x270
  41291c:	mov	x19, x0
  412920:	cmp	x0, x8
  412924:	adrp	x21, 433000 <winch@@Base+0x19d5c>
  412928:	b.ne	412958 <clear@@Base+0xed94>  // b.any
  41292c:	ldr	x8, [x8, #24]
  412930:	cmn	x8, #0x1
  412934:	b.ne	412958 <clear@@Base+0xed94>  // b.any
  412938:	adrp	x8, 438000 <PC+0x4800>
  41293c:	ldr	w8, [x8, #492]
  412940:	ldr	x9, [x21, #2064]
  412944:	adrp	x10, 437000 <PC+0x3800>
  412948:	add	x10, x10, #0x278
  41294c:	stp	xzr, xzr, [x10, #8]
  412950:	str	w8, [x10, #24]
  412954:	str	x9, [x10]
  412958:	ldr	x0, [x19, #8]
  41295c:	cbnz	x0, 41298c <clear@@Base+0xedc8>
  412960:	ldr	x20, [x19, #16]
  412964:	bl	40e438 <clear@@Base+0xa874>
  412968:	mov	x1, x0
  41296c:	mov	x0, x20
  412970:	bl	40e464 <clear@@Base+0xa8a0>
  412974:	ldr	x8, [x19, #16]
  412978:	str	x0, [x19, #8]
  41297c:	mov	x0, x8
  412980:	bl	401b20 <free@plt>
  412984:	ldr	x0, [x19, #8]
  412988:	str	xzr, [x19, #16]
  41298c:	ldr	x8, [x21, #2064]
  412990:	ldr	x20, [x19, #24]
  412994:	ldr	w19, [x19, #32]
  412998:	cmp	x0, x8
  41299c:	b.eq	4129b8 <clear@@Base+0xedf4>  // b.none
  4129a0:	bl	40bbdc <clear@@Base+0x8018>
  4129a4:	cbz	w0, 4129b8 <clear@@Base+0xedf4>
  4129a8:	ldp	x20, x19, [sp, #32]
  4129ac:	ldr	x21, [sp, #16]
  4129b0:	ldp	x29, x30, [sp], #48
  4129b4:	ret
  4129b8:	mov	x0, x20
  4129bc:	mov	w1, w19
  4129c0:	ldp	x20, x19, [sp, #32]
  4129c4:	ldr	x21, [sp, #16]
  4129c8:	ldp	x29, x30, [sp], #48
  4129cc:	b	40edf4 <clear@@Base+0xb230>
  4129d0:	stp	x29, x30, [sp, #-16]!
  4129d4:	mov	x29, sp
  4129d8:	bl	41257c <clear@@Base+0xe9b8>
  4129dc:	cbz	x0, 412a04 <clear@@Base+0xee40>
  4129e0:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  4129e4:	ldr	x8, [x0, #8]
  4129e8:	ldr	x9, [x9, #2064]
  4129ec:	cmp	x8, x9
  4129f0:	b.eq	412a10 <clear@@Base+0xee4c>  // b.none
  4129f4:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  4129f8:	add	x0, x0, #0x54a
  4129fc:	mov	x1, xzr
  412a00:	bl	4153c4 <error@@Base>
  412a04:	mov	x0, #0xffffffffffffffff    	// #-1
  412a08:	ldp	x29, x30, [sp], #16
  412a0c:	ret
  412a10:	ldr	x0, [x0, #24]
  412a14:	ldp	x29, x30, [sp], #16
  412a18:	ret
  412a1c:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  412a20:	ldr	x9, [x9, #2064]
  412a24:	adrp	x10, 436000 <PC+0x2800>
  412a28:	mov	x8, xzr
  412a2c:	add	x10, x10, #0xa40
  412a30:	b	412a44 <clear@@Base+0xee80>
  412a34:	add	x8, x8, #0x1
  412a38:	cmp	x8, #0x35
  412a3c:	add	x10, x10, #0x28
  412a40:	b.eq	412a6c <clear@@Base+0xeea8>  // b.none
  412a44:	ldur	x11, [x10, #-16]
  412a48:	cmp	x11, x9
  412a4c:	b.ne	412a34 <clear@@Base+0xee70>  // b.any
  412a50:	ldr	x11, [x10]
  412a54:	cmp	x11, x0
  412a58:	b.ne	412a34 <clear@@Base+0xee70>  // b.any
  412a5c:	cmp	w8, #0x19
  412a60:	b.hi	412a74 <clear@@Base+0xeeb0>  // b.pmore
  412a64:	add	w0, w8, #0x61
  412a68:	ret
  412a6c:	mov	w0, wzr
  412a70:	ret
  412a74:	cmp	w8, #0x33
  412a78:	b.hi	412a84 <clear@@Base+0xeec0>  // b.pmore
  412a7c:	add	w0, w8, #0x27
  412a80:	ret
  412a84:	mov	w0, #0x23                  	// #35
  412a88:	ret
  412a8c:	adrp	x9, 436000 <PC+0x2800>
  412a90:	mov	x8, xzr
  412a94:	add	x9, x9, #0xa00
  412a98:	mov	x10, #0xffffffffffffffff    	// #-1
  412a9c:	b	412aac <clear@@Base+0xeee8>
  412aa0:	add	x8, x8, #0x28
  412aa4:	cmp	x8, #0x870
  412aa8:	b.eq	412ac4 <clear@@Base+0xef00>  // b.none
  412aac:	add	x11, x9, x8
  412ab0:	ldr	x12, [x11, #48]
  412ab4:	cmp	x12, x0
  412ab8:	b.ne	412aa0 <clear@@Base+0xeedc>  // b.any
  412abc:	str	x10, [x11, #64]
  412ac0:	b	412aa0 <clear@@Base+0xeedc>
  412ac4:	ret
  412ac8:	stp	x29, x30, [sp, #-64]!
  412acc:	stp	x24, x23, [sp, #16]
  412ad0:	stp	x22, x21, [sp, #32]
  412ad4:	stp	x20, x19, [sp, #48]
  412ad8:	mov	x29, sp
  412adc:	mov	x19, x0
  412ae0:	bl	40e5bc <clear@@Base+0xa9f8>
  412ae4:	bl	40d35c <clear@@Base+0x9798>
  412ae8:	adrp	x23, 436000 <PC+0x2800>
  412aec:	mov	x20, x0
  412af0:	mov	x22, xzr
  412af4:	add	x23, x23, #0xa00
  412af8:	b	412b10 <clear@@Base+0xef4c>
  412afc:	mov	x0, x21
  412b00:	bl	401b20 <free@plt>
  412b04:	add	x22, x22, #0x28
  412b08:	cmp	x22, #0x870
  412b0c:	b.eq	412b4c <clear@@Base+0xef88>  // b.none
  412b10:	add	x24, x23, x22
  412b14:	ldr	x0, [x24, #56]
  412b18:	cbz	x0, 412b04 <clear@@Base+0xef40>
  412b1c:	bl	40d35c <clear@@Base+0x9798>
  412b20:	mov	x21, x0
  412b24:	mov	x0, x20
  412b28:	mov	x1, x21
  412b2c:	bl	401af0 <strcmp@plt>
  412b30:	cbnz	w0, 412afc <clear@@Base+0xef38>
  412b34:	add	x8, x23, x22
  412b38:	str	x19, [x8, #48]
  412b3c:	ldr	x0, [x24, #56]
  412b40:	bl	401b20 <free@plt>
  412b44:	str	xzr, [x24, #56]
  412b48:	b	412afc <clear@@Base+0xef38>
  412b4c:	mov	x0, x20
  412b50:	ldp	x20, x19, [sp, #48]
  412b54:	ldp	x22, x21, [sp, #32]
  412b58:	ldp	x24, x23, [sp, #16]
  412b5c:	ldp	x29, x30, [sp], #64
  412b60:	b	401b20 <free@plt>
  412b64:	sub	sp, sp, #0x60
  412b68:	adrp	x8, 438000 <PC+0x4800>
  412b6c:	ldr	w8, [x8, #476]
  412b70:	stp	x29, x30, [sp, #32]
  412b74:	stp	x24, x23, [sp, #48]
  412b78:	stp	x22, x21, [sp, #64]
  412b7c:	stp	x20, x19, [sp, #80]
  412b80:	add	x29, sp, #0x20
  412b84:	cbz	w8, 412c34 <clear@@Base+0xf070>
  412b88:	mov	x2, x1
  412b8c:	adrp	x1, 41e000 <winch@@Base+0x4d5c>
  412b90:	add	x1, x1, #0x56e
  412b94:	mov	x19, x0
  412b98:	bl	401c80 <fprintf@plt>
  412b9c:	adrp	x24, 436000 <PC+0x2800>
  412ba0:	adrp	x20, 41a000 <winch@@Base+0xd5c>
  412ba4:	adrp	x21, 41e000 <winch@@Base+0x4d5c>
  412ba8:	mov	x23, xzr
  412bac:	add	x24, x24, #0xa00
  412bb0:	add	x20, x20, #0x2e6
  412bb4:	add	x21, x21, #0x563
  412bb8:	b	412bd0 <clear@@Base+0xf00c>
  412bbc:	mov	x0, x22
  412bc0:	bl	401b20 <free@plt>
  412bc4:	add	x23, x23, #0x28
  412bc8:	cmp	x23, #0x848
  412bcc:	b.eq	412c34 <clear@@Base+0xf070>  // b.none
  412bd0:	add	x22, x24, x23
  412bd4:	ldr	x0, [x22, #64]
  412bd8:	cmn	x0, #0x1
  412bdc:	b.eq	412bc4 <clear@@Base+0xf000>  // b.none
  412be0:	add	x1, sp, #0x8
  412be4:	bl	415190 <clear@@Base+0x115cc>
  412be8:	ldr	x0, [x22, #56]
  412bec:	cbnz	x0, 412bfc <clear@@Base+0xf038>
  412bf0:	add	x8, x24, x23
  412bf4:	ldr	x0, [x8, #48]
  412bf8:	bl	40e5bc <clear@@Base+0xa9f8>
  412bfc:	bl	40d35c <clear@@Base+0x9798>
  412c00:	mov	x1, x20
  412c04:	mov	x22, x0
  412c08:	bl	401af0 <strcmp@plt>
  412c0c:	cbz	w0, 412bbc <clear@@Base+0xeff8>
  412c10:	add	x8, x24, x23
  412c14:	ldrb	w2, [x8, #40]
  412c18:	ldr	w3, [x8, #72]
  412c1c:	add	x4, sp, #0x8
  412c20:	mov	x0, x19
  412c24:	mov	x1, x21
  412c28:	mov	x5, x22
  412c2c:	bl	401c80 <fprintf@plt>
  412c30:	b	412bbc <clear@@Base+0xeff8>
  412c34:	ldp	x20, x19, [sp, #80]
  412c38:	ldp	x22, x21, [sp, #64]
  412c3c:	ldp	x24, x23, [sp, #48]
  412c40:	ldp	x29, x30, [sp, #32]
  412c44:	add	sp, sp, #0x60
  412c48:	ret
  412c4c:	sub	sp, sp, #0x30
  412c50:	mov	x8, x0
  412c54:	add	x0, x0, #0x1
  412c58:	stp	x29, x30, [sp, #16]
  412c5c:	stp	x20, x19, [sp, #32]
  412c60:	str	x0, [sp, #8]
  412c64:	ldrb	w8, [x8]
  412c68:	add	x29, sp, #0x10
  412c6c:	cmp	w8, #0x6d
  412c70:	b.ne	412db0 <clear@@Base+0xf1ec>  // b.any
  412c74:	ldrb	w8, [x0], #1
  412c78:	cmp	w8, #0x20
  412c7c:	str	x0, [sp, #8]
  412c80:	b.eq	412c74 <clear@@Base+0xf0b0>  // b.none
  412c84:	ldurb	w8, [x0, #-1]
  412c88:	sub	w9, w8, #0x61
  412c8c:	cmp	w9, #0x19
  412c90:	b.hi	412cb8 <clear@@Base+0xf0f4>  // b.pmore
  412c94:	adrp	x8, 436000 <PC+0x2800>
  412c98:	add	x8, x8, #0xa00
  412c9c:	mov	w10, #0x28                  	// #40
  412ca0:	umaddl	x8, w9, w10, x8
  412ca4:	add	x19, x8, #0x28
  412ca8:	ldrb	w8, [x0]
  412cac:	cmp	w8, #0x20
  412cb0:	b.eq	412d04 <clear@@Base+0xf140>  // b.none
  412cb4:	b	412d1c <clear@@Base+0xf158>
  412cb8:	sub	w9, w8, #0x41
  412cbc:	cmp	w9, #0x19
  412cc0:	b.hi	412ce8 <clear@@Base+0xf124>  // b.pmore
  412cc4:	adrp	x10, 436000 <PC+0x2800>
  412cc8:	mov	w9, #0x28                  	// #40
  412ccc:	add	x10, x10, #0xa00
  412cd0:	madd	x8, x8, x9, x10
  412cd4:	sub	x19, x8, #0x5f0
  412cd8:	ldrb	w8, [x0]
  412cdc:	cmp	w8, #0x20
  412ce0:	b.eq	412d04 <clear@@Base+0xf140>  // b.none
  412ce4:	b	412d1c <clear@@Base+0xf158>
  412ce8:	cmp	w8, #0x23
  412cec:	b.ne	412dc0 <clear@@Base+0xf1fc>  // b.any
  412cf0:	adrp	x19, 437000 <PC+0x3800>
  412cf4:	add	x19, x19, #0x248
  412cf8:	ldrb	w8, [x0]
  412cfc:	cmp	w8, #0x20
  412d00:	b.ne	412d1c <clear@@Base+0xf158>  // b.any
  412d04:	add	x8, x0, #0x1
  412d08:	str	x8, [sp, #8]
  412d0c:	ldrb	w9, [x8], #1
  412d10:	cmp	w9, #0x20
  412d14:	b.eq	412d08 <clear@@Base+0xf144>  // b.none
  412d18:	sub	x0, x8, #0x1
  412d1c:	add	x1, sp, #0x8
  412d20:	bl	41534c <clear@@Base+0x11788>
  412d24:	mov	w8, w0
  412d28:	ldr	x0, [sp, #8]
  412d2c:	adrp	x9, 438000 <PC+0x4800>
  412d30:	ldr	w9, [x9, #312]
  412d34:	cmp	w8, #0x1
  412d38:	ldrb	w10, [x0]
  412d3c:	csinc	w8, w8, wzr, gt
  412d40:	cmp	w8, w9
  412d44:	csel	w20, w9, w8, gt
  412d48:	cmp	w10, #0x20
  412d4c:	b.ne	412d68 <clear@@Base+0xf1a4>  // b.any
  412d50:	add	x8, x0, #0x1
  412d54:	str	x8, [sp, #8]
  412d58:	ldrb	w9, [x8], #1
  412d5c:	cmp	w9, #0x20
  412d60:	b.eq	412d54 <clear@@Base+0xf190>  // b.none
  412d64:	sub	x0, x8, #0x1
  412d68:	add	x1, sp, #0x8
  412d6c:	bl	415314 <clear@@Base+0x11750>
  412d70:	ldr	x8, [sp, #8]
  412d74:	ldrb	w9, [x8]
  412d78:	cmp	w9, #0x20
  412d7c:	b.ne	412d98 <clear@@Base+0xf1d4>  // b.any
  412d80:	add	x8, x8, #0x1
  412d84:	str	x8, [sp, #8]
  412d88:	ldrb	w9, [x8], #1
  412d8c:	cmp	w9, #0x20
  412d90:	b.eq	412d84 <clear@@Base+0xf1c0>  // b.none
  412d94:	sub	x8, x8, #0x1
  412d98:	stp	xzr, x0, [x19, #16]
  412d9c:	mov	x0, x8
  412da0:	str	w20, [x19, #32]
  412da4:	str	xzr, [x19, #8]
  412da8:	bl	40217c <setlocale@plt+0x4bc>
  412dac:	str	x0, [x19, #16]
  412db0:	ldp	x20, x19, [sp, #32]
  412db4:	ldp	x29, x30, [sp, #16]
  412db8:	add	sp, sp, #0x30
  412dbc:	ret
  412dc0:	ldp	x20, x19, [sp, #32]
  412dc4:	ldp	x29, x30, [sp, #16]
  412dc8:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  412dcc:	add	x0, x0, #0x57f
  412dd0:	mov	x1, xzr
  412dd4:	add	sp, sp, #0x30
  412dd8:	b	4153c4 <error@@Base>
  412ddc:	sub	sp, sp, #0x30
  412de0:	adrp	x8, 438000 <PC+0x4800>
  412de4:	ldr	w8, [x8, #268]
  412de8:	stp	x29, x30, [sp, #16]
  412dec:	stp	x20, x19, [sp, #32]
  412df0:	add	x29, sp, #0x10
  412df4:	cbz	w8, 412e18 <clear@@Base+0xf254>
  412df8:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  412dfc:	add	x0, x0, #0x5ce
  412e00:	mov	x1, xzr
  412e04:	bl	4153c4 <error@@Base>
  412e08:	ldp	x20, x19, [sp, #32]
  412e0c:	ldp	x29, x30, [sp, #16]
  412e10:	add	sp, sp, #0x30
  412e14:	ret
  412e18:	mov	x19, x1
  412e1c:	cmp	w0, #0x2
  412e20:	b.eq	412e50 <clear@@Base+0xf28c>  // b.none
  412e24:	cmp	w0, #0x1
  412e28:	b.eq	412e70 <clear@@Base+0xf2ac>  // b.none
  412e2c:	cbnz	w0, 412e08 <clear@@Base+0xf244>
  412e30:	mov	x0, x19
  412e34:	bl	40217c <setlocale@plt+0x4bc>
  412e38:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  412e3c:	str	x0, [x8, #2088]
  412e40:	ldp	x20, x19, [sp, #32]
  412e44:	ldp	x29, x30, [sp, #16]
  412e48:	add	sp, sp, #0x30
  412e4c:	ret
  412e50:	bl	4051e0 <clear@@Base+0x161c>
  412e54:	tbnz	w0, #0, 412e98 <clear@@Base+0xf2d4>
  412e58:	adrp	x8, 430000 <winch@@Base+0x16d5c>
  412e5c:	ldr	w8, [x8, #632]
  412e60:	tbnz	w8, #31, 412eb0 <clear@@Base+0xf2ec>
  412e64:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  412e68:	add	x0, x0, #0x604
  412e6c:	b	412e00 <clear@@Base+0xf23c>
  412e70:	adrp	x8, 430000 <winch@@Base+0x16d5c>
  412e74:	ldr	w8, [x8, #632]
  412e78:	tbnz	w8, #31, 412ea4 <clear@@Base+0xf2e0>
  412e7c:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  412e80:	ldr	x8, [x8, #2088]
  412e84:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  412e88:	add	x0, x0, #0x62b
  412e8c:	add	x1, sp, #0x8
  412e90:	str	x8, [sp, #8]
  412e94:	b	412e04 <clear@@Base+0xf240>
  412e98:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  412e9c:	add	x0, x0, #0x5f0
  412ea0:	b	412e00 <clear@@Base+0xf23c>
  412ea4:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  412ea8:	add	x0, x0, #0x61f
  412eac:	b	412e00 <clear@@Base+0xf23c>
  412eb0:	mov	x0, x19
  412eb4:	bl	40227c <setlocale@plt+0x5bc>
  412eb8:	adrp	x20, 433000 <winch@@Base+0x19d5c>
  412ebc:	ldr	x8, [x20, #2088]
  412ec0:	mov	x19, x0
  412ec4:	cbz	x8, 412ed0 <clear@@Base+0xf30c>
  412ec8:	mov	x0, x8
  412ecc:	bl	401b20 <free@plt>
  412ed0:	mov	x0, x19
  412ed4:	bl	40ce9c <clear@@Base+0x92d8>
  412ed8:	mov	x19, x0
  412edc:	bl	40c828 <clear@@Base+0x8c64>
  412ee0:	str	x0, [x20, #2088]
  412ee4:	mov	x0, x19
  412ee8:	bl	401b20 <free@plt>
  412eec:	ldr	x0, [x20, #2088]
  412ef0:	bl	40c210 <clear@@Base+0x864c>
  412ef4:	bl	4048e4 <clear@@Base+0xd20>
  412ef8:	ldp	x20, x19, [sp, #32]
  412efc:	ldp	x29, x30, [sp, #16]
  412f00:	add	sp, sp, #0x30
  412f04:	ret
  412f08:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  412f0c:	mov	w9, #0x1                   	// #1
  412f10:	str	w9, [x8, #2084]
  412f14:	b	412ddc <clear@@Base+0xf218>
  412f18:	sub	sp, sp, #0x40
  412f1c:	stp	x29, x30, [sp, #32]
  412f20:	add	x29, sp, #0x20
  412f24:	cmp	w0, #0x2
  412f28:	str	x19, [sp, #48]
  412f2c:	str	x1, [x29, #24]
  412f30:	b.eq	412f40 <clear@@Base+0xf37c>  // b.none
  412f34:	cmp	w0, #0x1
  412f38:	b.eq	412f88 <clear@@Base+0xf3c4>  // b.none
  412f3c:	cbnz	w0, 413060 <clear@@Base+0xf49c>
  412f40:	ldrb	w8, [x1]
  412f44:	cmp	w8, #0x2e
  412f48:	b.ne	412ffc <clear@@Base+0xf438>  // b.any
  412f4c:	add	x8, x1, #0x1
  412f50:	adrp	x1, 41e000 <winch@@Base+0x4d5c>
  412f54:	add	x1, x1, #0x639
  412f58:	add	x0, x29, #0x18
  412f5c:	add	x2, sp, #0x8
  412f60:	str	x8, [x29, #24]
  412f64:	bl	4147dc <clear@@Base+0x10c18>
  412f68:	ldr	w8, [sp, #8]
  412f6c:	adrp	x9, 432000 <winch@@Base+0x18d5c>
  412f70:	str	x0, [x9, #2120]
  412f74:	cbz	w8, 413028 <clear@@Base+0xf464>
  412f78:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  412f7c:	add	x0, x0, #0x63b
  412f80:	mov	x1, xzr
  412f84:	b	413088 <clear@@Base+0xf4c4>
  412f88:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  412f8c:	ldr	x2, [x8, #2120]
  412f90:	tbnz	x2, #63, 413070 <clear@@Base+0xf4ac>
  412f94:	adrp	x1, 41e000 <winch@@Base+0x4d5c>
  412f98:	add	x1, x1, #0x687
  412f9c:	add	x0, sp, #0x8
  412fa0:	add	x19, sp, #0x8
  412fa4:	bl	4018b0 <sprintf@plt>
  412fa8:	add	x0, sp, #0x8
  412fac:	bl	401830 <strlen@plt>
  412fb0:	lsl	x11, x0, #32
  412fb4:	sxtw	x9, w0
  412fb8:	sub	x8, x19, #0x1
  412fbc:	mov	x10, #0xffffffff00000000    	// #-4294967296
  412fc0:	cmp	x9, #0x3
  412fc4:	mov	x12, x11
  412fc8:	b.lt	412fe0 <clear@@Base+0xf41c>  // b.tstop
  412fcc:	ldrb	w11, [x8, x9]
  412fd0:	sub	x9, x9, #0x1
  412fd4:	cmp	w11, #0x30
  412fd8:	add	x11, x12, x10
  412fdc:	b.eq	412fc0 <clear@@Base+0xf3fc>  // b.none
  412fe0:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  412fe4:	asr	x8, x12, #32
  412fe8:	add	x9, sp, #0x8
  412fec:	add	x0, x0, #0x68e
  412ff0:	strb	wzr, [x9, x8]
  412ff4:	stur	x9, [x29, #-8]
  412ff8:	b	413084 <clear@@Base+0xf4c0>
  412ffc:	adrp	x1, 41e000 <winch@@Base+0x4d5c>
  413000:	add	x1, x1, #0x639
  413004:	add	x0, x29, #0x18
  413008:	add	x2, sp, #0x8
  41300c:	bl	414254 <clear@@Base+0x10690>
  413010:	ldr	w8, [sp, #8]
  413014:	cbz	w8, 41309c <clear@@Base+0xf4d8>
  413018:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  41301c:	add	x0, x0, #0x651
  413020:	mov	x1, xzr
  413024:	b	413088 <clear@@Base+0xf4c4>
  413028:	tbnz	x0, #63, 413060 <clear@@Base+0xf49c>
  41302c:	adrp	x8, 438000 <PC+0x4800>
  413030:	ldrsw	x8, [x8, #312]
  413034:	mov	x9, #0x34db                	// #13531
  413038:	movk	x9, #0xd7b6, lsl #16
  41303c:	movk	x9, #0xde82, lsl #32
  413040:	movk	x9, #0x431b, lsl #48
  413044:	mul	x8, x0, x8
  413048:	smulh	x8, x8, x9
  41304c:	lsr	x9, x8, #63
  413050:	lsr	x8, x8, #18
  413054:	add	w8, w8, w9
  413058:	adrp	x9, 438000 <PC+0x4800>
  41305c:	str	w8, [x9, #492]
  413060:	ldr	x19, [sp, #48]
  413064:	ldp	x29, x30, [sp, #32]
  413068:	add	sp, sp, #0x40
  41306c:	ret
  413070:	adrp	x8, 438000 <PC+0x4800>
  413074:	ldr	w8, [x8, #492]
  413078:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  41307c:	add	x0, x0, #0x665
  413080:	stur	w8, [x29, #-8]
  413084:	sub	x1, x29, #0x8
  413088:	bl	4153c4 <error@@Base>
  41308c:	ldr	x19, [sp, #48]
  413090:	ldp	x29, x30, [sp, #32]
  413094:	add	sp, sp, #0x40
  413098:	ret
  41309c:	adrp	x8, 438000 <PC+0x4800>
  4130a0:	adrp	x9, 432000 <winch@@Base+0x18d5c>
  4130a4:	mov	x10, #0xffffffffffffffff    	// #-1
  4130a8:	str	w0, [x8, #492]
  4130ac:	str	x10, [x9, #2120]
  4130b0:	ldr	x19, [sp, #48]
  4130b4:	ldp	x29, x30, [sp, #32]
  4130b8:	add	sp, sp, #0x40
  4130bc:	ret
  4130c0:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  4130c4:	ldr	x8, [x8, #2120]
  4130c8:	tbnz	x8, #63, 413100 <clear@@Base+0xf53c>
  4130cc:	adrp	x9, 438000 <PC+0x4800>
  4130d0:	ldrsw	x9, [x9, #312]
  4130d4:	mov	x10, #0x34db                	// #13531
  4130d8:	movk	x10, #0xd7b6, lsl #16
  4130dc:	movk	x10, #0xde82, lsl #32
  4130e0:	movk	x10, #0x431b, lsl #48
  4130e4:	mul	x8, x8, x9
  4130e8:	smulh	x8, x8, x10
  4130ec:	lsr	x9, x8, #63
  4130f0:	lsr	x8, x8, #18
  4130f4:	add	w8, w8, w9
  4130f8:	adrp	x9, 438000 <PC+0x4800>
  4130fc:	str	w8, [x9, #492]
  413100:	ret
  413104:	sub	sp, sp, #0x40
  413108:	stp	x29, x30, [sp, #32]
  41310c:	add	x29, sp, #0x20
  413110:	cmp	w0, #0x2
  413114:	str	x19, [sp, #48]
  413118:	str	x1, [x29, #24]
  41311c:	b.eq	41312c <clear@@Base+0xf568>  // b.none
  413120:	cmp	w0, #0x1
  413124:	b.eq	413174 <clear@@Base+0xf5b0>  // b.none
  413128:	cbnz	w0, 41324c <clear@@Base+0xf688>
  41312c:	ldrb	w8, [x1]
  413130:	cmp	w8, #0x2e
  413134:	b.ne	4131e8 <clear@@Base+0xf624>  // b.any
  413138:	add	x8, x1, #0x1
  41313c:	adrp	x1, 41e000 <winch@@Base+0x4d5c>
  413140:	add	x1, x1, #0x6b4
  413144:	add	x0, x29, #0x18
  413148:	add	x2, sp, #0x8
  41314c:	str	x8, [x29, #24]
  413150:	bl	4147dc <clear@@Base+0x10c18>
  413154:	ldr	w8, [sp, #8]
  413158:	adrp	x9, 432000 <winch@@Base+0x18d5c>
  41315c:	str	x0, [x9, #2128]
  413160:	cbz	w8, 413214 <clear@@Base+0xf650>
  413164:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  413168:	add	x0, x0, #0x6b6
  41316c:	mov	x1, xzr
  413170:	b	413274 <clear@@Base+0xf6b0>
  413174:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  413178:	ldr	x2, [x8, #2128]
  41317c:	tbnz	x2, #63, 41325c <clear@@Base+0xf698>
  413180:	adrp	x1, 41e000 <winch@@Base+0x4d5c>
  413184:	add	x1, x1, #0x687
  413188:	add	x0, sp, #0x8
  41318c:	add	x19, sp, #0x8
  413190:	bl	4018b0 <sprintf@plt>
  413194:	add	x0, sp, #0x8
  413198:	bl	401830 <strlen@plt>
  41319c:	lsl	x11, x0, #32
  4131a0:	sxtw	x9, w0
  4131a4:	sub	x8, x19, #0x1
  4131a8:	mov	x10, #0xffffffff00000000    	// #-4294967296
  4131ac:	cmp	x9, #0x3
  4131b0:	mov	x12, x11
  4131b4:	b.lt	4131cc <clear@@Base+0xf608>  // b.tstop
  4131b8:	ldrb	w11, [x8, x9]
  4131bc:	sub	x9, x9, #0x1
  4131c0:	cmp	w11, #0x30
  4131c4:	add	x11, x12, x10
  4131c8:	b.eq	4131ac <clear@@Base+0xf5e8>  // b.none
  4131cc:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  4131d0:	asr	x8, x12, #32
  4131d4:	add	x9, sp, #0x8
  4131d8:	add	x0, x0, #0x700
  4131dc:	strb	wzr, [x9, x8]
  4131e0:	stur	x9, [x29, #-8]
  4131e4:	b	413270 <clear@@Base+0xf6ac>
  4131e8:	adrp	x1, 41e000 <winch@@Base+0x4d5c>
  4131ec:	add	x1, x1, #0x6b4
  4131f0:	add	x0, x29, #0x18
  4131f4:	add	x2, sp, #0x8
  4131f8:	bl	414254 <clear@@Base+0x10690>
  4131fc:	ldr	w8, [sp, #8]
  413200:	cbz	w8, 413288 <clear@@Base+0xf6c4>
  413204:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  413208:	add	x0, x0, #0x6ce
  41320c:	mov	x1, xzr
  413210:	b	413274 <clear@@Base+0xf6b0>
  413214:	tbnz	x0, #63, 41324c <clear@@Base+0xf688>
  413218:	adrp	x8, 438000 <PC+0x4800>
  41321c:	ldrsw	x8, [x8, #324]
  413220:	mov	x9, #0x34db                	// #13531
  413224:	movk	x9, #0xd7b6, lsl #16
  413228:	movk	x9, #0xde82, lsl #32
  41322c:	movk	x9, #0x431b, lsl #48
  413230:	mul	x8, x0, x8
  413234:	smulh	x8, x8, x9
  413238:	lsr	x9, x8, #63
  41323c:	lsr	x8, x8, #18
  413240:	add	w8, w8, w9
  413244:	adrp	x9, 438000 <PC+0x4800>
  413248:	str	w8, [x9, #468]
  41324c:	ldr	x19, [sp, #48]
  413250:	ldp	x29, x30, [sp, #32]
  413254:	add	sp, sp, #0x40
  413258:	ret
  41325c:	adrp	x8, 438000 <PC+0x4800>
  413260:	ldr	w8, [x8, #468]
  413264:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  413268:	add	x0, x0, #0x6e4
  41326c:	stur	w8, [x29, #-8]
  413270:	sub	x1, x29, #0x8
  413274:	bl	4153c4 <error@@Base>
  413278:	ldr	x19, [sp, #48]
  41327c:	ldp	x29, x30, [sp, #32]
  413280:	add	sp, sp, #0x40
  413284:	ret
  413288:	adrp	x8, 438000 <PC+0x4800>
  41328c:	adrp	x9, 432000 <winch@@Base+0x18d5c>
  413290:	mov	x10, #0xffffffffffffffff    	// #-1
  413294:	str	w0, [x8, #468]
  413298:	str	x10, [x9, #2128]
  41329c:	ldr	x19, [sp, #48]
  4132a0:	ldp	x29, x30, [sp, #32]
  4132a4:	add	sp, sp, #0x40
  4132a8:	ret
  4132ac:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  4132b0:	ldr	x8, [x8, #2128]
  4132b4:	tbnz	x8, #63, 4132ec <clear@@Base+0xf728>
  4132b8:	adrp	x9, 438000 <PC+0x4800>
  4132bc:	ldrsw	x9, [x9, #324]
  4132c0:	mov	x10, #0x34db                	// #13531
  4132c4:	movk	x10, #0xd7b6, lsl #16
  4132c8:	movk	x10, #0xde82, lsl #32
  4132cc:	movk	x10, #0x431b, lsl #48
  4132d0:	mul	x8, x8, x9
  4132d4:	smulh	x8, x8, x10
  4132d8:	lsr	x9, x8, #63
  4132dc:	lsr	x8, x8, #18
  4132e0:	add	w8, w8, w9
  4132e4:	adrp	x9, 438000 <PC+0x4800>
  4132e8:	str	w8, [x9, #468]
  4132ec:	ret
  4132f0:	stp	x29, x30, [sp, #-32]!
  4132f4:	str	x19, [sp, #16]
  4132f8:	mov	x29, sp
  4132fc:	cbz	w0, 41330c <clear@@Base+0xf748>
  413300:	ldr	x19, [sp, #16]
  413304:	ldp	x29, x30, [sp], #32
  413308:	ret
  41330c:	mov	x19, x1
  413310:	mov	x0, x1
  413314:	mov	w1, wzr
  413318:	bl	40b4dc <clear@@Base+0x7918>
  41331c:	cbz	w0, 413300 <clear@@Base+0xf73c>
  413320:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  413324:	add	x0, x0, #0x5e
  413328:	add	x1, x29, #0x18
  41332c:	str	x19, [x29, #24]
  413330:	bl	4153c4 <error@@Base>
  413334:	ldr	x19, [sp, #16]
  413338:	ldp	x29, x30, [sp], #32
  41333c:	ret
  413340:	stp	x29, x30, [sp, #-32]!
  413344:	cmp	w0, #0x2
  413348:	stp	x20, x19, [sp, #16]
  41334c:	mov	x29, sp
  413350:	b.eq	413374 <clear@@Base+0xf7b0>  // b.none
  413354:	cbnz	w0, 413368 <clear@@Base+0xf7a4>
  413358:	mov	x0, x1
  41335c:	bl	40217c <setlocale@plt+0x4bc>
  413360:	adrp	x8, 437000 <PC+0x3800>
  413364:	str	x0, [x8, #664]
  413368:	ldp	x20, x19, [sp, #16]
  41336c:	ldp	x29, x30, [sp], #32
  413370:	ret
  413374:	adrp	x8, 438000 <PC+0x4800>
  413378:	ldr	w8, [x8, #268]
  41337c:	cbz	w8, 413398 <clear@@Base+0xf7d4>
  413380:	ldp	x20, x19, [sp, #16]
  413384:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  413388:	add	x0, x0, #0x724
  41338c:	mov	x1, xzr
  413390:	ldp	x29, x30, [sp], #32
  413394:	b	4153c4 <error@@Base>
  413398:	mov	x0, x1
  41339c:	bl	40227c <setlocale@plt+0x5bc>
  4133a0:	bl	4196b0 <winch@@Base+0x40c>
  4133a4:	bl	40c034 <clear@@Base+0x8470>
  4133a8:	mov	x19, x0
  4133ac:	bl	41a154 <winch@@Base+0xeb0>
  4133b0:	cbz	w0, 4133c4 <clear@@Base+0xf800>
  4133b4:	mov	x0, x19
  4133b8:	ldp	x20, x19, [sp, #16]
  4133bc:	ldp	x29, x30, [sp], #32
  4133c0:	b	40c140 <clear@@Base+0x857c>
  4133c4:	bl	419e14 <winch@@Base+0xb70>
  4133c8:	cmn	x0, #0x1
  4133cc:	b.eq	4133b4 <clear@@Base+0xf7f0>  // b.none
  4133d0:	mov	x20, x0
  4133d4:	mov	x0, x19
  4133d8:	bl	40c130 <clear@@Base+0x856c>
  4133dc:	adrp	x8, 438000 <PC+0x4800>
  4133e0:	ldr	w1, [x8, #492]
  4133e4:	mov	x0, x20
  4133e8:	ldp	x20, x19, [sp, #16]
  4133ec:	ldp	x29, x30, [sp], #32
  4133f0:	b	40edf4 <clear@@Base+0xb230>
  4133f4:	sub	sp, sp, #0x30
  4133f8:	cmp	w0, #0x2
  4133fc:	stp	x29, x30, [sp, #16]
  413400:	stp	x20, x19, [sp, #32]
  413404:	add	x29, sp, #0x10
  413408:	b.eq	413438 <clear@@Base+0xf874>  // b.none
  41340c:	cmp	w0, #0x1
  413410:	b.eq	413494 <clear@@Base+0xf8d0>  // b.none
  413414:	cbnz	w0, 413428 <clear@@Base+0xf864>
  413418:	mov	x0, x1
  41341c:	bl	40217c <setlocale@plt+0x4bc>
  413420:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  413424:	str	x0, [x8, #2000]
  413428:	ldp	x20, x19, [sp, #32]
  41342c:	ldp	x29, x30, [sp, #16]
  413430:	add	sp, sp, #0x30
  413434:	ret
  413438:	mov	x0, x1
  41343c:	bl	40227c <setlocale@plt+0x5bc>
  413440:	adrp	x20, 433000 <winch@@Base+0x19d5c>
  413444:	ldr	x8, [x20, #2000]
  413448:	mov	x19, x0
  41344c:	cbz	x8, 413468 <clear@@Base+0xf8a4>
  413450:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  413454:	add	x9, x9, #0x7c8
  413458:	cmp	x8, x9
  41345c:	b.eq	413468 <clear@@Base+0xf8a4>  // b.none
  413460:	mov	x0, x8
  413464:	bl	401b20 <free@plt>
  413468:	mov	x0, x19
  41346c:	bl	40ce9c <clear@@Base+0x92d8>
  413470:	mov	x19, x0
  413474:	bl	40c828 <clear@@Base+0x8c64>
  413478:	str	x0, [x20, #2000]
  41347c:	mov	x0, x19
  413480:	bl	401b20 <free@plt>
  413484:	ldp	x20, x19, [sp, #32]
  413488:	ldp	x29, x30, [sp, #16]
  41348c:	add	sp, sp, #0x30
  413490:	ret
  413494:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  413498:	ldr	x8, [x8, #2000]
  41349c:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  4134a0:	add	x0, x0, #0x742
  4134a4:	add	x1, sp, #0x8
  4134a8:	str	x8, [sp, #8]
  4134ac:	bl	4153c4 <error@@Base>
  4134b0:	ldp	x20, x19, [sp, #32]
  4134b4:	ldp	x29, x30, [sp, #16]
  4134b8:	add	sp, sp, #0x30
  4134bc:	ret
  4134c0:	stp	x29, x30, [sp, #-32]!
  4134c4:	str	x19, [sp, #16]
  4134c8:	mov	x29, sp
  4134cc:	cbz	w0, 4134dc <clear@@Base+0xf918>
  4134d0:	ldr	x19, [sp, #16]
  4134d4:	ldp	x29, x30, [sp], #32
  4134d8:	ret
  4134dc:	adrp	x8, 437000 <PC+0x3800>
  4134e0:	ldr	w8, [x8, #740]
  4134e4:	mov	x19, x1
  4134e8:	cbz	w8, 413508 <clear@@Base+0xf944>
  4134ec:	mov	x0, x19
  4134f0:	bl	40217c <setlocale@plt+0x4bc>
  4134f4:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4134f8:	str	x0, [x8, #2056]
  4134fc:	ldr	x19, [sp, #16]
  413500:	ldp	x29, x30, [sp], #32
  413504:	ret
  413508:	adrp	x8, 437000 <PC+0x3800>
  41350c:	mov	w9, #0x1                   	// #1
  413510:	mov	w0, #0x40000000            	// #1073741824
  413514:	str	w9, [x8, #672]
  413518:	bl	408b74 <clear@@Base+0x4fb0>
  41351c:	mov	x0, x19
  413520:	bl	408bb0 <clear@@Base+0x4fec>
  413524:	ldr	x19, [sp, #16]
  413528:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  41352c:	add	x0, x0, #0xfad
  413530:	ldp	x29, x30, [sp], #32
  413534:	b	408bb0 <clear@@Base+0x4fec>
  413538:	sub	sp, sp, #0x30
  41353c:	stp	x20, x19, [sp, #32]
  413540:	cmp	w0, #0x2
  413544:	mov	x19, x1
  413548:	stp	x29, x30, [sp, #16]
  41354c:	add	x29, sp, #0x10
  413550:	b.eq	413560 <clear@@Base+0xf99c>  // b.none
  413554:	cmp	w0, #0x1
  413558:	b.eq	4135a0 <clear@@Base+0xf9dc>  // b.none
  41355c:	cbnz	w0, 4135c8 <clear@@Base+0xfa04>
  413560:	ldrb	w8, [x19]
  413564:	adrp	x20, 438000 <PC+0x4800>
  413568:	add	x20, x20, #0x258
  41356c:	sub	w8, w8, #0x3d
  413570:	cmp	w8, #0x3a
  413574:	b.hi	41361c <clear@@Base+0xfa58>  // b.pmore
  413578:	adrp	x9, 41e000 <winch@@Base+0x4d5c>
  41357c:	add	x9, x9, #0x593
  413580:	adr	x10, 413590 <clear@@Base+0xf9cc>
  413584:	ldrb	w11, [x9, x8]
  413588:	add	x10, x10, x11, lsl #2
  41358c:	br	x10
  413590:	adrp	x20, 433000 <winch@@Base+0x19d5c>
  413594:	add	x19, x19, #0x1
  413598:	add	x20, x20, #0x7b0
  41359c:	b	41361c <clear@@Base+0xfa58>
  4135a0:	adrp	x8, 438000 <PC+0x4800>
  4135a4:	ldrsw	x8, [x8, #532]
  4135a8:	adrp	x9, 438000 <PC+0x4800>
  4135ac:	add	x9, x9, #0x258
  4135b0:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  4135b4:	ldr	x8, [x9, x8, lsl #3]
  4135b8:	add	x0, x0, #0x233
  4135bc:	add	x1, sp, #0x8
  4135c0:	str	x8, [sp, #8]
  4135c4:	bl	4153c4 <error@@Base>
  4135c8:	ldp	x20, x19, [sp, #32]
  4135cc:	ldp	x29, x30, [sp, #16]
  4135d0:	add	sp, sp, #0x30
  4135d4:	ret
  4135d8:	add	x20, x20, #0x10
  4135dc:	add	x19, x19, #0x1
  4135e0:	b	41361c <clear@@Base+0xfa58>
  4135e4:	adrp	x20, 433000 <winch@@Base+0x19d5c>
  4135e8:	add	x19, x19, #0x1
  4135ec:	add	x20, x20, #0x7b8
  4135f0:	b	41361c <clear@@Base+0xfa58>
  4135f4:	add	x20, x20, #0x8
  4135f8:	add	x19, x19, #0x1
  4135fc:	b	41361c <clear@@Base+0xfa58>
  413600:	adrp	x20, 438000 <PC+0x4800>
  413604:	add	x19, x19, #0x1
  413608:	add	x20, x20, #0x258
  41360c:	b	41361c <clear@@Base+0xfa58>
  413610:	adrp	x20, 433000 <winch@@Base+0x19d5c>
  413614:	add	x19, x19, #0x1
  413618:	add	x20, x20, #0x7c0
  41361c:	ldr	x0, [x20]
  413620:	bl	401b20 <free@plt>
  413624:	mov	x0, x19
  413628:	bl	40217c <setlocale@plt+0x4bc>
  41362c:	str	x0, [x20]
  413630:	ldp	x20, x19, [sp, #32]
  413634:	ldp	x29, x30, [sp, #16]
  413638:	add	sp, sp, #0x30
  41363c:	ret
  413640:	orr	w8, w0, #0x2
  413644:	cmp	w8, #0x2
  413648:	b.ne	413658 <clear@@Base+0xfa94>  // b.any
  41364c:	adrp	x8, 438000 <PC+0x4800>
  413650:	ldr	w0, [x8, #544]
  413654:	b	404db8 <clear@@Base+0x11f4>
  413658:	ret
  41365c:	cmp	w0, #0x2
  413660:	b.ne	413668 <clear@@Base+0xfaa4>  // b.any
  413664:	b	417b8c <error@@Base+0x27c8>
  413668:	ret
  41366c:	sub	w8, w0, #0x1
  413670:	cmp	w8, #0x2
  413674:	b.cs	41367c <clear@@Base+0xfab8>  // b.hs, b.nlast
  413678:	b	408994 <clear@@Base+0x4dd0>
  41367c:	cbnz	w0, 413714 <clear@@Base+0xfb50>
  413680:	stp	x29, x30, [sp, #-16]!
  413684:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  413688:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  41368c:	mov	w9, #0x1                   	// #1
  413690:	add	x0, x0, #0x751
  413694:	mov	x29, sp
  413698:	str	w9, [x8, #2080]
  41369c:	bl	4150b0 <clear@@Base+0x114ec>
  4136a0:	adrp	x0, 433000 <winch@@Base+0x19d5c>
  4136a4:	add	x0, x0, #0x7e8
  4136a8:	bl	4150b0 <clear@@Base+0x114ec>
  4136ac:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  4136b0:	add	x0, x0, #0x757
  4136b4:	bl	4150b0 <clear@@Base+0x114ec>
  4136b8:	bl	416188 <error@@Base+0xdc4>
  4136bc:	bl	4150b0 <clear@@Base+0x114ec>
  4136c0:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  4136c4:	add	x0, x0, #0x75a
  4136c8:	bl	4150b0 <clear@@Base+0x114ec>
  4136cc:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  4136d0:	add	x0, x0, #0x771
  4136d4:	bl	4150b0 <clear@@Base+0x114ec>
  4136d8:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  4136dc:	add	x0, x0, #0x79a
  4136e0:	bl	4150b0 <clear@@Base+0x114ec>
  4136e4:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  4136e8:	add	x0, x0, #0x7d8
  4136ec:	bl	4150b0 <clear@@Base+0x114ec>
  4136f0:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  4136f4:	add	x0, x0, #0x80c
  4136f8:	bl	4150b0 <clear@@Base+0x114ec>
  4136fc:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  413700:	add	x0, x0, #0x841
  413704:	bl	4150b0 <clear@@Base+0x114ec>
  413708:	mov	w0, wzr
  41370c:	ldp	x29, x30, [sp], #16
  413710:	b	4021cc <setlocale@plt+0x50c>
  413714:	ret
  413718:	stp	x29, x30, [sp, #-80]!
  41371c:	str	x28, [sp, #16]
  413720:	stp	x24, x23, [sp, #32]
  413724:	stp	x22, x21, [sp, #48]
  413728:	stp	x20, x19, [sp, #64]
  41372c:	mov	x29, sp
  413730:	sub	sp, sp, #0x240
  413734:	mov	w8, w0
  413738:	cmp	w0, #0x2
  41373c:	mov	x0, x1
  413740:	b.eq	413750 <clear@@Base+0xfb8c>  // b.none
  413744:	cmp	w8, #0x1
  413748:	b.eq	4137ec <clear@@Base+0xfc28>  // b.none
  41374c:	cbnz	w8, 413918 <clear@@Base+0xfd54>
  413750:	adrp	x20, 434000 <PC+0x800>
  413754:	mov	w19, #0x1                   	// #1
  413758:	mov	w21, #0xa                   	// #10
  41375c:	add	x20, x20, #0x7fc
  413760:	b	413774 <clear@@Base+0xfbb0>
  413764:	bl	40227c <setlocale@plt+0x5bc>
  413768:	ldrb	w8, [x0], #1
  41376c:	cmp	w8, #0x2c
  413770:	b.ne	4138f4 <clear@@Base+0xfd30>  // b.any
  413774:	cmp	w19, #0x7f
  413778:	b.gt	4138fc <clear@@Base+0xfd38>
  41377c:	bl	40227c <setlocale@plt+0x5bc>
  413780:	ldrb	w9, [x0]
  413784:	sub	w8, w9, #0x30
  413788:	cmp	w8, #0x9
  41378c:	b.hi	4137c8 <clear@@Base+0xfc04>  // b.pmore
  413790:	mov	w8, wzr
  413794:	ldrb	w10, [x0, #1]!
  413798:	mul	w8, w8, w21
  41379c:	add	w8, w8, w9, uxtb
  4137a0:	sub	w8, w8, #0x30
  4137a4:	sub	w9, w10, #0x30
  4137a8:	cmp	w9, #0xa
  4137ac:	mov	w9, w10
  4137b0:	b.cc	413794 <clear@@Base+0xfbd0>  // b.lo, b.ul, b.last
  4137b4:	add	x9, x20, w19, sxtw #2
  4137b8:	ldur	w9, [x9, #-4]
  4137bc:	cmp	w8, w9
  4137c0:	b.le	413764 <clear@@Base+0xfba0>
  4137c4:	b	4137dc <clear@@Base+0xfc18>
  4137c8:	mov	w8, wzr
  4137cc:	add	x9, x20, w19, sxtw #2
  4137d0:	ldur	w9, [x9, #-4]
  4137d4:	cmp	w8, w9
  4137d8:	b.le	413764 <clear@@Base+0xfba0>
  4137dc:	sxtw	x9, w19
  4137e0:	add	w19, w19, #0x1
  4137e4:	str	w8, [x20, x9, lsl #2]
  4137e8:	b	413764 <clear@@Base+0xfba0>
  4137ec:	adrp	x8, 41e000 <winch@@Base+0x4d5c>
  4137f0:	adrp	x21, 432000 <winch@@Base+0x18d5c>
  4137f4:	add	x8, x8, #0x873
  4137f8:	ldr	w9, [x21, #2112]
  4137fc:	ldr	x8, [x8]
  413800:	mov	w10, #0x7370                	// #29552
  413804:	movk	w10, #0x20, lsl #16
  413808:	cmp	w9, #0x3
  41380c:	stur	w10, [sp, #7]
  413810:	str	x8, [sp]
  413814:	b.lt	4138b8 <clear@@Base+0xfcf4>  // b.tstop
  413818:	mov	x0, sp
  41381c:	mov	x20, sp
  413820:	bl	401830 <strlen@plt>
  413824:	adrp	x22, 434000 <PC+0x800>
  413828:	add	x22, x22, #0x7fc
  41382c:	ldr	w2, [x22, #4]
  413830:	adrp	x1, 41e000 <winch@@Base+0x4d5c>
  413834:	add	x0, x20, x0
  413838:	add	x1, x1, #0x684
  41383c:	bl	4018b0 <sprintf@plt>
  413840:	ldr	w8, [x21, #2112]
  413844:	cmp	w8, #0x3
  413848:	b.lt	413890 <clear@@Base+0xfccc>  // b.tstop
  41384c:	adrp	x19, 41e000 <winch@@Base+0x4d5c>
  413850:	mov	w23, #0x2                   	// #2
  413854:	mov	w24, #0x2c                  	// #44
  413858:	add	x19, x19, #0x684
  41385c:	mov	x0, sp
  413860:	bl	401830 <strlen@plt>
  413864:	strh	w24, [x20, x0]
  413868:	mov	x0, sp
  41386c:	bl	401830 <strlen@plt>
  413870:	ldr	w2, [x22, x23, lsl #2]
  413874:	add	x0, x20, x0
  413878:	mov	x1, x19
  41387c:	bl	4018b0 <sprintf@plt>
  413880:	ldrsw	x8, [x21, #2112]
  413884:	add	x23, x23, #0x1
  413888:	cmp	x23, x8
  41388c:	b.lt	41385c <clear@@Base+0xfc98>  // b.tstop
  413890:	mov	x0, sp
  413894:	bl	401830 <strlen@plt>
  413898:	adrp	x8, 41e000 <winch@@Base+0x4d5c>
  41389c:	add	x8, x8, #0x87e
  4138a0:	ldr	x8, [x8]
  4138a4:	mov	w10, #0x6e65                	// #28261
  4138a8:	add	x9, x20, x0
  4138ac:	movk	w10, #0x20, lsl #16
  4138b0:	stur	w10, [x9, #7]
  4138b4:	str	x8, [x9]
  4138b8:	mov	x0, sp
  4138bc:	mov	x19, sp
  4138c0:	bl	401830 <strlen@plt>
  4138c4:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  4138c8:	ldr	w2, [x8, #2116]
  4138cc:	adrp	x1, 41e000 <winch@@Base+0x4d5c>
  4138d0:	add	x0, x19, x0
  4138d4:	add	x1, x1, #0x889
  4138d8:	bl	4018b0 <sprintf@plt>
  4138dc:	adrp	x0, 41b000 <winch@@Base+0x1d5c>
  4138e0:	add	x0, x0, #0x233
  4138e4:	add	x1, x29, #0x18
  4138e8:	str	x19, [x29, #24]
  4138ec:	bl	4153c4 <error@@Base>
  4138f0:	b	413918 <clear@@Base+0xfd54>
  4138f4:	cmp	w19, #0x2
  4138f8:	b.lt	413918 <clear@@Base+0xfd54>  // b.tstop
  4138fc:	add	x8, x20, w19, sxtw #2
  413900:	ldp	w8, w9, [x8, #-8]
  413904:	adrp	x10, 432000 <winch@@Base+0x18d5c>
  413908:	str	w19, [x10, #2112]
  41390c:	sub	w8, w9, w8
  413910:	adrp	x9, 432000 <winch@@Base+0x18d5c>
  413914:	str	w8, [x9, #2116]
  413918:	add	sp, sp, #0x240
  41391c:	ldp	x20, x19, [sp, #64]
  413920:	ldp	x22, x21, [sp, #48]
  413924:	ldp	x24, x23, [sp, #32]
  413928:	ldr	x28, [sp, #16]
  41392c:	ldp	x29, x30, [sp], #80
  413930:	ret
  413934:	sub	sp, sp, #0x20
  413938:	cmp	w0, #0x2
  41393c:	stp	x29, x30, [sp, #16]
  413940:	add	x29, sp, #0x10
  413944:	b.eq	413954 <clear@@Base+0xfd90>  // b.none
  413948:	cmp	w0, #0x1
  41394c:	b.eq	41397c <clear@@Base+0xfdb8>  // b.none
  413950:	cbnz	w0, 4139b0 <clear@@Base+0xfdec>
  413954:	ldrb	w8, [x1]
  413958:	cbz	w8, 4139bc <clear@@Base+0xfdf8>
  41395c:	ldrb	w9, [x1, #1]
  413960:	cbz	w9, 4139d8 <clear@@Base+0xfe14>
  413964:	ldrb	w10, [x1, #2]
  413968:	cbz	w10, 4139f4 <clear@@Base+0xfe30>
  41396c:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  413970:	add	x0, x0, #0x899
  413974:	mov	x1, xzr
  413978:	b	4139ac <clear@@Base+0xfde8>
  41397c:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  413980:	adrp	x9, 432000 <winch@@Base+0x18d5c>
  413984:	ldrb	w8, [x8, #1112]
  413988:	ldrb	w9, [x9, #1116]
  41398c:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  413990:	sub	x10, x29, #0x4
  413994:	add	x0, x0, #0x8bd
  413998:	mov	x1, sp
  41399c:	sturb	wzr, [x29, #-2]
  4139a0:	sturb	w8, [x29, #-4]
  4139a4:	sturb	w9, [x29, #-3]
  4139a8:	str	x10, [sp]
  4139ac:	bl	4153c4 <error@@Base>
  4139b0:	ldp	x29, x30, [sp, #16]
  4139b4:	add	sp, sp, #0x20
  4139b8:	ret
  4139bc:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  4139c0:	adrp	x9, 432000 <winch@@Base+0x18d5c>
  4139c4:	strb	wzr, [x8, #1116]
  4139c8:	strb	wzr, [x9, #1112]
  4139cc:	ldp	x29, x30, [sp, #16]
  4139d0:	add	sp, sp, #0x20
  4139d4:	ret
  4139d8:	adrp	x9, 432000 <winch@@Base+0x18d5c>
  4139dc:	adrp	x10, 432000 <winch@@Base+0x18d5c>
  4139e0:	strb	w8, [x9, #1112]
  4139e4:	strb	w8, [x10, #1116]
  4139e8:	ldp	x29, x30, [sp, #16]
  4139ec:	add	sp, sp, #0x20
  4139f0:	ret
  4139f4:	adrp	x10, 432000 <winch@@Base+0x18d5c>
  4139f8:	adrp	x11, 432000 <winch@@Base+0x18d5c>
  4139fc:	strb	w8, [x10, #1112]
  413a00:	strb	w9, [x11, #1116]
  413a04:	ldp	x29, x30, [sp, #16]
  413a08:	add	sp, sp, #0x20
  413a0c:	ret
  413a10:	sub	sp, sp, #0x30
  413a14:	cmp	w0, #0x2
  413a18:	mov	x8, x1
  413a1c:	stp	x29, x30, [sp, #16]
  413a20:	str	x19, [sp, #32]
  413a24:	add	x29, sp, #0x10
  413a28:	b.eq	413a38 <clear@@Base+0xfe74>  // b.none
  413a2c:	cmp	w0, #0x1
  413a30:	b.eq	413aa4 <clear@@Base+0xfee0>  // b.none
  413a34:	cbnz	w0, 413a94 <clear@@Base+0xfed0>
  413a38:	adrp	x3, 41e000 <winch@@Base+0x4d5c>
  413a3c:	mov	w9, #0x8                   	// #8
  413a40:	add	x3, x3, #0x8c7
  413a44:	add	x1, x29, #0x18
  413a48:	sub	x2, x29, #0x4
  413a4c:	mov	x0, x8
  413a50:	stur	w9, [x29, #-4]
  413a54:	bl	405200 <clear@@Base+0x163c>
  413a58:	ldr	x19, [x29, #24]
  413a5c:	adrp	x1, 41a000 <winch@@Base+0xd5c>
  413a60:	add	x1, x1, #0x2e6
  413a64:	mov	x0, x19
  413a68:	bl	401af0 <strcmp@plt>
  413a6c:	cbz	w0, 413ab8 <clear@@Base+0xfef4>
  413a70:	ldrb	w8, [x19]
  413a74:	ldur	w11, [x29, #-4]
  413a78:	mov	w9, #0x3e                  	// #62
  413a7c:	adrp	x10, 438000 <PC+0x4800>
  413a80:	cmp	w8, #0x0
  413a84:	adrp	x12, 438000 <PC+0x4800>
  413a88:	csel	w8, w9, w8, eq  // eq = none
  413a8c:	strb	w8, [x10, #548]
  413a90:	str	w11, [x12, #424]
  413a94:	ldr	x19, [sp, #32]
  413a98:	ldp	x29, x30, [sp, #16]
  413a9c:	add	sp, sp, #0x30
  413aa0:	ret
  413aa4:	adrp	x8, 438000 <PC+0x4800>
  413aa8:	ldrb	w0, [x8, #548]
  413aac:	cbz	x0, 413ad0 <clear@@Base+0xff0c>
  413ab0:	bl	405888 <clear@@Base+0x1cc4>
  413ab4:	b	413ad8 <clear@@Base+0xff14>
  413ab8:	adrp	x8, 438000 <PC+0x4800>
  413abc:	strb	wzr, [x8, #548]
  413ac0:	ldr	x19, [sp, #32]
  413ac4:	ldp	x29, x30, [sp, #16]
  413ac8:	add	sp, sp, #0x30
  413acc:	ret
  413ad0:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  413ad4:	add	x0, x0, #0x2e6
  413ad8:	str	x0, [x29, #24]
  413adc:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  413ae0:	add	x0, x0, #0x8cb
  413ae4:	add	x1, x29, #0x18
  413ae8:	bl	4153c4 <error@@Base>
  413aec:	ldr	x19, [sp, #32]
  413af0:	ldp	x29, x30, [sp, #16]
  413af4:	add	sp, sp, #0x30
  413af8:	ret
  413afc:	sub	w8, w0, #0x1
  413b00:	cmp	w8, #0x2
  413b04:	b.cs	413b18 <clear@@Base+0xff54>  // b.hs, b.nlast
  413b08:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  413b0c:	add	x0, x0, #0x8de
  413b10:	mov	x1, xzr
  413b14:	b	4153c4 <error@@Base>
  413b18:	cbnz	w0, 413b28 <clear@@Base+0xff64>
  413b1c:	adrp	x8, 438000 <PC+0x4800>
  413b20:	mov	w9, #0x1                   	// #1
  413b24:	str	w9, [x8, #248]
  413b28:	ret
  413b2c:	cmp	w0, #0x2
  413b30:	b.ne	413b44 <clear@@Base+0xff80>  // b.any
  413b34:	adrp	x8, 438000 <PC+0x4800>
  413b38:	ldr	w8, [x8, #440]
  413b3c:	cbz	w8, 413b48 <clear@@Base+0xff84>
  413b40:	b	403878 <setlocale@plt+0x1bb8>
  413b44:	ret
  413b48:	b	4038a4 <setlocale@plt+0x1be4>
  413b4c:	stp	x29, x30, [sp, #-32]!
  413b50:	orr	w8, w0, #0x2
  413b54:	cmp	w8, #0x2
  413b58:	str	x19, [sp, #16]
  413b5c:	mov	x29, sp
  413b60:	b.ne	413b74 <clear@@Base+0xffb0>  // b.any
  413b64:	adrp	x19, 438000 <PC+0x4800>
  413b68:	ldr	w8, [x19, #480]
  413b6c:	cmp	w8, #0x0
  413b70:	b.le	413b80 <clear@@Base+0xffbc>
  413b74:	ldr	x19, [sp, #16]
  413b78:	ldp	x29, x30, [sp], #32
  413b7c:	ret
  413b80:	bl	41a1a8 <winch@@Base+0xf04>
  413b84:	str	w0, [x19, #480]
  413b88:	ldr	x19, [sp, #16]
  413b8c:	ldp	x29, x30, [sp], #32
  413b90:	ret
  413b94:	adrp	x8, 438000 <PC+0x4800>
  413b98:	ldr	w8, [x8, #428]
  413b9c:	adrp	x9, 438000 <PC+0x4800>
  413ba0:	ldr	w9, [x9, #312]
  413ba4:	cmp	w8, #0x0
  413ba8:	csel	w9, wzr, w9, gt
  413bac:	add	w0, w9, w8
  413bb0:	ret
  413bb4:	stp	x29, x30, [sp, #-32]!
  413bb8:	str	x19, [sp, #16]
  413bbc:	sxtw	x0, w0
  413bc0:	mov	x29, sp
  413bc4:	bl	405888 <clear@@Base+0x1cc4>
  413bc8:	adrp	x19, 437000 <PC+0x3800>
  413bcc:	add	x19, x19, #0x2a8
  413bd0:	adrp	x1, 41e000 <winch@@Base+0x4d5c>
  413bd4:	mov	x2, x0
  413bd8:	add	x1, x1, #0xa8e
  413bdc:	mov	x0, x19
  413be0:	bl	4018b0 <sprintf@plt>
  413be4:	mov	x0, x19
  413be8:	ldr	x19, [sp, #16]
  413bec:	ldp	x29, x30, [sp], #32
  413bf0:	ret
  413bf4:	sub	sp, sp, #0x80
  413bf8:	stp	x29, x30, [sp, #32]
  413bfc:	stp	x28, x27, [sp, #48]
  413c00:	stp	x26, x25, [sp, #64]
  413c04:	stp	x24, x23, [sp, #80]
  413c08:	stp	x22, x21, [sp, #96]
  413c0c:	stp	x20, x19, [sp, #112]
  413c10:	add	x29, sp, #0x20
  413c14:	cbz	x0, 4141f4 <clear@@Base+0x10630>
  413c18:	adrp	x26, 437000 <PC+0x3800>
  413c1c:	ldr	x8, [x26, #688]
  413c20:	mov	x22, x0
  413c24:	cbz	x8, 413c58 <clear@@Base+0x10094>
  413c28:	ldr	w9, [x8, #16]
  413c2c:	and	w9, w9, #0x1f
  413c30:	cmp	w9, #0x4
  413c34:	b.eq	413c7c <clear@@Base+0x100b8>  // b.none
  413c38:	cmp	w9, #0x8
  413c3c:	b.ne	413d58 <clear@@Base+0x10194>  // b.any
  413c40:	ldr	x8, [x8, #32]
  413c44:	mov	w0, wzr
  413c48:	mov	x1, x22
  413c4c:	blr	x8
  413c50:	str	xzr, [x26, #688]
  413c54:	b	4141f4 <clear@@Base+0x10630>
  413c58:	str	xzr, [sp, #16]
  413c5c:	ldrb	w8, [x22]
  413c60:	cbz	w8, 4141f4 <clear@@Base+0x10630>
  413c64:	adrp	x19, 41e000 <winch@@Base+0x4d5c>
  413c68:	mov	w28, #0xa                   	// #10
  413c6c:	adrp	x21, 438000 <PC+0x4800>
  413c70:	add	x19, x19, #0x8ef
  413c74:	str	wzr, [sp, #8]
  413c78:	b	413d84 <clear@@Base+0x101c0>
  413c7c:	ldrb	w3, [x8]
  413c80:	cmp	w3, #0x1
  413c84:	b.ne	413cac <clear@@Base+0x100e8>  // b.any
  413c88:	ldr	x8, [x8, #8]
  413c8c:	adrp	x0, 437000 <PC+0x3800>
  413c90:	adrp	x2, 41e000 <winch@@Base+0x4d5c>
  413c94:	add	x0, x0, #0x2b8
  413c98:	ldr	x3, [x8]
  413c9c:	add	x2, x2, #0xa8d
  413ca0:	mov	w1, #0x2a                  	// #42
  413ca4:	bl	401900 <snprintf@plt>
  413ca8:	b	413ccc <clear@@Base+0x10108>
  413cac:	ldr	x8, [x8, #8]
  413cb0:	adrp	x0, 437000 <PC+0x3800>
  413cb4:	adrp	x2, 41e000 <winch@@Base+0x4d5c>
  413cb8:	add	x0, x0, #0x2b8
  413cbc:	ldr	x4, [x8]
  413cc0:	add	x2, x2, #0xa92
  413cc4:	mov	w1, #0x2a                  	// #42
  413cc8:	bl	401900 <snprintf@plt>
  413ccc:	mov	x0, x22
  413cd0:	bl	40227c <setlocale@plt+0x5bc>
  413cd4:	mov	x10, x0
  413cd8:	ldrb	w8, [x10], #1
  413cdc:	cmp	w8, #0x2d
  413ce0:	csel	x9, x0, x10, ne  // ne = any
  413ce4:	ldrb	w9, [x9]
  413ce8:	csel	x10, x10, x0, eq  // eq = none
  413cec:	sub	w11, w9, #0x30
  413cf0:	cmp	w11, #0x9
  413cf4:	b.ls	413d1c <clear@@Base+0x10158>  // b.plast
  413cf8:	adrp	x8, 437000 <PC+0x3800>
  413cfc:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  413d00:	add	x8, x8, #0x2b8
  413d04:	add	x0, x0, #0xab8
  413d08:	sub	x1, x29, #0x8
  413d0c:	stur	x8, [x29, #-8]
  413d10:	bl	4153c4 <error@@Base>
  413d14:	mov	w8, #0xffffffff            	// #-1
  413d18:	b	413d4c <clear@@Base+0x10188>
  413d1c:	mov	w12, wzr
  413d20:	add	x10, x10, #0x1
  413d24:	mov	w11, #0xa                   	// #10
  413d28:	mul	w12, w12, w11
  413d2c:	add	w12, w12, w9, uxtb
  413d30:	ldrb	w9, [x10], #1
  413d34:	sub	w12, w12, #0x30
  413d38:	sub	w13, w9, #0x30
  413d3c:	cmp	w13, #0xa
  413d40:	b.cc	413d28 <clear@@Base+0x10164>  // b.lo, b.ul, b.last
  413d44:	cmp	w8, #0x2d
  413d48:	cneg	w8, w12, eq  // eq = none
  413d4c:	ldr	x9, [x26, #688]
  413d50:	ldr	x9, [x9, #24]
  413d54:	str	w8, [x9]
  413d58:	str	xzr, [x26, #688]
  413d5c:	b	4141f4 <clear@@Base+0x10630>
  413d60:	mov	w0, #0x40000000            	// #1073741824
  413d64:	bl	408b74 <clear@@Base+0x4fb0>
  413d68:	mov	x0, x27
  413d6c:	bl	408bb0 <clear@@Base+0x4fec>
  413d70:	mov	x22, x23
  413d74:	mov	x0, x27
  413d78:	bl	401b20 <free@plt>
  413d7c:	ldrb	w8, [x22]
  413d80:	cbz	w8, 4141f4 <clear@@Base+0x10630>
  413d84:	and	w8, w8, #0xff
  413d88:	sub	w9, w8, #0x9
  413d8c:	cmp	w9, #0x65
  413d90:	add	x23, x22, #0x1
  413d94:	b.hi	414194 <clear@@Base+0x105d0>  // b.pmore
  413d98:	adr	x10, 413dac <clear@@Base+0x101e8>
  413d9c:	ldrb	w11, [x19, x9]
  413da0:	add	x10, x10, x11, lsl #2
  413da4:	mov	w24, #0x7a                  	// #122
  413da8:	br	x10
  413dac:	ldr	x25, [sp, #16]
  413db0:	str	wzr, [sp, #12]
  413db4:	cbz	x25, 413e20 <clear@@Base+0x1025c>
  413db8:	ldrb	w8, [x25]
  413dbc:	add	x0, sp, #0x10
  413dc0:	add	x2, sp, #0xc
  413dc4:	mov	x1, xzr
  413dc8:	sub	w8, w8, #0x61
  413dcc:	cmp	w8, #0x1a
  413dd0:	cset	w20, cc  // cc = lo, ul, last
  413dd4:	bl	4149e8 <clear@@Base+0x10e24>
  413dd8:	ldr	x22, [sp, #16]
  413ddc:	str	xzr, [sp, #16]
  413de0:	mov	x23, x0
  413de4:	ldrb	w8, [x22]
  413de8:	cbz	w8, 413e5c <clear@@Base+0x10298>
  413dec:	cmp	w8, #0x20
  413df0:	b.eq	413e5c <clear@@Base+0x10298>  // b.none
  413df4:	cmp	w8, #0x3d
  413df8:	b.ne	4141c8 <clear@@Base+0x10604>  // b.any
  413dfc:	cbz	x23, 413e18 <clear@@Base+0x10254>
  413e00:	ldr	w8, [x23, #16]
  413e04:	and	w8, w8, #0x1f
  413e08:	cmp	w8, #0x4
  413e0c:	b.eq	413e18 <clear@@Base+0x10254>  // b.none
  413e10:	cmp	w8, #0x8
  413e14:	b.ne	41422c <clear@@Base+0x10668>  // b.any
  413e18:	add	x22, x22, #0x1
  413e1c:	b	413e5c <clear@@Base+0x10298>
  413e20:	mov	x0, x24
  413e24:	bl	405888 <clear@@Base+0x1cc4>
  413e28:	adrp	x25, 437000 <PC+0x3800>
  413e2c:	add	x25, x25, #0x2a8
  413e30:	adrp	x1, 41e000 <winch@@Base+0x4d5c>
  413e34:	mov	x2, x0
  413e38:	mov	x0, x25
  413e3c:	add	x1, x1, #0xa8e
  413e40:	bl	4018b0 <sprintf@plt>
  413e44:	sub	w8, w24, #0x61
  413e48:	cmp	w8, #0x1a
  413e4c:	mov	w0, w24
  413e50:	cset	w20, cc  // cc = lo, ul, last
  413e54:	bl	414998 <clear@@Base+0x10dd4>
  413e58:	mov	x23, x0
  413e5c:	cbz	x23, 4141c8 <clear@@Base+0x10604>
  413e60:	ldr	w8, [x23, #16]
  413e64:	mov	x27, xzr
  413e68:	and	w8, w8, #0x1f
  413e6c:	sub	w8, w8, #0x1
  413e70:	cmp	w8, #0x7
  413e74:	b.hi	414070 <clear@@Base+0x104ac>  // b.pmore
  413e78:	adrp	x11, 41e000 <winch@@Base+0x4d5c>
  413e7c:	add	x11, x11, #0x955
  413e80:	adr	x9, 413e90 <clear@@Base+0x102cc>
  413e84:	ldrb	w10, [x11, x8]
  413e88:	add	x9, x9, x10, lsl #2
  413e8c:	br	x9
  413e90:	ldr	w8, [x23, #20]
  413e94:	ldr	w9, [sp, #8]
  413e98:	cbnz	w9, 414064 <clear@@Base+0x104a0>
  413e9c:	ldr	x9, [x23, #24]
  413ea0:	cmp	w8, #0x0
  413ea4:	mov	x27, xzr
  413ea8:	cset	w8, eq  // eq = none
  413eac:	b	41406c <clear@@Base+0x104a8>
  413eb0:	ldrb	w8, [x23]
  413eb4:	mov	x22, x23
  413eb8:	cbnz	w8, 413d84 <clear@@Base+0x101c0>
  413ebc:	b	4141f4 <clear@@Base+0x10630>
  413ec0:	ldr	w8, [x23, #20]
  413ec4:	ldr	w9, [sp, #8]
  413ec8:	cbnz	w9, 414064 <clear@@Base+0x104a0>
  413ecc:	cmp	w8, #0x1
  413ed0:	ldr	x9, [x23, #24]
  413ed4:	cset	w10, ne  // ne = any
  413ed8:	cmp	w8, #0x2
  413edc:	cset	w8, ne  // ne = any
  413ee0:	lsl	w8, w8, #1
  413ee4:	cmp	w20, #0x0
  413ee8:	mov	x27, xzr
  413eec:	csel	w8, w8, w10, eq  // eq = none
  413ef0:	b	41406c <clear@@Base+0x104a8>
  413ef4:	ldrb	w8, [x22]
  413ef8:	cbz	w8, 414214 <clear@@Base+0x10650>
  413efc:	mov	x0, x22
  413f00:	bl	40227c <setlocale@plt+0x5bc>
  413f04:	mov	x9, x0
  413f08:	ldrb	w8, [x9], #1
  413f0c:	cmp	w8, #0x2d
  413f10:	csel	x10, x0, x9, ne  // ne = any
  413f14:	ldrb	w10, [x10]
  413f18:	csel	x9, x9, x0, eq  // eq = none
  413f1c:	sub	w11, w10, #0x30
  413f20:	cmp	w11, #0x9
  413f24:	b.ls	414034 <clear@@Base+0x10470>  // b.plast
  413f28:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  413f2c:	sub	x1, x29, #0x8
  413f30:	add	x0, x0, #0xab8
  413f34:	stur	x25, [x29, #-8]
  413f38:	bl	4153c4 <error@@Base>
  413f3c:	mov	w8, #0xffffffff            	// #-1
  413f40:	b	414064 <clear@@Base+0x104a0>
  413f44:	ldrb	w8, [x22]
  413f48:	cmp	w8, #0x20
  413f4c:	b.eq	413f5c <clear@@Base+0x10398>  // b.none
  413f50:	cbz	w8, 414214 <clear@@Base+0x10650>
  413f54:	mov	w8, #0x1                   	// #1
  413f58:	b	413f68 <clear@@Base+0x103a4>
  413f5c:	ldrb	w8, [x22, #1]!
  413f60:	cmp	w8, #0x20
  413f64:	b.eq	413f5c <clear@@Base+0x10398>  // b.none
  413f68:	cbz	w8, 41421c <clear@@Base+0x10658>
  413f6c:	ldr	x25, [x23, #48]
  413f70:	mov	x0, x22
  413f74:	bl	401830 <strlen@plt>
  413f78:	add	w0, w0, #0x1
  413f7c:	mov	w1, #0x1                   	// #1
  413f80:	bl	402244 <setlocale@plt+0x584>
  413f84:	ldrb	w20, [x22]
  413f88:	mov	x27, x0
  413f8c:	mov	x24, x0
  413f90:	cbz	w20, 41402c <clear@@Base+0x10468>
  413f94:	cbnz	x25, 413ff0 <clear@@Base+0x1042c>
  413f98:	b	413fb0 <clear@@Base+0x103ec>
  413f9c:	cmp	w8, #0x24
  413fa0:	b.eq	41402c <clear@@Base+0x10468>  // b.none
  413fa4:	strb	w20, [x24], #1
  413fa8:	ldrb	w20, [x22, #1]!
  413fac:	cbz	w20, 41402c <clear@@Base+0x10468>
  413fb0:	and	w8, w20, #0xff
  413fb4:	cmp	w8, #0x5c
  413fb8:	b.ne	413f9c <clear@@Base+0x103d8>  // b.any
  413fbc:	ldr	w9, [x21, #504]
  413fc0:	cbz	w9, 413f9c <clear@@Base+0x103d8>
  413fc4:	mov	x8, x22
  413fc8:	ldrb	w9, [x8, #1]!
  413fcc:	cbz	w9, 413fa4 <clear@@Base+0x103e0>
  413fd0:	mov	w20, w9
  413fd4:	mov	x22, x8
  413fd8:	b	413fa4 <clear@@Base+0x103e0>
  413fdc:	mov	w20, w9
  413fe0:	mov	x22, x8
  413fe4:	strb	w20, [x24], #1
  413fe8:	ldrb	w20, [x22, #1]!
  413fec:	cbz	w20, 41402c <clear@@Base+0x10468>
  413ff0:	and	w1, w20, #0xff
  413ff4:	cmp	w1, #0x5c
  413ff8:	b.ne	414018 <clear@@Base+0x10454>  // b.any
  413ffc:	ldr	w8, [x21, #504]
  414000:	cbz	w8, 414018 <clear@@Base+0x10454>
  414004:	mov	x8, x22
  414008:	ldrb	w9, [x8, #1]!
  41400c:	cbnz	w9, 413fdc <clear@@Base+0x10418>
  414010:	mov	w1, #0x5c                  	// #92
  414014:	b	414020 <clear@@Base+0x1045c>
  414018:	cmp	w1, #0x24
  41401c:	b.eq	41402c <clear@@Base+0x10468>  // b.none
  414020:	mov	x0, x25
  414024:	bl	401b30 <strchr@plt>
  414028:	cbnz	x0, 413fe4 <clear@@Base+0x10420>
  41402c:	strb	wzr, [x24]
  414030:	b	414070 <clear@@Base+0x104ac>
  414034:	mov	w11, wzr
  414038:	ldrb	w12, [x9, #1]!
  41403c:	mul	w11, w11, w28
  414040:	add	w10, w11, w10, uxtb
  414044:	sub	w11, w12, #0x30
  414048:	cmp	w11, #0xa
  41404c:	sub	w11, w10, #0x30
  414050:	mov	w10, w12
  414054:	b.cc	414038 <clear@@Base+0x10474>  // b.lo, b.ul, b.last
  414058:	cmp	w8, #0x2d
  41405c:	cneg	w8, w11, eq  // eq = none
  414060:	mov	x22, x9
  414064:	ldr	x9, [x23, #24]
  414068:	mov	x27, xzr
  41406c:	str	w8, [x9]
  414070:	ldr	x8, [x23, #32]
  414074:	cbz	x8, 414084 <clear@@Base+0x104c0>
  414078:	mov	w0, wzr
  41407c:	mov	x1, x27
  414080:	blr	x8
  414084:	cbnz	x27, 413d74 <clear@@Base+0x101b0>
  414088:	b	413d7c <clear@@Base+0x101b8>
  41408c:	mov	w8, #0x1                   	// #1
  414090:	adrp	x9, 437000 <PC+0x3800>
  414094:	mov	w0, #0x2b                  	// #43
  414098:	str	w8, [x9, #672]
  41409c:	bl	405888 <clear@@Base+0x1cc4>
  4140a0:	mov	x2, x0
  4140a4:	adrp	x0, 437000 <PC+0x3800>
  4140a8:	adrp	x1, 41e000 <winch@@Base+0x4d5c>
  4140ac:	add	x0, x0, #0x2a8
  4140b0:	add	x1, x1, #0xa8e
  4140b4:	bl	4018b0 <sprintf@plt>
  4140b8:	ldrb	w8, [x23]
  4140bc:	cbz	w8, 41423c <clear@@Base+0x10678>
  4140c0:	mov	x0, x23
  4140c4:	bl	401830 <strlen@plt>
  4140c8:	add	w0, w0, #0x1
  4140cc:	mov	w1, #0x1                   	// #1
  4140d0:	bl	402244 <setlocale@plt+0x584>
  4140d4:	ldrb	w9, [x23]
  4140d8:	mov	x27, x0
  4140dc:	mov	x8, x0
  4140e0:	cbnz	w9, 41412c <clear@@Base+0x10568>
  4140e4:	strb	wzr, [x8]
  4140e8:	ldrb	w8, [x27]
  4140ec:	cmp	w8, #0x2b
  4140f0:	b.ne	413d60 <clear@@Base+0x1019c>  // b.any
  4140f4:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4140f8:	ldr	x0, [x8, #2056]
  4140fc:	cbz	x0, 414104 <clear@@Base+0x10540>
  414100:	bl	401b20 <free@plt>
  414104:	add	x0, x27, #0x1
  414108:	bl	40217c <setlocale@plt+0x4bc>
  41410c:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  414110:	str	x0, [x8, #2056]
  414114:	b	413d70 <clear@@Base+0x101ac>
  414118:	cmp	w10, #0x24
  41411c:	b.eq	4140e4 <clear@@Base+0x10520>  // b.none
  414120:	strb	w9, [x8], #1
  414124:	ldrb	w9, [x23, #1]!
  414128:	cbz	w9, 4140e4 <clear@@Base+0x10520>
  41412c:	and	w10, w9, #0xff
  414130:	cmp	w10, #0x5c
  414134:	b.ne	414118 <clear@@Base+0x10554>  // b.any
  414138:	ldr	w11, [x21, #504]
  41413c:	cbz	w11, 414118 <clear@@Base+0x10554>
  414140:	mov	x10, x23
  414144:	ldrb	w11, [x10, #1]!
  414148:	cbz	w11, 414120 <clear@@Base+0x1055c>
  41414c:	mov	w9, w11
  414150:	mov	x23, x10
  414154:	b	414120 <clear@@Base+0x1055c>
  414158:	ldrb	w8, [x23]
  41415c:	cmp	w8, #0x2d
  414160:	b.ne	4141a0 <clear@@Base+0x105dc>  // b.any
  414164:	add	x25, x22, #0x2
  414168:	str	x25, [sp, #16]
  41416c:	str	wzr, [sp, #12]
  414170:	b	413db8 <clear@@Base+0x101f4>
  414174:	adrp	x8, 437000 <PC+0x3800>
  414178:	ldr	w8, [x8, #740]
  41417c:	mov	w9, #0x6e                  	// #110
  414180:	mov	x22, x23
  414184:	cmp	w8, #0x0
  414188:	mov	w8, #0x7a                  	// #122
  41418c:	csel	w24, w9, w8, eq  // eq = none
  414190:	b	413dac <clear@@Base+0x101e8>
  414194:	mov	x22, x23
  414198:	mov	w24, w8
  41419c:	b	413dac <clear@@Base+0x101e8>
  4141a0:	cmp	w8, #0x2b
  4141a4:	mov	w8, #0x1                   	// #1
  4141a8:	cinc	x8, x8, eq  // eq = none
  4141ac:	ldrb	w8, [x22, x8]
  4141b0:	add	x9, x22, #0x2
  4141b4:	csel	x22, x9, x23, eq  // eq = none
  4141b8:	cset	w9, eq  // eq = none
  4141bc:	str	w9, [sp, #8]
  4141c0:	cbnz	w8, 413d84 <clear@@Base+0x101c0>
  4141c4:	b	4141f4 <clear@@Base+0x10630>
  4141c8:	ldr	w8, [sp, #12]
  4141cc:	stur	x25, [x29, #-8]
  4141d0:	cmp	w8, #0x1
  4141d4:	b.ne	4141e4 <clear@@Base+0x10620>  // b.any
  4141d8:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  4141dc:	add	x0, x0, #0x98f
  4141e0:	b	4141ec <clear@@Base+0x10628>
  4141e4:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  4141e8:	add	x0, x0, #0x9c8
  4141ec:	sub	x1, x29, #0x8
  4141f0:	bl	4153c4 <error@@Base>
  4141f4:	ldp	x20, x19, [sp, #112]
  4141f8:	ldp	x22, x21, [sp, #96]
  4141fc:	ldp	x24, x23, [sp, #80]
  414200:	ldp	x26, x25, [sp, #64]
  414204:	ldp	x28, x27, [sp, #48]
  414208:	ldp	x29, x30, [sp, #32]
  41420c:	add	sp, sp, #0x80
  414210:	ret
  414214:	str	x23, [x26, #688]
  414218:	b	4141f4 <clear@@Base+0x10630>
  41421c:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  414220:	stur	x25, [x29, #-8]
  414224:	add	x0, x0, #0xa9d
  414228:	b	4141ec <clear@@Base+0x10628>
  41422c:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  414230:	stur	x25, [x29, #-8]
  414234:	add	x0, x0, #0x965
  414238:	b	4141ec <clear@@Base+0x10628>
  41423c:	adrp	x8, 437000 <PC+0x3800>
  414240:	add	x8, x8, #0x2a8
  414244:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  414248:	stur	x8, [x29, #-8]
  41424c:	add	x0, x0, #0xa9d
  414250:	b	4141ec <clear@@Base+0x10628>
  414254:	stp	x29, x30, [sp, #-48]!
  414258:	stp	x20, x19, [sp, #32]
  41425c:	mov	x20, x0
  414260:	ldr	x0, [x0]
  414264:	str	x21, [sp, #16]
  414268:	mov	x29, sp
  41426c:	mov	x19, x2
  414270:	mov	x21, x1
  414274:	bl	40227c <setlocale@plt+0x5bc>
  414278:	mov	x9, x0
  41427c:	ldrb	w8, [x9], #1
  414280:	cmp	w8, #0x2d
  414284:	csel	x10, x0, x9, ne  // ne = any
  414288:	ldrb	w11, [x10]
  41428c:	csel	x9, x9, x0, eq  // eq = none
  414290:	sub	w10, w11, #0x30
  414294:	cmp	w10, #0x9
  414298:	b.ls	4142ac <clear@@Base+0x106e8>  // b.plast
  41429c:	cbz	x19, 4142f8 <clear@@Base+0x10734>
  4142a0:	mov	w8, #0x1                   	// #1
  4142a4:	str	w8, [x19]
  4142a8:	b	414310 <clear@@Base+0x1074c>
  4142ac:	mov	w10, wzr
  4142b0:	mov	w12, #0xa                   	// #10
  4142b4:	ldrb	w13, [x9, #1]!
  4142b8:	mul	w10, w10, w12
  4142bc:	add	w10, w10, w11, uxtb
  4142c0:	sub	w10, w10, #0x30
  4142c4:	sub	w11, w13, #0x30
  4142c8:	cmp	w11, #0xa
  4142cc:	mov	w11, w13
  4142d0:	b.cc	4142b4 <clear@@Base+0x106f0>  // b.lo, b.ul, b.last
  4142d4:	str	x9, [x20]
  4142d8:	cbz	x19, 4142e0 <clear@@Base+0x1071c>
  4142dc:	str	wzr, [x19]
  4142e0:	cmp	w8, #0x2d
  4142e4:	cneg	w0, w10, eq  // eq = none
  4142e8:	ldp	x20, x19, [sp, #32]
  4142ec:	ldr	x21, [sp, #16]
  4142f0:	ldp	x29, x30, [sp], #48
  4142f4:	ret
  4142f8:	cbz	x21, 414310 <clear@@Base+0x1074c>
  4142fc:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  414300:	add	x0, x0, #0xab8
  414304:	add	x1, x29, #0x18
  414308:	str	x21, [x29, #24]
  41430c:	bl	4153c4 <error@@Base>
  414310:	mov	w0, #0xffffffff            	// #-1
  414314:	ldp	x20, x19, [sp, #32]
  414318:	ldr	x21, [sp, #16]
  41431c:	ldp	x29, x30, [sp], #48
  414320:	ret
  414324:	sub	sp, sp, #0x50
  414328:	stp	x29, x30, [sp, #16]
  41432c:	stp	x24, x23, [sp, #32]
  414330:	stp	x22, x21, [sp, #48]
  414334:	stp	x20, x19, [sp, #64]
  414338:	add	x29, sp, #0x10
  41433c:	cbz	x0, 414394 <clear@@Base+0x107d0>
  414340:	and	w23, w3, #0xffffffbf
  414344:	mov	w20, w3
  414348:	mov	x21, x2
  41434c:	mov	w22, w1
  414350:	mov	x19, x0
  414354:	cmp	w23, #0x1
  414358:	b.ne	4143a8 <clear@@Base+0x107e4>  // b.any
  41435c:	ldr	w8, [x19, #16]
  414360:	tbz	w8, #6, 4143ec <clear@@Base+0x10828>
  414364:	ldrb	w3, [x19]
  414368:	cmp	w3, #0x1
  41436c:	b.ne	41448c <clear@@Base+0x108c8>  // b.any
  414370:	ldr	x8, [x19, #8]
  414374:	adrp	x0, 437000 <PC+0x3800>
  414378:	adrp	x2, 41e000 <winch@@Base+0x4d5c>
  41437c:	add	x0, x0, #0x2b8
  414380:	ldr	x3, [x8]
  414384:	add	x2, x2, #0xa8d
  414388:	mov	w1, #0x2a                  	// #42
  41438c:	bl	401900 <snprintf@plt>
  414390:	b	4144ac <clear@@Base+0x108e8>
  414394:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  414398:	add	x0, x0, #0x9f7
  41439c:	mov	x1, xzr
  4143a0:	bl	4153c4 <error@@Base>
  4143a4:	b	4146e8 <clear@@Base+0x10b24>
  4143a8:	ldr	w8, [x19, #16]
  4143ac:	cbnz	w23, 4143ec <clear@@Base+0x10828>
  4143b0:	tbz	w8, #8, 4143ec <clear@@Base+0x10828>
  4143b4:	ldrb	w3, [x19]
  4143b8:	adrp	x20, 437000 <PC+0x3800>
  4143bc:	add	x20, x20, #0x2b8
  4143c0:	cmp	w3, #0x1
  4143c4:	b.ne	4144c4 <clear@@Base+0x10900>  // b.any
  4143c8:	ldr	x8, [x19, #8]
  4143cc:	adrp	x0, 437000 <PC+0x3800>
  4143d0:	adrp	x2, 41e000 <winch@@Base+0x4d5c>
  4143d4:	add	x0, x0, #0x2b8
  4143d8:	ldr	x3, [x8]
  4143dc:	add	x2, x2, #0xa8d
  4143e0:	mov	w1, #0x2a                  	// #42
  4143e4:	bl	401900 <snprintf@plt>
  4143e8:	b	4144e4 <clear@@Base+0x10920>
  4143ec:	and	w9, w8, #0x1f
  4143f0:	cmp	w9, #0x8
  4143f4:	b.eq	414400 <clear@@Base+0x1083c>  // b.none
  4143f8:	cmp	w9, #0x4
  4143fc:	b.ne	41441c <clear@@Base+0x10858>  // b.any
  414400:	cmp	w23, #0x1
  414404:	b.ne	41441c <clear@@Base+0x10858>  // b.any
  414408:	ldrb	w9, [x21]
  41440c:	cbnz	w9, 414420 <clear@@Base+0x1085c>
  414410:	mov	w24, wzr
  414414:	mov	w23, wzr
  414418:	b	414654 <clear@@Base+0x10a90>
  41441c:	cbz	w23, 4144fc <clear@@Base+0x10938>
  414420:	tbz	w8, #7, 414430 <clear@@Base+0x1086c>
  414424:	mov	w0, wzr
  414428:	bl	4170e4 <error@@Base+0x1d20>
  41442c:	ldr	w8, [x19, #16]
  414430:	and	w8, w8, #0x1f
  414434:	sub	w8, w8, #0x1
  414438:	cmp	w8, #0x7
  41443c:	mov	w24, #0x1                   	// #1
  414440:	b.hi	414654 <clear@@Base+0x10a90>  // b.pmore
  414444:	adrp	x9, 41e000 <winch@@Base+0x4d5c>
  414448:	add	x9, x9, #0x95d
  41444c:	adr	x10, 41445c <clear@@Base+0x10898>
  414450:	ldrb	w11, [x9, x8]
  414454:	add	x10, x10, x11, lsl #2
  414458:	br	x10
  41445c:	cmp	w23, #0x3
  414460:	b.eq	4145cc <clear@@Base+0x10a08>  // b.none
  414464:	cmp	w23, #0x2
  414468:	b.eq	4145b4 <clear@@Base+0x109f0>  // b.none
  41446c:	cmp	w23, #0x1
  414470:	b.ne	414650 <clear@@Base+0x10a8c>  // b.any
  414474:	ldr	x8, [x19, #24]
  414478:	mov	w23, #0x2                   	// #2
  41447c:	ldr	w9, [x8]
  414480:	cmp	w9, #0x0
  414484:	cset	w9, eq  // eq = none
  414488:	b	414590 <clear@@Base+0x109cc>
  41448c:	ldr	x8, [x19, #8]
  414490:	adrp	x0, 437000 <PC+0x3800>
  414494:	adrp	x2, 41e000 <winch@@Base+0x4d5c>
  414498:	add	x0, x0, #0x2b8
  41449c:	ldr	x4, [x8]
  4144a0:	add	x2, x2, #0xa92
  4144a4:	mov	w1, #0x2a                  	// #42
  4144a8:	bl	401900 <snprintf@plt>
  4144ac:	adrp	x8, 437000 <PC+0x3800>
  4144b0:	add	x8, x8, #0x2b8
  4144b4:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  4144b8:	str	x8, [sp, #8]
  4144bc:	add	x0, x0, #0xa06
  4144c0:	b	4144f0 <clear@@Base+0x1092c>
  4144c4:	ldr	x8, [x19, #8]
  4144c8:	adrp	x0, 437000 <PC+0x3800>
  4144cc:	adrp	x2, 41e000 <winch@@Base+0x4d5c>
  4144d0:	add	x0, x0, #0x2b8
  4144d4:	ldr	x4, [x8]
  4144d8:	add	x2, x2, #0xa92
  4144dc:	mov	w1, #0x2a                  	// #42
  4144e0:	bl	401900 <snprintf@plt>
  4144e4:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  4144e8:	add	x0, x0, #0xa22
  4144ec:	str	x20, [sp, #8]
  4144f0:	add	x1, sp, #0x8
  4144f4:	bl	4153c4 <error@@Base>
  4144f8:	b	4146e8 <clear@@Base+0x10b24>
  4144fc:	mov	w24, wzr
  414500:	b	414654 <clear@@Base+0x10a90>
  414504:	cmp	w23, #0x3
  414508:	b.eq	4145c0 <clear@@Base+0x109fc>  // b.none
  41450c:	cmp	w23, #0x2
  414510:	b.eq	4145b4 <clear@@Base+0x109f0>  // b.none
  414514:	cmp	w23, #0x1
  414518:	b.ne	414650 <clear@@Base+0x10a8c>  // b.any
  41451c:	mov	x0, x21
  414520:	bl	40227c <setlocale@plt+0x5bc>
  414524:	mov	x10, x0
  414528:	ldrb	w8, [x10], #1
  41452c:	cmp	w8, #0x2d
  414530:	csel	x9, x0, x10, ne  // ne = any
  414534:	ldrb	w9, [x9]
  414538:	csel	x12, x10, x0, eq  // eq = none
  41453c:	sub	w10, w9, #0x30
  414540:	cmp	w10, #0x9
  414544:	b.ls	414610 <clear@@Base+0x10a4c>  // b.plast
  414548:	mov	w23, #0x2                   	// #2
  41454c:	b	414650 <clear@@Base+0x10a8c>
  414550:	cmp	w23, #0x3
  414554:	b.eq	4145e4 <clear@@Base+0x10a20>  // b.none
  414558:	cmp	w23, #0x2
  41455c:	b.eq	4145b4 <clear@@Base+0x109f0>  // b.none
  414560:	cmp	w23, #0x1
  414564:	b.ne	414650 <clear@@Base+0x10a8c>  // b.any
  414568:	ldr	x8, [x19, #24]
  41456c:	mov	w23, #0x2                   	// #2
  414570:	ldr	w9, [x8]
  414574:	cmp	w9, #0x2
  414578:	cset	w10, ne  // ne = any
  41457c:	cmp	w9, #0x1
  414580:	cset	w9, ne  // ne = any
  414584:	lsl	w10, w10, #1
  414588:	cmp	w22, #0x0
  41458c:	csel	w9, w10, w9, eq  // eq = none
  414590:	str	w9, [x8]
  414594:	b	414650 <clear@@Base+0x10a8c>
  414598:	mov	w8, #0xffffffbe            	// #-66
  41459c:	and	w8, w20, w8
  4145a0:	cmp	w8, #0x2
  4145a4:	b.ne	414650 <clear@@Base+0x10a8c>  // b.any
  4145a8:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  4145ac:	add	x0, x0, #0xa3d
  4145b0:	b	41439c <clear@@Base+0x107d8>
  4145b4:	ldr	w8, [x19, #20]
  4145b8:	ldr	x9, [x19, #24]
  4145bc:	b	41464c <clear@@Base+0x10a88>
  4145c0:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  4145c4:	add	x0, x0, #0xa69
  4145c8:	b	41439c <clear@@Base+0x107d8>
  4145cc:	ldr	w8, [x19, #20]
  4145d0:	ldr	x9, [x19, #24]
  4145d4:	mov	w23, #0x2                   	// #2
  4145d8:	cmp	w8, #0x0
  4145dc:	cset	w8, eq  // eq = none
  4145e0:	b	41464c <clear@@Base+0x10a88>
  4145e4:	ldr	w8, [x19, #20]
  4145e8:	ldr	x9, [x19, #24]
  4145ec:	mov	w23, #0x2                   	// #2
  4145f0:	cmp	w8, #0x2
  4145f4:	cset	w10, ne  // ne = any
  4145f8:	cmp	w8, #0x1
  4145fc:	cset	w8, ne  // ne = any
  414600:	lsl	w10, w10, #1
  414604:	cmp	w22, #0x0
  414608:	csel	w8, w10, w8, eq  // eq = none
  41460c:	b	41464c <clear@@Base+0x10a88>
  414610:	mov	w10, wzr
  414614:	mov	w11, #0xa                   	// #10
  414618:	mov	x21, x12
  41461c:	ldrb	w12, [x21, #1]!
  414620:	mul	w10, w10, w11
  414624:	add	w9, w10, w9, uxtb
  414628:	sub	w10, w12, #0x30
  41462c:	cmp	w10, #0xa
  414630:	sub	w10, w9, #0x30
  414634:	mov	w9, w12
  414638:	b.cc	41461c <clear@@Base+0x10a58>  // b.lo, b.ul, b.last
  41463c:	ldr	x9, [x19, #24]
  414640:	cmp	w8, #0x2d
  414644:	mov	w23, #0x2                   	// #2
  414648:	cneg	w8, w10, eq  // eq = none
  41464c:	str	w8, [x9]
  414650:	mov	w24, #0x1                   	// #1
  414654:	ldr	x8, [x19, #32]
  414658:	cbz	x8, 414670 <clear@@Base+0x10aac>
  41465c:	cmp	w23, #0x0
  414660:	mov	w9, #0x1                   	// #1
  414664:	cinc	w0, w9, ne  // ne = any
  414668:	mov	x1, x21
  41466c:	blr	x8
  414670:	cbz	w24, 414680 <clear@@Base+0x10abc>
  414674:	ldrb	w8, [x19, #16]
  414678:	tbz	w8, #7, 414680 <clear@@Base+0x10abc>
  41467c:	bl	417ae4 <error@@Base+0x2720>
  414680:	tbnz	w20, #6, 4146d0 <clear@@Base+0x10b0c>
  414684:	ldr	w8, [x19, #16]
  414688:	and	w8, w8, #0x1f
  41468c:	sub	w9, w8, #0x1
  414690:	cmp	w9, #0x2
  414694:	b.cs	4146b0 <clear@@Base+0x10aec>  // b.hs, b.nlast
  414698:	ldr	x8, [x19, #24]
  41469c:	mov	x1, xzr
  4146a0:	ldrsw	x8, [x8]
  4146a4:	add	x8, x19, x8, lsl #3
  4146a8:	ldr	x0, [x8, #40]
  4146ac:	b	4146cc <clear@@Base+0x10b08>
  4146b0:	cmp	w8, #0x4
  4146b4:	b.ne	4146d0 <clear@@Base+0x10b0c>  // b.any
  4146b8:	ldr	x8, [x19, #24]
  4146bc:	add	x1, sp, #0x8
  4146c0:	ldr	w8, [x8]
  4146c4:	str	w8, [sp, #8]
  4146c8:	ldr	x0, [x19, #48]
  4146cc:	bl	4153c4 <error@@Base>
  4146d0:	cbz	w24, 4146e8 <clear@@Base+0x10b24>
  4146d4:	ldrb	w8, [x19, #16]
  4146d8:	tbz	w8, #5, 4146e8 <clear@@Base+0x10b24>
  4146dc:	adrp	x8, 438000 <PC+0x4800>
  4146e0:	mov	w9, #0x1                   	// #1
  4146e4:	str	w9, [x8, #396]
  4146e8:	ldp	x20, x19, [sp, #64]
  4146ec:	ldp	x22, x21, [sp, #48]
  4146f0:	ldp	x24, x23, [sp, #32]
  4146f4:	ldp	x29, x30, [sp, #16]
  4146f8:	add	sp, sp, #0x50
  4146fc:	ret
  414700:	cbz	x0, 414714 <clear@@Base+0x10b50>
  414704:	ldrb	w8, [x0, #16]
  414708:	mov	w9, #0x53                  	// #83
  41470c:	tst	w8, w9
  414710:	cset	w0, eq  // eq = none
  414714:	ret
  414718:	cbz	x0, 414730 <clear@@Base+0x10b6c>
  41471c:	ldrb	w8, [x0, #16]
  414720:	tst	w8, #0xc
  414724:	b.eq	414730 <clear@@Base+0x10b6c>  // b.none
  414728:	ldr	x0, [x0, #40]
  41472c:	ret
  414730:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  414734:	add	x0, x0, #0xbf5
  414738:	ret
  41473c:	adrp	x8, 437000 <PC+0x3800>
  414740:	ldr	x8, [x8, #688]
  414744:	cmp	x8, #0x0
  414748:	cset	w0, ne  // ne = any
  41474c:	ret
  414750:	stp	x29, x30, [sp, #-32]!
  414754:	adrp	x8, 437000 <PC+0x3800>
  414758:	ldr	x8, [x8, #688]
  41475c:	str	x19, [sp, #16]
  414760:	adrp	x19, 437000 <PC+0x3800>
  414764:	add	x19, x19, #0x2b8
  414768:	ldrb	w3, [x8]
  41476c:	mov	x29, sp
  414770:	cmp	w3, #0x1
  414774:	b.ne	41479c <clear@@Base+0x10bd8>  // b.any
  414778:	ldr	x8, [x8, #8]
  41477c:	adrp	x0, 437000 <PC+0x3800>
  414780:	adrp	x2, 41e000 <winch@@Base+0x4d5c>
  414784:	add	x0, x0, #0x2b8
  414788:	ldr	x3, [x8]
  41478c:	add	x2, x2, #0xa8d
  414790:	mov	w1, #0x2a                  	// #42
  414794:	bl	401900 <snprintf@plt>
  414798:	b	4147bc <clear@@Base+0x10bf8>
  41479c:	ldr	x8, [x8, #8]
  4147a0:	adrp	x0, 437000 <PC+0x3800>
  4147a4:	adrp	x2, 41e000 <winch@@Base+0x4d5c>
  4147a8:	add	x0, x0, #0x2b8
  4147ac:	ldr	x4, [x8]
  4147b0:	add	x2, x2, #0xa92
  4147b4:	mov	w1, #0x2a                  	// #42
  4147b8:	bl	401900 <snprintf@plt>
  4147bc:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  4147c0:	add	x0, x0, #0xa9d
  4147c4:	add	x1, x29, #0x18
  4147c8:	str	x19, [x29, #24]
  4147cc:	bl	4153c4 <error@@Base>
  4147d0:	ldr	x19, [sp, #16]
  4147d4:	ldp	x29, x30, [sp], #32
  4147d8:	ret
  4147dc:	stp	x29, x30, [sp, #-48]!
  4147e0:	stp	x20, x19, [sp, #32]
  4147e4:	mov	x20, x0
  4147e8:	ldr	x0, [x0]
  4147ec:	str	x21, [sp, #16]
  4147f0:	mov	x29, sp
  4147f4:	mov	x19, x2
  4147f8:	mov	x21, x1
  4147fc:	bl	40227c <setlocale@plt+0x5bc>
  414800:	ldrb	w10, [x0]
  414804:	sub	w8, w10, #0x30
  414808:	cmp	w8, #0x9
  41480c:	b.ls	414820 <clear@@Base+0x10c5c>  // b.plast
  414810:	cbz	x19, 4148a8 <clear@@Base+0x10ce4>
  414814:	mov	w8, #0x1                   	// #1
  414818:	str	w8, [x19]
  41481c:	b	4148c0 <clear@@Base+0x10cfc>
  414820:	mov	x8, xzr
  414824:	mov	w9, #0x1                   	// #1
  414828:	mov	w11, #0xa                   	// #10
  41482c:	mul	x8, x8, x11
  414830:	add	x8, x8, w10, uxtb
  414834:	ldrb	w10, [x0, #1]!
  414838:	sub	x8, x8, #0x30
  41483c:	add	w9, w9, #0x1
  414840:	sub	w12, w10, #0x30
  414844:	cmp	w12, #0xa
  414848:	b.cc	41482c <clear@@Base+0x10c68>  // b.lo, b.ul, b.last
  41484c:	sub	w10, w9, #0x2
  414850:	cmp	w10, #0x6
  414854:	b.cc	41487c <clear@@Base+0x10cb8>  // b.lo, b.ul, b.last
  414858:	mov	x10, #0x6666666666666666    	// #7378697629483820646
  41485c:	movk	x10, #0x6667
  414860:	smulh	x8, x8, x10
  414864:	sub	w9, w9, #0x1
  414868:	asr	x11, x8, #2
  41486c:	cmp	w9, #0x7
  414870:	add	x8, x11, x8, lsr #63
  414874:	b.gt	414860 <clear@@Base+0x10c9c>
  414878:	b	414898 <clear@@Base+0x10cd4>
  41487c:	cmp	w9, #0x7
  414880:	b.eq	414898 <clear@@Base+0x10cd4>  // b.none
  414884:	add	x8, x8, x8, lsl #2
  414888:	add	w10, w10, #0x1
  41488c:	cmp	w10, #0x5
  414890:	lsl	x8, x8, #1
  414894:	b.cc	414884 <clear@@Base+0x10cc0>  // b.lo, b.ul, b.last
  414898:	str	x0, [x20]
  41489c:	cbz	x19, 4148c4 <clear@@Base+0x10d00>
  4148a0:	str	wzr, [x19]
  4148a4:	b	4148c4 <clear@@Base+0x10d00>
  4148a8:	cbz	x21, 4148c0 <clear@@Base+0x10cfc>
  4148ac:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  4148b0:	add	x0, x0, #0xab8
  4148b4:	add	x1, x29, #0x18
  4148b8:	str	x21, [x29, #24]
  4148bc:	bl	4153c4 <error@@Base>
  4148c0:	mov	x8, #0xffffffffffffffff    	// #-1
  4148c4:	ldp	x20, x19, [sp, #32]
  4148c8:	ldr	x21, [sp, #16]
  4148cc:	mov	x0, x8
  4148d0:	ldp	x29, x30, [sp], #48
  4148d4:	ret
  4148d8:	adrp	x8, 438000 <PC+0x4800>
  4148dc:	ldr	w8, [x8, #488]
  4148e0:	adrp	x9, 437000 <PC+0x3800>
  4148e4:	ldr	w9, [x9, #740]
  4148e8:	mov	w10, #0x1                   	// #1
  4148ec:	cmp	w8, #0x0
  4148f0:	cinc	w10, w10, ne  // ne = any
  4148f4:	cmp	w9, #0x0
  4148f8:	csel	w0, w8, w10, eq  // eq = none
  4148fc:	ret
  414900:	stp	x29, x30, [sp, #-32]!
  414904:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  414908:	add	x0, x0, #0xad4
  41490c:	str	x19, [sp, #16]
  414910:	mov	x29, sp
  414914:	bl	40b43c <clear@@Base+0x7878>
  414918:	bl	40b4c0 <clear@@Base+0x78fc>
  41491c:	cbz	w0, 414930 <clear@@Base+0x10d6c>
  414920:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  414924:	ldrb	w8, [x8, #2136]
  414928:	cbnz	w8, 414948 <clear@@Base+0x10d84>
  41492c:	b	41498c <clear@@Base+0x10dc8>
  414930:	adrp	x8, 437000 <PC+0x3800>
  414934:	mov	w9, #0x1                   	// #1
  414938:	str	w9, [x8, #740]
  41493c:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  414940:	ldrb	w8, [x8, #2136]
  414944:	cbz	w8, 41498c <clear@@Base+0x10dc8>
  414948:	adrp	x19, 432000 <winch@@Base+0x18d5c>
  41494c:	add	x19, x19, #0x878
  414950:	b	414960 <clear@@Base+0x10d9c>
  414954:	ldrb	w8, [x19, #32]
  414958:	add	x19, x19, #0x40
  41495c:	cbz	w8, 41498c <clear@@Base+0x10dc8>
  414960:	ldur	x8, [x19, #-8]
  414964:	cbz	x8, 414970 <clear@@Base+0x10dac>
  414968:	ldur	w9, [x19, #-12]
  41496c:	str	w9, [x8]
  414970:	ldurb	w8, [x19, #-15]
  414974:	tbz	w8, #1, 414954 <clear@@Base+0x10d90>
  414978:	ldr	x8, [x19]
  41497c:	mov	w0, wzr
  414980:	mov	x1, xzr
  414984:	blr	x8
  414988:	b	414954 <clear@@Base+0x10d90>
  41498c:	ldr	x19, [sp, #16]
  414990:	ldp	x29, x30, [sp], #32
  414994:	ret
  414998:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  41499c:	ldrb	w9, [x8, #2136]
  4149a0:	cbz	w9, 4149e0 <clear@@Base+0x10e1c>
  4149a4:	mov	w8, w0
  4149a8:	adrp	x0, 432000 <winch@@Base+0x18d5c>
  4149ac:	add	x0, x0, #0x858
  4149b0:	b	4149bc <clear@@Base+0x10df8>
  4149b4:	ldrb	w9, [x0, #64]!
  4149b8:	cbz	w9, 4149e0 <clear@@Base+0x10e1c>
  4149bc:	and	w9, w9, #0xff
  4149c0:	cmp	w9, w8
  4149c4:	b.eq	4149dc <clear@@Base+0x10e18>  // b.none
  4149c8:	sub	w9, w9, #0x20
  4149cc:	cmp	w9, w8
  4149d0:	b.ne	4149b4 <clear@@Base+0x10df0>  // b.any
  4149d4:	ldr	w9, [x0, #16]
  4149d8:	tbz	w9, #1, 4149b4 <clear@@Base+0x10df0>
  4149dc:	ret
  4149e0:	mov	x0, xzr
  4149e4:	ret
  4149e8:	sub	sp, sp, #0x70
  4149ec:	stp	x29, x30, [sp, #16]
  4149f0:	stp	x28, x27, [sp, #32]
  4149f4:	stp	x26, x25, [sp, #48]
  4149f8:	stp	x24, x23, [sp, #64]
  4149fc:	stp	x22, x21, [sp, #80]
  414a00:	stp	x20, x19, [sp, #96]
  414a04:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  414a08:	ldrb	w8, [x8, #2136]
  414a0c:	ldr	x21, [x0]
  414a10:	mov	x20, x0
  414a14:	add	x29, sp, #0x10
  414a18:	cbz	w8, 414b74 <clear@@Base+0x10fb0>
  414a1c:	adrp	x25, 432000 <winch@@Base+0x18d5c>
  414a20:	mov	w22, wzr
  414a24:	mov	w27, wzr
  414a28:	mov	w28, wzr
  414a2c:	mov	x19, xzr
  414a30:	mov	x23, xzr
  414a34:	add	x25, x25, #0x858
  414a38:	stp	x2, x1, [sp]
  414a3c:	b	414a48 <clear@@Base+0x10e84>
  414a40:	ldrb	w8, [x25, #64]!
  414a44:	cbz	w8, 414b54 <clear@@Base+0x10f90>
  414a48:	ldr	x26, [x25, #8]
  414a4c:	cbnz	x26, 414a64 <clear@@Base+0x10ea0>
  414a50:	b	414a40 <clear@@Base+0x10e7c>
  414a54:	mov	w22, wzr
  414a58:	mov	w27, #0x1                   	// #1
  414a5c:	ldr	x26, [x26, #8]
  414a60:	cbz	x26, 414a40 <clear@@Base+0x10e7c>
  414a64:	ldr	x1, [x26]
  414a68:	mov	x0, x21
  414a6c:	mov	w2, wzr
  414a70:	bl	40229c <setlocale@plt+0x5dc>
  414a74:	cmp	w0, #0x1
  414a78:	b.lt	414ae4 <clear@@Base+0x10f20>  // b.tstop
  414a7c:	ldrb	w8, [x21, w0, uxtw]
  414a80:	mov	w24, w0
  414a84:	cmp	w8, #0x2d
  414a88:	b.eq	414ae4 <clear@@Base+0x10f20>  // b.none
  414a8c:	and	w8, w8, #0xffffffdf
  414a90:	sub	w8, w8, #0x41
  414a94:	cmp	w8, #0x1a
  414a98:	b.cc	414ae4 <clear@@Base+0x10f20>  // b.lo, b.ul, b.last
  414a9c:	cbnz	w22, 414ab4 <clear@@Base+0x10ef0>
  414aa0:	cmp	w24, w28
  414aa4:	b.ne	414ab4 <clear@@Base+0x10ef0>  // b.any
  414aa8:	mov	w22, wzr
  414aac:	mov	w27, #0x1                   	// #1
  414ab0:	b	414adc <clear@@Base+0x10f18>
  414ab4:	cmp	w24, w28
  414ab8:	b.le	414adc <clear@@Base+0x10f18>
  414abc:	ldr	x0, [x26]
  414ac0:	bl	401830 <strlen@plt>
  414ac4:	cmp	w24, w0
  414ac8:	mov	w27, wzr
  414acc:	cset	w22, eq  // eq = none
  414ad0:	mov	x23, x25
  414ad4:	mov	x19, x26
  414ad8:	mov	w28, w24
  414adc:	ldrb	w8, [x25, #16]
  414ae0:	tbz	w8, #1, 414a5c <clear@@Base+0x10e98>
  414ae4:	ldr	x1, [x26]
  414ae8:	mov	w2, #0x1                   	// #1
  414aec:	mov	x0, x21
  414af0:	bl	40229c <setlocale@plt+0x5dc>
  414af4:	cmp	w0, #0x0
  414af8:	b.le	414a5c <clear@@Base+0x10e98>
  414afc:	ldrb	w8, [x21, w0, uxtw]
  414b00:	mov	w24, w0
  414b04:	cmp	w8, #0x2d
  414b08:	b.eq	414a5c <clear@@Base+0x10e98>  // b.none
  414b0c:	and	w8, w8, #0xffffffdf
  414b10:	sub	w8, w8, #0x41
  414b14:	cmp	w8, #0x1a
  414b18:	b.cc	414a5c <clear@@Base+0x10e98>  // b.lo, b.ul, b.last
  414b1c:	cbnz	w22, 414b28 <clear@@Base+0x10f64>
  414b20:	cmp	w24, w28
  414b24:	b.eq	414a54 <clear@@Base+0x10e90>  // b.none
  414b28:	cmp	w24, w28
  414b2c:	b.le	414a5c <clear@@Base+0x10e98>
  414b30:	ldr	x0, [x26]
  414b34:	bl	401830 <strlen@plt>
  414b38:	cmp	w24, w0
  414b3c:	mov	w27, wzr
  414b40:	cset	w22, eq  // eq = none
  414b44:	mov	x23, x25
  414b48:	mov	x19, x26
  414b4c:	mov	w28, w24
  414b50:	b	414a5c <clear@@Base+0x10e98>
  414b54:	ldr	x1, [sp, #8]
  414b58:	cbz	w27, 414b80 <clear@@Base+0x10fbc>
  414b5c:	ldr	x9, [sp]
  414b60:	cbz	x9, 414b98 <clear@@Base+0x10fd4>
  414b64:	mov	w8, #0x1                   	// #1
  414b68:	mov	x23, xzr
  414b6c:	str	w8, [x9]
  414b70:	b	414ba8 <clear@@Base+0x10fe4>
  414b74:	mov	w28, wzr
  414b78:	mov	x19, xzr
  414b7c:	mov	x23, xzr
  414b80:	add	x8, x21, w28, sxtw
  414b84:	str	x8, [x20]
  414b88:	cbz	x1, 414ba8 <clear@@Base+0x10fe4>
  414b8c:	cbz	x19, 414ba0 <clear@@Base+0x10fdc>
  414b90:	ldr	x8, [x19]
  414b94:	b	414ba4 <clear@@Base+0x10fe0>
  414b98:	mov	x23, xzr
  414b9c:	b	414ba8 <clear@@Base+0x10fe4>
  414ba0:	mov	x8, xzr
  414ba4:	str	x8, [x1]
  414ba8:	mov	x0, x23
  414bac:	ldp	x20, x19, [sp, #96]
  414bb0:	ldp	x22, x21, [sp, #80]
  414bb4:	ldp	x24, x23, [sp, #64]
  414bb8:	ldp	x26, x25, [sp, #48]
  414bbc:	ldp	x28, x27, [sp, #32]
  414bc0:	ldp	x29, x30, [sp, #16]
  414bc4:	add	sp, sp, #0x70
  414bc8:	ret
  414bcc:	sub	sp, sp, #0xe0
  414bd0:	stp	x20, x19, [sp, #208]
  414bd4:	mov	w20, w0
  414bd8:	adrp	x0, 437000 <PC+0x3800>
  414bdc:	add	x0, x0, #0x2f0
  414be0:	stp	x29, x30, [sp, #128]
  414be4:	str	x27, [sp, #144]
  414be8:	stp	x26, x25, [sp, #160]
  414bec:	stp	x24, x23, [sp, #176]
  414bf0:	stp	x22, x21, [sp, #192]
  414bf4:	add	x29, sp, #0x80
  414bf8:	mov	w21, w2
  414bfc:	mov	x19, x1
  414c00:	bl	401850 <_setjmp@plt>
  414c04:	adrp	x24, 438000 <PC+0x4800>
  414c08:	cbz	w0, 414c50 <clear@@Base+0x1108c>
  414c0c:	mov	x0, sp
  414c10:	str	wzr, [x24, #576]
  414c14:	bl	4019c0 <sigemptyset@plt>
  414c18:	mov	x1, sp
  414c1c:	mov	w0, #0x2                   	// #2
  414c20:	mov	x2, xzr
  414c24:	bl	401870 <sigprocmask@plt>
  414c28:	mov	w23, #0xfffffffe            	// #-2
  414c2c:	mov	w0, w23
  414c30:	ldp	x20, x19, [sp, #208]
  414c34:	ldp	x22, x21, [sp, #192]
  414c38:	ldp	x24, x23, [sp, #176]
  414c3c:	ldp	x26, x25, [sp, #160]
  414c40:	ldr	x27, [sp, #144]
  414c44:	ldp	x29, x30, [sp, #128]
  414c48:	add	sp, sp, #0xe0
  414c4c:	ret
  414c50:	adrp	x22, 437000 <PC+0x3800>
  414c54:	mov	w21, w21
  414c58:	mov	w25, #0x1                   	// #1
  414c5c:	adrp	x26, 438000 <PC+0x4800>
  414c60:	adrp	x27, 437000 <PC+0x3800>
  414c64:	add	x22, x22, #0x2f0
  414c68:	b	414c78 <clear@@Base+0x110b4>
  414c6c:	mov	x0, x22
  414c70:	bl	401850 <_setjmp@plt>
  414c74:	cbnz	w0, 414c0c <clear@@Base+0x11048>
  414c78:	bl	415038 <clear@@Base+0x11474>
  414c7c:	mov	w0, w20
  414c80:	mov	x1, x19
  414c84:	mov	x2, x21
  414c88:	str	w25, [x24, #576]
  414c8c:	bl	401b60 <read@plt>
  414c90:	ldr	w8, [x26, #372]
  414c94:	mov	x23, x0
  414c98:	cbnz	w8, 414cbc <clear@@Base+0x110f8>
  414c9c:	ldr	w8, [x27, #744]
  414ca0:	cmp	w23, #0x0
  414ca4:	csinc	w8, wzr, w8, ne  // ne = any
  414ca8:	cmp	w8, #0x15
  414cac:	str	w8, [x27, #744]
  414cb0:	b.lt	414cbc <clear@@Base+0x110f8>  // b.tstop
  414cb4:	mov	w0, #0x1                   	// #1
  414cb8:	bl	4021cc <setlocale@plt+0x50c>
  414cbc:	str	wzr, [x24, #576]
  414cc0:	tbz	w23, #31, 414c2c <clear@@Base+0x11068>
  414cc4:	bl	401c40 <__errno_location@plt>
  414cc8:	ldr	w8, [x0]
  414ccc:	cmp	w8, #0xb
  414cd0:	b.eq	414c6c <clear@@Base+0x110a8>  // b.none
  414cd4:	cmp	w8, #0x4
  414cd8:	b.eq	414c6c <clear@@Base+0x110a8>  // b.none
  414cdc:	mov	w23, #0xffffffff            	// #-1
  414ce0:	b	414c2c <clear@@Base+0x11068>
  414ce4:	stp	x29, x30, [sp, #-16]!
  414ce8:	adrp	x0, 437000 <PC+0x3800>
  414cec:	add	x0, x0, #0x2f0
  414cf0:	mov	w1, #0x1                   	// #1
  414cf4:	mov	x29, sp
  414cf8:	bl	401bf0 <longjmp@plt>
  414cfc:	sub	sp, sp, #0x20
  414d00:	add	x0, sp, #0x8
  414d04:	stp	x29, x30, [sp, #16]
  414d08:	add	x29, sp, #0x10
  414d0c:	bl	401990 <time@plt>
  414d10:	ldr	x0, [sp, #8]
  414d14:	ldp	x29, x30, [sp, #16]
  414d18:	add	sp, sp, #0x20
  414d1c:	ret
  414d20:	stp	x29, x30, [sp, #-48]!
  414d24:	stp	x22, x21, [sp, #16]
  414d28:	stp	x20, x19, [sp, #32]
  414d2c:	mov	x29, sp
  414d30:	mov	x19, x0
  414d34:	bl	401c40 <__errno_location@plt>
  414d38:	ldr	w0, [x0]
  414d3c:	bl	401aa0 <strerror@plt>
  414d40:	mov	x20, x0
  414d44:	mov	x0, x19
  414d48:	bl	401830 <strlen@plt>
  414d4c:	mov	x21, x0
  414d50:	mov	x0, x20
  414d54:	bl	401830 <strlen@plt>
  414d58:	add	w8, w0, w21
  414d5c:	add	w21, w8, #0x3
  414d60:	mov	w1, #0x1                   	// #1
  414d64:	mov	w0, w21
  414d68:	bl	402244 <setlocale@plt+0x584>
  414d6c:	adrp	x2, 41f000 <winch@@Base+0x5d5c>
  414d70:	sxtw	x1, w21
  414d74:	add	x2, x2, #0x73b
  414d78:	mov	x3, x19
  414d7c:	mov	x4, x20
  414d80:	mov	x22, x0
  414d84:	bl	401900 <snprintf@plt>
  414d88:	mov	x0, x22
  414d8c:	ldp	x20, x19, [sp, #32]
  414d90:	ldp	x22, x21, [sp, #16]
  414d94:	ldp	x29, x30, [sp], #48
  414d98:	ret
  414d9c:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  414da0:	scvtf	d0, x0
  414da4:	fmov	d2, x8
  414da8:	scvtf	d1, x1
  414dac:	fmul	d0, d0, d2
  414db0:	fdiv	d0, d0, d1
  414db4:	fmov	d1, #5.000000000000000000e-01
  414db8:	fadd	d0, d0, d1
  414dbc:	fcvtzs	x0, d0
  414dc0:	ret
  414dc4:	mov	x9, #0xd70b                	// #55051
  414dc8:	movk	x9, #0x70a3, lsl #16
  414dcc:	movk	x9, #0xa3d, lsl #32
  414dd0:	movk	x9, #0xa3d7, lsl #48
  414dd4:	smulh	x9, x2, x9
  414dd8:	add	x9, x9, x2
  414ddc:	mov	w8, #0x2710                	// #10000
  414de0:	asr	x10, x9, #6
  414de4:	mul	w8, w1, w8
  414de8:	add	x9, x10, x9, lsr #63
  414dec:	adds	x8, x9, w8, sxtw
  414df0:	b.eq	414e20 <clear@@Base+0x1125c>  // b.none
  414df4:	scvtf	d1, x8
  414df8:	mov	x8, #0x848000000000        	// #145685290680320
  414dfc:	scvtf	d0, x0
  414e00:	movk	x8, #0x412e, lsl #48
  414e04:	fmul	d0, d0, d1
  414e08:	fmov	d1, x8
  414e0c:	fdiv	d0, d0, d1
  414e10:	fmov	d1, #5.000000000000000000e-01
  414e14:	fadd	d0, d0, d1
  414e18:	fcvtzs	x0, d0
  414e1c:	ret
  414e20:	mov	x0, xzr
  414e24:	ret
  414e28:	sub	sp, sp, #0x70
  414e2c:	adrp	x8, 438000 <PC+0x4800>
  414e30:	ldrb	w8, [x8, #624]
  414e34:	stp	x29, x30, [sp, #16]
  414e38:	stp	x28, x27, [sp, #32]
  414e3c:	stp	x26, x25, [sp, #48]
  414e40:	tst	w8, #0x3
  414e44:	stp	x24, x23, [sp, #64]
  414e48:	stp	x22, x21, [sp, #80]
  414e4c:	stp	x20, x19, [sp, #96]
  414e50:	add	x29, sp, #0x10
  414e54:	b.eq	414e68 <clear@@Base+0x112a4>  // b.none
  414e58:	adrp	x8, 438000 <PC+0x4800>
  414e5c:	mov	w9, #0x1                   	// #1
  414e60:	str	w9, [x8, #396]
  414e64:	b	414f58 <clear@@Base+0x11394>
  414e68:	adrp	x23, 438000 <PC+0x4800>
  414e6c:	sub	x1, x29, #0x4
  414e70:	mov	w0, wzr
  414e74:	str	wzr, [x23, #588]
  414e78:	bl	410ecc <clear@@Base+0xd308>
  414e7c:	cbz	w0, 414f54 <clear@@Base+0x11390>
  414e80:	adrp	x27, 437000 <PC+0x3800>
  414e84:	adrp	x19, 437000 <PC+0x3800>
  414e88:	mov	w20, w0
  414e8c:	mov	w24, #0x1                   	// #1
  414e90:	adrp	x25, 438000 <PC+0x4800>
  414e94:	adrp	x26, 433000 <winch@@Base+0x19d5c>
  414e98:	add	x27, x27, #0x827
  414e9c:	adrp	x28, 438000 <PC+0x4800>
  414ea0:	add	x19, x19, #0x428
  414ea4:	mov	w21, #0x1                   	// #1
  414ea8:	b	414edc <clear@@Base+0x11318>
  414eac:	mov	x8, x19
  414eb0:	str	x19, [x26, #1960]
  414eb4:	add	x9, x8, #0x1
  414eb8:	str	x9, [x26, #1960]
  414ebc:	strb	w20, [x8]
  414ec0:	str	wzr, [x28, #592]
  414ec4:	sub	x1, x29, #0x4
  414ec8:	mov	w0, w21
  414ecc:	bl	410ecc <clear@@Base+0xd308>
  414ed0:	mov	w20, w0
  414ed4:	add	w21, w21, #0x1
  414ed8:	cbz	w0, 414f54 <clear@@Base+0x11390>
  414edc:	ldur	w0, [x29, #-4]
  414ee0:	bl	403e88 <clear@@Base+0x2c4>
  414ee4:	ldur	w8, [x29, #-4]
  414ee8:	cmp	w20, #0x8
  414eec:	str	w8, [x23, #588]
  414ef0:	b.ne	414efc <clear@@Base+0x11338>  // b.any
  414ef4:	bl	403f3c <clear@@Base+0x378>
  414ef8:	b	414ec4 <clear@@Base+0x11300>
  414efc:	ldr	w8, [x25, #584]
  414f00:	cbz	w8, 414f0c <clear@@Base+0x11348>
  414f04:	str	wzr, [x25, #584]
  414f08:	bl	403bf8 <clear@@Base+0x34>
  414f0c:	ldr	x8, [x26, #1960]
  414f10:	cmp	x8, x27
  414f14:	b.cc	414eb4 <clear@@Base+0x112f0>  // b.lo, b.ul, b.last
  414f18:	subs	w9, w8, w19
  414f1c:	b.eq	414eb4 <clear@@Base+0x112f0>  // b.none
  414f20:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  414f24:	ldr	w8, [x8, #2080]
  414f28:	sxtw	x22, w9
  414f2c:	mov	x1, x19
  414f30:	mov	x2, x22
  414f34:	cmp	w8, #0x0
  414f38:	cinc	w0, w24, eq  // eq = none
  414f3c:	bl	401ad0 <write@plt>
  414f40:	cmp	x0, x22
  414f44:	b.eq	414eac <clear@@Base+0x112e8>  // b.none
  414f48:	adrp	x8, 438000 <PC+0x4800>
  414f4c:	str	w24, [x8, #396]
  414f50:	b	414eac <clear@@Base+0x112e8>
  414f54:	bl	403cd0 <clear@@Base+0x10c>
  414f58:	ldp	x20, x19, [sp, #96]
  414f5c:	ldp	x22, x21, [sp, #80]
  414f60:	ldp	x24, x23, [sp, #64]
  414f64:	ldp	x26, x25, [sp, #48]
  414f68:	ldp	x28, x27, [sp, #32]
  414f6c:	ldp	x29, x30, [sp, #16]
  414f70:	add	sp, sp, #0x70
  414f74:	ret
  414f78:	stp	x29, x30, [sp, #-64]!
  414f7c:	adrp	x8, 438000 <PC+0x4800>
  414f80:	ldr	w9, [x8, #584]
  414f84:	stp	x20, x19, [sp, #48]
  414f88:	mov	w19, w0
  414f8c:	str	x23, [sp, #16]
  414f90:	stp	x22, x21, [sp, #32]
  414f94:	mov	x29, sp
  414f98:	cbz	w9, 414fa4 <clear@@Base+0x113e0>
  414f9c:	str	wzr, [x8, #584]
  414fa0:	bl	403bf8 <clear@@Base+0x34>
  414fa4:	adrp	x22, 433000 <winch@@Base+0x19d5c>
  414fa8:	ldr	x20, [x22, #1960]
  414fac:	adrp	x8, 437000 <PC+0x3800>
  414fb0:	add	x8, x8, #0x827
  414fb4:	cmp	x20, x8
  414fb8:	b.cc	41500c <clear@@Base+0x11448>  // b.lo, b.ul, b.last
  414fbc:	adrp	x8, 437000 <PC+0x3800>
  414fc0:	add	x8, x8, #0x428
  414fc4:	subs	w8, w20, w8
  414fc8:	b.eq	41500c <clear@@Base+0x11448>  // b.none
  414fcc:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  414fd0:	ldr	w9, [x9, #2080]
  414fd4:	adrp	x20, 437000 <PC+0x3800>
  414fd8:	mov	w23, #0x1                   	// #1
  414fdc:	sxtw	x21, w8
  414fe0:	cmp	w9, #0x0
  414fe4:	add	x20, x20, #0x428
  414fe8:	cinc	w0, w23, eq  // eq = none
  414fec:	mov	x1, x20
  414ff0:	mov	x2, x21
  414ff4:	bl	401ad0 <write@plt>
  414ff8:	cmp	x0, x21
  414ffc:	b.eq	415008 <clear@@Base+0x11444>  // b.none
  415000:	adrp	x8, 438000 <PC+0x4800>
  415004:	str	w23, [x8, #396]
  415008:	str	x20, [x22, #1960]
  41500c:	add	x8, x20, #0x1
  415010:	str	x8, [x22, #1960]
  415014:	strb	w19, [x20]
  415018:	mov	w0, w19
  41501c:	ldp	x20, x19, [sp, #48]
  415020:	ldp	x22, x21, [sp, #32]
  415024:	ldr	x23, [sp, #16]
  415028:	adrp	x9, 438000 <PC+0x4800>
  41502c:	str	wzr, [x9, #592]
  415030:	ldp	x29, x30, [sp], #64
  415034:	ret
  415038:	stp	x29, x30, [sp, #-48]!
  41503c:	stp	x22, x21, [sp, #16]
  415040:	adrp	x21, 433000 <winch@@Base+0x19d5c>
  415044:	ldr	w8, [x21, #1960]
  415048:	adrp	x9, 437000 <PC+0x3800>
  41504c:	add	x9, x9, #0x428
  415050:	stp	x20, x19, [sp, #32]
  415054:	subs	w8, w8, w9
  415058:	mov	x29, sp
  41505c:	b.eq	4150a0 <clear@@Base+0x114dc>  // b.none
  415060:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  415064:	ldr	w9, [x9, #2080]
  415068:	adrp	x19, 437000 <PC+0x3800>
  41506c:	mov	w22, #0x1                   	// #1
  415070:	sxtw	x20, w8
  415074:	cmp	w9, #0x0
  415078:	add	x19, x19, #0x428
  41507c:	cinc	w0, w22, eq  // eq = none
  415080:	mov	x1, x19
  415084:	mov	x2, x20
  415088:	bl	401ad0 <write@plt>
  41508c:	cmp	x0, x20
  415090:	b.eq	41509c <clear@@Base+0x114d8>  // b.none
  415094:	adrp	x8, 438000 <PC+0x4800>
  415098:	str	w22, [x8, #396]
  41509c:	str	x19, [x21, #1960]
  4150a0:	ldp	x20, x19, [sp, #32]
  4150a4:	ldp	x22, x21, [sp, #16]
  4150a8:	ldp	x29, x30, [sp], #48
  4150ac:	ret
  4150b0:	stp	x29, x30, [sp, #-96]!
  4150b4:	stp	x28, x27, [sp, #16]
  4150b8:	stp	x26, x25, [sp, #32]
  4150bc:	stp	x24, x23, [sp, #48]
  4150c0:	stp	x22, x21, [sp, #64]
  4150c4:	stp	x20, x19, [sp, #80]
  4150c8:	ldrb	w21, [x0]
  4150cc:	mov	x29, sp
  4150d0:	cbz	w21, 415174 <clear@@Base+0x115b0>
  4150d4:	adrp	x25, 437000 <PC+0x3800>
  4150d8:	adrp	x19, 437000 <PC+0x3800>
  4150dc:	add	x22, x0, #0x1
  4150e0:	adrp	x23, 438000 <PC+0x4800>
  4150e4:	adrp	x24, 433000 <winch@@Base+0x19d5c>
  4150e8:	add	x25, x25, #0x827
  4150ec:	adrp	x26, 438000 <PC+0x4800>
  4150f0:	add	x19, x19, #0x428
  4150f4:	adrp	x27, 433000 <winch@@Base+0x19d5c>
  4150f8:	mov	w28, #0x1                   	// #1
  4150fc:	b	415120 <clear@@Base+0x1155c>
  415100:	mov	x8, x19
  415104:	str	x19, [x24, #1960]
  415108:	add	x9, x8, #0x1
  41510c:	str	x9, [x24, #1960]
  415110:	strb	w21, [x8]
  415114:	str	wzr, [x26, #592]
  415118:	ldrb	w21, [x22], #1
  41511c:	cbz	w21, 415174 <clear@@Base+0x115b0>
  415120:	ldr	w8, [x23, #584]
  415124:	cbz	w8, 415130 <clear@@Base+0x1156c>
  415128:	str	wzr, [x23, #584]
  41512c:	bl	403bf8 <clear@@Base+0x34>
  415130:	ldr	x8, [x24, #1960]
  415134:	cmp	x8, x25
  415138:	b.cc	415108 <clear@@Base+0x11544>  // b.lo, b.ul, b.last
  41513c:	subs	w9, w8, w19
  415140:	b.eq	415108 <clear@@Base+0x11544>  // b.none
  415144:	ldr	w8, [x27, #2080]
  415148:	sxtw	x20, w9
  41514c:	mov	x1, x19
  415150:	mov	x2, x20
  415154:	cmp	w8, #0x0
  415158:	cinc	w0, w28, eq  // eq = none
  41515c:	bl	401ad0 <write@plt>
  415160:	cmp	x0, x20
  415164:	b.eq	415100 <clear@@Base+0x1153c>  // b.none
  415168:	adrp	x8, 438000 <PC+0x4800>
  41516c:	str	w28, [x8, #396]
  415170:	b	415100 <clear@@Base+0x1153c>
  415174:	ldp	x20, x19, [sp, #80]
  415178:	ldp	x22, x21, [sp, #64]
  41517c:	ldp	x24, x23, [sp, #48]
  415180:	ldp	x26, x25, [sp, #32]
  415184:	ldp	x28, x27, [sp, #16]
  415188:	ldp	x29, x30, [sp], #96
  41518c:	ret
  415190:	sub	sp, sp, #0x30
  415194:	cmp	x0, #0x0
  415198:	add	x10, sp, #0x8
  41519c:	mov	x9, #0x6666666666666666    	// #7378697629483820646
  4151a0:	mov	x8, x1
  4151a4:	movk	x9, #0x6667
  4151a8:	cneg	x11, x0, mi  // mi = first
  4151ac:	add	x1, x10, #0x15
  4151b0:	mov	w10, #0xa                   	// #10
  4151b4:	stp	x29, x30, [sp, #32]
  4151b8:	add	x29, sp, #0x20
  4151bc:	strb	wzr, [sp, #30]
  4151c0:	smulh	x12, x11, x9
  4151c4:	asr	x14, x12, #2
  4151c8:	add	x12, x14, x12, lsr #63
  4151cc:	add	x13, x11, #0x9
  4151d0:	msub	w11, w12, w10, w11
  4151d4:	add	w11, w11, #0x30
  4151d8:	cmp	x13, #0x12
  4151dc:	strb	w11, [x1], #-1
  4151e0:	mov	x11, x12
  4151e4:	b.hi	4151c0 <clear@@Base+0x115fc>  // b.pmore
  4151e8:	tbnz	x0, #63, 4151f4 <clear@@Base+0x11630>
  4151ec:	add	x1, x1, #0x1
  4151f0:	b	4151fc <clear@@Base+0x11638>
  4151f4:	mov	w9, #0x2d                  	// #45
  4151f8:	strb	w9, [x1]
  4151fc:	mov	x0, x8
  415200:	bl	401b50 <strcpy@plt>
  415204:	ldp	x29, x30, [sp, #32]
  415208:	add	sp, sp, #0x30
  41520c:	ret
  415210:	sub	sp, sp, #0x30
  415214:	cmp	x0, #0x0
  415218:	add	x10, sp, #0x8
  41521c:	mov	x9, #0x6666666666666666    	// #7378697629483820646
  415220:	mov	x8, x1
  415224:	movk	x9, #0x6667
  415228:	cneg	x11, x0, mi  // mi = first
  41522c:	add	x1, x10, #0x15
  415230:	mov	w10, #0xa                   	// #10
  415234:	stp	x29, x30, [sp, #32]
  415238:	add	x29, sp, #0x20
  41523c:	strb	wzr, [sp, #30]
  415240:	smulh	x12, x11, x9
  415244:	asr	x14, x12, #2
  415248:	add	x12, x14, x12, lsr #63
  41524c:	add	x13, x11, #0x9
  415250:	msub	w11, w12, w10, w11
  415254:	add	w11, w11, #0x30
  415258:	cmp	x13, #0x12
  41525c:	strb	w11, [x1], #-1
  415260:	mov	x11, x12
  415264:	b.hi	415240 <clear@@Base+0x1167c>  // b.pmore
  415268:	tbnz	x0, #63, 415274 <clear@@Base+0x116b0>
  41526c:	add	x1, x1, #0x1
  415270:	b	41527c <clear@@Base+0x116b8>
  415274:	mov	w9, #0x2d                  	// #45
  415278:	strb	w9, [x1]
  41527c:	mov	x0, x8
  415280:	bl	401b50 <strcpy@plt>
  415284:	ldp	x29, x30, [sp, #32]
  415288:	add	sp, sp, #0x30
  41528c:	ret
  415290:	sub	sp, sp, #0x20
  415294:	cmp	w0, #0x0
  415298:	mov	x10, sp
  41529c:	mov	w9, #0x6667                	// #26215
  4152a0:	mov	x8, x1
  4152a4:	movk	w9, #0x6666, lsl #16
  4152a8:	cneg	w11, w0, mi  // mi = first
  4152ac:	add	x1, x10, #0xb
  4152b0:	mov	w10, #0xa                   	// #10
  4152b4:	stp	x29, x30, [sp, #16]
  4152b8:	add	x29, sp, #0x10
  4152bc:	strb	wzr, [sp, #12]
  4152c0:	smull	x12, w11, w9
  4152c4:	lsr	x14, x12, #63
  4152c8:	asr	x12, x12, #34
  4152cc:	add	w12, w12, w14
  4152d0:	add	w13, w11, #0x9
  4152d4:	msub	w11, w12, w10, w11
  4152d8:	add	w11, w11, #0x30
  4152dc:	cmp	w13, #0x12
  4152e0:	strb	w11, [x1], #-1
  4152e4:	mov	w11, w12
  4152e8:	b.hi	4152c0 <clear@@Base+0x116fc>  // b.pmore
  4152ec:	tbnz	w0, #31, 4152f8 <clear@@Base+0x11734>
  4152f0:	add	x1, x1, #0x1
  4152f4:	b	415300 <clear@@Base+0x1173c>
  4152f8:	mov	w9, #0x2d                  	// #45
  4152fc:	strb	w9, [x1]
  415300:	mov	x0, x8
  415304:	bl	401b50 <strcpy@plt>
  415308:	ldp	x29, x30, [sp, #16]
  41530c:	add	sp, sp, #0x20
  415310:	ret
  415314:	mov	x10, xzr
  415318:	mov	w9, #0xa                   	// #10
  41531c:	ldrb	w11, [x0], #1
  415320:	mov	x8, x10
  415324:	sub	w10, w11, #0x30
  415328:	and	w10, w10, #0xff
  41532c:	madd	x11, x8, x9, x11
  415330:	cmp	w10, #0xa
  415334:	sub	x10, x11, #0x30
  415338:	b.cc	41531c <clear@@Base+0x11758>  // b.lo, b.ul, b.last
  41533c:	cbz	x1, 415344 <clear@@Base+0x11780>
  415340:	str	x0, [x1]
  415344:	mov	x0, x8
  415348:	ret
  41534c:	mov	w10, wzr
  415350:	mov	w9, #0xa                   	// #10
  415354:	ldrb	w11, [x0], #1
  415358:	mov	w8, w10
  41535c:	sub	w10, w11, #0x30
  415360:	madd	w11, w8, w9, w11
  415364:	cmp	w10, #0xa
  415368:	sub	w10, w11, #0x30
  41536c:	b.cc	415354 <clear@@Base+0x11790>  // b.lo, b.ul, b.last
  415370:	cbz	x1, 415378 <clear@@Base+0x117b4>
  415374:	str	x0, [x1]
  415378:	mov	w0, w8
  41537c:	ret
  415380:	stp	x29, x30, [sp, #-16]!
  415384:	mov	x29, sp
  415388:	bl	41a1b0 <winch@@Base+0xf0c>
  41538c:	add	w8, w0, #0x2
  415390:	cmp	w8, #0x22
  415394:	b.hi	4153b8 <clear@@Base+0x117f4>  // b.pmore
  415398:	mov	w9, #0x1                   	// #1
  41539c:	lsl	x8, x9, x8
  4153a0:	mov	x9, #0x9001                	// #36865
  4153a4:	movk	x9, #0x4, lsl #32
  4153a8:	tst	x8, x9
  4153ac:	b.eq	4153b8 <clear@@Base+0x117f4>  // b.none
  4153b0:	ldp	x29, x30, [sp], #16
  4153b4:	ret
  4153b8:	sxtw	x0, w0
  4153bc:	ldp	x29, x30, [sp], #16
  4153c0:	b	408b74 <clear@@Base+0x4fb0>

00000000004153c4 <error@@Base>:
  4153c4:	sub	sp, sp, #0x70
  4153c8:	adrp	x8, 438000 <PC+0x4800>
  4153cc:	stp	x22, x21, [sp, #80]
  4153d0:	ldr	w9, [x8, #580]
  4153d4:	adrp	x22, 433000 <winch@@Base+0x19d5c>
  4153d8:	ldr	w10, [x22, #2080]
  4153dc:	stp	x24, x23, [sp, #64]
  4153e0:	stp	x20, x19, [sp, #96]
  4153e4:	mov	x19, x1
  4153e8:	mov	x20, x0
  4153ec:	adrp	x21, 438000 <PC+0x4800>
  4153f0:	add	w9, w9, #0x1
  4153f4:	mov	w23, #0x11                  	// #17
  4153f8:	stp	x29, x30, [sp, #16]
  4153fc:	stp	x28, x27, [sp, #32]
  415400:	stp	x26, x25, [sp, #48]
  415404:	add	x29, sp, #0x10
  415408:	str	w9, [x8, #580]
  41540c:	cbz	w10, 415444 <error@@Base+0x80>
  415410:	ldr	w8, [x21, #252]
  415414:	cbz	w8, 415444 <error@@Base+0x80>
  415418:	adrp	x8, 438000 <PC+0x4800>
  41541c:	ldr	w8, [x8, #552]
  415420:	cbnz	w8, 415428 <error@@Base+0x64>
  415424:	bl	40da0c <clear@@Base+0x9e48>
  415428:	bl	403cd0 <clear@@Base+0x10c>
  41542c:	bl	403bf8 <clear@@Base+0x34>
  415430:	mov	w0, #0x8                   	// #8
  415434:	bl	403d88 <clear@@Base+0x1c4>
  415438:	adrp	x8, 438000 <PC+0x4800>
  41543c:	ldr	w8, [x8, #300]
  415440:	add	w23, w8, #0x11
  415444:	mov	x0, x20
  415448:	mov	x1, x19
  41544c:	bl	415684 <error@@Base+0x2c0>
  415450:	ldr	w8, [x22, #2080]
  415454:	cbz	w8, 41550c <error@@Base+0x148>
  415458:	ldr	w8, [x21, #252]
  41545c:	cbz	w8, 41550c <error@@Base+0x148>
  415460:	adrp	x26, 41f000 <winch@@Base+0x5d5c>
  415464:	adrp	x24, 437000 <PC+0x3800>
  415468:	adrp	x20, 437000 <PC+0x3800>
  41546c:	stur	w23, [x29, #-4]
  415470:	mov	w28, #0x20                  	// #32
  415474:	add	x26, x26, #0x745
  415478:	adrp	x27, 438000 <PC+0x4800>
  41547c:	adrp	x23, 433000 <winch@@Base+0x19d5c>
  415480:	add	x24, x24, #0x827
  415484:	adrp	x19, 438000 <PC+0x4800>
  415488:	add	x20, x20, #0x428
  41548c:	mov	w25, #0x1                   	// #1
  415490:	str	w0, [sp, #8]
  415494:	b	4154b8 <error@@Base+0xf4>
  415498:	mov	x8, x20
  41549c:	str	x20, [x23, #1960]
  4154a0:	add	x9, x8, #0x1
  4154a4:	str	x9, [x23, #1960]
  4154a8:	strb	w28, [x8]
  4154ac:	str	wzr, [x19, #592]
  4154b0:	ldrb	w28, [x26], #1
  4154b4:	cbz	w28, 4155a0 <error@@Base+0x1dc>
  4154b8:	ldr	w8, [x27, #584]
  4154bc:	cbz	w8, 4154c8 <error@@Base+0x104>
  4154c0:	str	wzr, [x27, #584]
  4154c4:	bl	403bf8 <clear@@Base+0x34>
  4154c8:	ldr	x8, [x23, #1960]
  4154cc:	cmp	x8, x24
  4154d0:	b.cc	4154a0 <error@@Base+0xdc>  // b.lo, b.ul, b.last
  4154d4:	subs	w9, w8, w20
  4154d8:	b.eq	4154a0 <error@@Base+0xdc>  // b.none
  4154dc:	ldr	w8, [x22, #2080]
  4154e0:	sxtw	x21, w9
  4154e4:	mov	x1, x20
  4154e8:	mov	x2, x21
  4154ec:	cmp	w8, #0x0
  4154f0:	cinc	w0, w25, eq  // eq = none
  4154f4:	bl	401ad0 <write@plt>
  4154f8:	cmp	x0, x21
  4154fc:	b.eq	415498 <error@@Base+0xd4>  // b.none
  415500:	adrp	x8, 438000 <PC+0x4800>
  415504:	str	w25, [x8, #396]
  415508:	b	415498 <error@@Base+0xd4>
  41550c:	adrp	x8, 438000 <PC+0x4800>
  415510:	ldr	w9, [x8, #584]
  415514:	cbz	w9, 415520 <error@@Base+0x15c>
  415518:	str	wzr, [x8, #584]
  41551c:	bl	403bf8 <clear@@Base+0x34>
  415520:	adrp	x21, 433000 <winch@@Base+0x19d5c>
  415524:	ldr	x19, [x21, #1960]
  415528:	adrp	x8, 437000 <PC+0x3800>
  41552c:	add	x8, x8, #0x827
  415530:	cmp	x19, x8
  415534:	b.cc	415584 <error@@Base+0x1c0>  // b.lo, b.ul, b.last
  415538:	adrp	x8, 437000 <PC+0x3800>
  41553c:	add	x8, x8, #0x428
  415540:	subs	w8, w19, w8
  415544:	b.eq	415584 <error@@Base+0x1c0>  // b.none
  415548:	ldr	w9, [x22, #2080]
  41554c:	adrp	x19, 437000 <PC+0x3800>
  415550:	mov	w22, #0x1                   	// #1
  415554:	sxtw	x20, w8
  415558:	cmp	w9, #0x0
  41555c:	add	x19, x19, #0x428
  415560:	cinc	w0, w22, eq  // eq = none
  415564:	mov	x1, x19
  415568:	mov	x2, x20
  41556c:	bl	401ad0 <write@plt>
  415570:	cmp	x0, x20
  415574:	b.eq	415580 <error@@Base+0x1bc>  // b.none
  415578:	adrp	x8, 438000 <PC+0x4800>
  41557c:	str	w22, [x8, #396]
  415580:	str	x19, [x21, #1960]
  415584:	add	x8, x19, #0x1
  415588:	mov	w9, #0xa                   	// #10
  41558c:	adrp	x10, 438000 <PC+0x4800>
  415590:	str	x8, [x21, #1960]
  415594:	strb	w9, [x19]
  415598:	str	wzr, [x10, #592]
  41559c:	b	415658 <error@@Base+0x294>
  4155a0:	bl	403cd0 <clear@@Base+0x10c>
  4155a4:	adrp	x8, 438000 <PC+0x4800>
  4155a8:	ldur	w9, [x29, #-4]
  4155ac:	ldr	w10, [sp, #8]
  4155b0:	ldr	w8, [x8, #328]
  4155b4:	add	w9, w9, w10
  4155b8:	add	w19, w9, w8
  4155bc:	bl	41a1b0 <winch@@Base+0xf0c>
  4155c0:	add	w8, w0, #0x2
  4155c4:	cmp	w8, #0x22
  4155c8:	b.hi	415678 <error@@Base+0x2b4>  // b.pmore
  4155cc:	mov	w9, #0x1                   	// #1
  4155d0:	lsl	x8, x9, x8
  4155d4:	mov	x9, #0x9001                	// #36865
  4155d8:	movk	x9, #0x4, lsl #32
  4155dc:	tst	x8, x9
  4155e0:	b.eq	415678 <error@@Base+0x2b4>  // b.none
  4155e4:	bl	403af8 <setlocale@plt+0x1e38>
  4155e8:	bl	403be0 <clear@@Base+0x1c>
  4155ec:	adrp	x8, 438000 <PC+0x4800>
  4155f0:	ldr	w8, [x8, #324]
  4155f4:	cmp	w19, w8
  4155f8:	b.lt	415608 <error@@Base+0x244>  // b.tstop
  4155fc:	mov	w8, #0x1                   	// #1
  415600:	adrp	x9, 438000 <PC+0x4800>
  415604:	str	w8, [x9, #396]
  415608:	ldr	w8, [x23, #1960]
  41560c:	adrp	x9, 437000 <PC+0x3800>
  415610:	add	x9, x9, #0x428
  415614:	subs	w8, w8, w9
  415618:	b.eq	415658 <error@@Base+0x294>  // b.none
  41561c:	ldr	w9, [x22, #2080]
  415620:	adrp	x19, 437000 <PC+0x3800>
  415624:	mov	w21, #0x1                   	// #1
  415628:	sxtw	x20, w8
  41562c:	cmp	w9, #0x0
  415630:	add	x19, x19, #0x428
  415634:	cinc	w0, w21, eq  // eq = none
  415638:	mov	x1, x19
  41563c:	mov	x2, x20
  415640:	bl	401ad0 <write@plt>
  415644:	cmp	x0, x20
  415648:	b.eq	415654 <error@@Base+0x290>  // b.none
  41564c:	adrp	x8, 438000 <PC+0x4800>
  415650:	str	w21, [x8, #396]
  415654:	str	x19, [x23, #1960]
  415658:	ldp	x20, x19, [sp, #96]
  41565c:	ldp	x22, x21, [sp, #80]
  415660:	ldp	x24, x23, [sp, #64]
  415664:	ldp	x26, x25, [sp, #48]
  415668:	ldp	x28, x27, [sp, #32]
  41566c:	ldp	x29, x30, [sp, #16]
  415670:	add	sp, sp, #0x70
  415674:	ret
  415678:	sxtw	x0, w0
  41567c:	bl	408b74 <clear@@Base+0x4fb0>
  415680:	b	4155e4 <error@@Base+0x220>
  415684:	sub	sp, sp, #0xb0
  415688:	stp	x29, x30, [sp, #80]
  41568c:	stp	x28, x27, [sp, #96]
  415690:	stp	x26, x25, [sp, #112]
  415694:	stp	x24, x23, [sp, #128]
  415698:	stp	x22, x21, [sp, #144]
  41569c:	stp	x20, x19, [sp, #160]
  4156a0:	ldrb	w26, [x0]
  4156a4:	add	x29, sp, #0x50
  4156a8:	cbz	w26, 415af4 <error@@Base+0x730>
  4156ac:	sub	x8, x29, #0x18
  4156b0:	add	x9, sp, #0x20
  4156b4:	adrp	x25, 437000 <PC+0x3800>
  4156b8:	adrp	x21, 437000 <PC+0x3800>
  4156bc:	mov	x20, x0
  4156c0:	mov	x28, x1
  4156c4:	mov	w19, wzr
  4156c8:	adrp	x23, 438000 <PC+0x4800>
  4156cc:	adrp	x24, 433000 <winch@@Base+0x19d5c>
  4156d0:	add	x25, x25, #0x827
  4156d4:	adrp	x27, 438000 <PC+0x4800>
  4156d8:	add	x21, x21, #0x428
  4156dc:	add	x10, x8, #0x15
  4156e0:	orr	x9, x9, #0x1
  4156e4:	add	x8, x8, #0xb
  4156e8:	stp	x10, x9, [sp, #8]
  4156ec:	str	x8, [sp]
  4156f0:	b	415718 <error@@Base+0x354>
  4156f4:	mov	x8, x21
  4156f8:	str	x21, [x24, #1960]
  4156fc:	add	x9, x8, #0x1
  415700:	str	x9, [x24, #1960]
  415704:	strb	w26, [x8]
  415708:	str	wzr, [x27, #592]
  41570c:	add	w19, w19, #0x1
  415710:	ldrb	w26, [x20]
  415714:	cbz	w26, 415af8 <error@@Base+0x734>
  415718:	and	w8, w26, #0xff
  41571c:	cmp	w8, #0x25
  415720:	b.ne	4157a0 <error@@Base+0x3dc>  // b.any
  415724:	ldrb	w8, [x20, #1]
  415728:	add	x20, x20, #0x2
  41572c:	cmp	w8, #0x6d
  415730:	b.gt	415804 <error@@Base+0x440>
  415734:	mov	w13, #0x6667                	// #26215
  415738:	cmp	w8, #0x25
  41573c:	movk	w13, #0x6666, lsl #16
  415740:	mov	w14, #0xa                   	// #10
  415744:	b.eq	4158bc <error@@Base+0x4f8>  // b.none
  415748:	cmp	w8, #0x64
  41574c:	b.ne	415710 <error@@Base+0x34c>  // b.any
  415750:	ldr	w8, [x28]
  415754:	ldr	x1, [sp]
  415758:	sturb	wzr, [x29, #-12]
  41575c:	cmp	w8, #0x0
  415760:	cneg	w9, w8, mi  // mi = first
  415764:	smull	x10, w9, w13
  415768:	lsr	x12, x10, #63
  41576c:	asr	x10, x10, #34
  415770:	add	w10, w10, w12
  415774:	add	w11, w9, #0x9
  415778:	msub	w9, w10, w14, w9
  41577c:	add	w9, w9, #0x30
  415780:	cmp	w11, #0x12
  415784:	strb	w9, [x1], #-1
  415788:	mov	w9, w10
  41578c:	b.hi	415764 <error@@Base+0x3a0>  // b.pmore
  415790:	str	x28, [sp, #24]
  415794:	tbnz	w8, #31, 4159a0 <error@@Base+0x5dc>
  415798:	add	x1, x1, #0x1
  41579c:	b	4159a8 <error@@Base+0x5e4>
  4157a0:	ldr	w8, [x23, #584]
  4157a4:	cbz	w8, 4157b0 <error@@Base+0x3ec>
  4157a8:	str	wzr, [x23, #584]
  4157ac:	bl	403bf8 <clear@@Base+0x34>
  4157b0:	ldr	x8, [x24, #1960]
  4157b4:	add	x20, x20, #0x1
  4157b8:	cmp	x8, x25
  4157bc:	b.cc	4156fc <error@@Base+0x338>  // b.lo, b.ul, b.last
  4157c0:	subs	w9, w8, w21
  4157c4:	b.eq	4156fc <error@@Base+0x338>  // b.none
  4157c8:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4157cc:	ldr	w8, [x8, #2080]
  4157d0:	sxtw	x22, w9
  4157d4:	mov	x1, x21
  4157d8:	mov	x2, x22
  4157dc:	cmp	w8, #0x0
  4157e0:	mov	w8, #0x1                   	// #1
  4157e4:	cinc	w0, w8, eq  // eq = none
  4157e8:	bl	401ad0 <write@plt>
  4157ec:	cmp	x0, x22
  4157f0:	b.eq	4156f4 <error@@Base+0x330>  // b.none
  4157f4:	mov	w8, #0x1                   	// #1
  4157f8:	adrp	x9, 438000 <PC+0x4800>
  4157fc:	str	w8, [x9, #396]
  415800:	b	4156f4 <error@@Base+0x330>
  415804:	mov	x14, #0x6666666666666666    	// #7378697629483820646
  415808:	cmp	w8, #0x6e
  41580c:	mov	w13, #0xa                   	// #10
  415810:	movk	x14, #0x6667
  415814:	b.eq	415938 <error@@Base+0x574>  // b.none
  415818:	cmp	w8, #0x73
  41581c:	b.ne	415710 <error@@Base+0x34c>  // b.any
  415820:	ldr	x8, [x28], #8
  415824:	str	x28, [sp, #24]
  415828:	ldrb	w28, [x8]
  41582c:	cbz	w28, 415998 <error@@Base+0x5d4>
  415830:	add	x26, x8, #0x1
  415834:	mov	w22, #0x1                   	// #1
  415838:	b	415860 <error@@Base+0x49c>
  41583c:	mov	x8, x21
  415840:	str	x21, [x24, #1960]
  415844:	add	x9, x8, #0x1
  415848:	str	x9, [x24, #1960]
  41584c:	strb	w28, [x8]
  415850:	str	wzr, [x27, #592]
  415854:	ldrb	w28, [x26], #1
  415858:	add	w19, w19, #0x1
  41585c:	cbz	w28, 415998 <error@@Base+0x5d4>
  415860:	ldr	w8, [x23, #584]
  415864:	cbz	w8, 415870 <error@@Base+0x4ac>
  415868:	str	wzr, [x23, #584]
  41586c:	bl	403bf8 <clear@@Base+0x34>
  415870:	ldr	x8, [x24, #1960]
  415874:	cmp	x8, x25
  415878:	b.cc	415844 <error@@Base+0x480>  // b.lo, b.ul, b.last
  41587c:	subs	w9, w8, w21
  415880:	b.eq	415844 <error@@Base+0x480>  // b.none
  415884:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  415888:	ldr	w8, [x8, #2080]
  41588c:	mov	x1, x21
  415890:	cmp	w8, #0x0
  415894:	cinc	w0, w22, eq  // eq = none
  415898:	sxtw	x22, w9
  41589c:	mov	x2, x22
  4158a0:	bl	401ad0 <write@plt>
  4158a4:	cmp	x0, x22
  4158a8:	mov	w22, #0x1                   	// #1
  4158ac:	b.eq	41583c <error@@Base+0x478>  // b.none
  4158b0:	adrp	x8, 438000 <PC+0x4800>
  4158b4:	str	w22, [x8, #396]
  4158b8:	b	41583c <error@@Base+0x478>
  4158bc:	ldr	w8, [x23, #584]
  4158c0:	mov	w22, #0x1                   	// #1
  4158c4:	cbz	w8, 4158d0 <error@@Base+0x50c>
  4158c8:	str	wzr, [x23, #584]
  4158cc:	bl	403bf8 <clear@@Base+0x34>
  4158d0:	ldr	x8, [x24, #1960]
  4158d4:	cmp	x8, x25
  4158d8:	b.cc	415920 <error@@Base+0x55c>  // b.lo, b.ul, b.last
  4158dc:	subs	w9, w8, w21
  4158e0:	b.eq	415920 <error@@Base+0x55c>  // b.none
  4158e4:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4158e8:	ldr	w8, [x8, #2080]
  4158ec:	mov	x1, x21
  4158f0:	cmp	w8, #0x0
  4158f4:	cinc	w0, w22, eq  // eq = none
  4158f8:	sxtw	x22, w9
  4158fc:	mov	x2, x22
  415900:	bl	401ad0 <write@plt>
  415904:	cmp	x0, x22
  415908:	mov	w8, #0x1                   	// #1
  41590c:	b.eq	415918 <error@@Base+0x554>  // b.none
  415910:	adrp	x9, 438000 <PC+0x4800>
  415914:	str	w8, [x9, #396]
  415918:	mov	x8, x21
  41591c:	str	x21, [x24, #1960]
  415920:	add	x9, x8, #0x1
  415924:	str	x9, [x24, #1960]
  415928:	mov	w9, #0x25                  	// #37
  41592c:	strb	w9, [x8]
  415930:	str	wzr, [x27, #592]
  415934:	b	415710 <error@@Base+0x34c>
  415938:	ldr	x8, [x28]
  41593c:	ldr	x1, [sp, #8]
  415940:	sturb	wzr, [x29, #-2]
  415944:	cmp	x8, #0x0
  415948:	cneg	x9, x8, mi  // mi = first
  41594c:	smulh	x10, x9, x14
  415950:	asr	x12, x10, #2
  415954:	add	x10, x12, x10, lsr #63
  415958:	add	x11, x9, #0x9
  41595c:	msub	w9, w10, w13, w9
  415960:	add	w9, w9, #0x30
  415964:	cmp	x11, #0x12
  415968:	strb	w9, [x1], #-1
  41596c:	mov	x9, x10
  415970:	b.hi	41594c <error@@Base+0x588>  // b.pmore
  415974:	mov	w22, #0x1                   	// #1
  415978:	str	x28, [sp, #24]
  41597c:	tbnz	x8, #63, 415a40 <error@@Base+0x67c>
  415980:	add	x1, x1, #0x1
  415984:	add	x0, sp, #0x20
  415988:	bl	401b50 <strcpy@plt>
  41598c:	ldrb	w26, [sp, #32]
  415990:	cbnz	w26, 415a58 <error@@Base+0x694>
  415994:	b	415adc <error@@Base+0x718>
  415998:	ldr	x28, [sp, #24]
  41599c:	b	415710 <error@@Base+0x34c>
  4159a0:	mov	w8, #0x2d                  	// #45
  4159a4:	strb	w8, [x1]
  4159a8:	add	x0, sp, #0x20
  4159ac:	mov	w22, #0x1                   	// #1
  4159b0:	bl	401b50 <strcpy@plt>
  4159b4:	ldrb	w26, [sp, #32]
  4159b8:	cbz	w26, 415adc <error@@Base+0x718>
  4159bc:	ldr	x28, [sp, #16]
  4159c0:	b	4159e4 <error@@Base+0x620>
  4159c4:	mov	x8, x21
  4159c8:	str	x21, [x24, #1960]
  4159cc:	add	x9, x8, #0x1
  4159d0:	str	x9, [x24, #1960]
  4159d4:	strb	w26, [x8]
  4159d8:	str	wzr, [x27, #592]
  4159dc:	ldrb	w26, [x28], #1
  4159e0:	cbz	w26, 415adc <error@@Base+0x718>
  4159e4:	ldr	w8, [x23, #584]
  4159e8:	cbz	w8, 4159f4 <error@@Base+0x630>
  4159ec:	str	wzr, [x23, #584]
  4159f0:	bl	403bf8 <clear@@Base+0x34>
  4159f4:	ldr	x8, [x24, #1960]
  4159f8:	cmp	x8, x25
  4159fc:	b.cc	4159cc <error@@Base+0x608>  // b.lo, b.ul, b.last
  415a00:	subs	w9, w8, w21
  415a04:	b.eq	4159cc <error@@Base+0x608>  // b.none
  415a08:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  415a0c:	ldr	w8, [x8, #2080]
  415a10:	mov	x1, x21
  415a14:	cmp	w8, #0x0
  415a18:	cinc	w0, w22, eq  // eq = none
  415a1c:	sxtw	x22, w9
  415a20:	mov	x2, x22
  415a24:	bl	401ad0 <write@plt>
  415a28:	cmp	x0, x22
  415a2c:	mov	w22, #0x1                   	// #1
  415a30:	b.eq	4159c4 <error@@Base+0x600>  // b.none
  415a34:	adrp	x8, 438000 <PC+0x4800>
  415a38:	str	w22, [x8, #396]
  415a3c:	b	4159c4 <error@@Base+0x600>
  415a40:	mov	w8, #0x2d                  	// #45
  415a44:	strb	w8, [x1]
  415a48:	add	x0, sp, #0x20
  415a4c:	bl	401b50 <strcpy@plt>
  415a50:	ldrb	w26, [sp, #32]
  415a54:	cbz	w26, 415adc <error@@Base+0x718>
  415a58:	ldr	x28, [sp, #16]
  415a5c:	b	415a80 <error@@Base+0x6bc>
  415a60:	mov	x8, x21
  415a64:	str	x21, [x24, #1960]
  415a68:	add	x9, x8, #0x1
  415a6c:	str	x9, [x24, #1960]
  415a70:	strb	w26, [x8]
  415a74:	str	wzr, [x27, #592]
  415a78:	ldrb	w26, [x28], #1
  415a7c:	cbz	w26, 415adc <error@@Base+0x718>
  415a80:	ldr	w8, [x23, #584]
  415a84:	cbz	w8, 415a90 <error@@Base+0x6cc>
  415a88:	str	wzr, [x23, #584]
  415a8c:	bl	403bf8 <clear@@Base+0x34>
  415a90:	ldr	x8, [x24, #1960]
  415a94:	cmp	x8, x25
  415a98:	b.cc	415a68 <error@@Base+0x6a4>  // b.lo, b.ul, b.last
  415a9c:	subs	w9, w8, w21
  415aa0:	b.eq	415a68 <error@@Base+0x6a4>  // b.none
  415aa4:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  415aa8:	ldr	w8, [x8, #2080]
  415aac:	mov	x1, x21
  415ab0:	cmp	w8, #0x0
  415ab4:	cinc	w0, w22, eq  // eq = none
  415ab8:	sxtw	x22, w9
  415abc:	mov	x2, x22
  415ac0:	bl	401ad0 <write@plt>
  415ac4:	cmp	x0, x22
  415ac8:	mov	w22, #0x1                   	// #1
  415acc:	b.eq	415a60 <error@@Base+0x69c>  // b.none
  415ad0:	adrp	x8, 438000 <PC+0x4800>
  415ad4:	str	w22, [x8, #396]
  415ad8:	b	415a60 <error@@Base+0x69c>
  415adc:	add	x0, sp, #0x20
  415ae0:	bl	401830 <strlen@plt>
  415ae4:	ldr	x28, [sp, #24]
  415ae8:	add	w19, w19, w0
  415aec:	add	x28, x28, #0x8
  415af0:	b	415710 <error@@Base+0x34c>
  415af4:	mov	w19, wzr
  415af8:	mov	w0, w19
  415afc:	ldp	x20, x19, [sp, #160]
  415b00:	ldp	x22, x21, [sp, #144]
  415b04:	ldp	x24, x23, [sp, #128]
  415b08:	ldp	x26, x25, [sp, #112]
  415b0c:	ldp	x28, x27, [sp, #96]
  415b10:	ldp	x29, x30, [sp, #80]
  415b14:	add	sp, sp, #0xb0
  415b18:	ret
  415b1c:	stp	x29, x30, [sp, #-96]!
  415b20:	stp	x28, x27, [sp, #16]
  415b24:	stp	x26, x25, [sp, #32]
  415b28:	stp	x24, x23, [sp, #48]
  415b2c:	stp	x22, x21, [sp, #64]
  415b30:	stp	x20, x19, [sp, #80]
  415b34:	mov	x29, sp
  415b38:	mov	x19, x1
  415b3c:	mov	x20, x0
  415b40:	bl	403cd0 <clear@@Base+0x10c>
  415b44:	bl	403bf8 <clear@@Base+0x34>
  415b48:	mov	w0, #0x8                   	// #8
  415b4c:	bl	403d88 <clear@@Base+0x1c4>
  415b50:	mov	x0, x20
  415b54:	mov	x1, x19
  415b58:	bl	415684 <error@@Base+0x2c0>
  415b5c:	adrp	x25, 41f000 <winch@@Base+0x5d5c>
  415b60:	adrp	x27, 437000 <PC+0x3800>
  415b64:	adrp	x19, 437000 <PC+0x3800>
  415b68:	mov	w26, #0x2e                  	// #46
  415b6c:	add	x25, x25, #0x759
  415b70:	adrp	x21, 438000 <PC+0x4800>
  415b74:	adrp	x22, 433000 <winch@@Base+0x19d5c>
  415b78:	add	x27, x27, #0x827
  415b7c:	adrp	x28, 438000 <PC+0x4800>
  415b80:	add	x19, x19, #0x428
  415b84:	adrp	x24, 433000 <winch@@Base+0x19d5c>
  415b88:	mov	w23, #0x1                   	// #1
  415b8c:	b	415bb0 <error@@Base+0x7ec>
  415b90:	mov	x8, x19
  415b94:	str	x19, [x22, #1960]
  415b98:	add	x9, x8, #0x1
  415b9c:	str	x9, [x22, #1960]
  415ba0:	strb	w26, [x8]
  415ba4:	str	wzr, [x28, #592]
  415ba8:	ldrb	w26, [x25], #1
  415bac:	cbz	w26, 415c04 <error@@Base+0x840>
  415bb0:	ldr	w8, [x21, #584]
  415bb4:	cbz	w8, 415bc0 <error@@Base+0x7fc>
  415bb8:	str	wzr, [x21, #584]
  415bbc:	bl	403bf8 <clear@@Base+0x34>
  415bc0:	ldr	x8, [x22, #1960]
  415bc4:	cmp	x8, x27
  415bc8:	b.cc	415b98 <error@@Base+0x7d4>  // b.lo, b.ul, b.last
  415bcc:	subs	w9, w8, w19
  415bd0:	b.eq	415b98 <error@@Base+0x7d4>  // b.none
  415bd4:	ldr	w8, [x24, #2080]
  415bd8:	sxtw	x20, w9
  415bdc:	mov	x1, x19
  415be0:	mov	x2, x20
  415be4:	cmp	w8, #0x0
  415be8:	cinc	w0, w23, eq  // eq = none
  415bec:	bl	401ad0 <write@plt>
  415bf0:	cmp	x0, x20
  415bf4:	b.eq	415b90 <error@@Base+0x7cc>  // b.none
  415bf8:	adrp	x8, 438000 <PC+0x4800>
  415bfc:	str	w23, [x8, #396]
  415c00:	b	415b90 <error@@Base+0x7cc>
  415c04:	bl	403cd0 <clear@@Base+0x10c>
  415c08:	ldr	w8, [x22, #1960]
  415c0c:	adrp	x9, 437000 <PC+0x3800>
  415c10:	add	x9, x9, #0x428
  415c14:	subs	w8, w8, w9
  415c18:	b.eq	415c58 <error@@Base+0x894>  // b.none
  415c1c:	ldr	w9, [x24, #2080]
  415c20:	adrp	x19, 437000 <PC+0x3800>
  415c24:	mov	w23, #0x1                   	// #1
  415c28:	sxtw	x20, w8
  415c2c:	cmp	w9, #0x0
  415c30:	add	x19, x19, #0x428
  415c34:	cinc	w0, w23, eq  // eq = none
  415c38:	mov	x1, x19
  415c3c:	mov	x2, x20
  415c40:	bl	401ad0 <write@plt>
  415c44:	cmp	x0, x20
  415c48:	b.eq	415c54 <error@@Base+0x890>  // b.none
  415c4c:	adrp	x8, 438000 <PC+0x4800>
  415c50:	str	w23, [x8, #396]
  415c54:	str	x19, [x22, #1960]
  415c58:	mov	w8, #0x1                   	// #1
  415c5c:	str	w8, [x21, #584]
  415c60:	ldp	x20, x19, [sp, #80]
  415c64:	ldp	x22, x21, [sp, #64]
  415c68:	ldp	x24, x23, [sp, #48]
  415c6c:	ldp	x26, x25, [sp, #32]
  415c70:	ldp	x28, x27, [sp, #16]
  415c74:	ldp	x29, x30, [sp], #96
  415c78:	ret
  415c7c:	stp	x29, x30, [sp, #-64]!
  415c80:	stp	x22, x21, [sp, #32]
  415c84:	adrp	x21, 433000 <winch@@Base+0x19d5c>
  415c88:	ldr	w8, [x21, #2080]
  415c8c:	stp	x20, x19, [sp, #48]
  415c90:	mov	x19, x1
  415c94:	mov	x20, x0
  415c98:	adrp	x22, 438000 <PC+0x4800>
  415c9c:	str	x23, [sp, #16]
  415ca0:	mov	x29, sp
  415ca4:	cbz	w8, 415cb4 <error@@Base+0x8f0>
  415ca8:	ldr	w8, [x22, #252]
  415cac:	cbz	w8, 415cb4 <error@@Base+0x8f0>
  415cb0:	bl	403bf8 <clear@@Base+0x34>
  415cb4:	mov	x0, x20
  415cb8:	mov	x1, x19
  415cbc:	bl	415684 <error@@Base+0x2c0>
  415cc0:	bl	41a1b0 <winch@@Base+0xf0c>
  415cc4:	ldr	w8, [x21, #2080]
  415cc8:	mov	w19, w0
  415ccc:	cbz	w8, 415d50 <error@@Base+0x98c>
  415cd0:	ldr	w8, [x22, #252]
  415cd4:	cbz	w8, 415d50 <error@@Base+0x98c>
  415cd8:	bl	403af8 <setlocale@plt+0x1e38>
  415cdc:	adrp	x8, 438000 <PC+0x4800>
  415ce0:	ldr	w8, [x8, #324]
  415ce4:	cmp	w8, #0x0
  415ce8:	b.gt	415cf8 <error@@Base+0x934>
  415cec:	adrp	x8, 438000 <PC+0x4800>
  415cf0:	mov	w9, #0x1                   	// #1
  415cf4:	str	w9, [x8, #396]
  415cf8:	adrp	x22, 433000 <winch@@Base+0x19d5c>
  415cfc:	ldr	w8, [x22, #1960]
  415d00:	adrp	x9, 437000 <PC+0x3800>
  415d04:	add	x9, x9, #0x428
  415d08:	subs	w8, w8, w9
  415d0c:	b.eq	415de0 <error@@Base+0xa1c>  // b.none
  415d10:	ldr	w9, [x21, #2080]
  415d14:	adrp	x20, 437000 <PC+0x3800>
  415d18:	mov	w23, #0x1                   	// #1
  415d1c:	sxtw	x21, w8
  415d20:	cmp	w9, #0x0
  415d24:	add	x20, x20, #0x428
  415d28:	cinc	w0, w23, eq  // eq = none
  415d2c:	mov	x1, x20
  415d30:	mov	x2, x21
  415d34:	bl	401ad0 <write@plt>
  415d38:	cmp	x0, x21
  415d3c:	b.eq	415d48 <error@@Base+0x984>  // b.none
  415d40:	adrp	x8, 438000 <PC+0x4800>
  415d44:	str	w23, [x8, #396]
  415d48:	str	x20, [x22, #1960]
  415d4c:	b	415de0 <error@@Base+0xa1c>
  415d50:	adrp	x8, 438000 <PC+0x4800>
  415d54:	ldr	w9, [x8, #584]
  415d58:	cbz	w9, 415d64 <error@@Base+0x9a0>
  415d5c:	str	wzr, [x8, #584]
  415d60:	bl	403bf8 <clear@@Base+0x34>
  415d64:	adrp	x22, 433000 <winch@@Base+0x19d5c>
  415d68:	ldr	x20, [x22, #1960]
  415d6c:	adrp	x8, 437000 <PC+0x3800>
  415d70:	add	x8, x8, #0x827
  415d74:	cmp	x20, x8
  415d78:	b.cc	415dc8 <error@@Base+0xa04>  // b.lo, b.ul, b.last
  415d7c:	adrp	x8, 437000 <PC+0x3800>
  415d80:	add	x8, x8, #0x428
  415d84:	subs	w8, w20, w8
  415d88:	b.eq	415dc8 <error@@Base+0xa04>  // b.none
  415d8c:	ldr	w9, [x21, #2080]
  415d90:	adrp	x20, 437000 <PC+0x3800>
  415d94:	mov	w23, #0x1                   	// #1
  415d98:	sxtw	x21, w8
  415d9c:	cmp	w9, #0x0
  415da0:	add	x20, x20, #0x428
  415da4:	cinc	w0, w23, eq  // eq = none
  415da8:	mov	x1, x20
  415dac:	mov	x2, x21
  415db0:	bl	401ad0 <write@plt>
  415db4:	cmp	x0, x21
  415db8:	b.eq	415dc4 <error@@Base+0xa00>  // b.none
  415dbc:	adrp	x8, 438000 <PC+0x4800>
  415dc0:	str	w23, [x8, #396]
  415dc4:	str	x20, [x22, #1960]
  415dc8:	add	x8, x20, #0x1
  415dcc:	mov	w9, #0xa                   	// #10
  415dd0:	adrp	x10, 438000 <PC+0x4800>
  415dd4:	str	x8, [x22, #1960]
  415dd8:	strb	w9, [x20]
  415ddc:	str	wzr, [x10, #592]
  415de0:	mov	w0, w19
  415de4:	ldp	x20, x19, [sp, #48]
  415de8:	ldp	x22, x21, [sp, #32]
  415dec:	ldr	x23, [sp, #16]
  415df0:	ldp	x29, x30, [sp], #64
  415df4:	ret
  415df8:	stp	x29, x30, [sp, #-64]!
  415dfc:	adrp	x8, 438000 <PC+0x4800>
  415e00:	ldr	w8, [x8, #432]
  415e04:	stp	x22, x21, [sp, #32]
  415e08:	stp	x20, x19, [sp, #48]
  415e0c:	mov	x21, x2
  415e10:	mov	w22, w1
  415e14:	cmp	w8, #0x2
  415e18:	mov	x19, x0
  415e1c:	mov	x20, x0
  415e20:	str	x23, [sp, #16]
  415e24:	mov	x29, sp
  415e28:	b.ne	415e60 <error@@Base+0xa9c>  // b.any
  415e2c:	mov	x0, x19
  415e30:	bl	401830 <strlen@plt>
  415e34:	mov	w1, #0x1                   	// #1
  415e38:	bl	40a9fc <clear@@Base+0x6e38>
  415e3c:	mov	w1, w0
  415e40:	mov	w0, #0x1                   	// #1
  415e44:	bl	402244 <setlocale@plt+0x584>
  415e48:	mov	w4, #0x1                   	// #1
  415e4c:	mov	x1, x19
  415e50:	mov	x2, xzr
  415e54:	mov	x3, xzr
  415e58:	mov	x20, x0
  415e5c:	bl	40aa64 <clear@@Base+0x6ea0>
  415e60:	tbnz	w22, #12, 415eac <error@@Base+0xae8>
  415e64:	mov	w0, #0x1                   	// #1
  415e68:	mov	w1, #0x40                  	// #64
  415e6c:	bl	402244 <setlocale@plt+0x584>
  415e70:	mov	w2, #0x1                   	// #1
  415e74:	mov	x1, x20
  415e78:	mov	x22, x0
  415e7c:	bl	401c10 <regcomp@plt>
  415e80:	cbz	w0, 415ed8 <error@@Base+0xb14>
  415e84:	mov	x0, x22
  415e88:	bl	401b20 <free@plt>
  415e8c:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  415e90:	add	x0, x0, #0x777
  415e94:	mov	x1, xzr
  415e98:	bl	4153c4 <error@@Base>
  415e9c:	mov	w23, #0xffffffff            	// #-1
  415ea0:	cmp	x20, x19
  415ea4:	b.ne	415eb8 <error@@Base+0xaf4>  // b.any
  415ea8:	b	415ec0 <error@@Base+0xafc>
  415eac:	mov	w23, wzr
  415eb0:	cmp	x20, x19
  415eb4:	b.eq	415ec0 <error@@Base+0xafc>  // b.none
  415eb8:	mov	x0, x20
  415ebc:	bl	401b20 <free@plt>
  415ec0:	mov	w0, w23
  415ec4:	ldp	x20, x19, [sp, #48]
  415ec8:	ldp	x22, x21, [sp, #32]
  415ecc:	ldr	x23, [sp, #16]
  415ed0:	ldp	x29, x30, [sp], #64
  415ed4:	ret
  415ed8:	ldr	x0, [x21]
  415edc:	cbz	x0, 415eec <error@@Base+0xb28>
  415ee0:	bl	401c00 <regfree@plt>
  415ee4:	ldr	x0, [x21]
  415ee8:	bl	401b20 <free@plt>
  415eec:	mov	w23, wzr
  415ef0:	str	x22, [x21]
  415ef4:	cmp	x20, x19
  415ef8:	b.ne	415eb8 <error@@Base+0xaf4>  // b.any
  415efc:	b	415ec0 <error@@Base+0xafc>
  415f00:	stp	x29, x30, [sp, #-32]!
  415f04:	str	x19, [sp, #16]
  415f08:	mov	x19, x0
  415f0c:	ldr	x0, [x0]
  415f10:	mov	x29, sp
  415f14:	cbz	x0, 415f24 <error@@Base+0xb60>
  415f18:	bl	401c00 <regfree@plt>
  415f1c:	ldr	x0, [x19]
  415f20:	bl	401b20 <free@plt>
  415f24:	str	xzr, [x19]
  415f28:	ldr	x19, [sp, #16]
  415f2c:	ldp	x29, x30, [sp], #32
  415f30:	ret
  415f34:	stp	x29, x30, [sp, #-32]!
  415f38:	stp	x20, x19, [sp, #16]
  415f3c:	mov	x20, x0
  415f40:	mov	w0, #0x1                   	// #1
  415f44:	mov	w1, #0x40                  	// #64
  415f48:	mov	x29, sp
  415f4c:	bl	402244 <setlocale@plt+0x584>
  415f50:	mov	w2, #0x1                   	// #1
  415f54:	mov	x1, x20
  415f58:	mov	x19, x0
  415f5c:	bl	401c10 <regcomp@plt>
  415f60:	cbz	w0, 415f7c <error@@Base+0xbb8>
  415f64:	mov	x0, x19
  415f68:	bl	401b20 <free@plt>
  415f6c:	mov	w0, wzr
  415f70:	ldp	x20, x19, [sp, #16]
  415f74:	ldp	x29, x30, [sp], #32
  415f78:	ret
  415f7c:	cbz	x19, 415f90 <error@@Base+0xbcc>
  415f80:	mov	x0, x19
  415f84:	bl	401c00 <regfree@plt>
  415f88:	mov	x0, x19
  415f8c:	bl	401b20 <free@plt>
  415f90:	mov	w0, #0x1                   	// #1
  415f94:	ldp	x20, x19, [sp, #16]
  415f98:	ldp	x29, x30, [sp], #32
  415f9c:	ret
  415fa0:	cmp	x0, #0x0
  415fa4:	cset	w0, eq  // eq = none
  415fa8:	ret
  415fac:	sub	sp, sp, #0x50
  415fb0:	stp	x24, x23, [sp, #32]
  415fb4:	stp	x22, x21, [sp, #48]
  415fb8:	stp	x20, x19, [sp, #64]
  415fbc:	mov	w19, w7
  415fc0:	mov	x20, x5
  415fc4:	mov	x22, x4
  415fc8:	mov	w24, w3
  415fcc:	mov	x21, x2
  415fd0:	stp	x29, x30, [sp, #16]
  415fd4:	add	x29, sp, #0x10
  415fd8:	str	xzr, [x5]
  415fdc:	str	xzr, [x4]
  415fe0:	tbnz	w7, #12, 41602c <error@@Base+0xc68>
  415fe4:	cmp	w6, #0x0
  415fe8:	cset	w8, ne  // ne = any
  415fec:	orr	w4, w8, #0x4
  415ff0:	add	x3, sp, #0x8
  415ff4:	mov	w2, #0x1                   	// #1
  415ff8:	mov	x1, x21
  415ffc:	stp	wzr, w24, [sp, #8]
  416000:	bl	401be0 <regexec@plt>
  416004:	cbnz	w0, 416158 <error@@Base+0xd94>
  416008:	ldrsw	x8, [sp, #8]
  41600c:	tst	w19, #0x100
  416010:	cset	w0, eq  // eq = none
  416014:	add	x8, x21, x8
  416018:	str	x8, [x22]
  41601c:	ldrsw	x8, [sp, #12]
  416020:	add	x8, x21, x8
  416024:	str	x8, [x20]
  416028:	b	416170 <error@@Base+0xdac>
  41602c:	mov	x0, x1
  416030:	mov	x23, x1
  416034:	bl	401830 <strlen@plt>
  416038:	cmp	w24, #0x1
  41603c:	b.lt	416158 <error@@Base+0xd94>  // b.tstop
  416040:	ldrb	w10, [x23]
  416044:	adrp	x11, 438000 <PC+0x4800>
  416048:	ldr	w11, [x11, #432]
  41604c:	sxtw	x9, w24
  416050:	sub	w12, w10, #0x41
  416054:	and	w12, w12, #0xff
  416058:	cmp	w11, #0x2
  41605c:	add	w13, w10, #0x20
  416060:	ccmp	w12, #0x1a, #0x2, eq  // eq = none
  416064:	add	x8, x23, w0, sxtw
  416068:	csel	w10, w13, w10, cc  // cc = lo, ul, last
  41606c:	cmp	w11, #0x2
  416070:	add	x11, x21, x9
  416074:	sxtw	x12, w0
  416078:	b.ne	4160f4 <error@@Base+0xd30>  // b.any
  41607c:	ldrb	w13, [x21]
  416080:	mov	x14, x23
  416084:	cmp	w13, w10, uxtb
  416088:	mov	x13, x21
  41608c:	b.ne	4160d8 <error@@Base+0xd14>  // b.any
  416090:	mov	x13, xzr
  416094:	cmp	x12, x13
  416098:	b.eq	4160d0 <error@@Base+0xd0c>  // b.none
  41609c:	cmp	x9, x13
  4160a0:	b.eq	4160d0 <error@@Base+0xd0c>  // b.none
  4160a4:	add	x14, x23, x13
  4160a8:	ldrb	w14, [x14, #1]
  4160ac:	add	x15, x21, x13
  4160b0:	ldrb	w15, [x15, #1]
  4160b4:	add	x13, x13, #0x1
  4160b8:	sub	w16, w14, #0x41
  4160bc:	add	w17, w14, #0x20
  4160c0:	cmp	w16, #0x1a
  4160c4:	csel	w14, w17, w14, cc  // cc = lo, ul, last
  4160c8:	cmp	w15, w14, uxtb
  4160cc:	b.eq	416094 <error@@Base+0xcd0>  // b.none
  4160d0:	add	x14, x23, x13
  4160d4:	add	x13, x21, x13
  4160d8:	cmp	x14, x8
  4160dc:	b.eq	416160 <error@@Base+0xd9c>  // b.none
  4160e0:	add	x21, x21, #0x1
  4160e4:	cmp	x21, x11
  4160e8:	sub	x9, x9, #0x1
  4160ec:	b.cc	41607c <error@@Base+0xcb8>  // b.lo, b.ul, b.last
  4160f0:	b	416158 <error@@Base+0xd94>
  4160f4:	ldrb	w13, [x21]
  4160f8:	mov	x14, x23
  4160fc:	cmp	w13, w10, uxtb
  416100:	mov	x13, x21
  416104:	b.ne	416140 <error@@Base+0xd7c>  // b.any
  416108:	mov	x13, xzr
  41610c:	cmp	x12, x13
  416110:	b.eq	416138 <error@@Base+0xd74>  // b.none
  416114:	cmp	x9, x13
  416118:	b.eq	416138 <error@@Base+0xd74>  // b.none
  41611c:	add	x14, x23, x13
  416120:	add	x15, x21, x13
  416124:	ldrb	w14, [x14, #1]
  416128:	ldrb	w15, [x15, #1]
  41612c:	add	x13, x13, #0x1
  416130:	cmp	w14, w15
  416134:	b.eq	41610c <error@@Base+0xd48>  // b.none
  416138:	add	x14, x23, x13
  41613c:	add	x13, x21, x13
  416140:	cmp	x14, x8
  416144:	b.eq	416160 <error@@Base+0xd9c>  // b.none
  416148:	add	x21, x21, #0x1
  41614c:	cmp	x21, x11
  416150:	sub	x9, x9, #0x1
  416154:	b.cc	4160f4 <error@@Base+0xd30>  // b.lo, b.ul, b.last
  416158:	ubfx	w0, w19, #8, #1
  41615c:	b	416170 <error@@Base+0xdac>
  416160:	tst	w19, #0x100
  416164:	str	x21, [x22]
  416168:	str	x13, [x20]
  41616c:	cset	w0, eq  // eq = none
  416170:	ldp	x20, x19, [sp, #64]
  416174:	ldp	x22, x21, [sp, #48]
  416178:	ldp	x24, x23, [sp, #32]
  41617c:	ldp	x29, x30, [sp, #16]
  416180:	add	sp, sp, #0x50
  416184:	ret
  416188:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  41618c:	add	x0, x0, #0x771
  416190:	ret
  416194:	cmn	w0, #0x3
  416198:	b.eq	4161c8 <error@@Base+0xe04>  // b.none
  41619c:	cmn	w0, #0x2
  4161a0:	b.eq	4161f0 <error@@Base+0xe2c>  // b.none
  4161a4:	cmn	w0, #0x1
  4161a8:	b.ne	4161b8 <error@@Base+0xdf4>  // b.any
  4161ac:	adrp	x8, 438000 <PC+0x4800>
  4161b0:	ldr	w8, [x8, #312]
  4161b4:	sub	w0, w8, #0x2
  4161b8:	adrp	x8, 437000 <PC+0x3800>
  4161bc:	ldr	x8, [x8, #2096]
  4161c0:	ldr	x0, [x8, w0, sxtw #3]
  4161c4:	ret
  4161c8:	adrp	x8, 438000 <PC+0x4800>
  4161cc:	ldr	w8, [x8, #312]
  4161d0:	sub	w9, w8, #0x1
  4161d4:	cmp	w9, #0x0
  4161d8:	csel	w8, w8, w9, lt  // lt = tstop
  4161dc:	asr	w0, w8, #1
  4161e0:	adrp	x8, 437000 <PC+0x3800>
  4161e4:	ldr	x8, [x8, #2096]
  4161e8:	ldr	x0, [x8, w0, sxtw #3]
  4161ec:	ret
  4161f0:	adrp	x8, 438000 <PC+0x4800>
  4161f4:	ldr	w8, [x8, #312]
  4161f8:	sub	w0, w8, #0x1
  4161fc:	adrp	x8, 437000 <PC+0x3800>
  416200:	ldr	x8, [x8, #2096]
  416204:	ldr	x0, [x8, w0, sxtw #3]
  416208:	ret
  41620c:	adrp	x8, 438000 <PC+0x4800>
  416210:	ldr	w8, [x8, #312]
  416214:	adrp	x9, 437000 <PC+0x3800>
  416218:	ldr	x9, [x9, #2096]
  41621c:	cmp	w8, #0x2
  416220:	b.lt	416280 <error@@Base+0xebc>  // b.tstop
  416224:	sub	x11, x8, #0x1
  416228:	cmp	x11, #0x4
  41622c:	b.cs	416238 <error@@Base+0xe74>  // b.hs, b.nlast
  416230:	mov	w10, #0x1                   	// #1
  416234:	b	416268 <error@@Base+0xea4>
  416238:	and	x12, x11, #0xfffffffffffffffc
  41623c:	orr	x10, x12, #0x1
  416240:	add	x13, x9, #0x10
  416244:	mov	x14, x12
  416248:	ldur	q0, [x13, #-8]
  41624c:	ldur	q1, [x13, #8]
  416250:	subs	x14, x14, #0x4
  416254:	stp	q0, q1, [x13, #-16]
  416258:	add	x13, x13, #0x20
  41625c:	b.ne	416248 <error@@Base+0xe84>  // b.any
  416260:	cmp	x11, x12
  416264:	b.eq	416280 <error@@Base+0xebc>  // b.none
  416268:	add	x11, x9, x10, lsl #3
  41626c:	ldr	x12, [x11]
  416270:	add	x10, x10, #0x1
  416274:	cmp	x10, x8
  416278:	stur	x12, [x11, #-8]
  41627c:	b.cc	416268 <error@@Base+0xea4>  // b.lo, b.ul, b.last
  416280:	sub	w8, w8, #0x1
  416284:	str	x0, [x9, w8, sxtw #3]
  416288:	ret
  41628c:	adrp	x8, 438000 <PC+0x4800>
  416290:	ldr	w8, [x8, #312]
  416294:	adrp	x9, 437000 <PC+0x3800>
  416298:	ldr	x9, [x9, #2096]
  41629c:	cmp	w8, #0x2
  4162a0:	b.lt	4162bc <error@@Base+0xef8>  // b.tstop
  4162a4:	add	x10, x9, x8, lsl #3
  4162a8:	ldur	x11, [x10, #-16]
  4162ac:	cmp	x8, #0x2
  4162b0:	sub	x8, x8, #0x1
  4162b4:	stur	x11, [x10, #-8]
  4162b8:	b.gt	4162a4 <error@@Base+0xee0>
  4162bc:	str	x0, [x9]
  4162c0:	ret
  4162c4:	stp	x29, x30, [sp, #-16]!
  4162c8:	adrp	x8, 438000 <PC+0x4800>
  4162cc:	ldr	w8, [x8, #312]
  4162d0:	mov	x29, sp
  4162d4:	cmp	w8, #0x1
  4162d8:	b.lt	4162f0 <error@@Base+0xf2c>  // b.tstop
  4162dc:	adrp	x9, 437000 <PC+0x3800>
  4162e0:	ldr	x0, [x9, #2096]
  4162e4:	lsl	x2, x8, #3
  4162e8:	mov	w1, #0xff                  	// #255
  4162ec:	bl	401a20 <memset@plt>
  4162f0:	ldp	x29, x30, [sp], #16
  4162f4:	ret
  4162f8:	stp	x29, x30, [sp, #-48]!
  4162fc:	stp	x20, x19, [sp, #32]
  416300:	adrp	x20, 438000 <PC+0x4800>
  416304:	adrp	x9, 437000 <PC+0x3800>
  416308:	ldr	w8, [x20, #312]
  41630c:	ldr	w9, [x9, #2088]
  416310:	stp	x22, x21, [sp, #16]
  416314:	mov	x29, sp
  416318:	cmp	w8, w9
  41631c:	b.le	4163e4 <error@@Base+0x1020>
  416320:	adrp	x9, 437000 <PC+0x3800>
  416324:	ldr	x0, [x9, #2096]
  416328:	cbz	x0, 416340 <error@@Base+0xf7c>
  41632c:	ldr	x21, [x0]
  416330:	cmn	x21, #0x1
  416334:	b.eq	41634c <error@@Base+0xf88>  // b.none
  416338:	mov	w22, #0x1                   	// #1
  41633c:	b	416388 <error@@Base+0xfc4>
  416340:	mov	x22, xzr
  416344:	mov	x21, #0xffffffffffffffff    	// #-1
  416348:	b	416390 <error@@Base+0xfcc>
  41634c:	sxtw	x8, w8
  416350:	mov	x9, xzr
  416354:	sub	x8, x8, #0x2
  416358:	add	x10, x0, #0x8
  41635c:	cmp	x8, x9
  416360:	b.eq	416380 <error@@Base+0xfbc>  // b.none
  416364:	ldr	x21, [x10, x9, lsl #3]
  416368:	add	x11, x9, #0x1
  41636c:	mov	x9, x11
  416370:	cmn	x21, #0x1
  416374:	b.eq	41635c <error@@Base+0xf98>  // b.none
  416378:	add	x22, x11, #0x1
  41637c:	b	416388 <error@@Base+0xfc4>
  416380:	mov	x22, xzr
  416384:	mov	x21, #0xffffffffffffffff    	// #-1
  416388:	bl	401b20 <free@plt>
  41638c:	ldr	w8, [x20, #312]
  416390:	mov	w1, #0x8                   	// #8
  416394:	mov	w0, w8
  416398:	bl	402244 <setlocale@plt+0x584>
  41639c:	ldr	w8, [x20, #312]
  4163a0:	adrp	x9, 437000 <PC+0x3800>
  4163a4:	mov	x19, x0
  4163a8:	add	x9, x9, #0x828
  4163ac:	cmp	w8, #0x1
  4163b0:	str	x0, [x9, #8]
  4163b4:	str	w8, [x9]
  4163b8:	b.lt	4163cc <error@@Base+0x1008>  // b.tstop
  4163bc:	lsl	x2, x8, #3
  4163c0:	mov	w1, #0xff                  	// #255
  4163c4:	mov	x0, x19
  4163c8:	bl	401a20 <memset@plt>
  4163cc:	cmn	x21, #0x1
  4163d0:	b.eq	4163e4 <error@@Base+0x1020>  // b.none
  4163d4:	mov	x8, #0xffffffff00000000    	// #-4294967296
  4163d8:	add	x8, x8, x22, lsl #32
  4163dc:	asr	x8, x8, #29
  4163e0:	str	x21, [x19, x8]
  4163e4:	ldp	x20, x19, [sp, #32]
  4163e8:	ldp	x22, x21, [sp, #16]
  4163ec:	ldp	x29, x30, [sp], #48
  4163f0:	ret
  4163f4:	add	w8, w1, #0x2
  4163f8:	cmp	w8, #0x2
  4163fc:	adrp	x9, 437000 <PC+0x3800>
  416400:	b.cs	41642c <error@@Base+0x1068>  // b.hs, b.nlast
  416404:	adrp	x8, 438000 <PC+0x4800>
  416408:	ldr	w8, [x8, #312]
  41640c:	mov	x10, xzr
  416410:	sub	w1, w8, #0x2
  416414:	mov	x8, #0xffffffffffffffff    	// #-1
  416418:	ldr	x12, [x9, #2096]
  41641c:	ldr	x9, [x12, w1, sxtw #3]
  416420:	cmn	x9, #0x1
  416424:	b.ne	416450 <error@@Base+0x108c>  // b.any
  416428:	b	416488 <error@@Base+0x10c4>
  41642c:	cbnz	w1, 416460 <error@@Base+0x109c>
  416430:	adrp	x8, 438000 <PC+0x4800>
  416434:	ldrsw	x8, [x8, #312]
  416438:	sub	x10, x8, #0x2
  41643c:	mov	w8, #0x1                   	// #1
  416440:	ldr	x12, [x9, #2096]
  416444:	ldr	x9, [x12, w1, sxtw #3]
  416448:	cmn	x9, #0x1
  41644c:	b.eq	416488 <error@@Base+0x10c4>  // b.none
  416450:	add	w8, w1, #0x1
  416454:	str	w8, [x0, #8]
  416458:	str	x9, [x0]
  41645c:	ret
  416460:	ldr	x8, [x9, #2096]
  416464:	ldr	x8, [x8, w1, sxtw #3]
  416468:	cmn	x8, #0x1
  41646c:	b.eq	4164c8 <error@@Base+0x1104>  // b.none
  416470:	mov	x8, xzr
  416474:	mov	x10, xzr
  416478:	ldr	x12, [x9, #2096]
  41647c:	ldr	x9, [x12, w1, sxtw #3]
  416480:	cmn	x9, #0x1
  416484:	b.ne	416450 <error@@Base+0x108c>  // b.any
  416488:	sxtw	x9, w1
  41648c:	sub	x10, x10, x9
  416490:	add	x9, x8, x9
  416494:	mov	x11, xzr
  416498:	add	x12, x12, x9, lsl #3
  41649c:	cmp	x10, x11
  4164a0:	b.eq	4164c8 <error@@Base+0x1104>  // b.none
  4164a4:	ldr	x9, [x12, x11, lsl #3]
  4164a8:	add	x11, x11, x8
  4164ac:	cmn	x9, #0x1
  4164b0:	b.eq	41649c <error@@Base+0x10d8>  // b.none
  4164b4:	add	w1, w1, w11
  4164b8:	add	w8, w1, #0x1
  4164bc:	str	w8, [x0, #8]
  4164c0:	str	x9, [x0]
  4164c4:	ret
  4164c8:	mov	x9, #0xffffffffffffffff    	// #-1
  4164cc:	str	x9, [x0]
  4164d0:	ret
  4164d4:	adrp	x8, 437000 <PC+0x3800>
  4164d8:	ldr	x9, [x8, #2096]
  4164dc:	ldr	x8, [x9]
  4164e0:	cmp	x8, x0
  4164e4:	mov	w8, #0xffffffff            	// #-1
  4164e8:	b.gt	41651c <error@@Base+0x1158>
  4164ec:	adrp	x10, 438000 <PC+0x4800>
  4164f0:	ldr	w10, [x10, #312]
  4164f4:	cmp	w10, #0x2
  4164f8:	b.lt	41651c <error@@Base+0x1158>  // b.tstop
  4164fc:	mov	w8, #0x1                   	// #1
  416500:	ldr	x11, [x9, x8, lsl #3]
  416504:	cmp	x11, x0
  416508:	b.gt	416524 <error@@Base+0x1160>
  41650c:	add	x8, x8, #0x1
  416510:	cmp	x8, x10
  416514:	b.cc	416500 <error@@Base+0x113c>  // b.lo, b.ul, b.last
  416518:	mov	w8, #0xffffffff            	// #-1
  41651c:	mov	w0, w8
  416520:	ret
  416524:	sub	w8, w8, #0x1
  416528:	mov	w0, w8
  41652c:	ret
  416530:	adrp	x8, 438000 <PC+0x4800>
  416534:	ldr	w8, [x8, #312]
  416538:	subs	w9, w8, #0x1
  41653c:	b.lt	416568 <error@@Base+0x11a4>  // b.tstop
  416540:	adrp	x8, 437000 <PC+0x3800>
  416544:	ldr	x8, [x8, #2096]
  416548:	add	x9, x9, #0x1
  41654c:	ldr	x10, [x8]
  416550:	add	x10, x10, #0x1
  416554:	cmp	x10, #0x1
  416558:	b.hi	416570 <error@@Base+0x11ac>  // b.pmore
  41655c:	subs	x9, x9, #0x1
  416560:	add	x8, x8, #0x8
  416564:	b.ne	41654c <error@@Base+0x1188>  // b.any
  416568:	mov	w0, #0x1                   	// #1
  41656c:	ret
  416570:	mov	w0, wzr
  416574:	ret
  416578:	cmp	w0, w1
  41657c:	b.gt	4165ac <error@@Base+0x11e8>
  416580:	adrp	x8, 437000 <PC+0x3800>
  416584:	ldr	x8, [x8, #2096]
  416588:	sxtw	x9, w0
  41658c:	sxtw	x10, w1
  416590:	ldr	x11, [x8, x9, lsl #3]
  416594:	add	x11, x11, #0x1
  416598:	cmp	x11, #0x1
  41659c:	b.hi	4165b4 <error@@Base+0x11f0>  // b.pmore
  4165a0:	cmp	x9, x10
  4165a4:	add	x9, x9, #0x1
  4165a8:	b.lt	416590 <error@@Base+0x11cc>  // b.tstop
  4165ac:	mov	w0, #0x1                   	// #1
  4165b0:	ret
  4165b4:	mov	w0, wzr
  4165b8:	ret
  4165bc:	adrp	x8, 438000 <PC+0x4800>
  4165c0:	ldr	w8, [x8, #312]
  4165c4:	and	w9, w8, w0, asr #31
  4165c8:	add	w9, w9, w0
  4165cc:	cmp	w9, #0x1
  4165d0:	csinc	w9, w9, wzr, gt
  4165d4:	cmp	w9, w8
  4165d8:	csel	w8, w8, w9, gt
  4165dc:	sub	w0, w8, #0x1
  4165e0:	ret
  4165e4:	stp	x29, x30, [sp, #-32]!
  4165e8:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  4165ec:	add	x0, x0, #0x95b
  4165f0:	str	x19, [sp, #16]
  4165f4:	mov	x29, sp
  4165f8:	bl	40217c <setlocale@plt+0x4bc>
  4165fc:	adrp	x8, 437000 <PC+0x3800>
  416600:	ldr	w8, [x8, #740]
  416604:	adrp	x19, 438000 <PC+0x4800>
  416608:	adrp	x9, 41f000 <winch@@Base+0x5d5c>
  41660c:	adrp	x10, 41f000 <winch@@Base+0x5d5c>
  416610:	add	x19, x19, #0x258
  416614:	add	x9, x9, #0x98f
  416618:	add	x10, x10, #0x9ca
  41661c:	cmp	w8, #0x0
  416620:	str	x0, [x19]
  416624:	csel	x0, x10, x9, eq  // eq = none
  416628:	bl	40217c <setlocale@plt+0x4bc>
  41662c:	str	x0, [x19, #8]
  416630:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  416634:	add	x0, x0, #0xa17
  416638:	bl	40217c <setlocale@plt+0x4bc>
  41663c:	str	x0, [x19, #16]
  416640:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  416644:	add	x0, x0, #0x8a6
  416648:	bl	40217c <setlocale@plt+0x4bc>
  41664c:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  416650:	str	x0, [x8, #1968]
  416654:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  416658:	add	x0, x0, #0x8fa
  41665c:	bl	40217c <setlocale@plt+0x4bc>
  416660:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  416664:	str	x0, [x8, #1976]
  416668:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  41666c:	add	x0, x0, #0x94a
  416670:	bl	40217c <setlocale@plt+0x4bc>
  416674:	ldr	x19, [sp, #16]
  416678:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  41667c:	str	x0, [x8, #1984]
  416680:	ldp	x29, x30, [sp], #32
  416684:	ret
  416688:	sub	sp, sp, #0x80
  41668c:	stp	x28, x27, [sp, #48]
  416690:	adrp	x27, 437000 <PC+0x3800>
  416694:	add	x27, x27, #0x838
  416698:	add	x8, x27, #0x8
  41669c:	stp	x29, x30, [sp, #32]
  4166a0:	stp	x26, x25, [sp, #64]
  4166a4:	stp	x24, x23, [sp, #80]
  4166a8:	stp	x22, x21, [sp, #96]
  4166ac:	stp	x20, x19, [sp, #112]
  4166b0:	str	x8, [x27]
  4166b4:	ldrb	w8, [x0]
  4166b8:	add	x29, sp, #0x20
  4166bc:	cbz	w8, 416fd4 <error@@Base+0x1c10>
  4166c0:	adrp	x28, 41f000 <winch@@Base+0x5d5c>
  4166c4:	adrp	x21, 41f000 <winch@@Base+0x5d5c>
  4166c8:	mov	x23, #0x100000001           	// #4294967297
  4166cc:	adrp	x19, 41f000 <winch@@Base+0x5d5c>
  4166d0:	mov	x24, x0
  4166d4:	add	x28, x28, #0x788
  4166d8:	add	x21, x21, #0x7b6
  4166dc:	adrp	x22, 438000 <PC+0x4800>
  4166e0:	mov	w20, #0x1                   	// #1
  4166e4:	movk	x23, #0x1014, lsl #16
  4166e8:	add	x19, x19, #0x838
  4166ec:	str	w1, [sp, #4]
  4166f0:	b	416750 <error@@Base+0x138c>
  4166f4:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4166f8:	ldr	x0, [x8, #2064]
  4166fc:	bl	40e5bc <clear@@Base+0xa9f8>
  416700:	bl	40d8e8 <clear@@Base+0x9d24>
  416704:	mov	x25, x0
  416708:	bl	401830 <strlen@plt>
  41670c:	ldr	x8, [x27]
  416710:	add	x9, x27, #0x808
  416714:	mov	x1, x25
  416718:	add	x10, x8, w0, sxtw
  41671c:	mvn	w11, w8
  416720:	add	w11, w11, w9
  416724:	cmp	x10, x9
  416728:	csel	x9, x0, x11, cc  // cc = lo, ul, last
  41672c:	sxtw	x26, w9
  416730:	mov	x0, x8
  416734:	mov	x2, x26
  416738:	bl	401c20 <strncpy@plt>
  41673c:	ldr	x8, [x27]
  416740:	add	x9, x8, x26
  416744:	str	x9, [x27]
  416748:	strb	wzr, [x8, x26]
  41674c:	ldrb	w8, [x24, #1]!
  416750:	and	w9, w8, #0xff
  416754:	sub	w10, w9, #0x25
  416758:	cmp	w10, #0x1a
  41675c:	b.hi	4167c4 <error@@Base+0x1400>  // b.pmore
  416760:	adr	x9, 41674c <error@@Base+0x1388>
  416764:	ldrb	w11, [x28, x10]
  416768:	add	x9, x9, x11, lsl #2
  41676c:	br	x9
  416770:	mov	x8, x24
  416774:	ldrb	w26, [x8, #1]!
  416778:	sub	w9, w26, #0x50
  41677c:	cmp	w9, #0x20
  416780:	b.hi	416914 <error@@Base+0x1550>  // b.pmore
  416784:	lsl	x9, x20, x9
  416788:	tst	x9, x23
  41678c:	b.eq	416914 <error@@Base+0x1550>  // b.none
  416790:	ldrb	w10, [x24, #2]!
  416794:	sub	w9, w10, #0x62
  416798:	cmp	w9, #0x12
  41679c:	b.hi	416924 <error@@Base+0x1560>  // b.pmore
  4167a0:	adrp	x12, 41f000 <winch@@Base+0x5d5c>
  4167a4:	add	x12, x12, #0x7a3
  4167a8:	adr	x10, 4167bc <error@@Base+0x13f8>
  4167ac:	ldrb	w11, [x12, x9]
  4167b0:	add	x10, x10, x11, lsl #2
  4167b4:	mov	w25, wzr
  4167b8:	br	x10
  4167bc:	mov	w25, #0xffffffff            	// #-1
  4167c0:	b	41698c <error@@Base+0x15c8>
  4167c4:	cmp	w9, #0x5c
  4167c8:	b.eq	4168b8 <error@@Base+0x14f4>  // b.none
  4167cc:	cbz	w9, 416f9c <error@@Base+0x1bd8>
  4167d0:	strb	w8, [sp, #8]
  4167d4:	strb	wzr, [sp, #9]
  4167d8:	b	4168c4 <error@@Base+0x1500>
  4167dc:	mov	w8, #0x1                   	// #1
  4167e0:	mov	x9, x24
  4167e4:	b	4167ec <error@@Base+0x1428>
  4167e8:	add	x24, x24, #0x2
  4167ec:	mov	x9, x24
  4167f0:	ldrb	w10, [x9, #1]!
  4167f4:	cmp	w10, #0x3e
  4167f8:	b.gt	416824 <error@@Base+0x1460>
  4167fc:	cmp	w10, #0x3a
  416800:	b.eq	416844 <error@@Base+0x1480>  // b.none
  416804:	cbz	w10, 41674c <error@@Base+0x1388>
  416808:	cmp	w10, #0x2e
  41680c:	mov	x24, x9
  416810:	b.ne	4167ec <error@@Base+0x1428>  // b.any
  416814:	subs	w8, w8, #0x1
  416818:	mov	x24, x9
  41681c:	b.ne	41683c <error@@Base+0x1478>  // b.any
  416820:	b	41674c <error@@Base+0x1388>
  416824:	cmp	w10, #0x5c
  416828:	b.eq	4167e8 <error@@Base+0x1424>  // b.none
  41682c:	cmp	w10, #0x3f
  416830:	mov	x24, x9
  416834:	b.ne	4167ec <error@@Base+0x1428>  // b.any
  416838:	add	w8, w8, #0x1
  41683c:	mov	x24, x9
  416840:	b	4167ec <error@@Base+0x1428>
  416844:	cmp	w8, #0x1
  416848:	mov	x24, x9
  41684c:	b.ne	4167ec <error@@Base+0x1428>  // b.any
  416850:	b	41674c <error@@Base+0x1388>
  416854:	mov	x8, x24
  416858:	ldrb	w26, [x8, #1]!
  41685c:	sub	w9, w26, #0x50
  416860:	cmp	w9, #0x20
  416864:	b.hi	41691c <error@@Base+0x1558>  // b.pmore
  416868:	lsl	x9, x20, x9
  41686c:	tst	x9, x23
  416870:	b.eq	41691c <error@@Base+0x1558>  // b.none
  416874:	ldrb	w10, [x24, #2]!
  416878:	sub	w9, w10, #0x62
  41687c:	cmp	w9, #0x12
  416880:	mov	x25, x24
  416884:	b.hi	416940 <error@@Base+0x157c>  // b.pmore
  416888:	adrp	x12, 41f000 <winch@@Base+0x5d5c>
  41688c:	add	x12, x12, #0x824
  416890:	adr	x10, 4168a4 <error@@Base+0x14e0>
  416894:	ldrb	w11, [x12, x9]
  416898:	add	x10, x10, x11, lsl #2
  41689c:	mov	w24, wzr
  4168a0:	br	x10
  4168a4:	mov	w24, #0xffffffff            	// #-1
  4168a8:	sub	w8, w26, #0x42
  4168ac:	cmp	w8, #0x36
  4168b0:	b.ls	4169dc <error@@Base+0x1618>  // b.plast
  4168b4:	b	416e40 <error@@Base+0x1a7c>
  4168b8:	ldrb	w8, [x24, #1]!
  4168bc:	strb	wzr, [sp, #9]
  4168c0:	strb	w8, [sp, #8]
  4168c4:	add	x0, sp, #0x8
  4168c8:	bl	401830 <strlen@plt>
  4168cc:	ldr	x8, [x27]
  4168d0:	add	x9, x27, #0x808
  4168d4:	add	x1, sp, #0x8
  4168d8:	add	x10, x8, w0, sxtw
  4168dc:	mvn	w11, w8
  4168e0:	add	w11, w11, w9
  4168e4:	cmp	x10, x9
  4168e8:	csel	x9, x0, x11, cc  // cc = lo, ul, last
  4168ec:	sxtw	x25, w9
  4168f0:	mov	x0, x8
  4168f4:	mov	x2, x25
  4168f8:	bl	401c20 <strncpy@plt>
  4168fc:	ldr	x8, [x27]
  416900:	add	x9, x8, x25
  416904:	str	x9, [x27]
  416908:	strb	wzr, [x8, x25]
  41690c:	ldrb	w8, [x24, #1]!
  416910:	b	416750 <error@@Base+0x138c>
  416914:	cbz	w26, 41674c <error@@Base+0x1388>
  416918:	b	416934 <error@@Base+0x1570>
  41691c:	cbz	w26, 41674c <error@@Base+0x1388>
  416920:	b	41695c <error@@Base+0x1598>
  416924:	cmp	w10, #0x42
  416928:	b.ne	416934 <error@@Base+0x1570>  // b.any
  41692c:	mov	w25, #0xfffffffe            	// #-2
  416930:	b	41698c <error@@Base+0x15c8>
  416934:	mov	w25, wzr
  416938:	mov	x24, x8
  41693c:	b	41698c <error@@Base+0x15c8>
  416940:	cmp	w10, #0x42
  416944:	b.ne	41695c <error@@Base+0x1598>  // b.any
  416948:	mov	w24, #0xfffffffe            	// #-2
  41694c:	sub	w8, w26, #0x42
  416950:	cmp	w8, #0x36
  416954:	b.ls	4169dc <error@@Base+0x1618>  // b.plast
  416958:	b	416e40 <error@@Base+0x1a7c>
  41695c:	mov	w24, wzr
  416960:	mov	x25, x8
  416964:	sub	w8, w26, #0x42
  416968:	cmp	w8, #0x36
  41696c:	b.ls	4169dc <error@@Base+0x1618>  // b.plast
  416970:	b	416e40 <error@@Base+0x1a7c>
  416974:	adrp	x8, 438000 <PC+0x4800>
  416978:	ldr	w0, [x8, #492]
  41697c:	bl	4165bc <error@@Base+0x11f8>
  416980:	mov	w25, w0
  416984:	b	41698c <error@@Base+0x15c8>
  416988:	mov	w25, #0xfffffffd            	// #-3
  41698c:	sub	w8, w26, #0x42
  416990:	cmp	w8, #0x36
  416994:	b.hi	41674c <error@@Base+0x1388>  // b.pmore
  416998:	adr	x9, 4166f4 <error@@Base+0x1330>
  41699c:	ldrh	w10, [x21, x8, lsl #1]
  4169a0:	add	x9, x9, x10, lsl #2
  4169a4:	br	x9
  4169a8:	bl	4046a0 <clear@@Base+0xadc>
  4169ac:	cmn	x0, #0x1
  4169b0:	b.eq	416efc <error@@Base+0x1b38>  // b.none
  4169b4:	add	x1, sp, #0x8
  4169b8:	bl	415190 <clear@@Base+0x115cc>
  4169bc:	b	4168c4 <error@@Base+0x1500>
  4169c0:	adrp	x8, 438000 <PC+0x4800>
  4169c4:	ldr	w0, [x8, #492]
  4169c8:	bl	4165bc <error@@Base+0x11f8>
  4169cc:	mov	w24, w0
  4169d0:	sub	w8, w26, #0x42
  4169d4:	cmp	w8, #0x36
  4169d8:	b.hi	416e40 <error@@Base+0x1a7c>  // b.pmore
  4169dc:	adr	x9, 4169ec <error@@Base+0x1628>
  4169e0:	ldrh	w10, [x19, x8, lsl #1]
  4169e4:	add	x9, x9, x10, lsl #2
  4169e8:	br	x9
  4169ec:	adrp	x8, 438000 <PC+0x4800>
  4169f0:	ldr	w8, [x8, #436]
  4169f4:	cbz	w8, 416e40 <error@@Base+0x1a7c>
  4169f8:	bl	4046a0 <clear@@Base+0xadc>
  4169fc:	cmn	x0, #0x1
  416a00:	b	416b50 <error@@Base+0x178c>
  416a04:	mov	w24, #0xfffffffd            	// #-3
  416a08:	sub	w8, w26, #0x42
  416a0c:	cmp	w8, #0x36
  416a10:	b.ls	4169dc <error@@Base+0x1618>  // b.plast
  416a14:	b	416e40 <error@@Base+0x1a7c>
  416a18:	adrp	x8, 438000 <PC+0x4800>
  416a1c:	ldr	w8, [x8, #436]
  416a20:	cbz	w8, 416e40 <error@@Base+0x1a7c>
  416a24:	mov	w0, w24
  416a28:	bl	411fc8 <clear@@Base+0xe404>
  416a2c:	b	416b4c <error@@Base+0x1788>
  416a30:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  416a34:	ldr	x0, [x8, #2064]
  416a38:	bl	40e5bc <clear@@Base+0xa9f8>
  416a3c:	adrp	x1, 41a000 <winch@@Base+0xd5c>
  416a40:	add	x1, x1, #0x2e6
  416a44:	bl	401af0 <strcmp@plt>
  416a48:	cmp	w0, #0x0
  416a4c:	b	416b50 <error@@Base+0x178c>
  416a50:	mov	w0, w24
  416a54:	bl	411fc8 <clear@@Base+0xe404>
  416a58:	cbz	x0, 416e40 <error@@Base+0x1a7c>
  416a5c:	bl	4046a0 <clear@@Base+0xadc>
  416a60:	cmp	x0, #0x1
  416a64:	b.lt	416e40 <error@@Base+0x1a7c>  // b.tstop
  416a68:	bl	411b7c <clear@@Base+0xdfb8>
  416a6c:	b	416b4c <error@@Base+0x1788>
  416a70:	mov	x8, x27
  416a74:	ldr	x9, [x8], #8
  416a78:	cmp	x9, x8
  416a7c:	cset	w0, hi  // hi = pmore
  416a80:	b	416b54 <error@@Base+0x1790>
  416a84:	mov	w0, w24
  416a88:	bl	416194 <error@@Base+0xdd0>
  416a8c:	tbnz	w24, #31, 416e10 <error@@Base+0x1a4c>
  416a90:	cmn	x0, #0x1
  416a94:	b.ne	416e10 <error@@Base+0x1a4c>  // b.any
  416a98:	ldr	w8, [x22, #312]
  416a9c:	sub	w8, w8, #0x1
  416aa0:	cmp	w24, w8
  416aa4:	b.ge	4169f8 <error@@Base+0x1634>  // b.tcont
  416aa8:	add	w24, w24, #0x1
  416aac:	mov	w0, w24
  416ab0:	bl	416194 <error@@Base+0xdd0>
  416ab4:	cmn	x0, #0x1
  416ab8:	b.eq	416a98 <error@@Base+0x16d4>  // b.none
  416abc:	b	4169fc <error@@Base+0x1638>
  416ac0:	adrp	x8, 438000 <PC+0x4800>
  416ac4:	ldr	w8, [x8, #416]
  416ac8:	cmp	w8, #0x0
  416acc:	b	416b50 <error@@Base+0x178c>
  416ad0:	bl	40d928 <clear@@Base+0x9d64>
  416ad4:	b	416b54 <error@@Base+0x1790>
  416ad8:	bl	41a13c <winch@@Base+0xe98>
  416adc:	cbz	w0, 416f28 <error@@Base+0x1b64>
  416ae0:	bl	41a13c <winch@@Base+0xe98>
  416ae4:	b	416f2c <error@@Base+0x1b68>
  416ae8:	bl	41a13c <winch@@Base+0xe98>
  416aec:	cbz	w0, 416f38 <error@@Base+0x1b74>
  416af0:	mov	x24, x25
  416af4:	ldrb	w8, [x24, #1]!
  416af8:	b	416750 <error@@Base+0x138c>
  416afc:	mov	w0, w24
  416b00:	bl	416194 <error@@Base+0xdd0>
  416b04:	tbnz	w24, #31, 416e1c <error@@Base+0x1a58>
  416b08:	cmn	x0, #0x1
  416b0c:	b.ne	416e1c <error@@Base+0x1a58>  // b.any
  416b10:	ldr	w8, [x22, #312]
  416b14:	sub	w8, w8, #0x1
  416b18:	cmp	w24, w8
  416b1c:	b.ge	416e24 <error@@Base+0x1a60>  // b.tcont
  416b20:	add	w24, w24, #0x1
  416b24:	mov	w0, w24
  416b28:	bl	416194 <error@@Base+0xdd0>
  416b2c:	cmn	x0, #0x1
  416b30:	b.eq	416b10 <error@@Base+0x174c>  // b.none
  416b34:	b	416e30 <error@@Base+0x1a6c>
  416b38:	bl	41a13c <winch@@Base+0xe98>
  416b3c:	cbnz	w0, 416e40 <error@@Base+0x1a7c>
  416b40:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  416b44:	ldr	x0, [x8, #2064]
  416b48:	bl	40e418 <clear@@Base+0xa854>
  416b4c:	cmp	x0, #0x0
  416b50:	cset	w0, ne  // ne = any
  416b54:	cbz	w0, 416e40 <error@@Base+0x1a7c>
  416b58:	mov	x24, x25
  416b5c:	ldrb	w8, [x24, #1]!
  416b60:	b	416750 <error@@Base+0x138c>
  416b64:	bl	4046a0 <clear@@Base+0xadc>
  416b68:	cbz	x0, 416d54 <error@@Base+0x1990>
  416b6c:	cmn	x0, #0x1
  416b70:	b.eq	416efc <error@@Base+0x1b38>  // b.none
  416b74:	sub	x0, x0, #0x1
  416b78:	bl	411b7c <clear@@Base+0xdfb8>
  416b7c:	cmp	x0, #0x0
  416b80:	b.le	416efc <error@@Base+0x1b38>
  416b84:	ldrsw	x8, [x22, #312]
  416b88:	sub	x9, x0, #0x1
  416b8c:	sub	x8, x8, #0x1
  416b90:	sdiv	x8, x9, x8
  416b94:	add	x0, x8, #0x1
  416b98:	b	416d54 <error@@Base+0x1990>
  416b9c:	adrp	x8, 438000 <PC+0x4800>
  416ba0:	ldr	x25, [x8, #280]
  416ba4:	mov	x0, x25
  416ba8:	b	416708 <error@@Base+0x1344>
  416bac:	bl	4046a0 <clear@@Base+0xadc>
  416bb0:	add	x8, x0, #0x1
  416bb4:	cmp	x8, #0x2
  416bb8:	b.cc	416efc <error@@Base+0x1b38>  // b.lo, b.ul, b.last
  416bbc:	bl	411b7c <clear@@Base+0xdfb8>
  416bc0:	cmp	x0, #0x0
  416bc4:	b.le	416efc <error@@Base+0x1b38>
  416bc8:	sub	x0, x0, #0x1
  416bcc:	b	416d54 <error@@Base+0x1990>
  416bd0:	mov	w0, w25
  416bd4:	bl	411fc8 <clear@@Base+0xe404>
  416bd8:	cbz	x0, 416efc <error@@Base+0x1b38>
  416bdc:	mov	x25, x0
  416be0:	bl	4046a0 <clear@@Base+0xadc>
  416be4:	add	x8, x0, #0x1
  416be8:	cmp	x8, #0x2
  416bec:	b.cc	416efc <error@@Base+0x1b38>  // b.lo, b.ul, b.last
  416bf0:	bl	411b7c <clear@@Base+0xdfb8>
  416bf4:	cmp	x0, #0x0
  416bf8:	b.le	416efc <error@@Base+0x1b38>
  416bfc:	mov	x1, x0
  416c00:	mov	x0, x25
  416c04:	bl	414d9c <clear@@Base+0x111d8>
  416c08:	b	416f80 <error@@Base+0x1bbc>
  416c0c:	bl	41a13c <winch@@Base+0xe98>
  416c10:	adrp	x8, 437000 <PC+0x3800>
  416c14:	ldr	x8, [x8, #2104]
  416c18:	cbz	w0, 416f44 <error@@Base+0x1b80>
  416c1c:	add	x10, x27, #0x808
  416c20:	mvn	w11, w8
  416c24:	add	x9, x8, #0x3
  416c28:	add	w11, w11, w10
  416c2c:	sxtw	x11, w11
  416c30:	cmp	x9, x10
  416c34:	mov	w9, #0x3                   	// #3
  416c38:	adrp	x1, 41a000 <winch@@Base+0xd5c>
  416c3c:	csel	x25, x9, x11, cc  // cc = lo, ul, last
  416c40:	mov	x0, x8
  416c44:	add	x1, x1, #0xeed
  416c48:	b	4168f4 <error@@Base+0x1530>
  416c4c:	mov	w0, w25
  416c50:	bl	416194 <error@@Base+0xdd0>
  416c54:	tbnz	w25, #31, 416ebc <error@@Base+0x1af8>
  416c58:	cmn	x0, #0x1
  416c5c:	b.ne	416ebc <error@@Base+0x1af8>  // b.any
  416c60:	ldr	w8, [x22, #312]
  416c64:	sub	w8, w8, #0x1
  416c68:	cmp	w25, w8
  416c6c:	b.ge	4169a8 <error@@Base+0x15e4>  // b.tcont
  416c70:	add	w25, w25, #0x1
  416c74:	mov	w0, w25
  416c78:	bl	416194 <error@@Base+0xdd0>
  416c7c:	cmn	x0, #0x1
  416c80:	b.eq	416c60 <error@@Base+0x189c>  // b.none
  416c84:	b	4169b4 <error@@Base+0x15f0>
  416c88:	adrp	x8, 438000 <PC+0x4800>
  416c8c:	ldr	w0, [x8, #416]
  416c90:	b	416f80 <error@@Base+0x1bbc>
  416c94:	mov	w0, w25
  416c98:	bl	411fc8 <clear@@Base+0xe404>
  416c9c:	subs	x8, x0, #0x1
  416ca0:	b.lt	416efc <error@@Base+0x1b38>  // b.tstop
  416ca4:	ldr	w9, [x22, #312]
  416ca8:	cmp	w9, #0x2
  416cac:	b.lt	416efc <error@@Base+0x1b38>  // b.tstop
  416cb0:	sxtw	x9, w9
  416cb4:	sub	x9, x9, #0x1
  416cb8:	sdiv	x8, x8, x9
  416cbc:	add	x0, x8, #0x1
  416cc0:	b	416d54 <error@@Base+0x1990>
  416cc4:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  416cc8:	ldr	x0, [x8, #2064]
  416ccc:	b	416e08 <error@@Base+0x1a44>
  416cd0:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  416cd4:	ldr	x0, [x8, #2064]
  416cd8:	bl	40e5bc <clear@@Base+0xa9f8>
  416cdc:	bl	40c980 <clear@@Base+0x8dbc>
  416ce0:	mov	x25, x0
  416ce4:	bl	401830 <strlen@plt>
  416ce8:	ldr	x8, [x27]
  416cec:	add	x9, x27, #0x808
  416cf0:	mov	x1, x25
  416cf4:	add	x10, x8, w0, sxtw
  416cf8:	mvn	w11, w8
  416cfc:	add	w11, w11, w9
  416d00:	cmp	x10, x9
  416d04:	csel	x9, x0, x11, cc  // cc = lo, ul, last
  416d08:	sxtw	x26, w9
  416d0c:	mov	x0, x8
  416d10:	mov	x2, x26
  416d14:	bl	401c20 <strncpy@plt>
  416d18:	ldr	x8, [x27]
  416d1c:	mov	x0, x25
  416d20:	add	x9, x8, x26
  416d24:	str	x9, [x27]
  416d28:	strb	wzr, [x8, x26]
  416d2c:	bl	401b20 <free@plt>
  416d30:	ldrb	w8, [x24, #1]!
  416d34:	b	416750 <error@@Base+0x138c>
  416d38:	bl	41a13c <winch@@Base+0xe98>
  416d3c:	cbz	w0, 416f74 <error@@Base+0x1bb0>
  416d40:	bl	41a148 <winch@@Base+0xea4>
  416d44:	b	416f80 <error@@Base+0x1bbc>
  416d48:	mov	w0, w25
  416d4c:	bl	411fc8 <clear@@Base+0xe404>
  416d50:	cbz	x0, 416efc <error@@Base+0x1b38>
  416d54:	add	x1, sp, #0x8
  416d58:	bl	415210 <clear@@Base+0x1164c>
  416d5c:	b	4168c4 <error@@Base+0x1500>
  416d60:	bl	41a13c <winch@@Base+0xe98>
  416d64:	cbnz	w0, 416f80 <error@@Base+0x1bbc>
  416d68:	bl	40e458 <clear@@Base+0xa894>
  416d6c:	b	416f80 <error@@Base+0x1bbc>
  416d70:	mov	w0, w25
  416d74:	bl	416194 <error@@Base+0xdd0>
  416d78:	mov	x26, x0
  416d7c:	tbnz	w25, #31, 416ec8 <error@@Base+0x1b04>
  416d80:	cmn	x26, #0x1
  416d84:	b.ne	416ec8 <error@@Base+0x1b04>  // b.any
  416d88:	ldr	w8, [x22, #312]
  416d8c:	sub	w8, w8, #0x1
  416d90:	cmp	w25, w8
  416d94:	b.ge	416ed0 <error@@Base+0x1b0c>  // b.tcont
  416d98:	add	w25, w25, #0x1
  416d9c:	mov	w0, w25
  416da0:	bl	416194 <error@@Base+0xdd0>
  416da4:	cmn	x0, #0x1
  416da8:	b.eq	416d88 <error@@Base+0x19c4>  // b.none
  416dac:	b	416ed4 <error@@Base+0x1b10>
  416db0:	mov	x9, x27
  416db4:	ldr	x8, [x9], #8
  416db8:	cmp	x8, x9
  416dbc:	b.ls	416f90 <error@@Base+0x1bcc>  // b.plast
  416dc0:	sub	x8, x8, #0x1
  416dc4:	ldrb	w9, [x8]
  416dc8:	cmp	w9, #0x20
  416dcc:	b.ne	416f8c <error@@Base+0x1bc8>  // b.any
  416dd0:	mov	x10, x27
  416dd4:	str	x8, [x10], #8
  416dd8:	sub	x9, x8, #0x1
  416ddc:	cmp	x8, x10
  416de0:	mov	x8, x9
  416de4:	b.hi	416dc4 <error@@Base+0x1a00>  // b.pmore
  416de8:	add	x8, x9, #0x1
  416dec:	strb	wzr, [x8]
  416df0:	ldrb	w8, [x24, #1]!
  416df4:	b	416750 <error@@Base+0x138c>
  416df8:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  416dfc:	ldr	x0, [x8, #2064]
  416e00:	bl	40e418 <clear@@Base+0xa854>
  416e04:	cbz	x0, 416efc <error@@Base+0x1b38>
  416e08:	bl	40e5bc <clear@@Base+0xa9f8>
  416e0c:	b	416704 <error@@Base+0x1340>
  416e10:	cmn	x0, #0x1
  416e14:	b.ne	4169fc <error@@Base+0x1638>  // b.any
  416e18:	b	4169f8 <error@@Base+0x1634>
  416e1c:	cmn	x0, #0x1
  416e20:	b.ne	416e30 <error@@Base+0x1a6c>  // b.any
  416e24:	bl	4046a0 <clear@@Base+0xadc>
  416e28:	cmn	x0, #0x1
  416e2c:	b.eq	416e40 <error@@Base+0x1a7c>  // b.none
  416e30:	bl	4046a0 <clear@@Base+0xadc>
  416e34:	cmp	x0, #0x0
  416e38:	cset	w0, gt
  416e3c:	b	416b54 <error@@Base+0x1790>
  416e40:	mov	w8, #0x1                   	// #1
  416e44:	mov	x24, x25
  416e48:	b	416e50 <error@@Base+0x1a8c>
  416e4c:	add	x24, x24, #0x2
  416e50:	mov	x25, x24
  416e54:	ldrb	w9, [x25, #1]!
  416e58:	cmp	w9, #0x3e
  416e5c:	b.gt	416e7c <error@@Base+0x1ab8>
  416e60:	cmp	w9, #0x3a
  416e64:	b.eq	416e94 <error@@Base+0x1ad0>  // b.none
  416e68:	cbz	w9, 41674c <error@@Base+0x1388>
  416e6c:	cmp	w9, #0x2e
  416e70:	mov	x24, x25
  416e74:	b.ne	416e50 <error@@Base+0x1a8c>  // b.any
  416e78:	b	416ea4 <error@@Base+0x1ae0>
  416e7c:	cmp	w9, #0x5c
  416e80:	b.eq	416e4c <error@@Base+0x1a88>  // b.none
  416e84:	cmp	w9, #0x3f
  416e88:	mov	x24, x25
  416e8c:	b.ne	416e50 <error@@Base+0x1a8c>  // b.any
  416e90:	b	416eb4 <error@@Base+0x1af0>
  416e94:	cmp	w8, #0x1
  416e98:	mov	x24, x25
  416e9c:	b.ne	416e50 <error@@Base+0x1a8c>  // b.any
  416ea0:	b	41674c <error@@Base+0x1388>
  416ea4:	subs	w8, w8, #0x1
  416ea8:	mov	x24, x25
  416eac:	b.ne	416e44 <error@@Base+0x1a80>  // b.any
  416eb0:	b	41674c <error@@Base+0x1388>
  416eb4:	add	w8, w8, #0x1
  416eb8:	b	416e44 <error@@Base+0x1a80>
  416ebc:	cmn	x0, #0x1
  416ec0:	b.ne	4169b4 <error@@Base+0x15f0>  // b.any
  416ec4:	b	4169a8 <error@@Base+0x15e4>
  416ec8:	cmn	x26, #0x1
  416ecc:	b.ne	416ed8 <error@@Base+0x1b14>  // b.any
  416ed0:	bl	4046a0 <clear@@Base+0xadc>
  416ed4:	mov	x26, x0
  416ed8:	bl	4046a0 <clear@@Base+0xadc>
  416edc:	cmn	x26, #0x1
  416ee0:	b.eq	416efc <error@@Base+0x1b38>  // b.none
  416ee4:	mov	x1, x0
  416ee8:	cmp	x0, #0x1
  416eec:	b.lt	416efc <error@@Base+0x1b38>  // b.tstop
  416ef0:	mov	x0, x26
  416ef4:	bl	414d9c <clear@@Base+0x111d8>
  416ef8:	b	416f80 <error@@Base+0x1bbc>
  416efc:	ldr	x0, [x27]
  416f00:	add	x8, x27, #0x808
  416f04:	adrp	x1, 41a000 <winch@@Base+0xd5c>
  416f08:	add	x1, x1, #0xbf5
  416f0c:	mvn	w10, w0
  416f10:	add	x9, x0, #0x1
  416f14:	add	w10, w10, w8
  416f18:	sxtw	x10, w10
  416f1c:	cmp	x9, x8
  416f20:	csinc	x25, x10, xzr, cs  // cs = hs, nlast
  416f24:	b	4168f4 <error@@Base+0x1530>
  416f28:	bl	40e458 <clear@@Base+0xa894>
  416f2c:	cmp	w0, #0x1
  416f30:	cset	w0, gt
  416f34:	b	416b54 <error@@Base+0x1790>
  416f38:	adrp	x8, 438000 <PC+0x4800>
  416f3c:	ldr	w0, [x8, #272]
  416f40:	b	416b54 <error@@Base+0x1790>
  416f44:	add	x10, x27, #0x808
  416f48:	mvn	w11, w8
  416f4c:	add	x9, x8, #0x4
  416f50:	add	w11, w11, w10
  416f54:	sxtw	x11, w11
  416f58:	cmp	x9, x10
  416f5c:	mov	w9, #0x4                   	// #4
  416f60:	adrp	x1, 41e000 <winch@@Base+0x4d5c>
  416f64:	csel	x25, x9, x11, cc  // cc = lo, ul, last
  416f68:	mov	x0, x8
  416f6c:	add	x1, x1, #0x3da
  416f70:	b	4168f4 <error@@Base+0x1530>
  416f74:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  416f78:	ldr	x0, [x8, #2064]
  416f7c:	bl	40e5c8 <clear@@Base+0xaa04>
  416f80:	add	x1, sp, #0x8
  416f84:	bl	415290 <clear@@Base+0x116cc>
  416f88:	b	4168c4 <error@@Base+0x1500>
  416f8c:	add	x8, x8, #0x1
  416f90:	strb	wzr, [x8]
  416f94:	ldrb	w8, [x24, #1]!
  416f98:	b	416750 <error@@Base+0x138c>
  416f9c:	ldr	x8, [x27], #8
  416fa0:	cmp	x8, x27
  416fa4:	b.eq	416fd4 <error@@Base+0x1c10>  // b.none
  416fa8:	ldr	w9, [sp, #4]
  416fac:	adrp	x0, 437000 <PC+0x3800>
  416fb0:	add	x0, x0, #0x840
  416fb4:	cmp	w9, #0x1
  416fb8:	b.lt	416fdc <error@@Base+0x1c18>  // b.tstop
  416fbc:	mov	w9, w9
  416fc0:	add	x10, x0, x9
  416fc4:	cmp	x8, x10
  416fc8:	b.cc	416fdc <error@@Base+0x1c18>  // b.lo, b.ul, b.last
  416fcc:	sub	x0, x8, x9
  416fd0:	b	416fdc <error@@Base+0x1c18>
  416fd4:	adrp	x0, 41a000 <winch@@Base+0xd5c>
  416fd8:	add	x0, x0, #0x480
  416fdc:	ldp	x20, x19, [sp, #112]
  416fe0:	ldp	x22, x21, [sp, #96]
  416fe4:	ldp	x24, x23, [sp, #80]
  416fe8:	ldp	x26, x25, [sp, #64]
  416fec:	ldp	x28, x27, [sp, #48]
  416ff0:	ldp	x29, x30, [sp, #32]
  416ff4:	add	sp, sp, #0x80
  416ff8:	ret
  416ffc:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  417000:	ldr	x0, [x8, #1968]
  417004:	mov	w1, wzr
  417008:	b	416688 <error@@Base+0x12c4>
  41700c:	stp	x29, x30, [sp, #-32]!
  417010:	adrp	x8, 438000 <PC+0x4800>
  417014:	ldr	w8, [x8, #532]
  417018:	adrp	x9, 437000 <PC+0x3800>
  41701c:	ldr	w9, [x9, #740]
  417020:	str	x19, [sp, #16]
  417024:	cmp	w8, #0x0
  417028:	cset	w10, eq  // eq = none
  41702c:	cmp	w9, #0x0
  417030:	mov	x29, sp
  417034:	csel	w19, w8, w10, eq  // eq = none
  417038:	bl	4051e0 <clear@@Base+0x161c>
  41703c:	adrp	x8, 438000 <PC+0x4800>
  417040:	adrp	x10, 438000 <PC+0x4800>
  417044:	adrp	x11, 438000 <PC+0x4800>
  417048:	add	x8, x8, #0x258
  41704c:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  417050:	ldr	w10, [x10, #324]
  417054:	ldr	w11, [x11, #300]
  417058:	adrp	x12, 438000 <PC+0x4800>
  41705c:	add	x9, x9, #0x7b8
  417060:	tst	w0, #0x8
  417064:	add	x8, x8, w19, sxtw #3
  417068:	ldr	w12, [x12, #328]
  41706c:	csel	x8, x8, x9, eq  // eq = none
  417070:	ldr	x0, [x8]
  417074:	sub	w8, w10, w11
  417078:	sub	w8, w8, w12
  41707c:	sub	w1, w8, #0x2
  417080:	bl	416688 <error@@Base+0x12c4>
  417084:	ldr	x19, [sp, #16]
  417088:	adrp	x8, 438000 <PC+0x4800>
  41708c:	str	wzr, [x8, #272]
  417090:	ldp	x29, x30, [sp], #32
  417094:	ret
  417098:	adrp	x8, 438000 <PC+0x4800>
  41709c:	adrp	x9, 438000 <PC+0x4800>
  4170a0:	ldr	w8, [x8, #324]
  4170a4:	ldr	w9, [x9, #300]
  4170a8:	adrp	x10, 438000 <PC+0x4800>
  4170ac:	ldr	w10, [x10, #328]
  4170b0:	adrp	x11, 433000 <winch@@Base+0x19d5c>
  4170b4:	ldr	x0, [x11, #1984]
  4170b8:	sub	w8, w8, w9
  4170bc:	sub	w8, w8, w10
  4170c0:	sub	w1, w8, #0x2
  4170c4:	b	416688 <error@@Base+0x12c4>
  4170c8:	adrp	x8, 438000 <PC+0x4800>
  4170cc:	add	x8, x8, #0x60
  4170d0:	stp	xzr, xzr, [x8]
  4170d4:	str	wzr, [x8, #16]
  4170d8:	stp	xzr, xzr, [x8, #24]
  4170dc:	str	wzr, [x8, #40]
  4170e0:	ret
  4170e4:	stp	x29, x30, [sp, #-48]!
  4170e8:	adrp	x8, 438000 <PC+0x4800>
  4170ec:	ldr	w8, [x8, #392]
  4170f0:	stp	x20, x19, [sp, #32]
  4170f4:	mov	w19, w0
  4170f8:	stp	x22, x21, [sp, #16]
  4170fc:	mov	x29, sp
  417100:	cbz	w8, 417108 <error@@Base+0x1d44>
  417104:	bl	40f074 <clear@@Base+0xb4b0>
  417108:	adrp	x20, 438000 <PC+0x4800>
  41710c:	ldr	w21, [x20, #64]
  417110:	cbz	w19, 417178 <error@@Base+0x1db4>
  417114:	adrp	x8, 438000 <PC+0x4800>
  417118:	ldr	w8, [x8, #344]
  41711c:	cbz	w8, 4171a0 <error@@Base+0x1ddc>
  417120:	adrp	x22, 438000 <PC+0x4800>
  417124:	ldr	w8, [x22, #312]
  417128:	cmp	w8, #0x2
  41712c:	b.lt	417170 <error@@Base+0x1dac>  // b.tstop
  417130:	mov	w19, wzr
  417134:	b	41714c <error@@Base+0x1d88>
  417138:	ldr	w8, [x22, #312]
  41713c:	add	w19, w19, #0x1
  417140:	sub	w8, w8, #0x1
  417144:	cmp	w19, w8
  417148:	b.ge	417170 <error@@Base+0x1dac>  // b.tcont
  41714c:	mov	w0, w19
  417150:	bl	416194 <error@@Base+0xdd0>
  417154:	cmn	x0, #0x1
  417158:	b.eq	417138 <error@@Base+0x1d74>  // b.none
  41715c:	bl	40e66c <clear@@Base+0xaaa8>
  417160:	mov	w0, w19
  417164:	bl	403b28 <setlocale@plt+0x1e68>
  417168:	bl	414e28 <clear@@Base+0x11264>
  41716c:	b	417138 <error@@Base+0x1d74>
  417170:	bl	403af8 <setlocale@plt+0x1e38>
  417174:	b	4171a4 <error@@Base+0x1de0>
  417178:	cbz	w21, 41718c <error@@Base+0x1dc8>
  41717c:	ldp	x20, x19, [sp, #32]
  417180:	ldp	x22, x21, [sp, #16]
  417184:	ldp	x29, x30, [sp], #48
  417188:	ret
  41718c:	mov	w8, #0x1                   	// #1
  417190:	str	w8, [x20, #64]
  417194:	adrp	x8, 438000 <PC+0x4800>
  417198:	ldr	w8, [x8, #344]
  41719c:	cbnz	w8, 417120 <error@@Base+0x1d5c>
  4171a0:	bl	40f074 <clear@@Base+0xb4b0>
  4171a4:	str	w21, [x20, #64]
  4171a8:	ldp	x20, x19, [sp, #32]
  4171ac:	ldp	x22, x21, [sp, #16]
  4171b0:	ldp	x29, x30, [sp], #48
  4171b4:	ret
  4171b8:	stp	x29, x30, [sp, #-80]!
  4171bc:	stp	x24, x23, [sp, #32]
  4171c0:	stp	x22, x21, [sp, #48]
  4171c4:	stp	x20, x19, [sp, #64]
  4171c8:	adrp	x8, 430000 <winch@@Base+0x16d5c>
  4171cc:	ldr	x22, [x8, #616]
  4171d0:	str	x25, [sp, #16]
  4171d4:	mov	x29, sp
  4171d8:	cmn	x22, #0x1
  4171dc:	b.eq	4172c8 <error@@Base+0x1f04>  // b.none
  4171e0:	adrp	x9, 430000 <winch@@Base+0x16d5c>
  4171e4:	adrp	x10, 438000 <PC+0x4800>
  4171e8:	ldr	w10, [x10, #344]
  4171ec:	ldr	x23, [x9, #624]
  4171f0:	mov	x11, #0xffffffffffffffff    	// #-1
  4171f4:	str	x11, [x9, #624]
  4171f8:	str	x11, [x8, #616]
  4171fc:	cbz	w10, 417294 <error@@Base+0x1ed0>
  417200:	adrp	x8, 438000 <PC+0x4800>
  417204:	ldr	w8, [x8, #392]
  417208:	cbz	w8, 417210 <error@@Base+0x1e4c>
  41720c:	bl	40f074 <clear@@Base+0xb4b0>
  417210:	adrp	x24, 438000 <PC+0x4800>
  417214:	ldr	w8, [x24, #312]
  417218:	cmp	w8, #0x2
  41721c:	b.lt	4172c8 <error@@Base+0x1f04>  // b.tstop
  417220:	mov	w25, wzr
  417224:	mov	w20, wzr
  417228:	b	417258 <error@@Base+0x1e94>
  41722c:	mov	x0, x21
  417230:	bl	40e66c <clear@@Base+0xaaa8>
  417234:	mov	w0, w20
  417238:	bl	403b28 <setlocale@plt+0x1e68>
  41723c:	bl	414e28 <clear@@Base+0x11264>
  417240:	mov	w25, #0x1                   	// #1
  417244:	ldr	w8, [x24, #312]
  417248:	mov	w20, w19
  41724c:	sub	w8, w8, #0x1
  417250:	cmp	w19, w8
  417254:	b.ge	4172ac <error@@Base+0x1ee8>  // b.tcont
  417258:	mov	w0, w20
  41725c:	bl	416194 <error@@Base+0xdd0>
  417260:	cmn	x0, #0x1
  417264:	add	w19, w20, #0x1
  417268:	b.eq	417244 <error@@Base+0x1e80>  // b.none
  41726c:	mov	x21, x0
  417270:	mov	w0, w19
  417274:	bl	416194 <error@@Base+0xdd0>
  417278:	cmp	x21, x23
  41727c:	b.gt	417244 <error@@Base+0x1e80>
  417280:	cmn	x0, #0x1
  417284:	b.eq	41722c <error@@Base+0x1e68>  // b.none
  417288:	cmp	x0, x22
  41728c:	b.le	417244 <error@@Base+0x1e80>
  417290:	b	41722c <error@@Base+0x1e68>
  417294:	ldp	x20, x19, [sp, #64]
  417298:	ldp	x22, x21, [sp, #48]
  41729c:	ldp	x24, x23, [sp, #32]
  4172a0:	ldr	x25, [sp, #16]
  4172a4:	ldp	x29, x30, [sp], #80
  4172a8:	b	40f074 <clear@@Base+0xb4b0>
  4172ac:	cbz	w25, 4172c8 <error@@Base+0x1f04>
  4172b0:	ldp	x20, x19, [sp, #64]
  4172b4:	ldp	x22, x21, [sp, #48]
  4172b8:	ldp	x24, x23, [sp, #32]
  4172bc:	ldr	x25, [sp, #16]
  4172c0:	ldp	x29, x30, [sp], #80
  4172c4:	b	403af8 <setlocale@plt+0x1e38>
  4172c8:	ldp	x20, x19, [sp, #64]
  4172cc:	ldp	x22, x21, [sp, #48]
  4172d0:	ldp	x24, x23, [sp, #32]
  4172d4:	ldr	x25, [sp, #16]
  4172d8:	ldp	x29, x30, [sp], #80
  4172dc:	ret
  4172e0:	stp	x29, x30, [sp, #-48]!
  4172e4:	stp	x20, x19, [sp, #32]
  4172e8:	adrp	x8, 438000 <PC+0x4800>
  4172ec:	ldrb	w8, [x8, #113]
  4172f0:	adrp	x20, 438000 <PC+0x4800>
  4172f4:	str	x21, [sp, #16]
  4172f8:	mov	x29, sp
  4172fc:	tbnz	w8, #4, 41731c <error@@Base+0x1f58>
  417300:	adrp	x8, 438000 <PC+0x4800>
  417304:	ldr	x0, [x8, #96]
  417308:	bl	415fa0 <error@@Base+0xbdc>
  41730c:	cbnz	w0, 417324 <error@@Base+0x1f60>
  417310:	ldr	x0, [x20, #104]
  417314:	cbnz	x0, 417368 <error@@Base+0x1fa4>
  417318:	b	41736c <error@@Base+0x1fa8>
  41731c:	ldr	x0, [x20, #104]
  417320:	cbnz	x0, 417368 <error@@Base+0x1fa4>
  417324:	adrp	x8, 438000 <PC+0x4800>
  417328:	ldr	x19, [x8, #144]
  41732c:	cbz	x19, 4173a4 <error@@Base+0x1fe0>
  417330:	ldp	x21, x0, [x19, #8]
  417334:	bl	401b20 <free@plt>
  417338:	mov	x0, x19
  41733c:	bl	401b20 <free@plt>
  417340:	mov	x19, x21
  417344:	cbnz	x21, 417330 <error@@Base+0x1f6c>
  417348:	adrp	x8, 438000 <PC+0x4800>
  41734c:	add	x8, x8, #0x50
  417350:	movi	v0.2d, #0x0
  417354:	mov	x9, #0xffffffffffffffff    	// #-1
  417358:	stp	q0, q0, [x8, #64]
  41735c:	stp	x9, x9, [x8]
  417360:	ldr	x0, [x20, #104]
  417364:	cbz	x0, 41736c <error@@Base+0x1fa8>
  417368:	bl	401b20 <free@plt>
  41736c:	adrp	x19, 438000 <PC+0x4800>
  417370:	add	x19, x19, #0x40
  417374:	add	x0, x19, #0x20
  417378:	str	xzr, [x19, #40]
  41737c:	bl	415f00 <error@@Base+0xb3c>
  417380:	ldr	w8, [x19]
  417384:	ldr	x21, [sp, #16]
  417388:	mov	w0, #0x1                   	// #1
  41738c:	cmp	w8, #0x0
  417390:	cset	w8, eq  // eq = none
  417394:	str	w8, [x19]
  417398:	ldp	x20, x19, [sp, #32]
  41739c:	ldp	x29, x30, [sp], #48
  4173a0:	b	4170e4 <error@@Base+0x1d20>
  4173a4:	ldp	x20, x19, [sp, #32]
  4173a8:	ldr	x21, [sp, #16]
  4173ac:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  4173b0:	add	x0, x0, #0xa7d
  4173b4:	mov	x1, xzr
  4173b8:	ldp	x29, x30, [sp], #48
  4173bc:	b	4153c4 <error@@Base>
  4173c0:	stp	x29, x30, [sp, #-32]!
  4173c4:	adrp	x8, 438000 <PC+0x4800>
  4173c8:	stp	x20, x19, [sp, #16]
  4173cc:	ldr	x19, [x8, #144]
  4173d0:	mov	x29, sp
  4173d4:	cbz	x19, 4173f0 <error@@Base+0x202c>
  4173d8:	ldp	x20, x0, [x19, #8]
  4173dc:	bl	401b20 <free@plt>
  4173e0:	mov	x0, x19
  4173e4:	bl	401b20 <free@plt>
  4173e8:	mov	x19, x20
  4173ec:	cbnz	x20, 4173d8 <error@@Base+0x2014>
  4173f0:	ldp	x20, x19, [sp, #16]
  4173f4:	adrp	x8, 438000 <PC+0x4800>
  4173f8:	add	x8, x8, #0x50
  4173fc:	movi	v0.2d, #0x0
  417400:	mov	x9, #0xffffffffffffffff    	// #-1
  417404:	stp	q0, q0, [x8, #64]
  417408:	stp	x9, x9, [x8]
  41740c:	ldp	x29, x30, [sp], #32
  417410:	ret
  417414:	stp	x29, x30, [sp, #-48]!
  417418:	stp	x20, x19, [sp, #32]
  41741c:	ldr	x20, [x0]
  417420:	mov	x19, x0
  417424:	str	x21, [sp, #16]
  417428:	mov	x29, sp
  41742c:	cbz	x20, 417448 <error@@Base+0x2084>
  417430:	ldp	x21, x0, [x20, #8]
  417434:	bl	401b20 <free@plt>
  417438:	mov	x0, x20
  41743c:	bl	401b20 <free@plt>
  417440:	mov	x20, x21
  417444:	cbnz	x21, 417430 <error@@Base+0x206c>
  417448:	movi	v0.2d, #0x0
  41744c:	stp	q0, q0, [x19]
  417450:	ldp	x20, x19, [sp, #32]
  417454:	ldr	x21, [sp, #16]
  417458:	adrp	x8, 438000 <PC+0x4800>
  41745c:	add	x8, x8, #0x50
  417460:	mov	x9, #0xffffffffffffffff    	// #-1
  417464:	stp	x9, x9, [x8]
  417468:	ldp	x29, x30, [sp], #48
  41746c:	ret
  417470:	stp	x29, x30, [sp, #-32]!
  417474:	adrp	x8, 438000 <PC+0x4800>
  417478:	stp	x20, x19, [sp, #16]
  41747c:	ldr	x19, [x8, #176]
  417480:	mov	x29, sp
  417484:	cbz	x19, 4174a0 <error@@Base+0x20dc>
  417488:	ldp	x20, x0, [x19, #8]
  41748c:	bl	401b20 <free@plt>
  417490:	mov	x0, x19
  417494:	bl	401b20 <free@plt>
  417498:	mov	x19, x20
  41749c:	cbnz	x20, 417488 <error@@Base+0x20c4>
  4174a0:	ldp	x20, x19, [sp, #16]
  4174a4:	adrp	x8, 438000 <PC+0x4800>
  4174a8:	add	x8, x8, #0x50
  4174ac:	movi	v0.2d, #0x0
  4174b0:	mov	x9, #0xffffffffffffffff    	// #-1
  4174b4:	stp	q0, q0, [x8, #96]
  4174b8:	stp	x9, x9, [x8]
  4174bc:	ldp	x29, x30, [sp], #32
  4174c0:	ret
  4174c4:	ldr	x8, [x0, #16]
  4174c8:	mov	x0, x8
  4174cc:	cbz	x8, 4174d8 <error@@Base+0x2114>
  4174d0:	ldr	x8, [x0, #16]
  4174d4:	cbnz	x8, 4174c8 <error@@Base+0x2104>
  4174d8:	ret
  4174dc:	ldr	x0, [x0, #32]
  4174e0:	ret
  4174e4:	ldr	x0, [x0, #24]
  4174e8:	ret
  4174ec:	mov	x8, x0
  4174f0:	ldr	x0, [x0, #24]
  4174f4:	cbz	x0, 417558 <error@@Base+0x2194>
  4174f8:	mov	w9, #0x2                   	// #2
  4174fc:	mov	w10, #0x20                  	// #32
  417500:	mov	w11, #0x18                  	// #24
  417504:	ldr	x12, [x0, #56]
  417508:	cmp	x12, x1
  41750c:	b.gt	41751c <error@@Base+0x2158>
  417510:	ldr	x13, [x0, #32]
  417514:	cbnz	x13, 417530 <error@@Base+0x216c>
  417518:	b	4175c8 <error@@Base+0x2204>
  41751c:	ldr	x13, [x0, #24]
  417520:	cbz	x13, 4175b4 <error@@Base+0x21f0>
  417524:	ldr	x13, [x13, #56]
  417528:	cmp	x13, x1
  41752c:	b.le	4175b4 <error@@Base+0x21f0>
  417530:	cbz	w9, 417558 <error@@Base+0x2194>
  417534:	cmp	x12, x1
  417538:	csel	x12, x11, x10, gt
  41753c:	ldr	x0, [x0, x12]
  417540:	sub	w9, w9, #0x1
  417544:	str	x0, [x8, #24]
  417548:	ldr	x12, [x0, #56]
  41754c:	cmp	x12, x1
  417550:	b.le	417510 <error@@Base+0x214c>
  417554:	b	41751c <error@@Base+0x2158>
  417558:	ldr	x10, [x8, #16]
  41755c:	mov	x0, xzr
  417560:	cbz	x10, 41759c <error@@Base+0x21d8>
  417564:	mov	x9, x10
  417568:	ldr	x10, [x10, #48]
  41756c:	cmp	x10, x1
  417570:	b.gt	41758c <error@@Base+0x21c8>
  417574:	ldr	x10, [x9, #56]
  417578:	cmp	x10, x1
  41757c:	b.gt	4175a4 <error@@Base+0x21e0>
  417580:	ldr	x10, [x9, #16]
  417584:	cbnz	x10, 417560 <error@@Base+0x219c>
  417588:	b	4175ac <error@@Base+0x21e8>
  41758c:	ldr	x10, [x9, #8]
  417590:	mov	x0, x9
  417594:	cbnz	x10, 417560 <error@@Base+0x219c>
  417598:	b	4175b0 <error@@Base+0x21ec>
  41759c:	mov	x9, x0
  4175a0:	b	4175b8 <error@@Base+0x21f4>
  4175a4:	mov	x0, x9
  4175a8:	b	4175b0 <error@@Base+0x21ec>
  4175ac:	cbz	x0, 4175b8 <error@@Base+0x21f4>
  4175b0:	str	x0, [x8, #24]
  4175b4:	ret
  4175b8:	mov	x0, xzr
  4175bc:	cbz	x9, 4175b4 <error@@Base+0x21f0>
  4175c0:	str	x9, [x8, #24]
  4175c4:	ret
  4175c8:	mov	x0, xzr
  4175cc:	ret
  4175d0:	stp	x29, x30, [sp, #-32]!
  4175d4:	str	x19, [sp, #16]
  4175d8:	mov	x29, sp
  4175dc:	mov	x19, x0
  4175e0:	bl	4051e0 <clear@@Base+0x161c>
  4175e4:	tbnz	w0, #3, 4176a4 <error@@Base+0x22e0>
  4175e8:	adrp	x8, 438000 <PC+0x4800>
  4175ec:	ldr	x9, [x8, #200]
  4175f0:	cbz	x9, 417654 <error@@Base+0x2290>
  4175f4:	mov	w10, #0x2                   	// #2
  4175f8:	mov	w11, #0x20                  	// #32
  4175fc:	mov	w12, #0x18                  	// #24
  417600:	ldr	x13, [x9, #56]
  417604:	cmp	x13, x19
  417608:	b.gt	417618 <error@@Base+0x2254>
  41760c:	ldr	x14, [x9, #32]
  417610:	cbnz	x14, 41762c <error@@Base+0x2268>
  417614:	b	4176a4 <error@@Base+0x22e0>
  417618:	ldr	x14, [x9, #24]
  41761c:	cbz	x14, 4176c4 <error@@Base+0x2300>
  417620:	ldr	x14, [x14, #56]
  417624:	cmp	x14, x19
  417628:	b.le	4176c4 <error@@Base+0x2300>
  41762c:	cbz	w10, 417654 <error@@Base+0x2290>
  417630:	cmp	x13, x19
  417634:	csel	x13, x12, x11, gt
  417638:	ldr	x9, [x9, x13]
  41763c:	sub	w10, w10, #0x1
  417640:	str	x9, [x8, #200]
  417644:	ldr	x13, [x9, #56]
  417648:	cmp	x13, x19
  41764c:	b.le	41760c <error@@Base+0x2248>
  417650:	b	417618 <error@@Base+0x2254>
  417654:	adrp	x9, 438000 <PC+0x4800>
  417658:	ldr	x11, [x9, #192]
  41765c:	mov	x9, xzr
  417660:	cbz	x11, 41769c <error@@Base+0x22d8>
  417664:	mov	x10, x11
  417668:	ldr	x11, [x11, #48]
  41766c:	cmp	x11, x19
  417670:	b.gt	41768c <error@@Base+0x22c8>
  417674:	ldr	x11, [x10, #56]
  417678:	cmp	x11, x19
  41767c:	b.gt	4176b4 <error@@Base+0x22f0>
  417680:	ldr	x11, [x10, #16]
  417684:	cbnz	x11, 417660 <error@@Base+0x229c>
  417688:	b	4176bc <error@@Base+0x22f8>
  41768c:	ldr	x11, [x10, #8]
  417690:	mov	x9, x10
  417694:	cbnz	x11, 417660 <error@@Base+0x229c>
  417698:	b	4176c0 <error@@Base+0x22fc>
  41769c:	mov	x10, x9
  4176a0:	cbnz	x9, 4176dc <error@@Base+0x2318>
  4176a4:	mov	w0, wzr
  4176a8:	ldr	x19, [sp, #16]
  4176ac:	ldp	x29, x30, [sp], #32
  4176b0:	ret
  4176b4:	mov	x9, x10
  4176b8:	b	4176c0 <error@@Base+0x22fc>
  4176bc:	cbz	x9, 4176dc <error@@Base+0x2318>
  4176c0:	str	x9, [x8, #200]
  4176c4:	ldr	x8, [x9, #48]
  4176c8:	cmp	x8, x19
  4176cc:	cset	w0, le
  4176d0:	ldr	x19, [sp, #16]
  4176d4:	ldp	x29, x30, [sp], #32
  4176d8:	ret
  4176dc:	mov	w0, wzr
  4176e0:	str	x10, [x8, #200]
  4176e4:	ldr	x19, [sp, #16]
  4176e8:	ldp	x29, x30, [sp], #32
  4176ec:	ret
  4176f0:	stp	x29, x30, [sp, #-32]!
  4176f4:	str	x19, [sp, #16]
  4176f8:	mov	x29, sp
  4176fc:	mov	x19, x0
  417700:	bl	4051e0 <clear@@Base+0x161c>
  417704:	tbnz	w0, #3, 4177c4 <error@@Base+0x2400>
  417708:	adrp	x9, 438000 <PC+0x4800>
  41770c:	ldr	x8, [x9, #200]
  417710:	cbz	x8, 417774 <error@@Base+0x23b0>
  417714:	mov	w10, #0x2                   	// #2
  417718:	mov	w11, #0x20                  	// #32
  41771c:	mov	w12, #0x18                  	// #24
  417720:	ldr	x13, [x8, #56]
  417724:	cmp	x13, x19
  417728:	b.le	417744 <error@@Base+0x2380>
  41772c:	ldr	x14, [x8, #24]
  417730:	cbz	x14, 4177e4 <error@@Base+0x2420>
  417734:	ldr	x14, [x14, #56]
  417738:	cmp	x14, x19
  41773c:	b.gt	41774c <error@@Base+0x2388>
  417740:	b	4177e4 <error@@Base+0x2420>
  417744:	ldr	x14, [x8, #32]
  417748:	cbz	x14, 4177c4 <error@@Base+0x2400>
  41774c:	cbz	w10, 417774 <error@@Base+0x23b0>
  417750:	cmp	x13, x19
  417754:	csel	x13, x12, x11, gt
  417758:	ldr	x8, [x8, x13]
  41775c:	sub	w10, w10, #0x1
  417760:	str	x8, [x9, #200]
  417764:	ldr	x13, [x8, #56]
  417768:	cmp	x13, x19
  41776c:	b.le	417744 <error@@Base+0x2380>
  417770:	b	41772c <error@@Base+0x2368>
  417774:	adrp	x8, 438000 <PC+0x4800>
  417778:	ldr	x11, [x8, #192]
  41777c:	mov	x8, xzr
  417780:	cbz	x11, 4177bc <error@@Base+0x23f8>
  417784:	mov	x10, x11
  417788:	ldr	x11, [x11, #48]
  41778c:	cmp	x11, x19
  417790:	b.gt	4177ac <error@@Base+0x23e8>
  417794:	ldr	x11, [x10, #56]
  417798:	cmp	x11, x19
  41779c:	b.gt	4177d4 <error@@Base+0x2410>
  4177a0:	ldr	x11, [x10, #16]
  4177a4:	cbnz	x11, 417780 <error@@Base+0x23bc>
  4177a8:	b	4177dc <error@@Base+0x2418>
  4177ac:	ldr	x11, [x10, #8]
  4177b0:	mov	x8, x10
  4177b4:	cbnz	x11, 417780 <error@@Base+0x23bc>
  4177b8:	b	4177e0 <error@@Base+0x241c>
  4177bc:	mov	x10, x8
  4177c0:	cbnz	x8, 417800 <error@@Base+0x243c>
  4177c4:	mov	x0, x19
  4177c8:	ldr	x19, [sp, #16]
  4177cc:	ldp	x29, x30, [sp], #32
  4177d0:	ret
  4177d4:	mov	x8, x10
  4177d8:	b	4177e0 <error@@Base+0x241c>
  4177dc:	cbz	x8, 417800 <error@@Base+0x243c>
  4177e0:	str	x8, [x9, #200]
  4177e4:	ldr	x9, [x8, #48]
  4177e8:	cmp	x19, x9
  4177ec:	b.lt	4177c4 <error@@Base+0x2400>  // b.tstop
  4177f0:	ldr	x19, [x8, #56]
  4177f4:	ldr	x8, [x8, #32]
  4177f8:	cbnz	x8, 4177e4 <error@@Base+0x2420>
  4177fc:	b	4177c4 <error@@Base+0x2400>
  417800:	str	x10, [x9, #200]
  417804:	mov	x0, x19
  417808:	ldr	x19, [sp, #16]
  41780c:	ldp	x29, x30, [sp], #32
  417810:	ret
  417814:	stp	x29, x30, [sp, #-32]!
  417818:	str	x19, [sp, #16]
  41781c:	mov	x29, sp
  417820:	mov	x19, x0
  417824:	bl	4051e0 <clear@@Base+0x161c>
  417828:	tbnz	w0, #3, 4178e8 <error@@Base+0x2524>
  41782c:	adrp	x9, 438000 <PC+0x4800>
  417830:	ldr	x8, [x9, #200]
  417834:	cbz	x8, 417898 <error@@Base+0x24d4>
  417838:	mov	w10, #0x2                   	// #2
  41783c:	mov	w11, #0x20                  	// #32
  417840:	mov	w12, #0x18                  	// #24
  417844:	ldr	x13, [x8, #56]
  417848:	cmp	x13, x19
  41784c:	b.le	417868 <error@@Base+0x24a4>
  417850:	ldr	x14, [x8, #24]
  417854:	cbz	x14, 417908 <error@@Base+0x2544>
  417858:	ldr	x14, [x14, #56]
  41785c:	cmp	x14, x19
  417860:	b.gt	417870 <error@@Base+0x24ac>
  417864:	b	417908 <error@@Base+0x2544>
  417868:	ldr	x14, [x8, #32]
  41786c:	cbz	x14, 4178e8 <error@@Base+0x2524>
  417870:	cbz	w10, 417898 <error@@Base+0x24d4>
  417874:	cmp	x13, x19
  417878:	csel	x13, x12, x11, gt
  41787c:	ldr	x8, [x8, x13]
  417880:	sub	w10, w10, #0x1
  417884:	str	x8, [x9, #200]
  417888:	ldr	x13, [x8, #56]
  41788c:	cmp	x13, x19
  417890:	b.le	417868 <error@@Base+0x24a4>
  417894:	b	417850 <error@@Base+0x248c>
  417898:	adrp	x8, 438000 <PC+0x4800>
  41789c:	ldr	x11, [x8, #192]
  4178a0:	mov	x8, xzr
  4178a4:	cbz	x11, 4178e0 <error@@Base+0x251c>
  4178a8:	mov	x10, x11
  4178ac:	ldr	x11, [x11, #48]
  4178b0:	cmp	x11, x19
  4178b4:	b.gt	4178d0 <error@@Base+0x250c>
  4178b8:	ldr	x11, [x10, #56]
  4178bc:	cmp	x11, x19
  4178c0:	b.gt	4178f8 <error@@Base+0x2534>
  4178c4:	ldr	x11, [x10, #16]
  4178c8:	cbnz	x11, 4178a4 <error@@Base+0x24e0>
  4178cc:	b	417900 <error@@Base+0x253c>
  4178d0:	ldr	x11, [x10, #8]
  4178d4:	mov	x8, x10
  4178d8:	cbnz	x11, 4178a4 <error@@Base+0x24e0>
  4178dc:	b	417904 <error@@Base+0x2540>
  4178e0:	mov	x10, x8
  4178e4:	cbnz	x8, 417928 <error@@Base+0x2564>
  4178e8:	mov	x0, x19
  4178ec:	ldr	x19, [sp, #16]
  4178f0:	ldp	x29, x30, [sp], #32
  4178f4:	ret
  4178f8:	mov	x8, x10
  4178fc:	b	417904 <error@@Base+0x2540>
  417900:	cbz	x8, 417928 <error@@Base+0x2564>
  417904:	str	x8, [x9, #200]
  417908:	ldr	x9, [x8, #48]
  41790c:	cmp	x19, x9
  417910:	b.lt	4178e8 <error@@Base+0x2524>  // b.tstop
  417914:	cbz	x9, 41793c <error@@Base+0x2578>
  417918:	ldr	x8, [x8, #24]
  41791c:	sub	x19, x9, #0x1
  417920:	cbnz	x8, 417908 <error@@Base+0x2544>
  417924:	b	4178e8 <error@@Base+0x2524>
  417928:	str	x10, [x9, #200]
  41792c:	mov	x0, x19
  417930:	ldr	x19, [sp, #16]
  417934:	ldp	x29, x30, [sp], #32
  417938:	ret
  41793c:	mov	x19, xzr
  417940:	mov	x0, x19
  417944:	ldr	x19, [sp, #16]
  417948:	ldp	x29, x30, [sp], #32
  41794c:	ret
  417950:	cbz	x3, 417958 <error@@Base+0x2594>
  417954:	str	wzr, [x3]
  417958:	adrp	x8, 438000 <PC+0x4800>
  41795c:	ldr	w8, [x8, #456]
  417960:	cbnz	w8, 417998 <error@@Base+0x25d4>
  417964:	adrp	x8, 430000 <winch@@Base+0x16d5c>
  417968:	ldr	x9, [x8, #616]
  41796c:	cmn	x9, #0x1
  417970:	b.eq	417998 <error@@Base+0x25d4>  // b.none
  417974:	adrp	x8, 430000 <winch@@Base+0x16d5c>
  417978:	ldr	x8, [x8, #624]
  41797c:	cmp	x8, x0
  417980:	b.le	417998 <error@@Base+0x25d4>
  417984:	cmn	x1, #0x1
  417988:	mov	w8, #0x1                   	// #1
  41798c:	b.eq	417a54 <error@@Base+0x2690>  // b.none
  417990:	cmp	x9, x1
  417994:	b.lt	417a54 <error@@Base+0x2690>  // b.tstop
  417998:	adrp	x9, 438000 <PC+0x4800>
  41799c:	ldr	x8, [x9, #168]
  4179a0:	cbz	x8, 417a04 <error@@Base+0x2640>
  4179a4:	mov	w10, #0x2                   	// #2
  4179a8:	mov	w11, #0x20                  	// #32
  4179ac:	mov	w12, #0x18                  	// #24
  4179b0:	ldr	x13, [x8, #56]
  4179b4:	cmp	x13, x0
  4179b8:	b.le	4179d4 <error@@Base+0x2610>
  4179bc:	ldr	x14, [x8, #24]
  4179c0:	cbz	x14, 417a6c <error@@Base+0x26a8>
  4179c4:	ldr	x14, [x14, #56]
  4179c8:	cmp	x14, x0
  4179cc:	b.gt	4179dc <error@@Base+0x2618>
  4179d0:	b	417a6c <error@@Base+0x26a8>
  4179d4:	ldr	x14, [x8, #32]
  4179d8:	cbz	x14, 417ad0 <error@@Base+0x270c>
  4179dc:	cbz	w10, 417a04 <error@@Base+0x2640>
  4179e0:	cmp	x13, x0
  4179e4:	csel	x13, x12, x11, gt
  4179e8:	ldr	x8, [x8, x13]
  4179ec:	sub	w10, w10, #0x1
  4179f0:	str	x8, [x9, #168]
  4179f4:	ldr	x13, [x8, #56]
  4179f8:	cmp	x13, x0
  4179fc:	b.le	4179d4 <error@@Base+0x2610>
  417a00:	b	4179bc <error@@Base+0x25f8>
  417a04:	adrp	x8, 438000 <PC+0x4800>
  417a08:	ldr	x11, [x8, #160]
  417a0c:	mov	x8, xzr
  417a10:	cbz	x11, 417a4c <error@@Base+0x2688>
  417a14:	mov	x10, x11
  417a18:	ldr	x11, [x11, #48]
  417a1c:	cmp	x11, x0
  417a20:	b.gt	417a3c <error@@Base+0x2678>
  417a24:	ldr	x11, [x10, #56]
  417a28:	cmp	x11, x0
  417a2c:	b.gt	417a5c <error@@Base+0x2698>
  417a30:	ldr	x11, [x10, #16]
  417a34:	cbnz	x11, 417a10 <error@@Base+0x264c>
  417a38:	b	417a64 <error@@Base+0x26a0>
  417a3c:	ldr	x11, [x10, #8]
  417a40:	mov	x8, x10
  417a44:	cbnz	x11, 417a10 <error@@Base+0x264c>
  417a48:	b	417a68 <error@@Base+0x26a4>
  417a4c:	mov	x10, x8
  417a50:	cbnz	x8, 417ac4 <error@@Base+0x2700>
  417a54:	mov	w0, w8
  417a58:	ret
  417a5c:	mov	x8, x10
  417a60:	b	417a68 <error@@Base+0x26a4>
  417a64:	cbz	x8, 417ac4 <error@@Base+0x2700>
  417a68:	str	x8, [x9, #168]
  417a6c:	cmn	x1, #0x1
  417a70:	b.eq	417a8c <error@@Base+0x26c8>  // b.none
  417a74:	ldr	x8, [x8, #48]
  417a78:	cmp	x8, x1
  417a7c:	cset	w8, lt  // lt = tstop
  417a80:	cbz	x3, 417a54 <error@@Base+0x2690>
  417a84:	b.lt	417a90 <error@@Base+0x26cc>  // b.tstop
  417a88:	b	417a54 <error@@Base+0x2690>
  417a8c:	cbz	x3, 417ad8 <error@@Base+0x2714>
  417a90:	mov	w8, #0x1                   	// #1
  417a94:	str	w8, [x3]
  417a98:	adrp	x8, 438000 <PC+0x4800>
  417a9c:	ldr	w8, [x8, #564]
  417aa0:	cbz	w8, 417a54 <error@@Base+0x2690>
  417aa4:	adrp	x8, 438000 <PC+0x4800>
  417aa8:	ldr	w8, [x8, #64]
  417aac:	cmp	w2, #0x0
  417ab0:	cset	w9, ne  // ne = any
  417ab4:	cmp	w8, #0x0
  417ab8:	cset	w8, eq  // eq = none
  417abc:	orr	w0, w9, w8
  417ac0:	ret
  417ac4:	mov	w0, wzr
  417ac8:	str	x10, [x9, #168]
  417acc:	ret
  417ad0:	mov	w0, wzr
  417ad4:	ret
  417ad8:	mov	w8, #0x1                   	// #1
  417adc:	mov	w0, w8
  417ae0:	ret
  417ae4:	sub	sp, sp, #0x30
  417ae8:	adrp	x8, 438000 <PC+0x4800>
  417aec:	stp	x20, x19, [sp, #32]
  417af0:	ldr	x19, [x8, #144]
  417af4:	stp	x29, x30, [sp, #16]
  417af8:	add	x29, sp, #0x10
  417afc:	cbz	x19, 417b18 <error@@Base+0x2754>
  417b00:	ldp	x20, x0, [x19, #8]
  417b04:	bl	401b20 <free@plt>
  417b08:	mov	x0, x19
  417b0c:	bl	401b20 <free@plt>
  417b10:	mov	x19, x20
  417b14:	cbnz	x20, 417b00 <error@@Base+0x273c>
  417b18:	adrp	x9, 438000 <PC+0x4800>
  417b1c:	ldr	w9, [x9, #564]
  417b20:	adrp	x8, 438000 <PC+0x4800>
  417b24:	add	x8, x8, #0x40
  417b28:	movi	v0.2d, #0x0
  417b2c:	mov	x10, #0xffffffffffffffff    	// #-1
  417b30:	cmp	w9, #0x2
  417b34:	stp	q0, q0, [x8, #80]
  417b38:	stp	x10, x10, [x8, #16]
  417b3c:	str	wzr, [x8]
  417b40:	b.ne	417b7c <error@@Base+0x27b8>  // b.any
  417b44:	mov	x0, sp
  417b48:	mov	w1, wzr
  417b4c:	bl	4163f4 <error@@Base+0x1030>
  417b50:	ldr	x19, [sp]
  417b54:	cmn	x19, #0x1
  417b58:	b.eq	417b7c <error@@Base+0x27b8>  // b.none
  417b5c:	mov	w0, #0xfffffffe            	// #-2
  417b60:	bl	416194 <error@@Base+0xdd0>
  417b64:	mov	x1, x0
  417b68:	mov	w2, #0xffffffff            	// #-1
  417b6c:	mov	x0, x19
  417b70:	bl	418714 <error@@Base+0x3350>
  417b74:	mov	w0, #0x1                   	// #1
  417b78:	bl	4170e4 <error@@Base+0x1d20>
  417b7c:	ldp	x20, x19, [sp, #32]
  417b80:	ldp	x29, x30, [sp, #16]
  417b84:	add	sp, sp, #0x30
  417b88:	ret
  417b8c:	sub	sp, sp, #0x30
  417b90:	adrp	x8, 438000 <PC+0x4800>
  417b94:	ldr	w8, [x8, #68]
  417b98:	stp	x29, x30, [sp, #16]
  417b9c:	str	x19, [sp, #32]
  417ba0:	add	x29, sp, #0x10
  417ba4:	cbz	w8, 417c64 <error@@Base+0x28a0>
  417ba8:	adrp	x8, 438000 <PC+0x4800>
  417bac:	ldr	x0, [x8, #104]
  417bb0:	cbz	x0, 417bb8 <error@@Base+0x27f4>
  417bb4:	bl	401b20 <free@plt>
  417bb8:	adrp	x19, 438000 <PC+0x4800>
  417bbc:	add	x19, x19, #0x60
  417bc0:	mov	x0, x19
  417bc4:	str	xzr, [x19, #8]
  417bc8:	bl	415f00 <error@@Base+0xb3c>
  417bcc:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  417bd0:	ldr	x0, [x8, #1160]
  417bd4:	ldr	w19, [x19, #16]
  417bd8:	mov	w1, wzr
  417bdc:	bl	406520 <clear@@Base+0x295c>
  417be0:	bl	407964 <clear@@Base+0x3da0>
  417be4:	cbz	x0, 417c54 <error@@Base+0x2890>
  417be8:	mov	x1, x0
  417bec:	adrp	x0, 438000 <PC+0x4800>
  417bf0:	add	x0, x0, #0x60
  417bf4:	mov	w2, w19
  417bf8:	bl	4180f8 <error@@Base+0x2d34>
  417bfc:	tbnz	w0, #31, 417c54 <error@@Base+0x2890>
  417c00:	adrp	x8, 438000 <PC+0x4800>
  417c04:	ldr	w8, [x8, #564]
  417c08:	cmp	w8, #0x2
  417c0c:	b.ne	417c54 <error@@Base+0x2890>  // b.any
  417c10:	adrp	x8, 438000 <PC+0x4800>
  417c14:	ldr	w8, [x8, #64]
  417c18:	cbnz	w8, 417c54 <error@@Base+0x2890>
  417c1c:	mov	x0, sp
  417c20:	mov	w1, wzr
  417c24:	bl	4163f4 <error@@Base+0x1030>
  417c28:	ldr	x19, [sp]
  417c2c:	cmn	x19, #0x1
  417c30:	b.eq	417c54 <error@@Base+0x2890>  // b.none
  417c34:	mov	w0, #0xfffffffe            	// #-2
  417c38:	bl	416194 <error@@Base+0xdd0>
  417c3c:	mov	x1, x0
  417c40:	mov	w2, #0xffffffff            	// #-1
  417c44:	mov	x0, x19
  417c48:	bl	418714 <error@@Base+0x3350>
  417c4c:	mov	w0, #0x1                   	// #1
  417c50:	bl	4170e4 <error@@Base+0x1d20>
  417c54:	ldr	x19, [sp, #32]
  417c58:	ldp	x29, x30, [sp, #16]
  417c5c:	add	sp, sp, #0x30
  417c60:	ret
  417c64:	adrp	x8, 438000 <PC+0x4800>
  417c68:	ldr	w8, [x8, #432]
  417c6c:	adrp	x9, 438000 <PC+0x4800>
  417c70:	str	w8, [x9, #72]
  417c74:	ldr	x19, [sp, #32]
  417c78:	ldp	x29, x30, [sp, #16]
  417c7c:	add	sp, sp, #0x30
  417c80:	ret
  417c84:	sub	sp, sp, #0x50
  417c88:	stp	x22, x21, [sp, #48]
  417c8c:	stp	x20, x19, [sp, #64]
  417c90:	mov	w19, w2
  417c94:	mov	w21, w0
  417c98:	stp	x29, x30, [sp, #16]
  417c9c:	stp	x24, x23, [sp, #32]
  417ca0:	add	x29, sp, #0x10
  417ca4:	cbz	x1, 417da0 <error@@Base+0x29dc>
  417ca8:	ldrb	w8, [x1]
  417cac:	cbz	w8, 417da0 <error@@Base+0x29dc>
  417cb0:	adrp	x0, 438000 <PC+0x4800>
  417cb4:	add	x0, x0, #0x60
  417cb8:	mov	w2, w21
  417cbc:	bl	4180f8 <error@@Base+0x2d34>
  417cc0:	tbnz	w0, #31, 417f2c <error@@Base+0x2b68>
  417cc4:	adrp	x22, 438000 <PC+0x4800>
  417cc8:	adrp	x23, 438000 <PC+0x4800>
  417ccc:	ldr	w9, [x22, #564]
  417cd0:	ldr	w8, [x23, #456]
  417cd4:	orr	w10, w8, w9
  417cd8:	cbz	w10, 417d30 <error@@Base+0x296c>
  417cdc:	mov	w0, wzr
  417ce0:	bl	4170e4 <error@@Base+0x1d20>
  417ce4:	adrp	x8, 438000 <PC+0x4800>
  417ce8:	add	x8, x8, #0x40
  417cec:	ldr	x20, [x8, #80]
  417cf0:	str	wzr, [x8]
  417cf4:	cbz	x20, 417d10 <error@@Base+0x294c>
  417cf8:	ldp	x24, x0, [x20, #8]
  417cfc:	bl	401b20 <free@plt>
  417d00:	mov	x0, x20
  417d04:	bl	401b20 <free@plt>
  417d08:	mov	x20, x24
  417d0c:	cbnz	x24, 417cf8 <error@@Base+0x2934>
  417d10:	ldr	w9, [x22, #564]
  417d14:	ldr	w8, [x23, #456]
  417d18:	adrp	x10, 438000 <PC+0x4800>
  417d1c:	add	x10, x10, #0x50
  417d20:	movi	v0.2d, #0x0
  417d24:	mov	x11, #0xffffffffffffffff    	// #-1
  417d28:	stp	q0, q0, [x10, #64]
  417d2c:	stp	x11, x11, [x10]
  417d30:	cmp	w9, #0x2
  417d34:	b.eq	417d3c <error@@Base+0x2978>  // b.none
  417d38:	cbz	w8, 417d74 <error@@Base+0x29b0>
  417d3c:	mov	x0, sp
  417d40:	mov	w1, wzr
  417d44:	bl	4163f4 <error@@Base+0x1030>
  417d48:	ldr	x20, [sp]
  417d4c:	cmn	x20, #0x1
  417d50:	b.eq	417d74 <error@@Base+0x29b0>  // b.none
  417d54:	mov	w0, #0xfffffffe            	// #-2
  417d58:	bl	416194 <error@@Base+0xdd0>
  417d5c:	mov	x1, x0
  417d60:	mov	w2, #0xffffffff            	// #-1
  417d64:	mov	x0, x20
  417d68:	bl	418714 <error@@Base+0x3350>
  417d6c:	mov	w0, #0x1                   	// #1
  417d70:	bl	4170e4 <error@@Base+0x1d20>
  417d74:	mov	w20, w21
  417d78:	bl	416530 <error@@Base+0x116c>
  417d7c:	cbz	w0, 417e64 <error@@Base+0x2aa0>
  417d80:	tbnz	w20, #0, 417f34 <error@@Base+0x2b70>
  417d84:	bl	4046a0 <clear@@Base+0xadc>
  417d88:	cmn	x0, #0x1
  417d8c:	b.ne	418000 <error@@Base+0x2c3c>  // b.any
  417d90:	bl	404b50 <clear@@Base+0xf8c>
  417d94:	bl	4046a0 <clear@@Base+0xadc>
  417d98:	mov	w21, wzr
  417d9c:	b	417fe4 <error@@Base+0x2c20>
  417da0:	adrp	x8, 438000 <PC+0x4800>
  417da4:	ldrb	w8, [x8, #113]
  417da8:	orr	w20, w21, #0x4000
  417dac:	tbnz	w8, #4, 417dc4 <error@@Base+0x2a00>
  417db0:	adrp	x8, 438000 <PC+0x4800>
  417db4:	ldr	x0, [x8, #96]
  417db8:	bl	415fa0 <error@@Base+0xbdc>
  417dbc:	cbnz	w0, 417e88 <error@@Base+0x2ac4>
  417dc0:	b	417dd0 <error@@Base+0x2a0c>
  417dc4:	adrp	x8, 438000 <PC+0x4800>
  417dc8:	ldr	x8, [x8, #104]
  417dcc:	cbz	x8, 417e88 <error@@Base+0x2ac4>
  417dd0:	adrp	x8, 438000 <PC+0x4800>
  417dd4:	ldr	w8, [x8, #112]
  417dd8:	eor	w8, w8, w21
  417ddc:	tbnz	w8, #12, 417f10 <error@@Base+0x2b4c>
  417de0:	adrp	x21, 438000 <PC+0x4800>
  417de4:	ldr	w8, [x21, #564]
  417de8:	cmp	w8, #0x1
  417dec:	b.eq	417dfc <error@@Base+0x2a38>  // b.none
  417df0:	adrp	x9, 438000 <PC+0x4800>
  417df4:	ldr	w9, [x9, #456]
  417df8:	cbz	w9, 417e08 <error@@Base+0x2a44>
  417dfc:	mov	w0, wzr
  417e00:	bl	4170e4 <error@@Base+0x1d20>
  417e04:	ldr	w8, [x21, #564]
  417e08:	cmp	w8, #0x2
  417e0c:	adrp	x22, 438000 <PC+0x4800>
  417e10:	b.ne	417e58 <error@@Base+0x2a94>  // b.any
  417e14:	ldr	w8, [x22, #64]
  417e18:	cbz	w8, 417e58 <error@@Base+0x2a94>
  417e1c:	mov	x0, sp
  417e20:	mov	w1, wzr
  417e24:	str	wzr, [x22, #64]
  417e28:	bl	4163f4 <error@@Base+0x1030>
  417e2c:	ldr	x21, [sp]
  417e30:	cmn	x21, #0x1
  417e34:	b.eq	417e58 <error@@Base+0x2a94>  // b.none
  417e38:	mov	w0, #0xfffffffe            	// #-2
  417e3c:	bl	416194 <error@@Base+0xdd0>
  417e40:	mov	x1, x0
  417e44:	mov	w2, #0xffffffff            	// #-1
  417e48:	mov	x0, x21
  417e4c:	bl	418714 <error@@Base+0x3350>
  417e50:	mov	w0, #0x1                   	// #1
  417e54:	bl	4170e4 <error@@Base+0x1d20>
  417e58:	str	wzr, [x22, #64]
  417e5c:	bl	416530 <error@@Base+0x116c>
  417e60:	cbnz	w0, 417d80 <error@@Base+0x29bc>
  417e64:	adrp	x8, 438000 <PC+0x4800>
  417e68:	ldr	w8, [x8, #540]
  417e6c:	cmp	w8, #0x2
  417e70:	b.eq	417f3c <error@@Base+0x2b78>  // b.none
  417e74:	cmp	w8, #0x1
  417e78:	b.ne	417f54 <error@@Base+0x2b90>  // b.any
  417e7c:	tbnz	w20, #0, 417f84 <error@@Base+0x2bc0>
  417e80:	mov	w21, wzr
  417e84:	b	417ff4 <error@@Base+0x2c30>
  417e88:	adrp	x8, 432000 <winch@@Base+0x18d5c>
  417e8c:	ldr	x0, [x8, #1160]
  417e90:	mov	w1, wzr
  417e94:	bl	406520 <clear@@Base+0x295c>
  417e98:	bl	407964 <clear@@Base+0x3da0>
  417e9c:	cbz	x0, 417f1c <error@@Base+0x2b58>
  417ea0:	mov	x1, x0
  417ea4:	adrp	x0, 438000 <PC+0x4800>
  417ea8:	add	x0, x0, #0x60
  417eac:	mov	w2, w20
  417eb0:	bl	4180f8 <error@@Base+0x2d34>
  417eb4:	tbnz	w0, #31, 417f1c <error@@Base+0x2b58>
  417eb8:	adrp	x8, 438000 <PC+0x4800>
  417ebc:	ldr	w8, [x8, #564]
  417ec0:	cmp	w8, #0x2
  417ec4:	b.ne	417dd0 <error@@Base+0x2a0c>  // b.any
  417ec8:	adrp	x8, 438000 <PC+0x4800>
  417ecc:	ldr	w8, [x8, #64]
  417ed0:	cbnz	w8, 417dd0 <error@@Base+0x2a0c>
  417ed4:	mov	x0, sp
  417ed8:	mov	w1, wzr
  417edc:	bl	4163f4 <error@@Base+0x1030>
  417ee0:	ldr	x22, [sp]
  417ee4:	cmn	x22, #0x1
  417ee8:	b.eq	417dd0 <error@@Base+0x2a0c>  // b.none
  417eec:	mov	w0, #0xfffffffe            	// #-2
  417ef0:	bl	416194 <error@@Base+0xdd0>
  417ef4:	mov	x1, x0
  417ef8:	mov	w2, #0xffffffff            	// #-1
  417efc:	mov	x0, x22
  417f00:	bl	418714 <error@@Base+0x3350>
  417f04:	mov	w0, #0x1                   	// #1
  417f08:	bl	4170e4 <error@@Base+0x1d20>
  417f0c:	b	417dd0 <error@@Base+0x2a0c>
  417f10:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  417f14:	add	x0, x0, #0xa9c
  417f18:	b	417f24 <error@@Base+0x2b60>
  417f1c:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  417f20:	add	x0, x0, #0xa7d
  417f24:	mov	x1, xzr
  417f28:	bl	4153c4 <error@@Base>
  417f2c:	mov	w19, #0xffffffff            	// #-1
  417f30:	b	4180a0 <error@@Base+0x2cdc>
  417f34:	mov	x0, xzr
  417f38:	b	418000 <error@@Base+0x2c3c>
  417f3c:	tbnz	w20, #14, 417f54 <error@@Base+0x2b90>
  417f40:	tbnz	w20, #0, 417fa4 <error@@Base+0x2be0>
  417f44:	adrp	x8, 438000 <PC+0x4800>
  417f48:	ldr	w8, [x8, #312]
  417f4c:	sub	w21, w8, #0x1
  417f50:	b	417ff4 <error@@Base+0x2c30>
  417f54:	adrp	x8, 438000 <PC+0x4800>
  417f58:	ldr	w0, [x8, #492]
  417f5c:	bl	4165bc <error@@Base+0x11f8>
  417f60:	mov	w21, w0
  417f64:	bl	416194 <error@@Base+0xdd0>
  417f68:	tbz	w20, #0, 417fe4 <error@@Base+0x2c20>
  417f6c:	mov	x1, xzr
  417f70:	mov	x2, xzr
  417f74:	bl	410f50 <clear@@Base+0xd38c>
  417f78:	cmn	x0, #0x1
  417f7c:	b.ne	418000 <error@@Base+0x2c3c>  // b.any
  417f80:	b	417fb8 <error@@Base+0x2bf4>
  417f84:	adrp	x8, 438000 <PC+0x4800>
  417f88:	ldr	w8, [x8, #312]
  417f8c:	sub	w21, w8, #0x1
  417f90:	mov	w0, w21
  417f94:	bl	416194 <error@@Base+0xdd0>
  417f98:	cmn	x0, #0x1
  417f9c:	b.ne	418000 <error@@Base+0x2c3c>  // b.any
  417fa0:	b	417fb8 <error@@Base+0x2bf4>
  417fa4:	mov	w21, wzr
  417fa8:	mov	w0, w21
  417fac:	bl	416194 <error@@Base+0xdd0>
  417fb0:	cmn	x0, #0x1
  417fb4:	b.ne	418000 <error@@Base+0x2c3c>  // b.any
  417fb8:	add	w21, w21, #0x1
  417fbc:	adrp	x22, 438000 <PC+0x4800>
  417fc0:	ldr	w8, [x22, #312]
  417fc4:	cmp	w21, w8
  417fc8:	b.ge	4180bc <error@@Base+0x2cf8>  // b.tcont
  417fcc:	mov	w0, w21
  417fd0:	bl	416194 <error@@Base+0xdd0>
  417fd4:	cmn	x0, #0x1
  417fd8:	add	w21, w21, #0x1
  417fdc:	b.eq	417fc0 <error@@Base+0x2bfc>  // b.none
  417fe0:	b	418000 <error@@Base+0x2c3c>
  417fe4:	cmn	x0, #0x1
  417fe8:	b.ne	418000 <error@@Base+0x2c3c>  // b.any
  417fec:	subs	w21, w21, #0x1
  417ff0:	b.lt	4180bc <error@@Base+0x2cf8>  // b.tstop
  417ff4:	mov	w0, w21
  417ff8:	bl	416194 <error@@Base+0xdd0>
  417ffc:	b	417fe4 <error@@Base+0x2c20>
  418000:	mov	x5, sp
  418004:	mov	x1, #0xffffffffffffffff    	// #-1
  418008:	mov	w4, #0xffffffff            	// #-1
  41800c:	mov	w2, w20
  418010:	mov	w3, w19
  418014:	mov	x6, xzr
  418018:	str	x0, [sp]
  41801c:	bl	418238 <error@@Base+0x2e74>
  418020:	cbz	w0, 418064 <error@@Base+0x2ca0>
  418024:	adrp	x8, 438000 <PC+0x4800>
  418028:	ldr	w8, [x8, #564]
  41802c:	adrp	x9, 438000 <PC+0x4800>
  418030:	ldr	w9, [x9, #456]
  418034:	mov	w19, w0
  418038:	cmp	w8, #0x1
  41803c:	cset	w8, eq  // eq = none
  418040:	cmp	w9, #0x0
  418044:	cset	w9, ne  // ne = any
  418048:	cmp	w0, #0x1
  41804c:	b.lt	4180a0 <error@@Base+0x2cdc>  // b.tstop
  418050:	orr	w8, w8, w9
  418054:	cbz	w8, 4180a0 <error@@Base+0x2cdc>
  418058:	mov	w0, #0x1                   	// #1
  41805c:	bl	4170e4 <error@@Base+0x1d20>
  418060:	b	4180a0 <error@@Base+0x2cdc>
  418064:	tbnz	w20, #2, 418078 <error@@Base+0x2cb4>
  418068:	adrp	x8, 438000 <PC+0x4800>
  41806c:	ldr	x0, [sp]
  418070:	ldr	w1, [x8, #492]
  418074:	bl	40edf4 <clear@@Base+0xb230>
  418078:	adrp	x8, 438000 <PC+0x4800>
  41807c:	ldr	w8, [x8, #564]
  418080:	cmp	w8, #0x1
  418084:	b.eq	418094 <error@@Base+0x2cd0>  // b.none
  418088:	adrp	x8, 438000 <PC+0x4800>
  41808c:	ldr	w8, [x8, #456]
  418090:	cbz	w8, 41809c <error@@Base+0x2cd8>
  418094:	mov	w0, #0x1                   	// #1
  418098:	bl	4170e4 <error@@Base+0x1d20>
  41809c:	mov	w19, wzr
  4180a0:	mov	w0, w19
  4180a4:	ldp	x20, x19, [sp, #64]
  4180a8:	ldp	x22, x21, [sp, #48]
  4180ac:	ldp	x24, x23, [sp, #32]
  4180b0:	ldp	x29, x30, [sp, #16]
  4180b4:	add	sp, sp, #0x50
  4180b8:	ret
  4180bc:	mov	x8, #0xffffffffffffffff    	// #-1
  4180c0:	str	x8, [sp]
  4180c4:	tbnz	w20, #9, 4180a0 <error@@Base+0x2cdc>
  4180c8:	adrp	x8, 438000 <PC+0x4800>
  4180cc:	ldr	w8, [x8, #564]
  4180d0:	cmp	w8, #0x1
  4180d4:	b.eq	4180e4 <error@@Base+0x2d20>  // b.none
  4180d8:	adrp	x8, 438000 <PC+0x4800>
  4180dc:	ldr	w8, [x8, #456]
  4180e0:	cbz	w8, 4180ec <error@@Base+0x2d28>
  4180e4:	mov	w0, #0x1                   	// #1
  4180e8:	bl	4170e4 <error@@Base+0x1d20>
  4180ec:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  4180f0:	add	x0, x0, #0xabb
  4180f4:	b	417f24 <error@@Base+0x2b60>
  4180f8:	stp	x29, x30, [sp, #-48]!
  4180fc:	str	x21, [sp, #16]
  418100:	stp	x20, x19, [sp, #32]
  418104:	mov	w20, w2
  418108:	mov	x19, x1
  41810c:	mov	x21, x0
  418110:	mov	x29, sp
  418114:	cbz	x1, 418140 <error@@Base+0x2d7c>
  418118:	mov	x0, x19
  41811c:	mov	w1, w20
  418120:	mov	x2, x21
  418124:	bl	415df8 <error@@Base+0xa34>
  418128:	tbz	w0, #31, 418144 <error@@Base+0x2d80>
  41812c:	mov	w0, #0xffffffff            	// #-1
  418130:	ldp	x20, x19, [sp, #32]
  418134:	ldr	x21, [sp, #16]
  418138:	ldp	x29, x30, [sp], #48
  41813c:	ret
  418140:	str	xzr, [x21]
  418144:	ldr	x0, [x21, #8]
  418148:	cbz	x0, 418150 <error@@Base+0x2d8c>
  41814c:	bl	401b20 <free@plt>
  418150:	str	xzr, [x21, #8]
  418154:	cbz	x19, 4181c0 <error@@Base+0x2dfc>
  418158:	mov	x0, x19
  41815c:	bl	401830 <strlen@plt>
  418160:	add	w1, w0, #0x1
  418164:	mov	w0, #0x1                   	// #1
  418168:	bl	402244 <setlocale@plt+0x584>
  41816c:	mov	x1, x19
  418170:	str	x0, [x21, #8]
  418174:	bl	401b50 <strcpy@plt>
  418178:	mov	x0, x19
  41817c:	str	w20, [x21, #16]
  418180:	str	x19, [x29, #24]
  418184:	bl	401830 <strlen@plt>
  418188:	cmp	x0, #0x1
  41818c:	b.lt	418200 <error@@Base+0x2e3c>  // b.tstop
  418190:	add	x19, x19, x0
  418194:	mov	w20, #0x1                   	// #1
  418198:	add	x0, x29, #0x18
  41819c:	mov	w1, #0x1                   	// #1
  4181a0:	mov	x2, x19
  4181a4:	bl	405f30 <clear@@Base+0x236c>
  4181a8:	bl	401b90 <iswupper@plt>
  4181ac:	cbnz	w0, 418204 <error@@Base+0x2e40>
  4181b0:	ldr	x8, [x29, #24]
  4181b4:	cmp	x8, x19
  4181b8:	b.cc	418198 <error@@Base+0x2dd4>  // b.lo, b.ul, b.last
  4181bc:	b	418200 <error@@Base+0x2e3c>
  4181c0:	mov	x0, xzr
  4181c4:	str	w20, [x21, #16]
  4181c8:	str	xzr, [x29, #24]
  4181cc:	bl	401830 <strlen@plt>
  4181d0:	cbz	x0, 418200 <error@@Base+0x2e3c>
  4181d4:	mov	x19, x0
  4181d8:	mov	w20, #0x1                   	// #1
  4181dc:	add	x0, x29, #0x18
  4181e0:	mov	w1, #0x1                   	// #1
  4181e4:	mov	x2, x19
  4181e8:	bl	405f30 <clear@@Base+0x236c>
  4181ec:	bl	401b90 <iswupper@plt>
  4181f0:	cbnz	w0, 418204 <error@@Base+0x2e40>
  4181f4:	ldr	x8, [x29, #24]
  4181f8:	cmp	x8, x19
  4181fc:	b.cc	4181dc <error@@Base+0x2e18>  // b.lo, b.ul, b.last
  418200:	mov	w20, wzr
  418204:	adrp	x8, 438000 <PC+0x4800>
  418208:	ldr	w8, [x8, #432]
  41820c:	adrp	x9, 438000 <PC+0x4800>
  418210:	mov	w0, wzr
  418214:	add	x9, x9, #0x44
  418218:	cmp	w8, #0x2
  41821c:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  418220:	csel	w8, wzr, w8, ne  // ne = any
  418224:	stp	w20, w8, [x9]
  418228:	ldp	x20, x19, [sp, #32]
  41822c:	ldr	x21, [sp, #16]
  418230:	ldp	x29, x30, [sp], #48
  418234:	ret
  418238:	sub	sp, sp, #0xb0
  41823c:	stp	x29, x30, [sp, #80]
  418240:	stp	x28, x27, [sp, #96]
  418244:	stp	x26, x25, [sp, #112]
  418248:	stp	x24, x23, [sp, #128]
  41824c:	stp	x22, x21, [sp, #144]
  418250:	stp	x20, x19, [sp, #160]
  418254:	add	x29, sp, #0x50
  418258:	mov	x21, x6
  41825c:	mov	x19, x5
  418260:	mov	w22, w4
  418264:	mov	w20, w3
  418268:	mov	w28, w2
  41826c:	mov	x24, x1
  418270:	mov	x27, x0
  418274:	bl	411b7c <clear@@Base+0xdfb8>
  418278:	adrp	x26, 438000 <PC+0x4800>
  41827c:	ldrb	w8, [x26, #624]
  418280:	tst	w8, #0x3
  418284:	b.eq	4182ac <error@@Base+0x2ee8>  // b.none
  418288:	mov	w0, #0xffffffff            	// #-1
  41828c:	ldp	x20, x19, [sp, #160]
  418290:	ldp	x22, x21, [sp, #144]
  418294:	ldp	x24, x23, [sp, #128]
  418298:	ldp	x26, x25, [sp, #112]
  41829c:	ldp	x28, x27, [sp, #96]
  4182a0:	ldp	x29, x30, [sp, #80]
  4182a4:	add	sp, sp, #0xb0
  4182a8:	ret
  4182ac:	mov	x25, x0
  4182b0:	stp	x19, x21, [sp, #8]
  4182b4:	adrp	x21, 438000 <PC+0x4800>
  4182b8:	str	w20, [sp, #28]
  4182bc:	mov	x19, x27
  4182c0:	cmn	x24, #0x1
  4182c4:	cset	w8, ne  // ne = any
  4182c8:	cmp	x19, x24
  4182cc:	cset	w9, ge  // ge = tcont
  4182d0:	cbz	w22, 418668 <error@@Base+0x32a4>
  4182d4:	and	w8, w8, w9
  4182d8:	cbnz	w8, 418668 <error@@Base+0x32a4>
  4182dc:	cmp	w22, #0x0
  4182e0:	cset	w20, gt
  4182e4:	mov	w23, w28
  4182e8:	sub	x1, x29, #0x8
  4182ec:	sub	x2, x29, #0xc
  4182f0:	mov	x0, x19
  4182f4:	tbnz	w28, #0, 41830c <error@@Base+0x2f48>
  4182f8:	bl	411104 <clear@@Base+0xd540>
  4182fc:	mov	x27, x0
  418300:	mov	x8, #0xffffffffffffffff    	// #-1
  418304:	mov	x28, x0
  418308:	b	41831c <error@@Base+0x2f58>
  41830c:	bl	410f50 <clear@@Base+0xd38c>
  418310:	mov	x27, x0
  418314:	mov	w8, #0x1                   	// #1
  418318:	mov	x28, x19
  41831c:	add	x8, x25, x8
  418320:	cmp	x25, #0x0
  418324:	csel	x25, xzr, x8, eq  // eq = none
  418328:	cmn	x27, #0x1
  41832c:	b.eq	418668 <error@@Base+0x32a4>  // b.none
  418330:	adrp	x8, 438000 <PC+0x4800>
  418334:	ldr	w8, [x8, #436]
  418338:	sub	w22, w22, w20
  41833c:	cbz	w8, 41835c <error@@Base+0x2f98>
  418340:	subs	w8, w27, w19
  418344:	cneg	w8, w8, mi  // mi = first
  418348:	cmp	w8, #0x801
  41834c:	b.lt	41835c <error@@Base+0x2f98>  // b.tstop
  418350:	mov	x0, x25
  418354:	mov	x1, x27
  418358:	bl	411a14 <clear@@Base+0xde50>
  41835c:	bl	4051e0 <clear@@Base+0x161c>
  418360:	mov	w12, #0x20                  	// #32
  418364:	mov	w13, #0x18                  	// #24
  418368:	tbnz	w0, #3, 418444 <error@@Base+0x3080>
  41836c:	ldr	x8, [x21, #200]
  418370:	cbz	x8, 4183cc <error@@Base+0x3008>
  418374:	mov	w9, #0x2                   	// #2
  418378:	ldr	x10, [x8, #56]
  41837c:	cmp	x10, x28
  418380:	b.gt	418390 <error@@Base+0x2fcc>
  418384:	ldr	x11, [x8, #32]
  418388:	cbnz	x11, 4183a4 <error@@Base+0x2fe0>
  41838c:	b	418444 <error@@Base+0x3080>
  418390:	ldr	x11, [x8, #24]
  418394:	cbz	x11, 418430 <error@@Base+0x306c>
  418398:	ldr	x11, [x11, #56]
  41839c:	cmp	x11, x28
  4183a0:	b.le	418430 <error@@Base+0x306c>
  4183a4:	cbz	w9, 4183cc <error@@Base+0x3008>
  4183a8:	cmp	x10, x28
  4183ac:	csel	x10, x13, x12, gt
  4183b0:	ldr	x8, [x8, x10]
  4183b4:	sub	w9, w9, #0x1
  4183b8:	str	x8, [x21, #200]
  4183bc:	ldr	x10, [x8, #56]
  4183c0:	cmp	x10, x28
  4183c4:	b.le	418384 <error@@Base+0x2fc0>
  4183c8:	b	418390 <error@@Base+0x2fcc>
  4183cc:	adrp	x8, 438000 <PC+0x4800>
  4183d0:	ldr	x10, [x8, #192]
  4183d4:	mov	x8, xzr
  4183d8:	cbz	x10, 418414 <error@@Base+0x3050>
  4183dc:	mov	x9, x10
  4183e0:	ldr	x10, [x10, #48]
  4183e4:	cmp	x10, x28
  4183e8:	b.gt	418404 <error@@Base+0x3040>
  4183ec:	ldr	x10, [x9, #56]
  4183f0:	cmp	x10, x28
  4183f4:	b.gt	418420 <error@@Base+0x305c>
  4183f8:	ldr	x10, [x9, #16]
  4183fc:	cbnz	x10, 4183d8 <error@@Base+0x3014>
  418400:	b	418428 <error@@Base+0x3064>
  418404:	ldr	x10, [x9, #8]
  418408:	mov	x8, x9
  41840c:	cbnz	x10, 4183d8 <error@@Base+0x3014>
  418410:	b	41842c <error@@Base+0x3068>
  418414:	mov	x9, x8
  418418:	cbnz	x8, 418440 <error@@Base+0x307c>
  41841c:	b	418444 <error@@Base+0x3080>
  418420:	mov	x8, x9
  418424:	b	41842c <error@@Base+0x3068>
  418428:	cbz	x8, 418440 <error@@Base+0x307c>
  41842c:	str	x8, [x21, #200]
  418430:	ldr	x8, [x8, #48]
  418434:	cmp	x8, x28
  418438:	b.gt	418444 <error@@Base+0x3080>
  41843c:	b	418598 <error@@Base+0x31d4>
  418440:	str	x9, [x21, #200]
  418444:	adrp	x8, 438000 <PC+0x4800>
  418448:	ldr	w9, [x8, #72]
  41844c:	adrp	x8, 438000 <PC+0x4800>
  418450:	ldr	w8, [x8, #524]
  418454:	cbnz	w9, 41846c <error@@Base+0x30a8>
  418458:	cbz	w8, 41846c <error@@Base+0x30a8>
  41845c:	cmp	w8, #0x2
  418460:	cset	w8, ne  // ne = any
  418464:	lsl	w8, w8, #2
  418468:	b	41848c <error@@Base+0x30c8>
  41846c:	cmp	w9, #0x0
  418470:	cset	w9, ne  // ne = any
  418474:	cmp	w8, #0x0
  418478:	orr	w10, w9, #0x2
  41847c:	csel	w9, w10, w9, eq  // eq = none
  418480:	orr	w10, w9, #0x4
  418484:	cmp	w8, #0x2
  418488:	csel	w8, w9, w10, eq  // eq = none
  41848c:	adrp	x9, 438000 <PC+0x4800>
  418490:	ldr	w9, [x9, #528]
  418494:	ldur	w0, [x29, #-12]
  418498:	orr	w10, w8, #0x8
  41849c:	cmp	w9, #0x2
  4184a0:	csel	w20, w10, w8, eq  // eq = none
  4184a4:	mov	w1, w20
  4184a8:	bl	40a9fc <clear@@Base+0x6e38>
  4184ac:	mov	w19, w0
  4184b0:	mov	w0, #0x1                   	// #1
  4184b4:	mov	w1, w19
  4184b8:	bl	402244 <setlocale@plt+0x584>
  4184bc:	mov	x21, x0
  4184c0:	mov	w0, w19
  4184c4:	bl	40aa18 <clear@@Base+0x6e54>
  4184c8:	ldur	x1, [x29, #-8]
  4184cc:	mov	x19, x0
  4184d0:	sub	x3, x29, #0xc
  4184d4:	mov	x0, x21
  4184d8:	mov	x2, x19
  4184dc:	mov	w4, w20
  4184e0:	bl	40aa64 <clear@@Base+0x6ea0>
  4184e4:	adrp	x8, 438000 <PC+0x4800>
  4184e8:	add	x8, x8, #0x50
  4184ec:	ldr	x8, [x8]
  4184f0:	cmp	x28, x8
  4184f4:	b.ge	418518 <error@@Base+0x3154>  // b.tcont
  4184f8:	adrp	x8, 438000 <PC+0x4800>
  4184fc:	add	x8, x8, #0x50
  418500:	ldr	x8, [x8, #8]
  418504:	cmp	x28, x8
  418508:	b.lt	418518 <error@@Base+0x3154>  // b.tstop
  41850c:	tbnz	w23, #4, 418518 <error@@Base+0x3154>
  418510:	cmn	x8, #0x1
  418514:	b.ne	4185b0 <error@@Base+0x31ec>  // b.any
  418518:	adrp	x8, 438000 <PC+0x4800>
  41851c:	ldrb	w8, [x8, #137]
  418520:	tbnz	w8, #4, 418538 <error@@Base+0x3174>
  418524:	adrp	x8, 438000 <PC+0x4800>
  418528:	ldr	x0, [x8, #120]
  41852c:	bl	415fa0 <error@@Base+0xbdc>
  418530:	cbz	w0, 418544 <error@@Base+0x3180>
  418534:	b	4185b0 <error@@Base+0x31ec>
  418538:	adrp	x8, 438000 <PC+0x4800>
  41853c:	ldr	x8, [x8, #128]
  418540:	cbz	x8, 4185b0 <error@@Base+0x31ec>
  418544:	adrp	x8, 438000 <PC+0x4800>
  418548:	add	x8, x8, #0x78
  41854c:	ldp	x0, x1, [x8]
  418550:	ldur	w3, [x29, #-12]
  418554:	ldr	w7, [x8, #16]
  418558:	sub	x4, x29, #0x18
  41855c:	sub	x5, x29, #0x20
  418560:	mov	x2, x21
  418564:	mov	w6, wzr
  418568:	bl	415fac <error@@Base+0xbe8>
  41856c:	cbz	w0, 4185b0 <error@@Base+0x31ec>
  418570:	adrp	x0, 438000 <PC+0x4800>
  418574:	add	x1, sp, #0x20
  418578:	add	x0, x0, #0xb0
  41857c:	stp	x28, x27, [sp, #32]
  418580:	bl	418d10 <error@@Base+0x394c>
  418584:	mov	x0, x21
  418588:	bl	401b20 <free@plt>
  41858c:	mov	x0, x19
  418590:	bl	401b20 <free@plt>
  418594:	adrp	x21, 438000 <PC+0x4800>
  418598:	ldrb	w8, [x26, #624]
  41859c:	mov	x19, x27
  4185a0:	mov	w28, w23
  4185a4:	tst	w8, #0x3
  4185a8:	b.eq	4182c0 <error@@Base+0x2efc>  // b.none
  4185ac:	b	418288 <error@@Base+0x2ec4>
  4185b0:	adrp	x8, 438000 <PC+0x4800>
  4185b4:	ldrb	w8, [x8, #113]
  4185b8:	tbnz	w8, #4, 4185d0 <error@@Base+0x320c>
  4185bc:	adrp	x8, 438000 <PC+0x4800>
  4185c0:	ldr	x0, [x8, #96]
  4185c4:	bl	415fa0 <error@@Base+0xbdc>
  4185c8:	cbnz	w0, 41863c <error@@Base+0x3278>
  4185cc:	b	4185dc <error@@Base+0x3218>
  4185d0:	adrp	x8, 438000 <PC+0x4800>
  4185d4:	ldr	x8, [x8, #104]
  4185d8:	cbz	x8, 41863c <error@@Base+0x3278>
  4185dc:	adrp	x8, 438000 <PC+0x4800>
  4185e0:	add	x8, x8, #0x60
  4185e4:	ldp	x0, x1, [x8]
  4185e8:	ldur	w3, [x29, #-12]
  4185ec:	sub	x4, x29, #0x18
  4185f0:	sub	x5, x29, #0x20
  4185f4:	mov	x2, x21
  4185f8:	mov	w6, wzr
  4185fc:	mov	w7, w23
  418600:	mov	w20, w23
  418604:	bl	415fac <error@@Base+0xbe8>
  418608:	cbz	w0, 41863c <error@@Base+0x3278>
  41860c:	tbz	w20, #4, 41862c <error@@Base+0x3268>
  418610:	ldur	w2, [x29, #-12]
  418614:	ldp	x5, x4, [x29, #-32]
  418618:	mov	x0, x28
  41861c:	mov	x1, x21
  418620:	mov	x3, x19
  418624:	bl	41913c <error@@Base+0x3d78>
  418628:	b	41863c <error@@Base+0x3278>
  41862c:	ldr	w8, [sp, #28]
  418630:	subs	w8, w8, #0x1
  418634:	str	w8, [sp, #28]
  418638:	b.le	418684 <error@@Base+0x32c0>
  41863c:	mov	x0, x21
  418640:	bl	401b20 <free@plt>
  418644:	mov	x0, x19
  418648:	bl	401b20 <free@plt>
  41864c:	ldrb	w8, [x26, #624]
  418650:	mov	w0, #0xffffffff            	// #-1
  418654:	mov	w28, w23
  418658:	adrp	x21, 438000 <PC+0x4800>
  41865c:	tst	w8, #0x3
  418660:	b.eq	4182bc <error@@Base+0x2ef8>  // b.none
  418664:	b	41828c <error@@Base+0x2ec8>
  418668:	ldr	x8, [sp, #16]
  41866c:	cbz	x8, 41867c <error@@Base+0x32b8>
  418670:	ldr	w0, [sp, #28]
  418674:	str	x19, [x8]
  418678:	b	41828c <error@@Base+0x2ec8>
  41867c:	ldr	w0, [sp, #28]
  418680:	b	41828c <error@@Base+0x2ec8>
  418684:	adrp	x8, 438000 <PC+0x4800>
  418688:	ldr	w8, [x8, #564]
  41868c:	cmp	w8, #0x1
  418690:	b.ne	4186e8 <error@@Base+0x3324>  // b.any
  418694:	adrp	x8, 438000 <PC+0x4800>
  418698:	ldr	x20, [x8, #144]
  41869c:	cbz	x20, 4186b8 <error@@Base+0x32f4>
  4186a0:	ldp	x22, x0, [x20, #8]
  4186a4:	bl	401b20 <free@plt>
  4186a8:	mov	x0, x20
  4186ac:	bl	401b20 <free@plt>
  4186b0:	mov	x20, x22
  4186b4:	cbnz	x22, 4186a0 <error@@Base+0x32dc>
  4186b8:	ldur	w2, [x29, #-12]
  4186bc:	ldp	x5, x4, [x29, #-32]
  4186c0:	adrp	x9, 438000 <PC+0x4800>
  4186c4:	movi	v0.2d, #0x0
  4186c8:	add	x9, x9, #0x50
  4186cc:	mov	x8, #0xffffffffffffffff    	// #-1
  4186d0:	mov	x0, x28
  4186d4:	mov	x1, x21
  4186d8:	mov	x3, x19
  4186dc:	stp	q0, q0, [x9, #64]
  4186e0:	stp	x8, x8, [x9]
  4186e4:	bl	41913c <error@@Base+0x3d78>
  4186e8:	mov	x0, x21
  4186ec:	bl	401b20 <free@plt>
  4186f0:	mov	x0, x19
  4186f4:	bl	401b20 <free@plt>
  4186f8:	ldr	x8, [sp, #8]
  4186fc:	cbz	x8, 41870c <error@@Base+0x3348>
  418700:	mov	w0, wzr
  418704:	str	x28, [x8]
  418708:	b	41828c <error@@Base+0x2ec8>
  41870c:	mov	w0, wzr
  418710:	b	41828c <error@@Base+0x2ec8>
  418714:	sub	sp, sp, #0x70
  418718:	stp	x26, x25, [sp, #48]
  41871c:	adrp	x25, 438000 <PC+0x4800>
  418720:	add	x25, x25, #0x50
  418724:	stp	x24, x23, [sp, #64]
  418728:	stp	x20, x19, [sp, #96]
  41872c:	ldrb	w8, [x25, #33]
  418730:	ldp	x19, x24, [x25]
  418734:	stp	x22, x21, [sp, #80]
  418738:	mov	w22, w2
  41873c:	mov	x20, x1
  418740:	mov	x21, x0
  418744:	stp	x29, x30, [sp, #16]
  418748:	stp	x28, x27, [sp, #32]
  41874c:	add	x29, sp, #0x10
  418750:	tbnz	w8, #4, 418768 <error@@Base+0x33a4>
  418754:	adrp	x8, 438000 <PC+0x4800>
  418758:	ldr	x0, [x8, #96]
  41875c:	bl	415fa0 <error@@Base+0xbdc>
  418760:	cbnz	w0, 4187cc <error@@Base+0x3408>
  418764:	b	418774 <error@@Base+0x33b0>
  418768:	adrp	x8, 438000 <PC+0x4800>
  41876c:	ldr	x8, [x8, #104]
  418770:	cbz	x8, 4187cc <error@@Base+0x3408>
  418774:	add	x0, x21, #0x1
  418778:	mov	x1, xzr
  41877c:	mov	x2, xzr
  418780:	bl	411104 <clear@@Base+0xd540>
  418784:	mov	x23, x0
  418788:	tbnz	w22, #31, 4187f4 <error@@Base+0x3430>
  41878c:	mov	x21, x23
  418790:	cbz	w22, 4187b8 <error@@Base+0x33f4>
  418794:	mov	w26, w22
  418798:	mov	x21, x23
  41879c:	mov	x0, x21
  4187a0:	mov	x1, xzr
  4187a4:	mov	x2, xzr
  4187a8:	bl	410f50 <clear@@Base+0xd38c>
  4187ac:	subs	w26, w26, #0x1
  4187b0:	mov	x21, x0
  4187b4:	b.ne	41879c <error@@Base+0x33d8>  // b.any
  4187b8:	adrp	x8, 438000 <PC+0x4800>
  4187bc:	ldr	x9, [x8, #88]
  4187c0:	cmn	x9, #0x1
  4187c4:	b.ne	418808 <error@@Base+0x3444>  // b.any
  4187c8:	b	418828 <error@@Base+0x3464>
  4187cc:	bl	4051e0 <clear@@Base+0x161c>
  4187d0:	tbnz	w0, #3, 4188d0 <error@@Base+0x350c>
  4187d4:	adrp	x8, 438000 <PC+0x4800>
  4187d8:	ldrb	w8, [x8, #137]
  4187dc:	tbnz	w8, #4, 418b88 <error@@Base+0x37c4>
  4187e0:	adrp	x8, 438000 <PC+0x4800>
  4187e4:	ldr	x0, [x8, #120]
  4187e8:	bl	415fa0 <error@@Base+0xbdc>
  4187ec:	cbnz	w0, 4188d0 <error@@Base+0x350c>
  4187f0:	b	418774 <error@@Base+0x33b0>
  4187f4:	mov	x21, #0xffffffffffffffff    	// #-1
  4187f8:	adrp	x8, 438000 <PC+0x4800>
  4187fc:	ldr	x9, [x8, #88]
  418800:	cmn	x9, #0x1
  418804:	b.eq	418828 <error@@Base+0x3464>  // b.none
  418808:	cmn	x20, #0x1
  41880c:	b.eq	418818 <error@@Base+0x3454>  // b.none
  418810:	cmp	x9, x20
  418814:	b.gt	418828 <error@@Base+0x3464>
  418818:	adrp	x8, 438000 <PC+0x4800>
  41881c:	ldr	x0, [x8, #80]
  418820:	cmp	x23, x0
  418824:	b.le	418ba8 <error@@Base+0x37e4>
  418828:	adrp	x8, 438000 <PC+0x4800>
  41882c:	ldr	x24, [x8, #144]
  418830:	cbz	x24, 41884c <error@@Base+0x3488>
  418834:	ldp	x26, x0, [x24, #8]
  418838:	bl	401b20 <free@plt>
  41883c:	mov	x0, x24
  418840:	bl	401b20 <free@plt>
  418844:	mov	x24, x26
  418848:	cbnz	x26, 418834 <error@@Base+0x3470>
  41884c:	ldr	x24, [x25, #96]
  418850:	movi	v0.2d, #0x0
  418854:	mov	x26, #0xffffffffffffffff    	// #-1
  418858:	stp	q0, q0, [x25, #64]
  41885c:	stp	x26, x26, [x25]
  418860:	cbz	x24, 41887c <error@@Base+0x34b8>
  418864:	ldp	x27, x0, [x24, #8]
  418868:	bl	401b20 <free@plt>
  41886c:	mov	x0, x24
  418870:	bl	401b20 <free@plt>
  418874:	mov	x24, x27
  418878:	cbnz	x27, 418864 <error@@Base+0x34a0>
  41887c:	adrp	x8, 434000 <PC+0x800>
  418880:	ldrsw	x8, [x8, #2040]
  418884:	movi	v0.2d, #0x0
  418888:	cmn	x20, #0x1
  41888c:	stp	q0, q0, [x25, #96]
  418890:	add	x8, x8, x8, lsl #1
  418894:	add	x8, x8, x20
  418898:	stp	x26, x26, [x25]
  41889c:	csinv	x8, x8, xzr, ne  // ne = any
  4188a0:	mov	x0, x23
  4188a4:	cmn	x8, #0x1
  4188a8:	mov	x9, #0xffffffffffffffff    	// #-1
  4188ac:	ccmp	x21, x9, #0x4, ne  // ne = any
  4188b0:	ccmp	x8, x21, #0x4, ne  // ne = any
  4188b4:	csel	x1, x21, x8, gt
  4188b8:	cmn	x1, #0x1
  4188bc:	b.eq	4188f0 <error@@Base+0x352c>  // b.none
  4188c0:	cmp	x1, x0
  4188c4:	b.gt	4188f0 <error@@Base+0x352c>
  4188c8:	mov	x20, x23
  4188cc:	stp	x19, x20, [x25]
  4188d0:	ldp	x20, x19, [sp, #96]
  4188d4:	ldp	x22, x21, [sp, #80]
  4188d8:	ldp	x24, x23, [sp, #64]
  4188dc:	ldp	x26, x25, [sp, #48]
  4188e0:	ldp	x28, x27, [sp, #32]
  4188e4:	ldp	x29, x30, [sp, #16]
  4188e8:	add	sp, sp, #0x70
  4188ec:	ret
  4188f0:	adrp	x8, 438000 <PC+0x4800>
  4188f4:	ldr	w8, [x8, #112]
  4188f8:	mov	w9, #0x11                  	// #17
  4188fc:	adrp	x27, 438000 <PC+0x4800>
  418900:	adrp	x24, 438000 <PC+0x4800>
  418904:	and	w8, w8, #0x1000
  418908:	mov	w26, #0x20                  	// #32
  41890c:	orr	w21, w8, w9
  418910:	mov	w28, #0x18                  	// #24
  418914:	mov	x20, x23
  418918:	adrp	x23, 438000 <PC+0x4800>
  41891c:	add	x6, sp, #0x8
  418920:	mov	w2, w21
  418924:	mov	w3, wzr
  418928:	mov	w4, w22
  41892c:	mov	x5, xzr
  418930:	bl	418238 <error@@Base+0x2e74>
  418934:	tbnz	w0, #31, 4188d0 <error@@Base+0x350c>
  418938:	ldr	x9, [x27, #80]
  41893c:	ldr	x22, [sp, #8]
  418940:	cmn	x9, #0x1
  418944:	cset	w8, eq  // eq = none
  418948:	cmp	x22, x9
  41894c:	cset	w10, gt
  418950:	orr	w10, w8, w10
  418954:	cmp	w10, #0x0
  418958:	csel	x19, x22, x19, ne  // ne = any
  41895c:	cmp	x19, x9
  418960:	cset	w9, gt
  418964:	cmp	x22, x19
  418968:	b.lt	418a70 <error@@Base+0x36ac>  // b.tstop
  41896c:	orr	w8, w8, w9
  418970:	cbz	w8, 418a70 <error@@Base+0x36ac>
  418974:	bl	4051e0 <clear@@Base+0x161c>
  418978:	tbnz	w0, #3, 418a70 <error@@Base+0x36ac>
  41897c:	ldr	x8, [x24, #200]
  418980:	cbz	x8, 4189dc <error@@Base+0x3618>
  418984:	mov	w9, #0x2                   	// #2
  418988:	ldr	x10, [x8, #56]
  41898c:	cmp	x10, x22
  418990:	b.lt	4189ac <error@@Base+0x35e8>  // b.tstop
  418994:	ldr	x11, [x8, #24]
  418998:	cbz	x11, 418a30 <error@@Base+0x366c>
  41899c:	ldr	x11, [x11, #56]
  4189a0:	cmp	x11, x22
  4189a4:	b.ge	4189b4 <error@@Base+0x35f0>  // b.tcont
  4189a8:	b	418a30 <error@@Base+0x366c>
  4189ac:	ldr	x11, [x8, #32]
  4189b0:	cbz	x11, 418a70 <error@@Base+0x36ac>
  4189b4:	cbz	w9, 4189dc <error@@Base+0x3618>
  4189b8:	cmp	x10, x22
  4189bc:	csel	x10, x28, x26, ge  // ge = tcont
  4189c0:	ldr	x8, [x8, x10]
  4189c4:	sub	w9, w9, #0x1
  4189c8:	str	x8, [x24, #200]
  4189cc:	ldr	x10, [x8, #56]
  4189d0:	cmp	x10, x22
  4189d4:	b.lt	4189ac <error@@Base+0x35e8>  // b.tstop
  4189d8:	b	418994 <error@@Base+0x35d0>
  4189dc:	ldr	x10, [x23, #192]
  4189e0:	mov	x8, xzr
  4189e4:	cbz	x10, 418a64 <error@@Base+0x36a0>
  4189e8:	mov	x9, x10
  4189ec:	ldr	x10, [x10, #48]
  4189f0:	cmp	x10, x22
  4189f4:	b.ge	418a10 <error@@Base+0x364c>  // b.tcont
  4189f8:	ldr	x10, [x9, #56]
  4189fc:	cmp	x10, x22
  418a00:	b.ge	418a20 <error@@Base+0x365c>  // b.tcont
  418a04:	ldr	x10, [x9, #16]
  418a08:	cbnz	x10, 4189e4 <error@@Base+0x3620>
  418a0c:	b	418a28 <error@@Base+0x3664>
  418a10:	ldr	x10, [x9, #8]
  418a14:	mov	x8, x9
  418a18:	cbnz	x10, 4189e4 <error@@Base+0x3620>
  418a1c:	b	418a2c <error@@Base+0x3668>
  418a20:	mov	x8, x9
  418a24:	b	418a2c <error@@Base+0x3668>
  418a28:	cbz	x8, 418a6c <error@@Base+0x36a8>
  418a2c:	str	x8, [x24, #200]
  418a30:	ldr	x8, [x8, #48]
  418a34:	cmp	x8, x22
  418a38:	b.ge	418a70 <error@@Base+0x36ac>  // b.tcont
  418a3c:	mov	x0, x19
  418a40:	mov	x1, xzr
  418a44:	mov	x2, xzr
  418a48:	bl	410f50 <clear@@Base+0xd38c>
  418a4c:	mov	x1, x0
  418a50:	cmn	x0, #0x1
  418a54:	mov	w22, #0x1                   	// #1
  418a58:	mov	x0, x19
  418a5c:	b.ne	41891c <error@@Base+0x3558>  // b.any
  418a60:	b	4188cc <error@@Base+0x3508>
  418a64:	mov	x9, x8
  418a68:	cbz	x8, 418a70 <error@@Base+0x36ac>
  418a6c:	str	x9, [x24, #200]
  418a70:	adrp	x8, 438000 <PC+0x4800>
  418a74:	ldr	x9, [x8, #88]
  418a78:	cmn	x9, #0x1
  418a7c:	cset	w8, eq  // eq = none
  418a80:	cmp	x20, x9
  418a84:	cset	w9, lt  // lt = tstop
  418a88:	cmp	x20, #0x1
  418a8c:	b.lt	4188cc <error@@Base+0x3508>  // b.tstop
  418a90:	orr	w8, w8, w9
  418a94:	cbz	w8, 4188cc <error@@Base+0x3508>
  418a98:	bl	4051e0 <clear@@Base+0x161c>
  418a9c:	tbnz	w0, #3, 4188cc <error@@Base+0x3508>
  418aa0:	ldr	x8, [x24, #200]
  418aa4:	cbz	x8, 418b00 <error@@Base+0x373c>
  418aa8:	mov	w9, #0x2                   	// #2
  418aac:	ldr	x10, [x8, #56]
  418ab0:	cmp	x10, x20
  418ab4:	b.le	418ad0 <error@@Base+0x370c>
  418ab8:	ldr	x11, [x8, #24]
  418abc:	cbz	x11, 418b54 <error@@Base+0x3790>
  418ac0:	ldr	x11, [x11, #56]
  418ac4:	cmp	x11, x20
  418ac8:	b.gt	418ad8 <error@@Base+0x3714>
  418acc:	b	418b54 <error@@Base+0x3790>
  418ad0:	ldr	x11, [x8, #32]
  418ad4:	cbz	x11, 4188cc <error@@Base+0x3508>
  418ad8:	cbz	w9, 418b00 <error@@Base+0x373c>
  418adc:	cmp	x10, x20
  418ae0:	csel	x10, x28, x26, gt
  418ae4:	ldr	x8, [x8, x10]
  418ae8:	sub	w9, w9, #0x1
  418aec:	str	x8, [x24, #200]
  418af0:	ldr	x10, [x8, #56]
  418af4:	cmp	x10, x20
  418af8:	b.le	418ad0 <error@@Base+0x370c>
  418afc:	b	418ab8 <error@@Base+0x36f4>
  418b00:	ldr	x10, [x23, #192]
  418b04:	mov	x8, xzr
  418b08:	cbz	x10, 418b98 <error@@Base+0x37d4>
  418b0c:	mov	x9, x10
  418b10:	ldr	x10, [x10, #48]
  418b14:	cmp	x10, x20
  418b18:	b.gt	418b34 <error@@Base+0x3770>
  418b1c:	ldr	x10, [x9, #56]
  418b20:	cmp	x10, x20
  418b24:	b.gt	418b44 <error@@Base+0x3780>
  418b28:	ldr	x10, [x9, #16]
  418b2c:	cbnz	x10, 418b08 <error@@Base+0x3744>
  418b30:	b	418b4c <error@@Base+0x3788>
  418b34:	ldr	x10, [x9, #8]
  418b38:	mov	x8, x9
  418b3c:	cbnz	x10, 418b08 <error@@Base+0x3744>
  418b40:	b	418b50 <error@@Base+0x378c>
  418b44:	mov	x8, x9
  418b48:	b	418b50 <error@@Base+0x378c>
  418b4c:	cbz	x8, 418ba0 <error@@Base+0x37dc>
  418b50:	str	x8, [x24, #200]
  418b54:	ldr	x8, [x8, #48]
  418b58:	cmp	x8, x20
  418b5c:	b.gt	4188cc <error@@Base+0x3508>
  418b60:	mov	x0, x20
  418b64:	mov	x1, xzr
  418b68:	mov	x2, xzr
  418b6c:	bl	411104 <clear@@Base+0xd540>
  418b70:	mov	x23, x0
  418b74:	cmn	x0, #0x1
  418b78:	mov	w22, #0x1                   	// #1
  418b7c:	mov	x1, x20
  418b80:	b.ne	418914 <error@@Base+0x3550>  // b.any
  418b84:	b	4188cc <error@@Base+0x3508>
  418b88:	adrp	x8, 438000 <PC+0x4800>
  418b8c:	ldr	x8, [x8, #128]
  418b90:	cbnz	x8, 418774 <error@@Base+0x33b0>
  418b94:	b	4188d0 <error@@Base+0x350c>
  418b98:	mov	x9, x8
  418b9c:	cbz	x8, 4188cc <error@@Base+0x3508>
  418ba0:	str	x9, [x24, #200]
  418ba4:	b	4188cc <error@@Base+0x3508>
  418ba8:	cmn	x20, #0x1
  418bac:	b.eq	418bec <error@@Base+0x3828>  // b.none
  418bb0:	cmp	x0, x20
  418bb4:	mov	x8, x9
  418bb8:	b.ge	418bcc <error@@Base+0x3808>  // b.tcont
  418bbc:	adrp	x8, 434000 <PC+0x800>
  418bc0:	ldrsw	x8, [x8, #2040]
  418bc4:	add	x8, x8, x8, lsl #1
  418bc8:	add	x8, x8, x20
  418bcc:	cmp	x23, x9
  418bd0:	b.ge	418bf8 <error@@Base+0x3834>  // b.tcont
  418bd4:	adrp	x9, 434000 <PC+0x800>
  418bd8:	ldrsw	x9, [x9, #2040]
  418bdc:	add	x9, x9, x9, lsl #1
  418be0:	subs	x9, x23, x9
  418be4:	csel	x23, xzr, x9, lt  // lt = tstop
  418be8:	b	4188a0 <error@@Base+0x34dc>
  418bec:	mov	x8, #0xffffffffffffffff    	// #-1
  418bf0:	cmp	x23, x9
  418bf4:	b.lt	418bd4 <error@@Base+0x3810>  // b.tstop
  418bf8:	mov	x23, x24
  418bfc:	b	4188a4 <error@@Base+0x34e0>
  418c00:	stp	x29, x30, [sp, #-16]!
  418c04:	mov	x29, sp
  418c08:	bl	4051e0 <clear@@Base+0x161c>
  418c0c:	tbnz	w0, #3, 418c38 <error@@Base+0x3874>
  418c10:	adrp	x8, 438000 <PC+0x4800>
  418c14:	ldrb	w8, [x8, #137]
  418c18:	tbnz	w8, #4, 418c44 <error@@Base+0x3880>
  418c1c:	adrp	x8, 438000 <PC+0x4800>
  418c20:	ldr	x0, [x8, #120]
  418c24:	bl	415fa0 <error@@Base+0xbdc>
  418c28:	cmp	w0, #0x0
  418c2c:	cset	w0, eq  // eq = none
  418c30:	ldp	x29, x30, [sp], #16
  418c34:	ret
  418c38:	mov	w0, wzr
  418c3c:	ldp	x29, x30, [sp], #16
  418c40:	ret
  418c44:	adrp	x8, 438000 <PC+0x4800>
  418c48:	ldr	x8, [x8, #128]
  418c4c:	cmp	x8, #0x0
  418c50:	cset	w0, ne  // ne = any
  418c54:	ldp	x29, x30, [sp], #16
  418c58:	ret
  418c5c:	stp	x29, x30, [sp, #-48]!
  418c60:	adrp	x8, 438000 <PC+0x4800>
  418c64:	stp	x22, x21, [sp, #16]
  418c68:	ldr	x21, [x8, #176]
  418c6c:	stp	x20, x19, [sp, #32]
  418c70:	mov	w19, w1
  418c74:	mov	x20, x0
  418c78:	mov	x29, sp
  418c7c:	cbz	x21, 418c98 <error@@Base+0x38d4>
  418c80:	ldp	x22, x0, [x21, #8]
  418c84:	bl	401b20 <free@plt>
  418c88:	mov	x0, x21
  418c8c:	bl	401b20 <free@plt>
  418c90:	mov	x21, x22
  418c94:	cbnz	x22, 418c80 <error@@Base+0x38bc>
  418c98:	adrp	x8, 438000 <PC+0x4800>
  418c9c:	add	x8, x8, #0x50
  418ca0:	movi	v0.2d, #0x0
  418ca4:	mov	x9, #0xffffffffffffffff    	// #-1
  418ca8:	stp	q0, q0, [x8, #96]
  418cac:	stp	x9, x9, [x8]
  418cb0:	cbz	x20, 418cd4 <error@@Base+0x3910>
  418cb4:	ldrb	w8, [x20]
  418cb8:	cbz	w8, 418cd4 <error@@Base+0x3910>
  418cbc:	adrp	x0, 438000 <PC+0x4800>
  418cc0:	add	x0, x0, #0x78
  418cc4:	mov	x1, x20
  418cc8:	mov	w2, w19
  418ccc:	bl	4180f8 <error@@Base+0x2d34>
  418cd0:	b	418cf4 <error@@Base+0x3930>
  418cd4:	adrp	x8, 438000 <PC+0x4800>
  418cd8:	ldr	x0, [x8, #128]
  418cdc:	cbz	x0, 418ce4 <error@@Base+0x3920>
  418ce0:	bl	401b20 <free@plt>
  418ce4:	adrp	x0, 438000 <PC+0x4800>
  418ce8:	add	x0, x0, #0x78
  418cec:	str	xzr, [x0, #8]
  418cf0:	bl	415f00 <error@@Base+0xb3c>
  418cf4:	ldp	x20, x19, [sp, #32]
  418cf8:	ldp	x22, x21, [sp, #16]
  418cfc:	adrp	x8, 438000 <PC+0x4800>
  418d00:	mov	w9, #0x1                   	// #1
  418d04:	str	w9, [x8, #396]
  418d08:	ldp	x29, x30, [sp], #48
  418d0c:	ret
  418d10:	stp	x29, x30, [sp, #-64]!
  418d14:	stp	x24, x23, [sp, #16]
  418d18:	stp	x22, x21, [sp, #32]
  418d1c:	stp	x20, x19, [sp, #48]
  418d20:	ldp	x9, x8, [x1]
  418d24:	mov	x29, sp
  418d28:	cmp	x9, x8
  418d2c:	b.ge	418e50 <error@@Base+0x3a8c>  // b.tcont
  418d30:	mov	x23, x0
  418d34:	ldr	x11, [x23, #16]!
  418d38:	mov	x19, x1
  418d3c:	mov	x20, x0
  418d40:	cbnz	x11, 418d68 <error@@Base+0x39a4>
  418d44:	ldr	x21, [x20, #8]
  418d48:	cbz	x21, 418dec <error@@Base+0x3a28>
  418d4c:	ldp	w9, w8, [x21]
  418d50:	cmp	w8, w9
  418d54:	b.lt	418e30 <error@@Base+0x3a6c>  // b.tstop
  418d58:	lsl	w22, w9, #1
  418d5c:	b	418df0 <error@@Base+0x3a2c>
  418d60:	ldr	x11, [x24, #16]
  418d64:	cbz	x11, 418db8 <error@@Base+0x39f4>
  418d68:	ldr	x10, [x11, #48]
  418d6c:	mov	x24, x11
  418d70:	cmp	x9, x10
  418d74:	b.lt	418d98 <error@@Base+0x39d4>  // b.tstop
  418d78:	ldr	x10, [x24, #56]
  418d7c:	cmp	x9, x10
  418d80:	b.ge	418d60 <error@@Base+0x399c>  // b.tcont
  418d84:	cmp	x10, x8
  418d88:	mov	x9, x10
  418d8c:	str	x10, [x19]
  418d90:	b.lt	418d60 <error@@Base+0x399c>  // b.tstop
  418d94:	b	418e50 <error@@Base+0x3a8c>
  418d98:	cmp	x8, x10
  418d9c:	b.le	418da8 <error@@Base+0x39e4>
  418da0:	mov	x8, x10
  418da4:	str	x10, [x19, #8]
  418da8:	ldr	x11, [x24, #8]
  418dac:	cbnz	x11, 418d68 <error@@Base+0x39a4>
  418db0:	add	x11, x24, #0x30
  418db4:	b	418dc0 <error@@Base+0x39fc>
  418db8:	mov	x11, x24
  418dbc:	ldr	x10, [x11, #48]!
  418dc0:	cmp	x9, x10
  418dc4:	b.ge	418dd8 <error@@Base+0x3a14>  // b.tcont
  418dc8:	cmp	x8, x10
  418dcc:	b.ne	418e64 <error@@Base+0x3aa0>  // b.any
  418dd0:	str	x9, [x11]
  418dd4:	b	418e50 <error@@Base+0x3a8c>
  418dd8:	ldr	x10, [x24, #56]
  418ddc:	cmp	x10, x9
  418de0:	b.ne	418e80 <error@@Base+0x3abc>  // b.any
  418de4:	str	x8, [x24, #56]
  418de8:	b	418e50 <error@@Base+0x3a8c>
  418dec:	mov	w22, #0x1                   	// #1
  418df0:	mov	w0, #0x1                   	// #1
  418df4:	mov	w1, #0x18                  	// #24
  418df8:	bl	402244 <setlocale@plt+0x584>
  418dfc:	mov	x21, x0
  418e00:	mov	w1, #0x40                  	// #64
  418e04:	mov	w0, w22
  418e08:	bl	402244 <setlocale@plt+0x584>
  418e0c:	stp	w22, wzr, [x21]
  418e10:	stp	xzr, x0, [x21, #8]
  418e14:	ldr	x9, [x20, #8]
  418e18:	mov	w8, wzr
  418e1c:	add	x10, x9, #0x8
  418e20:	cmp	x9, #0x0
  418e24:	csel	x9, x20, x10, eq  // eq = none
  418e28:	str	x21, [x9]
  418e2c:	str	x21, [x20, #8]
  418e30:	add	w10, w8, #0x1
  418e34:	ldr	x9, [x21, #16]
  418e38:	str	w10, [x21, #4]
  418e3c:	ldr	q0, [x19]
  418e40:	sxtw	x8, w8
  418e44:	add	x8, x9, x8, lsl #6
  418e48:	str	q0, [x8, #48]
  418e4c:	stp	x8, x8, [x20, #16]
  418e50:	ldp	x20, x19, [sp, #48]
  418e54:	ldp	x22, x21, [sp, #32]
  418e58:	ldp	x24, x23, [sp, #16]
  418e5c:	ldp	x29, x30, [sp], #64
  418e60:	ret
  418e64:	ldr	x10, [x24, #24]
  418e68:	cbz	x10, 418e9c <error@@Base+0x3ad8>
  418e6c:	ldr	x11, [x10, #56]
  418e70:	cmp	x11, x9
  418e74:	b.ne	418e9c <error@@Base+0x3ad8>  // b.any
  418e78:	str	x8, [x10, #56]
  418e7c:	b	418e50 <error@@Base+0x3a8c>
  418e80:	ldr	x10, [x24, #32]
  418e84:	cbz	x10, 418eb8 <error@@Base+0x3af4>
  418e88:	ldr	x11, [x10, #48]
  418e8c:	cmp	x8, x11
  418e90:	b.ne	418eb8 <error@@Base+0x3af4>  // b.any
  418e94:	str	x9, [x10, #48]
  418e98:	b	418e50 <error@@Base+0x3a8c>
  418e9c:	ldr	x21, [x20, #8]
  418ea0:	cbz	x21, 418ed4 <error@@Base+0x3b10>
  418ea4:	ldp	w9, w8, [x21]
  418ea8:	cmp	w8, w9
  418eac:	b.lt	418f1c <error@@Base+0x3b58>  // b.tstop
  418eb0:	lsl	w22, w9, #1
  418eb4:	b	418ed8 <error@@Base+0x3b14>
  418eb8:	ldr	x21, [x20, #8]
  418ebc:	cbz	x21, 418f50 <error@@Base+0x3b8c>
  418ec0:	ldp	w9, w8, [x21]
  418ec4:	cmp	w8, w9
  418ec8:	b.lt	418f98 <error@@Base+0x3bd4>  // b.tstop
  418ecc:	lsl	w22, w9, #1
  418ed0:	b	418f54 <error@@Base+0x3b90>
  418ed4:	mov	w22, #0x1                   	// #1
  418ed8:	mov	w0, #0x1                   	// #1
  418edc:	mov	w1, #0x18                  	// #24
  418ee0:	bl	402244 <setlocale@plt+0x584>
  418ee4:	mov	x21, x0
  418ee8:	mov	w1, #0x40                  	// #64
  418eec:	mov	w0, w22
  418ef0:	bl	402244 <setlocale@plt+0x584>
  418ef4:	stp	w22, wzr, [x21]
  418ef8:	stp	xzr, x0, [x21, #8]
  418efc:	ldr	x8, [x20, #8]
  418f00:	add	x9, x8, #0x8
  418f04:	cmp	x8, #0x0
  418f08:	csel	x8, x20, x9, eq  // eq = none
  418f0c:	str	x21, [x8]
  418f10:	str	x21, [x20, #8]
  418f14:	ldr	x10, [x24, #24]
  418f18:	mov	w8, wzr
  418f1c:	ldr	x9, [x21, #16]
  418f20:	add	w11, w8, #0x1
  418f24:	sxtw	x8, w8
  418f28:	str	w11, [x21, #4]
  418f2c:	add	x8, x9, x8, lsl #6
  418f30:	str	x8, [x24, #8]
  418f34:	str	x24, [x8, #32]
  418f38:	cbz	x10, 418f48 <error@@Base+0x3b84>
  418f3c:	str	x10, [x8, #24]
  418f40:	ldr	x9, [x24, #24]
  418f44:	str	x8, [x9, #32]
  418f48:	str	x8, [x24, #24]
  418f4c:	b	418fc8 <error@@Base+0x3c04>
  418f50:	mov	w22, #0x1                   	// #1
  418f54:	mov	w0, #0x1                   	// #1
  418f58:	mov	w1, #0x18                  	// #24
  418f5c:	bl	402244 <setlocale@plt+0x584>
  418f60:	mov	x21, x0
  418f64:	mov	w1, #0x40                  	// #64
  418f68:	mov	w0, w22
  418f6c:	bl	402244 <setlocale@plt+0x584>
  418f70:	stp	w22, wzr, [x21]
  418f74:	stp	xzr, x0, [x21, #8]
  418f78:	ldr	x8, [x20, #8]
  418f7c:	add	x9, x8, #0x8
  418f80:	cmp	x8, #0x0
  418f84:	csel	x8, x20, x9, eq  // eq = none
  418f88:	str	x21, [x8]
  418f8c:	str	x21, [x20, #8]
  418f90:	ldr	x10, [x24, #32]
  418f94:	mov	w8, wzr
  418f98:	ldr	x9, [x21, #16]
  418f9c:	add	w11, w8, #0x1
  418fa0:	sxtw	x8, w8
  418fa4:	str	w11, [x21, #4]
  418fa8:	add	x8, x9, x8, lsl #6
  418fac:	str	x8, [x24, #16]
  418fb0:	str	x24, [x8, #24]
  418fb4:	cbz	x10, 418fc4 <error@@Base+0x3c00>
  418fb8:	str	x10, [x8, #32]
  418fbc:	ldr	x9, [x24, #32]
  418fc0:	str	x8, [x9, #24]
  418fc4:	str	x8, [x24, #32]
  418fc8:	mov	w10, #0x1                   	// #1
  418fcc:	str	x24, [x8]
  418fd0:	str	w10, [x8, #40]
  418fd4:	ldr	q0, [x19]
  418fd8:	str	q0, [x8, #48]
  418fdc:	ldr	w9, [x24, #40]
  418fe0:	cbz	w9, 418e50 <error@@Base+0x3a8c>
  418fe4:	ldr	x9, [x24]
  418fe8:	ldr	x11, [x9, #8]
  418fec:	cmp	x24, x11
  418ff0:	mov	x12, x11
  418ff4:	b.ne	418ffc <error@@Base+0x3c38>  // b.any
  418ff8:	ldr	x12, [x9, #16]
  418ffc:	cbz	x12, 419028 <error@@Base+0x3c64>
  419000:	ldr	w13, [x12, #40]
  419004:	cbz	w13, 419028 <error@@Base+0x3c64>
  419008:	str	wzr, [x24, #40]
  41900c:	str	wzr, [x12, #40]
  419010:	ldr	x24, [x9]
  419014:	mov	x8, x9
  419018:	str	w10, [x9, #40]
  41901c:	cbnz	x24, 418fdc <error@@Base+0x3c18>
  419020:	str	wzr, [x9, #40]
  419024:	b	418e50 <error@@Base+0x3a8c>
  419028:	ldr	x10, [x24, #16]
  41902c:	cmp	x8, x10
  419030:	b.ne	41906c <error@@Base+0x3ca8>  // b.any
  419034:	cmp	x24, x11
  419038:	b.ne	41906c <error@@Base+0x3ca8>  // b.any
  41903c:	ldr	x10, [x8, #8]
  419040:	add	x11, x9, #0x8
  419044:	cmp	x9, #0x0
  419048:	csel	x11, x23, x11, eq  // eq = none
  41904c:	str	x8, [x11]
  419050:	str	x24, [x8, #8]
  419054:	str	x10, [x24, #16]
  419058:	str	x9, [x8]
  41905c:	str	x8, [x24]
  419060:	cbz	x10, 419088 <error@@Base+0x3cc4>
  419064:	str	x24, [x10]
  419068:	b	419088 <error@@Base+0x3cc4>
  41906c:	ldr	x10, [x24, #8]
  419070:	cmp	x8, x10
  419074:	b.ne	419084 <error@@Base+0x3cc0>  // b.any
  419078:	ldr	x10, [x9, #16]
  41907c:	cmp	x24, x10
  419080:	b.eq	41911c <error@@Base+0x3d58>  // b.none
  419084:	mov	x24, x8
  419088:	ldr	x9, [x24]
  41908c:	mov	w10, #0x1                   	// #1
  419090:	ldr	x8, [x9]
  419094:	str	wzr, [x9, #40]
  419098:	str	w10, [x8, #40]
  41909c:	ldr	x10, [x9, #8]
  4190a0:	ldr	x9, [x8]
  4190a4:	cmp	x24, x10
  4190a8:	b.eq	4190dc <error@@Base+0x3d18>  // b.none
  4190ac:	ldr	x11, [x8, #16]
  4190b0:	ldr	x10, [x11, #8]
  4190b4:	cbz	x9, 4190cc <error@@Base+0x3d08>
  4190b8:	mov	x12, x9
  4190bc:	ldr	x13, [x12, #8]!
  4190c0:	add	x14, x12, #0x8
  4190c4:	cmp	x13, x8
  4190c8:	csel	x23, x12, x14, eq  // eq = none
  4190cc:	str	x11, [x23]
  4190d0:	str	x8, [x11, #8]
  4190d4:	str	x10, [x8, #16]
  4190d8:	b	419108 <error@@Base+0x3d44>
  4190dc:	ldr	x11, [x8, #8]
  4190e0:	ldr	x10, [x11, #16]
  4190e4:	cbz	x9, 4190fc <error@@Base+0x3d38>
  4190e8:	mov	x12, x9
  4190ec:	ldr	x13, [x12, #16]!
  4190f0:	sub	x14, x12, #0x8
  4190f4:	cmp	x13, x8
  4190f8:	csel	x23, x12, x14, eq  // eq = none
  4190fc:	str	x11, [x23]
  419100:	str	x8, [x11, #16]
  419104:	str	x10, [x8, #8]
  419108:	str	x9, [x11]
  41910c:	str	x11, [x8]
  419110:	cbz	x10, 418e50 <error@@Base+0x3a8c>
  419114:	str	x8, [x10]
  419118:	b	418e50 <error@@Base+0x3a8c>
  41911c:	ldr	x10, [x8, #16]
  419120:	str	x8, [x9, #16]
  419124:	str	x24, [x8, #16]
  419128:	str	x10, [x24, #8]
  41912c:	str	x9, [x8]
  419130:	str	x8, [x24]
  419134:	cbnz	x10, 419064 <error@@Base+0x3ca0>
  419138:	b	419088 <error@@Base+0x3cc4>
  41913c:	sub	sp, sp, #0x80
  419140:	stp	x29, x30, [sp, #32]
  419144:	stp	x28, x27, [sp, #48]
  419148:	stp	x26, x25, [sp, #64]
  41914c:	stp	x24, x23, [sp, #80]
  419150:	stp	x22, x21, [sp, #96]
  419154:	stp	x20, x19, [sp, #112]
  419158:	add	x29, sp, #0x20
  41915c:	stp	x5, x4, [sp]
  419160:	cbz	x4, 419284 <error@@Base+0x3ec0>
  419164:	mov	x23, x5
  419168:	cbz	x5, 419284 <error@@Base+0x3ec0>
  41916c:	adrp	x22, 438000 <PC+0x4800>
  419170:	adrp	x26, 438000 <PC+0x4800>
  419174:	mov	x19, x3
  419178:	mov	x20, x1
  41917c:	mov	x21, x0
  419180:	add	x24, x1, w2, sxtw
  419184:	add	x25, x0, #0x1
  419188:	add	x22, x22, #0x90
  41918c:	add	x26, x26, #0x60
  419190:	mov	x27, x1
  419194:	sub	x9, x4, x20
  419198:	sbfiz	x8, x9, #2, #32
  41919c:	ldrsw	x8, [x19, x8]
  4191a0:	sub	x10, x23, x20
  4191a4:	cmp	w9, w10
  4191a8:	add	x11, x8, x21
  4191ac:	str	x11, [sp, #16]
  4191b0:	b.ge	419234 <error@@Base+0x3e70>  // b.tcont
  4191b4:	sxtw	x9, w9
  4191b8:	mov	x26, x24
  4191bc:	sxtw	x23, w10
  4191c0:	add	x28, x9, #0x1
  4191c4:	sxtw	x24, w10
  4191c8:	cmp	x24, x28
  4191cc:	b.eq	4191e0 <error@@Base+0x3e1c>  // b.none
  4191d0:	ldr	w9, [x19, x28, lsl #2]
  4191d4:	add	w10, w8, #0x1
  4191d8:	cmp	w9, w10
  4191dc:	b.eq	419208 <error@@Base+0x3e44>  // b.none
  4191e0:	add	x8, x25, w8, sxtw
  4191e4:	add	x1, sp, #0x10
  4191e8:	mov	x0, x22
  4191ec:	str	x8, [sp, #24]
  4191f0:	bl	418d10 <error@@Base+0x394c>
  4191f4:	cmp	x28, x23
  4191f8:	b.ge	419208 <error@@Base+0x3e44>  // b.tcont
  4191fc:	ldrsw	x8, [x19, x28, lsl #2]
  419200:	add	x8, x8, x21
  419204:	str	x8, [sp, #16]
  419208:	cmp	x24, x28
  41920c:	b.eq	419224 <error@@Base+0x3e60>  // b.none
  419210:	ldr	w8, [x19, x28, lsl #2]
  419214:	add	x28, x28, #0x1
  419218:	cmp	x24, x28
  41921c:	b.ne	4191d0 <error@@Base+0x3e0c>  // b.any
  419220:	b	4191e0 <error@@Base+0x3e1c>
  419224:	ldr	x23, [sp]
  419228:	mov	x24, x26
  41922c:	adrp	x26, 438000 <PC+0x4800>
  419230:	add	x26, x26, #0x60
  419234:	cmp	x23, x27
  419238:	b.hi	419248 <error@@Base+0x3e84>  // b.pmore
  41923c:	cmp	x27, x24
  419240:	b.eq	419284 <error@@Base+0x3ec0>  // b.none
  419244:	add	x23, x27, #0x1
  419248:	ldp	x0, x1, [x26]
  41924c:	ldr	w7, [x26, #16]
  419250:	sub	w3, w24, w23
  419254:	add	x4, sp, #0x8
  419258:	mov	x5, sp
  41925c:	mov	w6, #0x1                   	// #1
  419260:	mov	x2, x23
  419264:	bl	415fac <error@@Base+0xbe8>
  419268:	cbz	w0, 419284 <error@@Base+0x3ec0>
  41926c:	ldr	x4, [sp, #8]
  419270:	cbz	x4, 419284 <error@@Base+0x3ec0>
  419274:	ldr	x8, [sp]
  419278:	mov	x27, x23
  41927c:	mov	x23, x8
  419280:	cbnz	x8, 419194 <error@@Base+0x3dd0>
  419284:	ldp	x20, x19, [sp, #112]
  419288:	ldp	x22, x21, [sp, #96]
  41928c:	ldp	x24, x23, [sp, #80]
  419290:	ldp	x26, x25, [sp, #64]
  419294:	ldp	x28, x27, [sp, #48]
  419298:	ldp	x29, x30, [sp, #32]
  41929c:	add	sp, sp, #0x80
  4192a0:	ret

00000000004192a4 <winch@@Base>:
  4192a4:	stp	x29, x30, [sp, #-16]!
  4192a8:	adrp	x1, 419000 <error@@Base+0x3c3c>
  4192ac:	add	x1, x1, #0x2a4
  4192b0:	mov	w0, #0x1c                  	// #28
  4192b4:	mov	x29, sp
  4192b8:	bl	401930 <signal@plt>
  4192bc:	adrp	x8, 438000 <PC+0x4800>
  4192c0:	ldr	w9, [x8, #624]
  4192c4:	adrp	x10, 438000 <PC+0x4800>
  4192c8:	ldr	w10, [x10, #576]
  4192cc:	orr	w9, w9, #0x4
  4192d0:	str	w9, [x8, #624]
  4192d4:	cbz	w10, 4192e0 <winch@@Base+0x3c>
  4192d8:	ldp	x29, x30, [sp], #16
  4192dc:	b	414ce4 <clear@@Base+0x11120>
  4192e0:	ldp	x29, x30, [sp], #16
  4192e4:	ret
  4192e8:	stp	x29, x30, [sp, #-16]!
  4192ec:	mov	x29, sp
  4192f0:	cbz	w0, 419344 <winch@@Base+0xa0>
  4192f4:	adrp	x1, 419000 <error@@Base+0x3c3c>
  4192f8:	add	x1, x1, #0x384
  4192fc:	mov	w0, #0x2                   	// #2
  419300:	bl	401930 <signal@plt>
  419304:	adrp	x1, 419000 <error@@Base+0x3c3c>
  419308:	add	x1, x1, #0x3cc
  41930c:	mov	w0, #0x14                  	// #20
  419310:	bl	401930 <signal@plt>
  419314:	adrp	x1, 419000 <error@@Base+0x3c3c>
  419318:	add	x1, x1, #0x2a4
  41931c:	mov	w0, #0x1c                  	// #28
  419320:	bl	401930 <signal@plt>
  419324:	mov	w0, #0x3                   	// #3
  419328:	mov	w1, #0x1                   	// #1
  41932c:	bl	401930 <signal@plt>
  419330:	adrp	x1, 419000 <error@@Base+0x3c3c>
  419334:	add	x1, x1, #0x410
  419338:	mov	w0, #0xf                   	// #15
  41933c:	ldp	x29, x30, [sp], #16
  419340:	b	401930 <signal@plt>
  419344:	mov	w0, #0x2                   	// #2
  419348:	mov	x1, xzr
  41934c:	bl	401930 <signal@plt>
  419350:	mov	w0, #0x14                  	// #20
  419354:	mov	x1, xzr
  419358:	bl	401930 <signal@plt>
  41935c:	mov	w0, #0x1c                  	// #28
  419360:	mov	w1, #0x1                   	// #1
  419364:	bl	401930 <signal@plt>
  419368:	mov	w0, #0x3                   	// #3
  41936c:	mov	x1, xzr
  419370:	bl	401930 <signal@plt>
  419374:	mov	w0, #0xf                   	// #15
  419378:	mov	x1, xzr
  41937c:	ldp	x29, x30, [sp], #16
  419380:	b	401930 <signal@plt>
  419384:	stp	x29, x30, [sp, #-16]!
  419388:	mov	x29, sp
  41938c:	bl	403b84 <setlocale@plt+0x1ec4>
  419390:	adrp	x1, 419000 <error@@Base+0x3c3c>
  419394:	add	x1, x1, #0x384
  419398:	mov	w0, #0x2                   	// #2
  41939c:	bl	401930 <signal@plt>
  4193a0:	adrp	x8, 438000 <PC+0x4800>
  4193a4:	ldr	w9, [x8, #624]
  4193a8:	adrp	x10, 438000 <PC+0x4800>
  4193ac:	ldr	w10, [x10, #576]
  4193b0:	orr	w9, w9, #0x1
  4193b4:	str	w9, [x8, #624]
  4193b8:	cbz	w10, 4193c4 <winch@@Base+0x120>
  4193bc:	ldp	x29, x30, [sp], #16
  4193c0:	b	414ce4 <clear@@Base+0x11120>
  4193c4:	ldp	x29, x30, [sp], #16
  4193c8:	ret
  4193cc:	stp	x29, x30, [sp, #-16]!
  4193d0:	adrp	x1, 419000 <error@@Base+0x3c3c>
  4193d4:	add	x1, x1, #0x3cc
  4193d8:	mov	w0, #0x14                  	// #20
  4193dc:	mov	x29, sp
  4193e0:	bl	401930 <signal@plt>
  4193e4:	adrp	x8, 438000 <PC+0x4800>
  4193e8:	ldr	w9, [x8, #624]
  4193ec:	adrp	x10, 438000 <PC+0x4800>
  4193f0:	ldr	w10, [x10, #576]
  4193f4:	orr	w9, w9, #0x2
  4193f8:	str	w9, [x8, #624]
  4193fc:	cbz	w10, 419408 <winch@@Base+0x164>
  419400:	ldp	x29, x30, [sp], #16
  419404:	b	414ce4 <clear@@Base+0x11120>
  419408:	ldp	x29, x30, [sp], #16
  41940c:	ret
  419410:	mov	w0, #0xf                   	// #15
  419414:	b	4021cc <setlocale@plt+0x50c>
  419418:	stp	x29, x30, [sp, #-64]!
  41941c:	stp	x22, x21, [sp, #32]
  419420:	stp	x20, x19, [sp, #48]
  419424:	adrp	x8, 438000 <PC+0x4800>
  419428:	ldr	w19, [x8, #624]
  41942c:	str	x23, [sp, #16]
  419430:	mov	x29, sp
  419434:	cbz	w19, 419544 <winch@@Base+0x2a0>
  419438:	str	wzr, [x8, #624]
  41943c:	tbnz	w19, #1, 41944c <winch@@Base+0x1a8>
  419440:	tbnz	w19, #2, 4194c0 <winch@@Base+0x21c>
  419444:	tbnz	w19, #0, 419520 <winch@@Base+0x27c>
  419448:	b	419544 <winch@@Base+0x2a0>
  41944c:	mov	w0, #0x16                  	// #22
  419450:	mov	w1, #0x1                   	// #1
  419454:	mov	w20, #0x1                   	// #1
  419458:	bl	401930 <signal@plt>
  41945c:	bl	403bf8 <clear@@Base+0x34>
  419460:	bl	403a00 <setlocale@plt+0x1d40>
  419464:	bl	415038 <clear@@Base+0x11474>
  419468:	mov	w0, wzr
  41946c:	bl	402358 <setlocale@plt+0x698>
  419470:	mov	w0, #0x16                  	// #22
  419474:	mov	x1, xzr
  419478:	bl	401930 <signal@plt>
  41947c:	mov	w0, #0x14                  	// #20
  419480:	mov	x1, xzr
  419484:	bl	401930 <signal@plt>
  419488:	bl	401960 <getpid@plt>
  41948c:	mov	w1, #0x14                  	// #20
  419490:	bl	4018d0 <kill@plt>
  419494:	adrp	x1, 419000 <error@@Base+0x3c3c>
  419498:	add	x1, x1, #0x3cc
  41949c:	mov	w0, #0x14                  	// #20
  4194a0:	bl	401930 <signal@plt>
  4194a4:	mov	w0, #0x1                   	// #1
  4194a8:	bl	402358 <setlocale@plt+0x698>
  4194ac:	bl	4038d0 <setlocale@plt+0x1c10>
  4194b0:	adrp	x8, 438000 <PC+0x4800>
  4194b4:	orr	w19, w19, #0x4
  4194b8:	str	w20, [x8, #396]
  4194bc:	tbz	w19, #2, 419444 <winch@@Base+0x1a0>
  4194c0:	adrp	x21, 438000 <PC+0x4800>
  4194c4:	adrp	x22, 438000 <PC+0x4800>
  4194c8:	ldr	w23, [x21, #324]
  4194cc:	ldr	w20, [x22, #312]
  4194d0:	bl	402950 <setlocale@plt+0xc90>
  4194d4:	ldr	w9, [x21, #324]
  4194d8:	ldr	w8, [x22, #312]
  4194dc:	cmp	w9, w23
  4194e0:	b.ne	4194ec <winch@@Base+0x248>  // b.any
  4194e4:	cmp	w8, w20
  4194e8:	b.eq	419510 <winch@@Base+0x26c>  // b.none
  4194ec:	add	w9, w8, #0x1
  4194f0:	add	w10, w8, #0x2
  4194f4:	cmp	w9, #0x0
  4194f8:	csinc	w8, w10, w8, lt  // lt = tstop
  4194fc:	asr	w8, w8, #1
  419500:	adrp	x9, 438000 <PC+0x4800>
  419504:	str	w8, [x9, #288]
  419508:	bl	4130c0 <clear@@Base+0xf4fc>
  41950c:	bl	4132ac <clear@@Base+0xf6e8>
  419510:	adrp	x8, 438000 <PC+0x4800>
  419514:	mov	w9, #0x1                   	// #1
  419518:	str	w9, [x8, #396]
  41951c:	tbz	w19, #0, 419544 <winch@@Base+0x2a0>
  419520:	adrp	x8, 438000 <PC+0x4800>
  419524:	ldr	w8, [x8, #536]
  419528:	cbz	w8, 419544 <winch@@Base+0x2a0>
  41952c:	ldp	x20, x19, [sp, #48]
  419530:	ldp	x22, x21, [sp, #32]
  419534:	ldr	x23, [sp, #16]
  419538:	mov	w0, #0x2                   	// #2
  41953c:	ldp	x29, x30, [sp], #64
  419540:	b	4021cc <setlocale@plt+0x50c>
  419544:	ldp	x20, x19, [sp, #48]
  419548:	ldp	x22, x21, [sp, #32]
  41954c:	ldr	x23, [sp, #16]
  419550:	ldp	x29, x30, [sp], #64
  419554:	ret
  419558:	stp	x29, x30, [sp, #-32]!
  41955c:	stp	x20, x19, [sp, #16]
  419560:	adrp	x20, 433000 <winch@@Base+0x19d5c>
  419564:	mov	x29, sp
  419568:	add	x20, x20, #0x7d8
  41956c:	ldr	x19, [x20]
  419570:	cmp	x19, x20
  419574:	b.eq	4195ac <winch@@Base+0x308>  // b.none
  419578:	ldp	x9, x8, [x19]
  41957c:	str	x8, [x9, #8]
  419580:	ldr	x8, [x19, #8]
  419584:	str	x9, [x8]
  419588:	ldr	x0, [x19, #16]
  41958c:	bl	401b20 <free@plt>
  419590:	ldr	x0, [x19, #32]
  419594:	bl	401b20 <free@plt>
  419598:	mov	x0, x19
  41959c:	bl	401b20 <free@plt>
  4195a0:	ldr	x19, [x20]
  4195a4:	cmp	x19, x20
  4195a8:	b.ne	419578 <winch@@Base+0x2d4>  // b.any
  4195ac:	ldp	x20, x19, [sp, #16]
  4195b0:	adrp	x8, 438000 <PC+0x4800>
  4195b4:	add	x8, x8, #0xd0
  4195b8:	stp	xzr, xzr, [x8]
  4195bc:	ldp	x29, x30, [sp], #32
  4195c0:	ret
  4195c4:	stp	x29, x30, [sp, #-32]!
  4195c8:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4195cc:	str	x19, [sp, #16]
  4195d0:	ldr	x19, [x8, #2000]
  4195d4:	adrp	x1, 41f000 <winch@@Base+0x5d5c>
  4195d8:	add	x1, x1, #0xacd
  4195dc:	mov	x29, sp
  4195e0:	mov	x0, x19
  4195e4:	bl	401af0 <strcmp@plt>
  4195e8:	cbz	w0, 419660 <winch@@Base+0x3bc>
  4195ec:	adrp	x1, 41f000 <winch@@Base+0x5d5c>
  4195f0:	add	x1, x1, #0xad3
  4195f4:	mov	x0, x19
  4195f8:	bl	401af0 <strcmp@plt>
  4195fc:	cbz	w0, 419670 <winch@@Base+0x3cc>
  419600:	adrp	x1, 41f000 <winch@@Base+0x5d5c>
  419604:	add	x1, x1, #0xada
  419608:	mov	x0, x19
  41960c:	bl	401af0 <strcmp@plt>
  419610:	cbz	w0, 419680 <winch@@Base+0x3dc>
  419614:	adrp	x1, 41f000 <winch@@Base+0x5d5c>
  419618:	add	x1, x1, #0xae0
  41961c:	mov	x0, x19
  419620:	bl	401af0 <strcmp@plt>
  419624:	cbz	w0, 419690 <winch@@Base+0x3ec>
  419628:	adrp	x1, 41a000 <winch@@Base+0xd5c>
  41962c:	add	x1, x1, #0x2e6
  419630:	mov	x0, x19
  419634:	bl	401af0 <strcmp@plt>
  419638:	cbz	w0, 4196a0 <winch@@Base+0x3fc>
  41963c:	mov	x0, x19
  419640:	mov	w1, wzr
  419644:	bl	4019a0 <open@plt>
  419648:	tbnz	w0, #31, 419660 <winch@@Base+0x3bc>
  41964c:	bl	401ab0 <close@plt>
  419650:	mov	w0, wzr
  419654:	ldr	x19, [sp, #16]
  419658:	ldp	x29, x30, [sp], #32
  41965c:	ret
  419660:	mov	w0, #0x2                   	// #2
  419664:	ldr	x19, [sp, #16]
  419668:	ldp	x29, x30, [sp], #32
  41966c:	ret
  419670:	mov	w0, #0x3                   	// #3
  419674:	ldr	x19, [sp, #16]
  419678:	ldp	x29, x30, [sp], #32
  41967c:	ret
  419680:	mov	w0, #0x4                   	// #4
  419684:	ldr	x19, [sp, #16]
  419688:	ldp	x29, x30, [sp], #32
  41968c:	ret
  419690:	mov	w0, #0x5                   	// #5
  419694:	ldr	x19, [sp, #16]
  419698:	ldp	x29, x30, [sp], #32
  41969c:	ret
  4196a0:	mov	w0, #0x1                   	// #1
  4196a4:	ldr	x19, [sp, #16]
  4196a8:	ldp	x29, x30, [sp], #32
  4196ac:	ret
  4196b0:	stp	x29, x30, [sp, #-96]!
  4196b4:	stp	x28, x27, [sp, #16]
  4196b8:	stp	x26, x25, [sp, #32]
  4196bc:	stp	x24, x23, [sp, #48]
  4196c0:	stp	x22, x21, [sp, #64]
  4196c4:	stp	x20, x19, [sp, #80]
  4196c8:	mov	x29, sp
  4196cc:	sub	sp, sp, #0x430
  4196d0:	mov	x19, x0
  4196d4:	bl	4195c4 <winch@@Base+0x320>
  4196d8:	cbz	w0, 4199c4 <winch@@Base+0x720>
  4196dc:	mov	w20, w0
  4196e0:	cbnz	x19, 4196ec <winch@@Base+0x448>
  4196e4:	cmp	w20, #0x1
  4196e8:	b.ne	419aa4 <winch@@Base+0x800>  // b.any
  4196ec:	adrp	x24, 433000 <winch@@Base+0x19d5c>
  4196f0:	add	x24, x24, #0x7d8
  4196f4:	ldr	x21, [x24]
  4196f8:	cmp	x21, x24
  4196fc:	b.eq	419734 <winch@@Base+0x490>  // b.none
  419700:	ldp	x9, x8, [x21]
  419704:	str	x8, [x9, #8]
  419708:	ldr	x8, [x21, #8]
  41970c:	str	x9, [x8]
  419710:	ldr	x0, [x21, #16]
  419714:	bl	401b20 <free@plt>
  419718:	ldr	x0, [x21, #32]
  41971c:	bl	401b20 <free@plt>
  419720:	mov	x0, x21
  419724:	bl	401b20 <free@plt>
  419728:	ldr	x21, [x24]
  41972c:	cmp	x21, x24
  419730:	b.ne	419700 <winch@@Base+0x45c>  // b.any
  419734:	adrp	x25, 438000 <PC+0x4800>
  419738:	add	x25, x25, #0xd0
  41973c:	cmp	w20, #0x1
  419740:	stp	xzr, xzr, [x25]
  419744:	b.ne	419a8c <winch@@Base+0x7e8>  // b.any
  419748:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  41974c:	ldr	x19, [x8, #2040]
  419750:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  419754:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  419758:	add	x9, x9, #0x7c8
  41975c:	str	x9, [x8, #2000]
  419760:	cbz	x19, 419d88 <winch@@Base+0xae4>
  419764:	add	x0, sp, #0x1c
  419768:	mov	w1, #0x100                 	// #256
  41976c:	mov	x2, x19
  419770:	add	x22, sp, #0x1c
  419774:	bl	401c90 <fgets@plt>
  419778:	cbz	x0, 41999c <winch@@Base+0x6f8>
  41977c:	orr	x23, x22, #0x2
  419780:	orr	x26, x22, #0x3
  419784:	adrp	x27, 438000 <PC+0x4800>
  419788:	adrp	x28, 438000 <PC+0x4800>
  41978c:	ldr	w8, [x27, #624]
  419790:	cbnz	w8, 419df4 <winch@@Base+0xb50>
  419794:	add	x0, sp, #0x1c
  419798:	bl	401830 <strlen@plt>
  41979c:	cmp	w0, #0x0
  4197a0:	b.le	4197c0 <winch@@Base+0x51c>
  4197a4:	sub	w8, w0, #0x1
  4197a8:	sxtw	x8, w8
  4197ac:	ldrb	w9, [x22, x8]
  4197b0:	cmp	w9, #0xa
  4197b4:	b.ne	4197c0 <winch@@Base+0x51c>  // b.any
  4197b8:	strb	wzr, [x22, x8]
  4197bc:	b	4197d8 <winch@@Base+0x534>
  4197c0:	mov	x0, x19
  4197c4:	bl	401a00 <fgetc@plt>
  4197c8:	cmp	w0, #0xa
  4197cc:	b.eq	4197d8 <winch@@Base+0x534>  // b.none
  4197d0:	cmn	w0, #0x1
  4197d4:	b.ne	4197c0 <winch@@Base+0x51c>  // b.any
  4197d8:	ldrb	w21, [sp, #28]
  4197dc:	cbz	w21, 41999c <winch@@Base+0x6f8>
  4197e0:	add	x20, sp, #0x1c
  4197e4:	bl	401b00 <__ctype_b_loc@plt>
  4197e8:	ldr	x8, [x0]
  4197ec:	mov	x11, x26
  4197f0:	mov	x10, x23
  4197f4:	and	x9, x21, #0xff
  4197f8:	ldrh	w9, [x8, x9, lsl #1]
  4197fc:	tbnz	w9, #13, 419814 <winch@@Base+0x570>
  419800:	ldrb	w21, [x20, #1]!
  419804:	add	x10, x10, #0x1
  419808:	add	x11, x11, #0x1
  41980c:	cbnz	w21, 4197f4 <winch@@Base+0x550>
  419810:	b	41999c <winch@@Base+0x6f8>
  419814:	strb	wzr, [x20]
  419818:	ldrb	w9, [x20, #1]!
  41981c:	cbz	x9, 41999c <winch@@Base+0x6f8>
  419820:	ldr	x8, [x0]
  419824:	mov	x13, x10
  419828:	mov	x12, x11
  41982c:	add	x10, x10, #0x1
  419830:	ldrh	w14, [x8, x9, lsl #1]
  419834:	add	x11, x11, #0x1
  419838:	tbnz	w14, #13, 419818 <winch@@Base+0x574>
  41983c:	tbnz	w14, #11, 41987c <winch@@Base+0x5d8>
  419840:	ldrb	w9, [x13]
  419844:	mov	x20, x13
  419848:	cbz	x9, 41987c <winch@@Base+0x5d8>
  41984c:	ldrh	w11, [x8, x9, lsl #1]
  419850:	mov	x10, x12
  419854:	add	x13, x20, #0x1
  419858:	add	x12, x12, #0x1
  41985c:	tbz	w11, #13, 419840 <winch@@Base+0x59c>
  419860:	tbz	w11, #13, 41987c <winch@@Base+0x5d8>
  419864:	ldrb	w9, [x10]
  419868:	mov	x20, x10
  41986c:	cbz	x9, 41987c <winch@@Base+0x5d8>
  419870:	ldrh	w11, [x8, x9, lsl #1]
  419874:	add	x10, x20, #0x1
  419878:	tbnz	w11, #13, 419864 <winch@@Base+0x5c0>
  41987c:	ldrh	w10, [x8, w9, uxtw #1]
  419880:	tbz	w10, #11, 41999c <winch@@Base+0x6f8>
  419884:	cbz	w9, 41999c <winch@@Base+0x6f8>
  419888:	add	x10, x20, #0x2
  41988c:	mov	x21, x20
  419890:	and	x9, x9, #0xff
  419894:	ldrh	w9, [x8, x9, lsl #1]
  419898:	tbnz	w9, #13, 4198ac <winch@@Base+0x608>
  41989c:	ldrb	w9, [x21, #1]!
  4198a0:	add	x10, x10, #0x1
  4198a4:	cbnz	w9, 419890 <winch@@Base+0x5ec>
  4198a8:	b	41999c <winch@@Base+0x6f8>
  4198ac:	strb	wzr, [x21]
  4198b0:	ldrb	w11, [x21, #1]!
  4198b4:	cbz	x11, 41999c <winch@@Base+0x6f8>
  4198b8:	ldr	x9, [x0]
  4198bc:	mov	x8, x10
  4198c0:	add	x10, x10, #0x1
  4198c4:	ldrh	w11, [x9, x11, lsl #1]
  4198c8:	tbnz	w11, #13, 4198b0 <winch@@Base+0x60c>
  4198cc:	ldrb	w10, [x8]
  4198d0:	cbz	x10, 41999c <winch@@Base+0x6f8>
  4198d4:	ldrh	w10, [x9, x10, lsl #1]
  4198d8:	add	x8, x8, #0x1
  4198dc:	tbz	w10, #13, 4198cc <winch@@Base+0x628>
  4198e0:	sturb	wzr, [x8, #-1]
  4198e4:	ldrb	w8, [sp, #28]
  4198e8:	cbz	w8, 41999c <winch@@Base+0x6f8>
  4198ec:	ldrb	w8, [x20]
  4198f0:	cbz	w8, 41999c <winch@@Base+0x6f8>
  4198f4:	ldrb	w8, [x21]
  4198f8:	cbz	w8, 41999c <winch@@Base+0x6f8>
  4198fc:	mov	w2, #0xa                   	// #10
  419900:	mov	x0, x20
  419904:	mov	x1, xzr
  419908:	bl	401b10 <strtol@plt>
  41990c:	cmp	w0, #0x1
  419910:	b.lt	41999c <winch@@Base+0x6f8>  // b.tstop
  419914:	mov	w2, #0xa                   	// #10
  419918:	mov	x0, x20
  41991c:	mov	x1, xzr
  419920:	bl	401b10 <strtol@plt>
  419924:	sxtw	x8, w0
  419928:	mov	w0, #0x30                  	// #48
  41992c:	mov	w1, #0x1                   	// #1
  419930:	str	x8, [sp, #16]
  419934:	bl	402244 <setlocale@plt+0x584>
  419938:	mov	x20, x0
  41993c:	mov	x0, x21
  419940:	bl	401830 <strlen@plt>
  419944:	add	w0, w0, #0x1
  419948:	mov	w1, #0x1                   	// #1
  41994c:	bl	402244 <setlocale@plt+0x584>
  419950:	mov	x1, x21
  419954:	str	x0, [x20, #16]
  419958:	bl	401b50 <strcpy@plt>
  41995c:	ldr	x8, [sp, #16]
  419960:	strb	wzr, [x20, #40]
  419964:	str	x24, [x20]
  419968:	add	x0, sp, #0x1c
  41996c:	stp	x8, xzr, [x20, #24]
  419970:	ldr	x8, [x24, #8]
  419974:	mov	w1, #0x100                 	// #256
  419978:	mov	x2, x19
  41997c:	str	x8, [x20, #8]
  419980:	str	x20, [x8]
  419984:	ldr	w8, [x28, #212]
  419988:	str	x20, [x24, #8]
  41998c:	add	w8, w8, #0x1
  419990:	str	w8, [x28, #212]
  419994:	bl	401c90 <fgets@plt>
  419998:	cbnz	x0, 41978c <winch@@Base+0x4e8>
  41999c:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4199a0:	ldr	x8, [x8, #2040]
  4199a4:	cmp	x19, x8
  4199a8:	b.eq	419d88 <winch@@Base+0xae4>  // b.none
  4199ac:	mov	x0, x19
  4199b0:	bl	401c30 <pclose@plt>
  4199b4:	cbz	w0, 419d88 <winch@@Base+0xae4>
  4199b8:	stp	xzr, xzr, [x25]
  4199bc:	mov	w8, #0x1                   	// #1
  4199c0:	b	419dac <winch@@Base+0xb08>
  4199c4:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  4199c8:	ldr	x0, [x8, #2000]
  4199cc:	sub	x26, x29, #0x10
  4199d0:	bl	40c828 <clear@@Base+0x8c64>
  4199d4:	adrp	x1, 41a000 <winch@@Base+0xd5c>
  4199d8:	add	x1, x1, #0x6e6
  4199dc:	mov	x21, x0
  4199e0:	str	x0, [x26]
  4199e4:	bl	401980 <fopen@plt>
  4199e8:	mov	x20, x0
  4199ec:	mov	x0, x21
  4199f0:	bl	401b20 <free@plt>
  4199f4:	cbz	x20, 419aa4 <winch@@Base+0x800>
  4199f8:	adrp	x27, 433000 <winch@@Base+0x19d5c>
  4199fc:	add	x27, x27, #0x7d8
  419a00:	ldr	x21, [x27]
  419a04:	cmp	x21, x27
  419a08:	b.eq	419a40 <winch@@Base+0x79c>  // b.none
  419a0c:	ldp	x9, x8, [x21]
  419a10:	str	x8, [x9, #8]
  419a14:	ldr	x8, [x21, #8]
  419a18:	str	x9, [x8]
  419a1c:	ldr	x0, [x21, #16]
  419a20:	bl	401b20 <free@plt>
  419a24:	ldr	x0, [x21, #32]
  419a28:	bl	401b20 <free@plt>
  419a2c:	mov	x0, x21
  419a30:	bl	401b20 <free@plt>
  419a34:	ldr	x21, [x27]
  419a38:	cmp	x21, x27
  419a3c:	b.ne	419a0c <winch@@Base+0x768>  // b.any
  419a40:	adrp	x8, 438000 <PC+0x4800>
  419a44:	add	x8, x8, #0xd0
  419a48:	mov	x0, x19
  419a4c:	stp	xzr, xzr, [x8]
  419a50:	bl	401830 <strlen@plt>
  419a54:	mov	x21, x0
  419a58:	add	x0, sp, #0x1c
  419a5c:	mov	w1, #0x400                 	// #1024
  419a60:	mov	x2, x20
  419a64:	add	x23, sp, #0x1c
  419a68:	bl	4018a0 <fgets_unlocked@plt>
  419a6c:	cbz	x0, 419cac <winch@@Base+0xa08>
  419a70:	sxtw	x21, w21
  419a74:	mov	x22, #0x201                 	// #513
  419a78:	mov	w28, #0x1                   	// #1
  419a7c:	movk	x22, #0x1, lsl #32
  419a80:	add	x24, x23, x21
  419a84:	str	x24, [sp]
  419a88:	b	419b08 <winch@@Base+0x864>
  419a8c:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  419a90:	add	x0, x0, #0xb2b
  419a94:	bl	40b43c <clear@@Base+0x7878>
  419a98:	mov	x21, x0
  419a9c:	bl	40b4c0 <clear@@Base+0x78fc>
  419aa0:	cbz	w0, 419ce4 <winch@@Base+0xa40>
  419aa4:	mov	w8, #0x1                   	// #1
  419aa8:	b	419dac <winch@@Base+0xb08>
  419aac:	mov	x0, x24
  419ab0:	bl	401830 <strlen@plt>
  419ab4:	add	w0, w0, #0x1
  419ab8:	mov	w1, #0x1                   	// #1
  419abc:	bl	402244 <setlocale@plt+0x584>
  419ac0:	mov	x1, x24
  419ac4:	str	x0, [x25, #32]
  419ac8:	bl	401b50 <strcpy@plt>
  419acc:	str	x27, [x25]
  419ad0:	ldr	x8, [x27, #8]
  419ad4:	adrp	x9, 438000 <PC+0x4800>
  419ad8:	ldr	x24, [sp]
  419adc:	str	x8, [x25, #8]
  419ae0:	str	x25, [x8]
  419ae4:	ldr	w8, [x9, #212]
  419ae8:	str	x25, [x27, #8]
  419aec:	add	w8, w8, #0x1
  419af0:	str	w8, [x9, #212]
  419af4:	add	x0, sp, #0x1c
  419af8:	mov	w1, #0x400                 	// #1024
  419afc:	mov	x2, x20
  419b00:	bl	4018a0 <fgets_unlocked@plt>
  419b04:	cbz	x0, 419cac <winch@@Base+0xa08>
  419b08:	ldrb	w8, [sp, #28]
  419b0c:	cmp	w8, #0x21
  419b10:	b.eq	419af4 <winch@@Base+0x850>  // b.none
  419b14:	add	x1, sp, #0x1c
  419b18:	mov	x0, x19
  419b1c:	mov	x2, x21
  419b20:	bl	4019d0 <strncmp@plt>
  419b24:	cbnz	w0, 419af4 <winch@@Base+0x850>
  419b28:	ldrb	w8, [x24]
  419b2c:	cmp	w8, #0x9
  419b30:	b.eq	419b3c <winch@@Base+0x898>  // b.none
  419b34:	cmp	w8, #0x20
  419b38:	b.ne	419af4 <winch@@Base+0x850>  // b.any
  419b3c:	mov	x0, x24
  419b40:	bl	40227c <setlocale@plt+0x5bc>
  419b44:	str	x0, [x26]
  419b48:	ldrb	w9, [x0]
  419b4c:	cbz	w9, 419af4 <winch@@Base+0x850>
  419b50:	mov	x23, x0
  419b54:	add	x8, x0, #0x1
  419b58:	b	419b64 <winch@@Base+0x8c0>
  419b5c:	str	x8, [x26]
  419b60:	ldrb	w9, [x8], #1
  419b64:	and	w10, w9, #0xff
  419b68:	cmp	w10, #0x20
  419b6c:	and	x9, x9, #0xff
  419b70:	b.hi	419b5c <winch@@Base+0x8b8>  // b.pmore
  419b74:	lsl	x9, x28, x9
  419b78:	tst	x9, x22
  419b7c:	b.eq	419b5c <winch@@Base+0x8b8>  // b.none
  419b80:	str	x8, [x26]
  419b84:	sturb	wzr, [x8, #-1]
  419b88:	ldr	x0, [x26]
  419b8c:	bl	40227c <setlocale@plt+0x5bc>
  419b90:	str	x0, [x26]
  419b94:	ldrb	w8, [x0]
  419b98:	cbz	w8, 419af4 <winch@@Base+0x850>
  419b9c:	sub	x0, x29, #0x10
  419ba0:	sub	x2, x29, #0x14
  419ba4:	mov	x1, xzr
  419ba8:	bl	414254 <clear@@Base+0x10690>
  419bac:	ldur	w8, [x29, #-20]
  419bb0:	cbz	w8, 419c50 <winch@@Base+0x9ac>
  419bb4:	ldr	x9, [x26]
  419bb8:	add	x24, x9, #0x1
  419bbc:	str	x24, [x26]
  419bc0:	ldrb	w10, [x9, #1]
  419bc4:	ldrb	w8, [x9]
  419bc8:	cmp	w10, #0x5e
  419bcc:	b.ne	419bdc <winch@@Base+0x938>  // b.any
  419bd0:	add	x24, x9, #0x2
  419bd4:	str	x24, [x26]
  419bd8:	ldrb	w10, [x9, #2]
  419bdc:	mov	x9, x24
  419be0:	cbz	w10, 419c24 <winch@@Base+0x980>
  419be4:	cmp	w10, w8
  419be8:	mov	x9, x24
  419bec:	b.eq	419c24 <winch@@Base+0x980>  // b.none
  419bf0:	mov	x9, x24
  419bf4:	and	w10, w10, #0xff
  419bf8:	cmp	w10, #0x5c
  419bfc:	b.ne	419c08 <winch@@Base+0x964>  // b.any
  419c00:	add	x9, x9, #0x1
  419c04:	str	x9, [x26]
  419c08:	mov	x10, x9
  419c0c:	add	x9, x9, #0x1
  419c10:	str	x9, [x26]
  419c14:	ldrb	w10, [x10, #1]
  419c18:	cbz	w10, 419c24 <winch@@Base+0x980>
  419c1c:	cmp	w10, w8
  419c20:	b.ne	419bf4 <winch@@Base+0x950>  // b.any
  419c24:	mov	x8, x9
  419c28:	ldrb	w10, [x8, #-1]!
  419c2c:	cmp	w10, #0x24
  419c30:	cset	w10, eq  // eq = none
  419c34:	b.ne	419c40 <winch@@Base+0x99c>  // b.any
  419c38:	mov	x9, x8
  419c3c:	str	x8, [x26]
  419c40:	str	xzr, [sp, #16]
  419c44:	strb	wzr, [x9]
  419c48:	str	w10, [sp, #12]
  419c4c:	b	419c60 <winch@@Base+0x9bc>
  419c50:	sxtw	x8, w0
  419c54:	mov	x24, xzr
  419c58:	str	wzr, [sp, #12]
  419c5c:	str	x8, [sp, #16]
  419c60:	mov	w0, #0x30                  	// #48
  419c64:	mov	w1, #0x1                   	// #1
  419c68:	bl	402244 <setlocale@plt+0x584>
  419c6c:	mov	x25, x0
  419c70:	mov	x0, x23
  419c74:	bl	401830 <strlen@plt>
  419c78:	add	w0, w0, #0x1
  419c7c:	mov	w1, #0x1                   	// #1
  419c80:	bl	402244 <setlocale@plt+0x584>
  419c84:	mov	x1, x23
  419c88:	str	x0, [x25, #16]
  419c8c:	bl	401b50 <strcpy@plt>
  419c90:	ldr	x8, [sp, #16]
  419c94:	str	x8, [x25, #24]
  419c98:	ldr	w8, [sp, #12]
  419c9c:	strb	w8, [x25, #40]
  419ca0:	cbnz	x24, 419aac <winch@@Base+0x808>
  419ca4:	str	xzr, [x25, #32]
  419ca8:	b	419acc <winch@@Base+0x828>
  419cac:	mov	x0, x20
  419cb0:	bl	401940 <fclose@plt>
  419cb4:	adrp	x8, 438000 <PC+0x4800>
  419cb8:	ldr	w8, [x8, #212]
  419cbc:	cbz	w8, 419da8 <winch@@Base+0xb04>
  419cc0:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  419cc4:	ldr	x9, [x9, #2008]
  419cc8:	adrp	x11, 438000 <PC+0x4800>
  419ccc:	mov	w10, #0x1                   	// #1
  419cd0:	add	x11, x11, #0xd0
  419cd4:	mov	w8, wzr
  419cd8:	str	x9, [x11, #8]
  419cdc:	str	w10, [x11]
  419ce0:	b	419dac <winch@@Base+0xb08>
  419ce4:	sub	w8, w20, #0x2
  419ce8:	cmp	w8, #0x3
  419cec:	b.hi	419dec <winch@@Base+0xb48>  // b.pmore
  419cf0:	adrp	x9, 41f000 <winch@@Base+0x5d5c>
  419cf4:	add	x9, x9, #0xb48
  419cf8:	ldr	x23, [x9, w8, sxtw #3]
  419cfc:	mov	x0, x19
  419d00:	bl	40c980 <clear@@Base+0x8dbc>
  419d04:	cmp	x0, #0x0
  419d08:	csel	x20, x19, x0, eq  // eq = none
  419d0c:	mov	x0, x21
  419d10:	bl	401830 <strlen@plt>
  419d14:	mov	x22, x0
  419d18:	mov	x0, x23
  419d1c:	bl	401830 <strlen@plt>
  419d20:	add	w22, w0, w22
  419d24:	mov	x0, x20
  419d28:	bl	401830 <strlen@plt>
  419d2c:	add	w8, w22, w0
  419d30:	add	w0, w8, #0x5
  419d34:	mov	w1, #0x1                   	// #1
  419d38:	bl	402244 <setlocale@plt+0x584>
  419d3c:	adrp	x1, 41f000 <winch@@Base+0x5d5c>
  419d40:	add	x1, x1, #0xb3a
  419d44:	mov	x2, x21
  419d48:	mov	x3, x23
  419d4c:	mov	x4, x20
  419d50:	mov	x22, x0
  419d54:	bl	4018b0 <sprintf@plt>
  419d58:	cmp	x20, x19
  419d5c:	b.eq	419d68 <winch@@Base+0xac4>  // b.none
  419d60:	mov	x0, x20
  419d64:	bl	401b20 <free@plt>
  419d68:	adrp	x1, 41a000 <winch@@Base+0xd5c>
  419d6c:	add	x1, x1, #0x6e6
  419d70:	mov	x0, x22
  419d74:	bl	4019b0 <popen@plt>
  419d78:	mov	x19, x0
  419d7c:	mov	x0, x22
  419d80:	bl	401b20 <free@plt>
  419d84:	cbnz	x19, 419764 <winch@@Base+0x4c0>
  419d88:	ldr	x9, [x24]
  419d8c:	cmp	x9, x24
  419d90:	b.eq	419da8 <winch@@Base+0xb04>  // b.none
  419d94:	mov	w8, wzr
  419d98:	str	x9, [x25, #8]
  419d9c:	mov	w9, #0x1                   	// #1
  419da0:	str	w9, [x25]
  419da4:	b	419dac <winch@@Base+0xb08>
  419da8:	mov	w8, #0x2                   	// #2
  419dac:	sub	x8, x8, #0x1
  419db0:	cmp	w8, #0x2
  419db4:	b.hi	419dcc <winch@@Base+0xb28>  // b.pmore
  419db8:	adrp	x9, 41f000 <winch@@Base+0x5d5c>
  419dbc:	add	x9, x9, #0xb68
  419dc0:	ldr	x0, [x9, x8, lsl #3]
  419dc4:	mov	x1, xzr
  419dc8:	bl	4153c4 <error@@Base>
  419dcc:	add	sp, sp, #0x430
  419dd0:	ldp	x20, x19, [sp, #80]
  419dd4:	ldp	x22, x21, [sp, #64]
  419dd8:	ldp	x24, x23, [sp, #48]
  419ddc:	ldp	x26, x25, [sp, #32]
  419de0:	ldp	x28, x27, [sp, #16]
  419de4:	ldp	x29, x30, [sp], #96
  419de8:	ret
  419dec:	mov	w8, #0x3                   	// #3
  419df0:	b	419dac <winch@@Base+0xb08>
  419df4:	adrp	x8, 433000 <winch@@Base+0x19d5c>
  419df8:	ldr	x8, [x8, #2040]
  419dfc:	cmp	x19, x8
  419e00:	b.eq	419e0c <winch@@Base+0xb68>  // b.none
  419e04:	mov	x0, x19
  419e08:	bl	401c30 <pclose@plt>
  419e0c:	mov	w8, #0x4                   	// #4
  419e10:	b	419dac <winch@@Base+0xb08>
  419e14:	sub	sp, sp, #0x70
  419e18:	stp	x29, x30, [sp, #16]
  419e1c:	stp	x28, x27, [sp, #32]
  419e20:	stp	x26, x25, [sp, #48]
  419e24:	stp	x24, x23, [sp, #64]
  419e28:	stp	x22, x21, [sp, #80]
  419e2c:	stp	x20, x19, [sp, #96]
  419e30:	adrp	x8, 438000 <PC+0x4800>
  419e34:	ldr	x8, [x8, #216]
  419e38:	add	x29, sp, #0x10
  419e3c:	cbz	x8, 41a00c <winch@@Base+0xd68>
  419e40:	ldr	x0, [x8, #24]
  419e44:	cbz	x0, 419e68 <winch@@Base+0xbc4>
  419e48:	ldp	x20, x19, [sp, #96]
  419e4c:	ldp	x22, x21, [sp, #80]
  419e50:	ldp	x24, x23, [sp, #64]
  419e54:	ldp	x26, x25, [sp, #48]
  419e58:	ldp	x28, x27, [sp, #32]
  419e5c:	ldp	x29, x30, [sp, #16]
  419e60:	add	sp, sp, #0x70
  419e64:	b	411e30 <clear@@Base+0xe26c>
  419e68:	bl	411b7c <clear@@Base+0xdfb8>
  419e6c:	mov	x20, x0
  419e70:	mov	x21, xzr
  419e74:	adrp	x27, 438000 <PC+0x4800>
  419e78:	adrp	x28, 438000 <PC+0x4800>
  419e7c:	adrp	x26, 438000 <PC+0x4800>
  419e80:	b	419edc <winch@@Base+0xc38>
  419e84:	adrp	x8, 438000 <PC+0x4800>
  419e88:	ldr	x25, [x8, #216]
  419e8c:	ldr	x22, [sp]
  419e90:	ldr	x24, [x25, #32]
  419e94:	mov	x0, x24
  419e98:	bl	401830 <strlen@plt>
  419e9c:	sxtw	x23, w0
  419ea0:	mov	x0, x24
  419ea4:	mov	x1, x22
  419ea8:	mov	x2, x23
  419eac:	bl	4019d0 <strncmp@plt>
  419eb0:	cbz	w0, 419ec0 <winch@@Base+0xc1c>
  419eb4:	mov	w24, wzr
  419eb8:	cbz	w24, 419edc <winch@@Base+0xc38>
  419ebc:	b	41a010 <winch@@Base+0xd6c>
  419ec0:	ldrb	w8, [x25, #40]
  419ec4:	cbz	w8, 41a034 <winch@@Base+0xd90>
  419ec8:	ldrb	w8, [x22, x23]
  419ecc:	cmp	w8, #0xd
  419ed0:	b.eq	41a034 <winch@@Base+0xd90>  // b.none
  419ed4:	cbnz	w8, 419eb4 <winch@@Base+0xc10>
  419ed8:	b	41a034 <winch@@Base+0xd90>
  419edc:	ldrb	w8, [x27, #624]
  419ee0:	tst	w8, #0x3
  419ee4:	b.ne	41a00c <winch@@Base+0xd68>  // b.any
  419ee8:	mov	x1, sp
  419eec:	sub	x2, x29, #0x4
  419ef0:	mov	x0, x21
  419ef4:	mov	x19, x21
  419ef8:	bl	410f50 <clear@@Base+0xd38c>
  419efc:	cmp	x20, #0x0
  419f00:	csinc	x20, xzr, x20, eq  // eq = none
  419f04:	cmn	x0, #0x1
  419f08:	b.eq	419ffc <winch@@Base+0xd58>  // b.none
  419f0c:	ldr	w8, [x28, #436]
  419f10:	mov	x21, x0
  419f14:	cbz	w8, 419f24 <winch@@Base+0xc80>
  419f18:	mov	x0, x20
  419f1c:	mov	x1, x21
  419f20:	bl	411a14 <clear@@Base+0xde50>
  419f24:	ldr	w8, [x26, #528]
  419f28:	cmp	w8, #0x2
  419f2c:	b.ne	419e84 <winch@@Base+0xbe0>  // b.any
  419f30:	ldur	w0, [x29, #-4]
  419f34:	mov	w1, #0x8                   	// #8
  419f38:	mov	x26, x27
  419f3c:	mov	x27, x28
  419f40:	bl	40a9fc <clear@@Base+0x6e38>
  419f44:	mov	w23, w0
  419f48:	bl	40aa18 <clear@@Base+0x6e54>
  419f4c:	mov	x22, x0
  419f50:	mov	w0, #0x1                   	// #1
  419f54:	mov	w1, w23
  419f58:	bl	402244 <setlocale@plt+0x584>
  419f5c:	ldr	x1, [sp]
  419f60:	sub	x3, x29, #0x4
  419f64:	mov	w4, #0x8                   	// #8
  419f68:	mov	x2, x22
  419f6c:	mov	x23, x0
  419f70:	bl	40aa64 <clear@@Base+0x6ea0>
  419f74:	adrp	x8, 438000 <PC+0x4800>
  419f78:	ldr	x28, [x8, #216]
  419f7c:	ldr	x25, [x28, #32]
  419f80:	mov	x0, x25
  419f84:	bl	401830 <strlen@plt>
  419f88:	sxtw	x24, w0
  419f8c:	mov	x0, x25
  419f90:	mov	x1, x23
  419f94:	mov	x2, x24
  419f98:	bl	4019d0 <strncmp@plt>
  419f9c:	cbz	w0, 419fa8 <winch@@Base+0xd04>
  419fa0:	mov	w24, wzr
  419fa4:	b	419fd8 <winch@@Base+0xd34>
  419fa8:	ldrb	w8, [x28, #40]
  419fac:	cbz	w8, 419fc0 <winch@@Base+0xd1c>
  419fb0:	ldrb	w8, [x23, x24]
  419fb4:	cmp	w8, #0xd
  419fb8:	b.eq	419fc0 <winch@@Base+0xd1c>  // b.none
  419fbc:	cbnz	w8, 419fa0 <winch@@Base+0xcfc>
  419fc0:	mov	x0, x19
  419fc4:	bl	411b7c <clear@@Base+0xdfb8>
  419fc8:	adrp	x8, 438000 <PC+0x4800>
  419fcc:	ldr	x8, [x8, #216]
  419fd0:	mov	w24, #0x1                   	// #1
  419fd4:	str	x0, [x8, #24]
  419fd8:	mov	x0, x22
  419fdc:	mov	x28, x27
  419fe0:	mov	x27, x26
  419fe4:	adrp	x26, 438000 <PC+0x4800>
  419fe8:	bl	401b20 <free@plt>
  419fec:	mov	x0, x23
  419ff0:	bl	401b20 <free@plt>
  419ff4:	cbz	w24, 419edc <winch@@Base+0xc38>
  419ff8:	b	41a010 <winch@@Base+0xd6c>
  419ffc:	adrp	x0, 41f000 <winch@@Base+0x5d5c>
  41a000:	add	x0, x0, #0xb1d
  41a004:	mov	x1, xzr
  41a008:	bl	4153c4 <error@@Base>
  41a00c:	mov	x19, #0xffffffffffffffff    	// #-1
  41a010:	mov	x0, x19
  41a014:	ldp	x20, x19, [sp, #96]
  41a018:	ldp	x22, x21, [sp, #80]
  41a01c:	ldp	x24, x23, [sp, #64]
  41a020:	ldp	x26, x25, [sp, #48]
  41a024:	ldp	x28, x27, [sp, #32]
  41a028:	ldp	x29, x30, [sp, #16]
  41a02c:	add	sp, sp, #0x70
  41a030:	ret
  41a034:	mov	x0, x19
  41a038:	bl	411b7c <clear@@Base+0xdfb8>
  41a03c:	adrp	x8, 438000 <PC+0x4800>
  41a040:	ldr	x8, [x8, #216]
  41a044:	str	x0, [x8, #24]
  41a048:	b	41a010 <winch@@Base+0xd6c>
  41a04c:	cmp	w0, #0x1
  41a050:	b.lt	41a0bc <winch@@Base+0xe18>  // b.tstop
  41a054:	adrp	x8, 438000 <PC+0x4800>
  41a058:	ldr	x11, [x8, #216]
  41a05c:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  41a060:	adrp	x10, 438000 <PC+0x4800>
  41a064:	add	w8, w0, #0x1
  41a068:	add	x9, x9, #0x7d8
  41a06c:	add	x10, x10, #0xd0
  41a070:	b	41a084 <winch@@Base+0xde0>
  41a074:	mov	x0, xzr
  41a078:	sub	w8, w8, #0x1
  41a07c:	cmp	w8, #0x1
  41a080:	b.le	41a0b8 <winch@@Base+0xe14>
  41a084:	cbz	x11, 41a074 <winch@@Base+0xdd0>
  41a088:	ldr	x12, [x11]
  41a08c:	cmp	x12, x9
  41a090:	b.eq	41a074 <winch@@Base+0xdd0>  // b.none
  41a094:	ldr	w11, [x10]
  41a098:	str	x12, [x10, #8]
  41a09c:	add	w11, w11, #0x1
  41a0a0:	str	w11, [x10]
  41a0a4:	ldr	x0, [x12, #16]
  41a0a8:	mov	x11, x12
  41a0ac:	sub	w8, w8, #0x1
  41a0b0:	cmp	w8, #0x1
  41a0b4:	b.gt	41a084 <winch@@Base+0xde0>
  41a0b8:	ret
  41a0bc:	mov	x0, xzr
  41a0c0:	ret
  41a0c4:	cmp	w0, #0x1
  41a0c8:	b.lt	41a134 <winch@@Base+0xe90>  // b.tstop
  41a0cc:	adrp	x8, 438000 <PC+0x4800>
  41a0d0:	ldr	x11, [x8, #216]
  41a0d4:	adrp	x9, 433000 <winch@@Base+0x19d5c>
  41a0d8:	adrp	x10, 438000 <PC+0x4800>
  41a0dc:	add	w8, w0, #0x1
  41a0e0:	add	x9, x9, #0x7d8
  41a0e4:	add	x10, x10, #0xd0
  41a0e8:	b	41a0fc <winch@@Base+0xe58>
  41a0ec:	mov	x0, xzr
  41a0f0:	sub	w8, w8, #0x1
  41a0f4:	cmp	w8, #0x1
  41a0f8:	b.le	41a130 <winch@@Base+0xe8c>
  41a0fc:	cbz	x11, 41a0ec <winch@@Base+0xe48>
  41a100:	ldr	x12, [x11, #8]
  41a104:	cmp	x12, x9
  41a108:	b.eq	41a0ec <winch@@Base+0xe48>  // b.none
  41a10c:	ldr	w11, [x10]
  41a110:	str	x12, [x10, #8]
  41a114:	sub	w11, w11, #0x1
  41a118:	str	w11, [x10]
  41a11c:	ldr	x0, [x12, #16]
  41a120:	mov	x11, x12
  41a124:	sub	w8, w8, #0x1
  41a128:	cmp	w8, #0x1
  41a12c:	b.gt	41a0fc <winch@@Base+0xe58>
  41a130:	ret
  41a134:	mov	x0, xzr
  41a138:	ret
  41a13c:	adrp	x8, 438000 <PC+0x4800>
  41a140:	ldr	w0, [x8, #212]
  41a144:	ret
  41a148:	adrp	x8, 438000 <PC+0x4800>
  41a14c:	ldr	w0, [x8, #208]
  41a150:	ret
  41a154:	adrp	x8, 438000 <PC+0x4800>
  41a158:	ldr	x8, [x8, #216]
  41a15c:	cbz	x8, 41a168 <winch@@Base+0xec4>
  41a160:	ldr	x0, [x8, #16]
  41a164:	b	40bbbc <clear@@Base+0x7ff8>
  41a168:	mov	w0, #0x1                   	// #1
  41a16c:	ret
  41a170:	stp	x29, x30, [sp, #-16]!
  41a174:	adrp	x0, 41e000 <winch@@Base+0x4d5c>
  41a178:	add	x0, x0, #0x4ff
  41a17c:	mov	w1, wzr
  41a180:	mov	x29, sp
  41a184:	bl	4019a0 <open@plt>
  41a188:	cmp	w0, #0x0
  41a18c:	mov	w8, #0x2                   	// #2
  41a190:	csel	w8, w8, w0, lt  // lt = tstop
  41a194:	adrp	x9, 438000 <PC+0x4800>
  41a198:	str	w8, [x9, #628]
  41a19c:	ldp	x29, x30, [sp], #16
  41a1a0:	ret
  41a1a4:	ret
  41a1a8:	mov	w0, #0x1                   	// #1
  41a1ac:	ret
  41a1b0:	stp	x29, x30, [sp, #-48]!
  41a1b4:	stp	x20, x19, [sp, #32]
  41a1b8:	adrp	x20, 438000 <PC+0x4800>
  41a1bc:	str	x21, [sp, #16]
  41a1c0:	mov	x29, sp
  41a1c4:	b	41a1d0 <winch@@Base+0xf2c>
  41a1c8:	cmp	w19, #0x1
  41a1cc:	b.eq	41a200 <winch@@Base+0xf5c>  // b.none
  41a1d0:	ldr	w0, [x20, #628]
  41a1d4:	add	x1, x29, #0x1c
  41a1d8:	mov	w2, #0x1                   	// #1
  41a1dc:	bl	414bcc <clear@@Base+0x11008>
  41a1e0:	cmn	w0, #0x2
  41a1e4:	b.eq	41a210 <winch@@Base+0xf6c>  // b.none
  41a1e8:	ldrb	w21, [x29, #28]
  41a1ec:	mov	w19, w0
  41a1f0:	tbz	w0, #31, 41a1c8 <winch@@Base+0xf24>
  41a1f4:	mov	w0, #0x1                   	// #1
  41a1f8:	bl	4021cc <setlocale@plt+0x50c>
  41a1fc:	b	41a1c8 <winch@@Base+0xf24>
  41a200:	cmp	w21, #0x0
  41a204:	mov	w8, #0xffffffe0            	// #-32
  41a208:	csel	w8, w8, w21, eq  // eq = none
  41a20c:	and	w0, w8, #0xff
  41a210:	ldp	x20, x19, [sp, #32]
  41a214:	ldr	x21, [sp, #16]
  41a218:	ldp	x29, x30, [sp], #48
  41a21c:	ret
  41a220:	stp	x29, x30, [sp, #-64]!
  41a224:	mov	x29, sp
  41a228:	stp	x19, x20, [sp, #16]
  41a22c:	adrp	x20, 42f000 <winch@@Base+0x15d5c>
  41a230:	add	x20, x20, #0xde0
  41a234:	stp	x21, x22, [sp, #32]
  41a238:	adrp	x21, 42f000 <winch@@Base+0x15d5c>
  41a23c:	add	x21, x21, #0xdd8
  41a240:	sub	x20, x20, x21
  41a244:	mov	w22, w0
  41a248:	stp	x23, x24, [sp, #48]
  41a24c:	mov	x23, x1
  41a250:	mov	x24, x2
  41a254:	bl	4017e0 <memcpy@plt-0x40>
  41a258:	cmp	xzr, x20, asr #3
  41a25c:	b.eq	41a288 <winch@@Base+0xfe4>  // b.none
  41a260:	asr	x20, x20, #3
  41a264:	mov	x19, #0x0                   	// #0
  41a268:	ldr	x3, [x21, x19, lsl #3]
  41a26c:	mov	x2, x24
  41a270:	add	x19, x19, #0x1
  41a274:	mov	x1, x23
  41a278:	mov	w0, w22
  41a27c:	blr	x3
  41a280:	cmp	x20, x19
  41a284:	b.ne	41a268 <winch@@Base+0xfc4>  // b.any
  41a288:	ldp	x19, x20, [sp, #16]
  41a28c:	ldp	x21, x22, [sp, #32]
  41a290:	ldp	x23, x24, [sp, #48]
  41a294:	ldp	x29, x30, [sp], #64
  41a298:	ret
  41a29c:	nop
  41a2a0:	ret

Disassembly of section .fini:

000000000041a2a4 <.fini>:
  41a2a4:	stp	x29, x30, [sp, #-16]!
  41a2a8:	mov	x29, sp
  41a2ac:	ldp	x29, x30, [sp], #16
  41a2b0:	ret
