module top_module(
	output out);
  
  // Define the logic for the output
  assign out = 0;
  
endmodule
