module exe(
    input              clk,
    input              rst,
    input       [ 4:0] optype,
    input       [31:0] data1,
    input       [31:0] data2,
    input       [ 4:0] rs1,
    input       [ 4:0] rs2,
    input       [ 4:0] rd,
    input       [31:0] immediate,
    input       [31:0] offset,
    // output
    output wire         jmp_en,
    output wire  [31:0] jmp_addr,
    // write
    output wire        we_reg,          // è¯¥æŒ‡ä»¤æ˜¯å¦è¦å†™å¯„å­˜å™¨
    output wire [31:0]  res,             // å¯¹äºwrite_reg_flagä¸?1æ—¶ï¼Œæ­¤å¤„ä¸ºè¦å†™å…¥å¯„å­˜å™¨çš„å€?
    output wire         clr,             // åˆ†æ”¯é¢„æµ‹é”™è¯¯
    output wire  [ 4:0] rd_d1
);
    wire load_en;
    wire store_en;
    wire [31:0] store_data;

    // ä¸Šä¸€æ¡æŒ‡ä»¤çš„ä¿¡æ¯ï¼Œä¸ºè§£å†³æ•°æ®å†’é™©è€Œä¿å­?
    reg store_en_last;
    reg [31:0] res_last;
    reg we_reg_last;
    reg [31:0] store_data_last;
    reg [31:0] read_mem_data_last;
    wire [31:0] read_mem_data;
    wire [31:0] alu_result;
    reg [4:0] rd_last;
    
    assign rd_d1 = rd;
    // è¦ä¿å­˜ç”¨äºè§£å†³æ•°æ®å†’é™©çš„å€?
    always @(posedge clk) begin
        // è¦ä¿å­˜ï¼šres, rd, we_reg,store_en,write_data,addr
        res_last        <= res;
        rd_last         <= rd;
        we_reg_last     <= we_reg;
        store_en_last   <= store_en;
        store_data_last <= store_data;
        read_mem_data_last <= read_mem_data;
    end

    wire [31:0] real_data1;
    wire [31:0] real_data2;
    wire [31:0] real_read_data;
    assign real_data1     = (rs1 == rd_last && we_reg_last) ? res_last : data1;
    assign real_data2     = (rs2 == rd_last && we_reg_last) ? res_last : data2;
    assign real_read_data = (optype == 5'd4 && store_en_last && res_last == offset+real_data2) ? store_data_last : read_mem_data;


    assign res  = load_en ? real_read_data : alu_result;

    data_process data_process_inst (
        .optype        (optype),
        .data1         (real_data1),
        .data2         (real_data2),
        .immediate     (immediate),
        .offset        (offset),
        .ins_addr      (ins_addr),
        .write_reg     (we_reg),
        .load_en       (load_en),
        .store_en      (store_en),
        .write_mem_data(store_data),
        .jmp_en        (jmp_en),
        .jmp_addr      (jmp_addr),
        .res           (alu_result),
        .clr           (clr)
    );

    d_cache d_cache_inst (
        .clk        (clk),
        .rst        (rst),
        .addr       (alu_result),
        .write_en   (store_en),
        .data_in    (store_data),
        .data_out   (read_mem_data)
    );


endmodule