<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p44" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_44{left:110px;bottom:1129px;letter-spacing:-0.17px;}
#t2_44{left:418px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t3_44{left:110px;bottom:1082px;letter-spacing:-0.22px;word-spacing:3.79px;}
#t4_44{left:512px;bottom:1082px;letter-spacing:-0.14px;}
#t5_44{left:533px;bottom:1082px;}
#t6_44{left:552px;bottom:1082px;letter-spacing:-0.19px;word-spacing:3.89px;}
#t7_44{left:110px;bottom:1062px;letter-spacing:-0.16px;word-spacing:1.8px;}
#t8_44{left:295px;bottom:1062px;letter-spacing:-0.17px;}
#t9_44{left:318px;bottom:1062px;letter-spacing:-0.19px;word-spacing:2.08px;}
#ta_44{left:110px;bottom:1041px;letter-spacing:-0.18px;word-spacing:1.74px;}
#tb_44{left:529px;bottom:1041px;letter-spacing:-0.18px;}
#tc_44{left:552px;bottom:1041px;letter-spacing:-0.13px;word-spacing:1.64px;}
#td_44{left:110px;bottom:1020px;letter-spacing:-0.16px;word-spacing:0.78px;}
#te_44{left:361px;bottom:1020px;letter-spacing:-0.17px;}
#tf_44{left:384px;bottom:1020px;letter-spacing:-0.13px;word-spacing:0.69px;}
#tg_44{left:110px;bottom:999px;letter-spacing:-0.23px;word-spacing:1.85px;}
#th_44{left:713px;bottom:999px;letter-spacing:-0.14px;}
#ti_44{left:740px;bottom:999px;letter-spacing:-0.16px;word-spacing:1.5px;}
#tj_44{left:802px;bottom:999px;letter-spacing:-0.17px;}
#tk_44{left:819px;bottom:999px;}
#tl_44{left:110px;bottom:979px;letter-spacing:-0.15px;word-spacing:1.38px;}
#tm_44{left:190px;bottom:979px;letter-spacing:-0.17px;}
#tn_44{left:213px;bottom:979px;letter-spacing:-0.11px;word-spacing:1.28px;}
#to_44{left:360px;bottom:979px;letter-spacing:-0.17px;}
#tp_44{left:395px;bottom:979px;}
#tq_44{left:152px;bottom:934px;letter-spacing:-0.02px;word-spacing:2.36px;}
#tr_44{left:152px;bottom:916px;word-spacing:3.07px;}
#ts_44{left:152px;bottom:898px;letter-spacing:-0.02px;word-spacing:2.48px;}
#tt_44{left:152px;bottom:879px;word-spacing:1.83px;}
#tu_44{left:110px;bottom:843px;letter-spacing:-0.21px;word-spacing:3.03px;}
#tv_44{left:727px;bottom:843px;letter-spacing:-0.14px;word-spacing:2.93px;}
#tw_44{left:110px;bottom:822px;letter-spacing:-0.23px;word-spacing:1.52px;}
#tx_44{left:152px;bottom:777px;letter-spacing:-0.02px;word-spacing:3.11px;}
#ty_44{left:152px;bottom:759px;letter-spacing:-0.03px;word-spacing:1.89px;}
#tz_44{left:152px;bottom:714px;letter-spacing:-0.03px;word-spacing:1.91px;}
#t10_44{left:110px;bottom:653px;letter-spacing:0.12px;}
#t11_44{left:173px;bottom:653px;letter-spacing:0.05px;word-spacing:2.46px;}
#t12_44{left:505px;bottom:653px;letter-spacing:0.14px;}
#t13_44{left:578px;bottom:653px;letter-spacing:0.16px;}
#t14_44{left:617px;bottom:653px;letter-spacing:0.14px;}
#t15_44{left:683px;bottom:653px;}
#t16_44{left:110px;bottom:607px;letter-spacing:-0.17px;word-spacing:1.77px;}
#t17_44{left:110px;bottom:586px;letter-spacing:-0.16px;word-spacing:0.47px;}
#t18_44{left:780px;bottom:586px;letter-spacing:-0.14px;}
#t19_44{left:814px;bottom:586px;letter-spacing:-0.11px;}
#t1a_44{left:110px;bottom:565px;letter-spacing:-0.18px;word-spacing:2px;}
#t1b_44{left:764px;bottom:565px;letter-spacing:-0.17px;}
#t1c_44{left:110px;bottom:545px;letter-spacing:-0.18px;}
#t1d_44{left:143px;bottom:545px;letter-spacing:-0.17px;}
#t1e_44{left:210px;bottom:545px;letter-spacing:-0.15px;word-spacing:1.91px;}
#t1f_44{left:110px;bottom:524px;letter-spacing:-0.18px;word-spacing:2.07px;}
#t1g_44{left:588px;bottom:524px;letter-spacing:-0.18px;}
#t1h_44{left:649px;bottom:524px;letter-spacing:-0.21px;word-spacing:1.8px;}
#t1i_44{left:110px;bottom:503px;letter-spacing:-0.14px;word-spacing:1.39px;}
#t1j_44{left:256px;bottom:503px;letter-spacing:-0.17px;}
#t1k_44{left:317px;bottom:503px;letter-spacing:-0.15px;word-spacing:1.39px;}
#t1l_44{left:110px;bottom:467px;letter-spacing:-0.12px;word-spacing:-0.11px;}
#t1m_44{left:316px;bottom:467px;letter-spacing:-0.17px;}
#t1n_44{left:382px;bottom:467px;letter-spacing:-0.18px;}
#t1o_44{left:413px;bottom:467px;letter-spacing:-0.18px;}
#t1p_44{left:478px;bottom:467px;letter-spacing:-0.15px;word-spacing:-0.05px;}
#t1q_44{left:764px;bottom:467px;letter-spacing:-0.17px;}
#t1r_44{left:110px;bottom:447px;letter-spacing:-0.15px;}
#t1s_44{left:131px;bottom:447px;letter-spacing:-0.17px;}
#t1t_44{left:198px;bottom:447px;letter-spacing:-0.12px;word-spacing:1.76px;}
#t1u_44{left:110px;bottom:426px;letter-spacing:-0.12px;word-spacing:2.65px;}
#t1v_44{left:264px;bottom:426px;letter-spacing:-0.14px;word-spacing:2.77px;}
#t1w_44{left:509px;bottom:426px;letter-spacing:-0.18px;}
#t1x_44{left:577px;bottom:426px;letter-spacing:-0.18px;}
#t1y_44{left:611px;bottom:426px;letter-spacing:-0.18px;}
#t1z_44{left:679px;bottom:426px;letter-spacing:-0.15px;word-spacing:2.73px;}
#t20_44{left:110px;bottom:405px;letter-spacing:-0.13px;}
#t21_44{left:152px;bottom:361px;letter-spacing:-0.03px;word-spacing:1.2px;}
#t22_44{left:152px;bottom:342px;letter-spacing:-0.02px;word-spacing:1.49px;}
#t23_44{left:152px;bottom:324px;letter-spacing:0.12px;}
#t24_44{left:189px;bottom:324px;letter-spacing:0.01px;word-spacing:1.8px;}
#t25_44{left:110px;bottom:288px;letter-spacing:-0.13px;word-spacing:1.57px;}
#t26_44{left:415px;bottom:288px;letter-spacing:-0.18px;}
#t27_44{left:473px;bottom:288px;letter-spacing:-0.14px;word-spacing:1.61px;}
#t28_44{left:790px;bottom:288px;letter-spacing:-0.17px;}
#t29_44{left:110px;bottom:267px;letter-spacing:-0.13px;word-spacing:0.9px;}
#t2a_44{left:722px;bottom:267px;letter-spacing:-0.18px;}
#t2b_44{left:771px;bottom:267px;letter-spacing:-0.13px;}
#t2c_44{left:110px;bottom:246px;letter-spacing:-0.14px;word-spacing:2.48px;}
#t2d_44{left:569px;bottom:246px;letter-spacing:-0.18px;}
#t2e_44{left:636px;bottom:246px;letter-spacing:-0.17px;word-spacing:2.49px;}
#t2f_44{left:110px;bottom:225px;letter-spacing:-0.13px;word-spacing:1.7px;}
#t2g_44{left:529px;bottom:225px;letter-spacing:-0.18px;}
#t2h_44{left:596px;bottom:225px;letter-spacing:-0.19px;word-spacing:1.81px;}
#t2i_44{left:110px;bottom:205px;letter-spacing:-0.15px;word-spacing:1.73px;}
#t2j_44{left:507px;bottom:205px;letter-spacing:-0.18px;}
#t2k_44{left:574px;bottom:205px;letter-spacing:-0.15px;word-spacing:2.98px;}
#t2l_44{left:689px;bottom:205px;letter-spacing:-0.18px;}
#t2m_44{left:742px;bottom:205px;}
#t2n_44{left:753px;bottom:205px;letter-spacing:-0.18px;}
#t2o_44{left:788px;bottom:205px;letter-spacing:-0.15px;word-spacing:1.8px;}
#t2p_44{left:110px;bottom:184px;letter-spacing:-0.17px;}
#t2q_44{left:159px;bottom:184px;letter-spacing:-0.16px;word-spacing:1.39px;}
#t2r_44{left:474px;bottom:184px;letter-spacing:-0.18px;}
#t2s_44{left:540px;bottom:184px;letter-spacing:-0.14px;word-spacing:1.39px;}

.s1_44{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s2_44{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s3_44{font-size:17px;font-family:CMR10_1fw;color:#000080;}
.s4_44{font-size:17px;font-family:CMTT10_1gl;color:#000;}
.s5_44{font-size:15px;font-family:CMTI10_1gf;color:#000;}
.s6_44{font-size:18px;font-family:CMBX12_1fi;color:#000;}
.s7_44{font-size:18px;font-family:CMTT12_1gn;color:#000;}
.s8_44{font-size:15px;font-family:CMTT10_1gl;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts44" type="text/css" >

@font-face {
	font-family: CMBX12_1fi;
	src: url("fonts/CMBX12_1fi.woff") format("woff");
}

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTI10_1gf;
	src: url("fonts/CMTI10_1gf.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

@font-face {
	font-family: CMTT12_1gn;
	src: url("fonts/CMTT12_1gn.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg44Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg44" style="-webkit-user-select: none;"><object width="935" height="1210" data="44/44.svg" type="image/svg+xml" id="pdf44" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_44" class="t s1_44">30 </span><span id="t2_44" class="t s2_44">Volume II: RISC-V Privileged Architectures V20211203 </span>
<span id="t3_44" class="t s1_44" data-mappings='[[25,"fi"]]'>The encoding of the MODE ﬁeld is shown in Table </span><span id="t4_44" class="t s3_44">3.5</span><span id="t5_44" class="t s1_44">. </span><span id="t6_44" class="t s1_44">When MODE=Direct, all traps into </span>
<span id="t7_44" class="t s1_44">machine mode cause the </span><span id="t8_44" class="t s4_44">pc </span><span id="t9_44" class="t s1_44" data-mappings='[[37,"fi"]]'>to be set to the address in the BASE ﬁeld. When MODE=Vectored, </span>
<span id="ta_44" class="t s1_44">all synchronous exceptions into machine mode cause the </span><span id="tb_44" class="t s4_44">pc </span><span id="tc_44" class="t s1_44">to be set to the address in the BASE </span>
<span id="td_44" class="t s1_44" data-mappings='[[0,"fi"]]'>ﬁeld, whereas interrupts cause the </span><span id="te_44" class="t s4_44">pc </span><span id="tf_44" class="t s1_44" data-mappings='[[37,"fi"]]'>to be set to the address in the BASE ﬁeld plus four times the </span>
<span id="tg_44" class="t s1_44">interrupt cause number. For example, a machine-mode timer interrupt (see Table </span><span id="th_44" class="t s3_44">3.6 </span><span id="ti_44" class="t s1_44">on page </span><span id="tj_44" class="t s3_44">39</span><span id="tk_44" class="t s1_44">) </span>
<span id="tl_44" class="t s1_44">causes the </span><span id="tm_44" class="t s4_44">pc </span><span id="tn_44" class="t s1_44">to be set to BASE+</span><span id="to_44" class="t s4_44">0x1c</span><span id="tp_44" class="t s1_44">. </span>
<span id="tq_44" class="t s5_44">When vectored interrupts are enabled, interrupt cause 0, which corresponds to user-mode soft- </span>
<span id="tr_44" class="t s5_44">ware interrupts, are vectored to the same location as synchronous exceptions. This ambiguity </span>
<span id="ts_44" class="t s5_44">does not arise in practice, since user-mode software interrupts are either disabled or delegated </span>
<span id="tt_44" class="t s5_44">to user mode. </span>
<span id="tu_44" class="t s1_44" data-mappings='[[29,"ff"],[64,"ff"]]'>An implementation may have diﬀerent alignment constraints for diﬀerent modes. </span><span id="tv_44" class="t s1_44">In particular, </span>
<span id="tw_44" class="t s1_44">MODE=Vectored may have stricter alignment constraints than MODE=Direct. </span>
<span id="tx_44" class="t s5_44">Allowing coarser alignments in Vectored mode enables vectoring to be implemented without a </span>
<span id="ty_44" class="t s5_44">hardware adder circuit. </span>
<span id="tz_44" class="t s5_44" data-mappings='[[60,"fi"]]'>Reset and NMI vector locations are given in a platform speciﬁcation. </span>
<span id="t10_44" class="t s6_44">3.1.8 </span><span id="t11_44" class="t s6_44">Machine Trap Delegation Registers (</span><span id="t12_44" class="t s7_44">medeleg </span><span id="t13_44" class="t s6_44">and </span><span id="t14_44" class="t s7_44">mideleg</span><span id="t15_44" class="t s6_44">) </span>
<span id="t16_44" class="t s1_44">By default, all traps at any privilege level are handled in machine mode, though a machine-mode </span>
<span id="t17_44" class="t s1_44">handler can redirect traps back to the appropriate level with the MRET instruction (Section </span><span id="t18_44" class="t s3_44">3.3.2</span><span id="t19_44" class="t s1_44">). </span>
<span id="t1a_44" class="t s1_44">To increase performance, implementations can provide individual read/write bits within </span><span id="t1b_44" class="t s4_44">medeleg </span>
<span id="t1c_44" class="t s1_44">and </span><span id="t1d_44" class="t s4_44">mideleg </span><span id="t1e_44" class="t s1_44">to indicate that certain exceptions and interrupts should be processed directly by a </span>
<span id="t1f_44" class="t s1_44">lower privilege level. The machine exception delegation register (</span><span id="t1g_44" class="t s4_44">medeleg</span><span id="t1h_44" class="t s1_44">) and machine interrupt </span>
<span id="t1i_44" class="t s1_44">delegation register (</span><span id="t1j_44" class="t s4_44">mideleg</span><span id="t1k_44" class="t s1_44">) are MXLEN-bit read/write registers. </span>
<span id="t1l_44" class="t s1_44">In systems with S-mode, the </span><span id="t1m_44" class="t s4_44">medeleg </span><span id="t1n_44" class="t s1_44">and </span><span id="t1o_44" class="t s4_44">mideleg </span><span id="t1p_44" class="t s1_44">registers must exist, and setting a bit in </span><span id="t1q_44" class="t s4_44">medeleg </span>
<span id="t1r_44" class="t s1_44">or </span><span id="t1s_44" class="t s4_44">mideleg </span><span id="t1t_44" class="t s1_44">will delegate the corresponding trap, when occurring in S-mode or U-mode, to the S- </span>
<span id="t1u_44" class="t s1_44">mode trap handler. </span><span id="t1v_44" class="t s1_44">In systems without S-mode, the </span><span id="t1w_44" class="t s4_44">medeleg </span><span id="t1x_44" class="t s1_44">and </span><span id="t1y_44" class="t s4_44">mideleg </span><span id="t1z_44" class="t s1_44">registers should not </span>
<span id="t20_44" class="t s1_44">exist. </span>
<span id="t21_44" class="t s5_44">In versions 1.9.1 and earlier , these registers existed but were hardwired to zero in M-mode only, </span>
<span id="t22_44" class="t s5_44">or M/U without N systems. There is no reason to require they return zero in those cases, as the </span>
<span id="t23_44" class="t s8_44">misa </span><span id="t24_44" class="t s5_44">register indicates whether they exist. </span>
<span id="t25_44" class="t s1_44">When a trap is delegated to S-mode, the </span><span id="t26_44" class="t s4_44">scause </span><span id="t27_44" class="t s1_44">register is written with the trap cause; the </span><span id="t28_44" class="t s4_44">sepc </span>
<span id="t29_44" class="t s1_44">register is written with the virtual address of the instruction that took the trap; the </span><span id="t2a_44" class="t s4_44">stval </span><span id="t2b_44" class="t s1_44">register </span>
<span id="t2c_44" class="t s1_44" data-mappings='[[34,"fi"],[52,"fi"]]'>is written with an exception-speciﬁc datum; the SPP ﬁeld of </span><span id="t2d_44" class="t s4_44">mstatus </span><span id="t2e_44" class="t s1_44">is written with the active </span>
<span id="t2f_44" class="t s1_44" data-mappings='[[49,"fi"]]'>privilege mode at the time of the trap; the SPIE ﬁeld of </span><span id="t2g_44" class="t s4_44">mstatus </span><span id="t2h_44" class="t s1_44">is written with the value of the </span>
<span id="t2i_44" class="t s1_44" data-mappings='[[4,"fi"],[46,"fi"]]'>SIE ﬁeld at the time of the trap; and the SIE ﬁeld of </span><span id="t2j_44" class="t s4_44">mstatus </span><span id="t2k_44" class="t s1_44">is cleared. The </span><span id="t2l_44" class="t s4_44">mcause</span><span id="t2m_44" class="t s1_44">, </span><span id="t2n_44" class="t s4_44">mepc</span><span id="t2o_44" class="t s1_44">, and </span>
<span id="t2p_44" class="t s4_44">mtval </span><span id="t2q_44" class="t s1_44" data-mappings='[[31,"fi"]]'>registers and the MPP and MPIE ﬁelds of </span><span id="t2r_44" class="t s4_44">mstatus </span><span id="t2s_44" class="t s1_44">are not written. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
