/* Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EPM1270F256) Path("D:/6 - Projects/Software/! FPGA - CPLD/lpcdbg_qspi_p83-80_intel-sr6a4_evt/output_files/") File("lpcdbg_qspi_p83-80_intel-sr6a4.pof") MfrSpec(OpMask(1) SEC_Device(EPM1270F256) Child_OpMask(2 1 1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
