

================================================================
== Vitis HLS Report for 'Conv_sysarr_dbbuf'
================================================================
* Date:           Sun Jan  9 04:56:49 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.186 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------+---------+----------------+------------------+-----------+-----------+--------------+----------+
        |                                                            |     Latency (cycles)     |     Iteration    |  Initiation Interval  |     Trip     |          |
        |                          Loop Name                         |   min   |       max      |      Latency     |  achieved |   target  |     Count    | Pipelined|
        +------------------------------------------------------------+---------+----------------+------------------+-----------+-----------+--------------+----------+
        |- VITIS_LOOP_69_1                                           |        0|             255|                 2|          1|          1|    0 ~ 255   |    yes   |
        |- VITIS_LOOP_73_2                                           |        ?|               ?|                 2|          1|          1|             ?|    yes   |
        |- VITIS_LOOP_77_3                                           |        0|        16581375|                 2|          1|          1| 0 ~ 16581375 |    yes   |
        |- VITIS_LOOP_82_4_VITIS_LOOP_83_5                           |        0|  83983962028995| 22 ~ 21159980355 |          -|          -|   0 ~ 3969   |    no    |
        | + VITIS_LOOP_89_8                                          |       16|          260124|     4 ~ 65031    |          -|          -|             4|    no    |
        |  ++ VITIS_LOOP_90_9_VITIS_LOOP_91_10                       |        0|           65027|                 4|          1|          1|   0 ~ 65025  |    yes   |
        | + VITIS_LOOP_101_11_VITIS_LOOP_103_12                      |        0|     21159720225|    29 ~ 325409   |          -|          -|   0 ~ 65025  |    no    |
        |  ++ VITIS_LOOP_122_15_VITIS_LOOP_124_16_VITIS_LOOP_125_17  |        4|          260104|                 6|          1|          1|  0 ~ 260100  |    yes   |
        |  ++ VITIS_LOOP_140_18                                      |       12|           65292|                 8|          1|          1|   6 ~ 65286  |    yes   |
        |- VITIS_LOOP_283_23_VITIS_LOOP_284_24_VITIS_LOOP_285_25     |        2|        16386303|                 5|          1|          1| 0 ~ 16386300 |    yes   |
        +------------------------------------------------------------+---------+----------------+------------------+-----------+-----------+--------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 4
  * Pipeline-4: initiation interval (II) = 1, depth = 6
  * Pipeline-5: initiation interval (II) = 1, depth = 8
  * Pipeline-6: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 65
* Pipeline : 7
  Pipeline-0 : II = 1, D = 2, States = { 6 7 }
  Pipeline-1 : II = 1, D = 2, States = { 12 13 }
  Pipeline-2 : II = 1, D = 2, States = { 18 19 }
  Pipeline-3 : II = 1, D = 4, States = { 24 25 26 27 }
  Pipeline-4 : II = 1, D = 6, States = { 41 42 43 44 45 46 }
  Pipeline-5 : II = 1, D = 8, States = { 48 49 50 51 52 53 54 55 }
  Pipeline-6 : II = 1, D = 5, States = { 60 61 62 63 64 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 8 7 
7 --> 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 14 13 
13 --> 12 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 20 19 
19 --> 18 
20 --> 21 
21 --> 57 22 
22 --> 23 29 
23 --> 24 
24 --> 28 25 
25 --> 26 
26 --> 27 
27 --> 24 
28 --> 22 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 21 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 47 46 
46 --> 41 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 56 53 
53 --> 54 
54 --> 55 
55 --> 48 
56 --> 32 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 65 63 
63 --> 64 
64 --> 60 
65 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.59>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%bias_l2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18]   --->   Operation 66 'alloca' 'bias_l2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%bias_l2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18]   --->   Operation 67 'alloca' 'bias_l2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%bias_l2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18]   --->   Operation 68 'alloca' 'bias_l2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%bias_l2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18]   --->   Operation 69 'alloca' 'bias_l2_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%weight_l2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19]   --->   Operation 70 'alloca' 'weight_l2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%weight_l2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19]   --->   Operation 71 'alloca' 'weight_l2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%weight_l2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19]   --->   Operation 72 'alloca' 'weight_l2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%weight_l2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19]   --->   Operation 73 'alloca' 'weight_l2_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%data_l2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20]   --->   Operation 74 'alloca' 'data_l2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%data_l2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20]   --->   Operation 75 'alloca' 'data_l2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%data_l2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20]   --->   Operation 76 'alloca' 'data_l2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%data_l2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20]   --->   Operation 77 'alloca' 'data_l2_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%data_l1_0_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25]   --->   Operation 78 'alloca' 'data_l1_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%data_l1_1_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25]   --->   Operation 79 'alloca' 'data_l1_1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%data_l1_2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25]   --->   Operation 80 'alloca' 'data_l1_2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%data_l1_3_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25]   --->   Operation 81 'alloca' 'data_l1_3_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 82 [1/1] (1.59ns)   --->   "%bias_in_V_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V"   --->   Operation 82 'read' 'bias_in_V_read' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%K = trunc i64 %bias_in_V_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:54]   --->   Operation 83 'trunc' 'K' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.59>
ST_2 : Operation 84 [1/1] (1.59ns)   --->   "%bias_in_V_read_1 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read"   --->   Operation 84 'read' 'bias_in_V_read_1' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%C = trunc i64 %bias_in_V_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:56]   --->   Operation 85 'trunc' 'C' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.59>
ST_3 : Operation 86 [1/1] (1.59ns)   --->   "%bias_in_V_read_2 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read_1"   --->   Operation 86 'read' 'bias_in_V_read_2' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%WH = trunc i64 %bias_in_V_read_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:58]   --->   Operation 87 'trunc' 'WH' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.59>
ST_4 : Operation 88 [1/1] (1.59ns)   --->   "%bias_in_V_read_3 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read_2"   --->   Operation 88 'read' 'bias_in_V_read_3' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%WH_in = trunc i64 %bias_in_V_read_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:62]   --->   Operation 89 'trunc' 'WH_in' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.59>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10"   --->   Operation 90 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias_in_V, void @empty_2, i32, i32, void @empty_5, i32, i32, void @empty_5, void @empty_5, void @empty_5, i32, i32, i32, i32, void @empty_5, void @empty_5"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %bias_in_V"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight_in_V, void @empty_2, i32, i32, void @empty_5, i32, i32, void @empty_5, void @empty_5, void @empty_5, i32, i32, i32, i32, void @empty_5, void @empty_5"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %weight_in_V"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in_V, void @empty_2, i32, i32, void @empty_5, i32, i32, void @empty_5, void @empty_5, void @empty_5, i32, i32, i32, i32, void @empty_5, void @empty_5"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_in_V"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv_out_V, void @empty_2, i32, i32, void @empty_5, i32, i32, void @empty_5, void @empty_5, void @empty_5, i32, i32, i32, i32, void @empty_5, void @empty_5"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %conv_out_V"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i8 %K" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:54]   --->   Operation 99 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i8 %C" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:56]   --->   Operation 100 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i8 %C" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:56]   --->   Operation 101 'zext' 'zext_ln56_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i8 %WH" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:58]   --->   Operation 102 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i8 %WH_in" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:62]   --->   Operation 103 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i8 %WH_in" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:62]   --->   Operation 104 'zext' 'zext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (1.59ns)   --->   "%bias_in_V_read_4 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read_3"   --->   Operation 105 'read' 'bias_in_V_read_4' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%RS = trunc i64 %bias_in_V_read_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:66]   --->   Operation 106 'trunc' 'RS' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i8 %RS" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:66]   --->   Operation 107 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.60ns)   --->   "%br_ln69 = br void %bb796" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69]   --->   Operation 108 'br' 'br_ln69' <Predicate = true> <Delay = 0.60>

State 6 <SV = 5> <Delay = 0.70>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%k = phi i8 %add_ln69, void %bb796.split63, i8, void %bb797" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69]   --->   Operation 109 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 110 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.58ns)   --->   "%icmp_ln69 = icmp_eq  i8 %k, i8 %K" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69]   --->   Operation 111 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 112 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.70ns)   --->   "%add_ln69 = add i8 %k, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69]   --->   Operation 113 'add' 'add_ln69' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %bb796.split, void %._crit_edge328.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69]   --->   Operation 114 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i8 %k" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:71]   --->   Operation 115 'trunc' 'trunc_ln71' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %k, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:71]   --->   Operation 116 'partselect' 'lshr_ln' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.65ns)   --->   "%switch_ln71 = switch i2 %trunc_ln71, void %branch3, i2, void %branch0, i2, void %branch1, i2, void %branch2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:71]   --->   Operation 117 'switch' 'switch_ln71' <Predicate = (!icmp_ln69)> <Delay = 0.65>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb796"   --->   Operation 118 'br' 'br_ln0' <Predicate = (!icmp_ln69)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.75>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69]   --->   Operation 119 'specloopname' 'specloopname_ln69' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (1.59ns)   --->   "%bias_in_V_read_5 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read, i64 %bias_in_V_read_1, i64 %bias_in_V_read_2, i64 %bias_in_V_read_3, i64 %bias_in_V_read_4"   --->   Operation 120 'read' 'bias_in_V_read_5' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln708 = trunc i64 %bias_in_V_read_5"   --->   Operation 121 'trunc' 'trunc_ln708' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i6 %lshr_ln" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:71]   --->   Operation 122 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%bias_l2_0_addr = getelementptr i8 %bias_l2_0, i64, i64 %zext_ln71" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:71]   --->   Operation 123 'getelementptr' 'bias_l2_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%bias_l2_1_addr = getelementptr i8 %bias_l2_1, i64, i64 %zext_ln71" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:71]   --->   Operation 124 'getelementptr' 'bias_l2_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%bias_l2_2_addr = getelementptr i8 %bias_l2_2, i64, i64 %zext_ln71" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:71]   --->   Operation 125 'getelementptr' 'bias_l2_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%bias_l2_3_addr = getelementptr i8 %bias_l2_3, i64, i64 %zext_ln71" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:71]   --->   Operation 126 'getelementptr' 'bias_l2_3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (1.15ns)   --->   "%store_ln71 = store i8 %trunc_ln708, i9 %bias_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:71]   --->   Operation 127 'store' 'store_ln71' <Predicate = (trunc_ln71 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln71 = br void %bb796.split63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:71]   --->   Operation 128 'br' 'br_ln71' <Predicate = (trunc_ln71 == 2)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (1.15ns)   --->   "%store_ln71 = store i8 %trunc_ln708, i9 %bias_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:71]   --->   Operation 129 'store' 'store_ln71' <Predicate = (trunc_ln71 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln71 = br void %bb796.split63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:71]   --->   Operation 130 'br' 'br_ln71' <Predicate = (trunc_ln71 == 1)> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (1.15ns)   --->   "%store_ln71 = store i8 %trunc_ln708, i9 %bias_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:71]   --->   Operation 131 'store' 'store_ln71' <Predicate = (trunc_ln71 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln71 = br void %bb796.split63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:71]   --->   Operation 132 'br' 'br_ln71' <Predicate = (trunc_ln71 == 0)> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (1.15ns)   --->   "%store_ln71 = store i8 %trunc_ln708, i9 %bias_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:71]   --->   Operation 133 'store' 'store_ln71' <Predicate = (trunc_ln71 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln71 = br void %bb796.split63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:71]   --->   Operation 134 'br' 'br_ln71' <Predicate = (trunc_ln71 == 3)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 2.08>
ST_8 : Operation 135 [1/1] (1.55ns)   --->   "%tmp = mul i16 %zext_ln56_1, i16 %zext_ln54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:56]   --->   Operation 135 'mul' 'tmp' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_cast = zext i16 %tmp" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:56]   --->   Operation 136 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (1.55ns)   --->   "%tmp1 = mul i16 %zext_ln66, i16 %zext_ln66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:66]   --->   Operation 137 'mul' 'tmp1' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i16 %tmp1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:66]   --->   Operation 138 'zext' 'tmp1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul42 = mul i32 %tmp1_cast, i32 %tmp_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:66]   --->   Operation 139 'mul' 'mul42' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 7> <Delay = 0.53>
ST_9 : Operation 140 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul42 = mul i32 %tmp1_cast, i32 %tmp_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:66]   --->   Operation 140 'mul' 'mul42' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 8> <Delay = 0.53>
ST_10 : Operation 141 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul42 = mul i32 %tmp1_cast, i32 %tmp_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:66]   --->   Operation 141 'mul' 'mul42' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 9> <Delay = 0.60>
ST_11 : Operation 142 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul42 = mul i32 %tmp1_cast, i32 %tmp_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:66]   --->   Operation 142 'mul' 'mul42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 143 [1/1] (0.60ns)   --->   "%br_ln73 = br void %bb795" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:73]   --->   Operation 143 'br' 'br_ln73' <Predicate = true> <Delay = 0.60>

State 12 <SV = 10> <Delay = 0.98>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%k_1 = phi i32 %add_ln73, void %bb795.split78, i32, void %._crit_edge328.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:73]   --->   Operation 144 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 145 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (0.85ns)   --->   "%icmp_ln73 = icmp_eq  i32 %k_1, i32 %mul42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:73]   --->   Operation 146 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [1/1] (0.88ns)   --->   "%add_ln73 = add i32 %k_1, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:73]   --->   Operation 147 'add' 'add_ln73' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %bb795.split, void %._crit_edge321.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:73]   --->   Operation 148 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i32 %k_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:75]   --->   Operation 149 'trunc' 'trunc_ln75' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %k_1, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:75]   --->   Operation 150 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.65ns)   --->   "%switch_ln75 = switch i2 %trunc_ln75, void %branch7, i2, void %branch4, i2, void %branch5, i2, void %branch6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:75]   --->   Operation 151 'switch' 'switch_ln75' <Predicate = (!icmp_ln73)> <Delay = 0.65>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb795"   --->   Operation 152 'br' 'br_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>

State 13 <SV = 11> <Delay = 2.75>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:73]   --->   Operation 153 'specloopname' 'specloopname_ln73' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (1.59ns)   --->   "%weight_in_V_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %weight_in_V"   --->   Operation 154 'read' 'weight_in_V_read' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = trunc i64 %weight_in_V_read"   --->   Operation 155 'trunc' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i9 %lshr_ln1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:75]   --->   Operation 156 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%weight_l2_0_addr = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:75]   --->   Operation 157 'getelementptr' 'weight_l2_0_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%weight_l2_1_addr = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:75]   --->   Operation 158 'getelementptr' 'weight_l2_1_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%weight_l2_2_addr = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:75]   --->   Operation 159 'getelementptr' 'weight_l2_2_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%weight_l2_3_addr = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:75]   --->   Operation 160 'getelementptr' 'weight_l2_3_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (1.15ns)   --->   "%store_ln75 = store i8 %trunc_ln708_1, i9 %weight_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:75]   --->   Operation 161 'store' 'store_ln75' <Predicate = (trunc_ln75 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln75 = br void %bb795.split78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:75]   --->   Operation 162 'br' 'br_ln75' <Predicate = (trunc_ln75 == 2)> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (1.15ns)   --->   "%store_ln75 = store i8 %trunc_ln708_1, i9 %weight_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:75]   --->   Operation 163 'store' 'store_ln75' <Predicate = (trunc_ln75 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln75 = br void %bb795.split78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:75]   --->   Operation 164 'br' 'br_ln75' <Predicate = (trunc_ln75 == 1)> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (1.15ns)   --->   "%store_ln75 = store i8 %trunc_ln708_1, i9 %weight_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:75]   --->   Operation 165 'store' 'store_ln75' <Predicate = (trunc_ln75 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln75 = br void %bb795.split78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:75]   --->   Operation 166 'br' 'br_ln75' <Predicate = (trunc_ln75 == 0)> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (1.15ns)   --->   "%store_ln75 = store i8 %trunc_ln708_1, i9 %weight_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:75]   --->   Operation 167 'store' 'store_ln75' <Predicate = (trunc_ln75 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln75 = br void %bb795.split78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:75]   --->   Operation 168 'br' 'br_ln75' <Predicate = (trunc_ln75 == 3)> <Delay = 0.00>

State 14 <SV = 11> <Delay = 2.08>
ST_14 : Operation 169 [1/1] (1.55ns)   --->   "%tmp2 = mul i16 %zext_ln56_1, i16 %zext_ln62_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:56]   --->   Operation 169 'mul' 'tmp2' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i16 %tmp2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:56]   --->   Operation 170 'zext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 171 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul55 = mul i24 %tmp2_cast, i24 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:56]   --->   Operation 171 'mul' 'mul55' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 12> <Delay = 0.53>
ST_15 : Operation 172 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul55 = mul i24 %tmp2_cast, i24 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:56]   --->   Operation 172 'mul' 'mul55' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 13> <Delay = 0.53>
ST_16 : Operation 173 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul55 = mul i24 %tmp2_cast, i24 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:56]   --->   Operation 173 'mul' 'mul55' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 14> <Delay = 0.60>
ST_17 : Operation 174 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul55 = mul i24 %tmp2_cast, i24 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:56]   --->   Operation 174 'mul' 'mul55' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 175 [1/1] (0.60ns)   --->   "%br_ln77 = br void %bb794" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:77]   --->   Operation 175 'br' 'br_ln77' <Predicate = true> <Delay = 0.60>

State 18 <SV = 15> <Delay = 0.88>
ST_18 : Operation 176 [1/1] (0.00ns)   --->   "%k_2 = phi i24 %add_ln77, void %bb794.split198, i24, void %._crit_edge321.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:77]   --->   Operation 176 'phi' 'k_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 177 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 177 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 178 [1/1] (0.76ns)   --->   "%icmp_ln77 = icmp_eq  i24 %k_2, i24 %mul55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:77]   --->   Operation 178 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 179 [1/1] (0.00ns)   --->   "%empty_40 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 179 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 180 [1/1] (0.83ns)   --->   "%add_ln77 = add i24 %k_2, i24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:77]   --->   Operation 180 'add' 'add_ln77' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln77, void %bb794.split, void %._crit_edge314.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:77]   --->   Operation 181 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i24 %k_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:79]   --->   Operation 182 'trunc' 'trunc_ln79' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_18 : Operation 183 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i9 @_ssdm_op_PartSelect.i9.i24.i32.i32, i24 %k_2, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:79]   --->   Operation 183 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_18 : Operation 184 [1/1] (0.65ns)   --->   "%switch_ln79 = switch i2 %trunc_ln79, void %branch11, i2, void %branch8, i2, void %branch9, i2, void %branch10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:79]   --->   Operation 184 'switch' 'switch_ln79' <Predicate = (!icmp_ln77)> <Delay = 0.65>
ST_18 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb794"   --->   Operation 185 'br' 'br_ln0' <Predicate = (!icmp_ln77)> <Delay = 0.00>

State 19 <SV = 16> <Delay = 2.75>
ST_19 : Operation 186 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:77]   --->   Operation 186 'specloopname' 'specloopname_ln77' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 187 [1/1] (1.59ns)   --->   "%data_in_V_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %data_in_V"   --->   Operation 187 'read' 'data_in_V_read' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_19 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = trunc i64 %data_in_V_read"   --->   Operation 188 'trunc' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i9 %lshr_ln2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:79]   --->   Operation 189 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 190 [1/1] (0.00ns)   --->   "%data_l2_0_addr = getelementptr i8 %data_l2_0, i64, i64 %zext_ln79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:79]   --->   Operation 190 'getelementptr' 'data_l2_0_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 191 [1/1] (0.00ns)   --->   "%data_l2_1_addr = getelementptr i8 %data_l2_1, i64, i64 %zext_ln79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:79]   --->   Operation 191 'getelementptr' 'data_l2_1_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 192 [1/1] (0.00ns)   --->   "%data_l2_2_addr = getelementptr i8 %data_l2_2, i64, i64 %zext_ln79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:79]   --->   Operation 192 'getelementptr' 'data_l2_2_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 193 [1/1] (0.00ns)   --->   "%data_l2_3_addr = getelementptr i8 %data_l2_3, i64, i64 %zext_ln79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:79]   --->   Operation 193 'getelementptr' 'data_l2_3_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 194 [1/1] (1.15ns)   --->   "%store_ln79 = store i8 %trunc_ln708_2, i9 %data_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:79]   --->   Operation 194 'store' 'store_ln79' <Predicate = (trunc_ln79 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_19 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln79 = br void %bb794.split198" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:79]   --->   Operation 195 'br' 'br_ln79' <Predicate = (trunc_ln79 == 2)> <Delay = 0.00>
ST_19 : Operation 196 [1/1] (1.15ns)   --->   "%store_ln79 = store i8 %trunc_ln708_2, i9 %data_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:79]   --->   Operation 196 'store' 'store_ln79' <Predicate = (trunc_ln79 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_19 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln79 = br void %bb794.split198" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:79]   --->   Operation 197 'br' 'br_ln79' <Predicate = (trunc_ln79 == 1)> <Delay = 0.00>
ST_19 : Operation 198 [1/1] (1.15ns)   --->   "%store_ln79 = store i8 %trunc_ln708_2, i9 %data_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:79]   --->   Operation 198 'store' 'store_ln79' <Predicate = (trunc_ln79 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_19 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln79 = br void %bb794.split198" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:79]   --->   Operation 199 'br' 'br_ln79' <Predicate = (trunc_ln79 == 0)> <Delay = 0.00>
ST_19 : Operation 200 [1/1] (1.15ns)   --->   "%store_ln79 = store i8 %trunc_ln708_2, i9 %data_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:79]   --->   Operation 200 'store' 'store_ln79' <Predicate = (trunc_ln79 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_19 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln79 = br void %bb794.split198" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:79]   --->   Operation 201 'br' 'br_ln79' <Predicate = (trunc_ln79 == 3)> <Delay = 0.00>

State 20 <SV = 16> <Delay = 2.33>
ST_20 : Operation 202 [1/1] (0.00ns)   --->   "%arrayidx2187_promoted517 = alloca i32"   --->   Operation 202 'alloca' 'arrayidx2187_promoted517' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 203 [1/1] (0.00ns)   --->   "%arrayidx24011_promoted524 = alloca i32"   --->   Operation 203 'alloca' 'arrayidx24011_promoted524' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 204 [1/1] (0.00ns)   --->   "%arrayidx26315_promoted531 = alloca i32"   --->   Operation 204 'alloca' 'arrayidx26315_promoted531' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 205 [1/1] (0.00ns)   --->   "%arrayidx28619_promoted538 = alloca i32"   --->   Operation 205 'alloca' 'arrayidx28619_promoted538' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 206 [1/1] (0.00ns)   --->   "%arrayidx2187_1_promoted545 = alloca i32"   --->   Operation 206 'alloca' 'arrayidx2187_1_promoted545' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 207 [1/1] (0.00ns)   --->   "%arrayidx24011_1_promoted552 = alloca i32"   --->   Operation 207 'alloca' 'arrayidx24011_1_promoted552' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 208 [1/1] (0.00ns)   --->   "%arrayidx26315_1_promoted559 = alloca i32"   --->   Operation 208 'alloca' 'arrayidx26315_1_promoted559' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 209 [1/1] (0.00ns)   --->   "%arrayidx28619_1_promoted566 = alloca i32"   --->   Operation 209 'alloca' 'arrayidx28619_1_promoted566' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 210 [1/1] (0.00ns)   --->   "%arrayidx2187_2_promoted573 = alloca i32"   --->   Operation 210 'alloca' 'arrayidx2187_2_promoted573' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 211 [1/1] (0.00ns)   --->   "%arrayidx24011_2_promoted580 = alloca i32"   --->   Operation 211 'alloca' 'arrayidx24011_2_promoted580' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 212 [1/1] (0.00ns)   --->   "%arrayidx26315_2_promoted587 = alloca i32"   --->   Operation 212 'alloca' 'arrayidx26315_2_promoted587' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 213 [1/1] (0.00ns)   --->   "%arrayidx28619_2_promoted594 = alloca i32"   --->   Operation 213 'alloca' 'arrayidx28619_2_promoted594' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 214 [1/1] (1.55ns)   --->   "%mul151 = mul i16 %zext_ln58, i16 %zext_ln58" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:58]   --->   Operation 214 'mul' 'mul151' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 215 [1/1] (0.00ns)   --->   "%mul151_cast51 = zext i16 %mul151" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:58]   --->   Operation 215 'zext' 'mul151_cast51' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 216 [1/1] (0.70ns)   --->   "%tmp3 = add i9, i9 %zext_ln56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:56]   --->   Operation 216 'add' 'tmp3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 217 [1/1] (0.00ns)   --->   "%tmp3_cast = zext i9 %tmp3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:56]   --->   Operation 217 'zext' 'tmp3_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 218 [1/1] (0.78ns)   --->   "%input_rows = add i16 %tmp3_cast, i16 %mul151" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:56]   --->   Operation 218 'add' 'input_rows' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln3_cast54 = zext i8 %WH_in" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:62]   --->   Operation 219 'zext' 'trunc_ln3_cast54' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln4_cast18 = zext i8 %RS" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:66]   --->   Operation 220 'zext' 'trunc_ln4_cast18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 221 [1/1] (0.00ns)   --->   "%div68_cast = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %bias_in_V_read_1, i32, i32"   --->   Operation 221 'partselect' 'div68_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 222 [1/1] (0.00ns)   --->   "%div66_cast = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %bias_in_V_read, i32, i32"   --->   Operation 222 'partselect' 'div66_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 223 [1/1] (0.00ns)   --->   "%C_cast = zext i8 %C" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:56]   --->   Operation 223 'zext' 'C_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 224 [1/1] (0.00ns)   --->   "%WH_cast = zext i8 %WH" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:58]   --->   Operation 224 'zext' 'WH_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 225 [1/1] (0.00ns)   --->   "%empty_41 = trunc i16 %tmp1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:66]   --->   Operation 225 'trunc' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 226 [1/1] (1.55ns)   --->   "%tmp5_cast = mul i11 %trunc_ln3_cast54, i11 %trunc_ln3_cast54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:62]   --->   Operation 226 'mul' 'tmp5_cast' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %mul151, i2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:58]   --->   Operation 227 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 228 [1/1] (0.00ns)   --->   "%bound20 = zext i18 %tmp_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:58]   --->   Operation 228 'zext' 'bound20' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 229 [1/1] (0.00ns)   --->   "%cast108 = zext i6 %div66_cast"   --->   Operation 229 'zext' 'cast108' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 230 [1/1] (0.00ns)   --->   "%cast109 = zext i6 %div68_cast"   --->   Operation 230 'zext' 'cast109' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 231 [1/1] (1.23ns)   --->   "%bound110 = mul i12 %cast109, i12 %cast108"   --->   Operation 231 'mul' 'bound110' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 232 [1/1] (0.00ns)   --->   "%empty_42 = trunc i16 %mul151" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:58]   --->   Operation 232 'trunc' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 233 [1/1] (0.58ns)   --->   "%icmp_ln124 = icmp_eq  i8 %WH, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 233 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 234 [1/1] (0.60ns)   --->   "%br_ln82 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 234 'br' 'br_ln82' <Predicate = true> <Delay = 0.60>

State 21 <SV = 17> <Delay = 2.54>
ST_21 : Operation 235 [1/1] (0.00ns)   --->   "%indvar_flatten136 = phi i12, void %._crit_edge314.loopexit, i12 %add_ln82, void %._crit_edge297.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 235 'phi' 'indvar_flatten136' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 236 [1/1] (0.00ns)   --->   "%ko = phi i6, void %._crit_edge314.loopexit, i6 %select_ln82_1, void %._crit_edge297.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 236 'phi' 'ko' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 237 [1/1] (0.00ns)   --->   "%co = phi i6, void %._crit_edge314.loopexit, i6 %add_ln83, void %._crit_edge297.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:83]   --->   Operation 237 'phi' 'co' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 238 [1/1] (0.62ns)   --->   "%icmp_ln82 = icmp_eq  i12 %indvar_flatten136, i12 %bound110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 238 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 239 [1/1] (0.74ns)   --->   "%add_ln82 = add i12 %indvar_flatten136, i12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 239 'add' 'add_ln82' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %._crit_edge304.loopexit, void %._crit_edge309.loopexit.preheader" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 240 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 241 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_82_4_VITIS_LOOP_83_5_str"   --->   Operation 241 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_21 : Operation 242 [1/1] (0.00ns)   --->   "%empty_56 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 242 'speclooptripcount' 'empty_56' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_21 : Operation 243 [1/1] (0.61ns)   --->   "%icmp_ln83 = icmp_eq  i6 %co, i6 %div68_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:83]   --->   Operation 243 'icmp' 'icmp_ln83' <Predicate = (!icmp_ln82)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 244 [1/1] (0.29ns)   --->   "%select_ln82 = select i1 %icmp_ln83, i6, i6 %co" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 244 'select' 'select_ln82' <Predicate = (!icmp_ln82)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 245 [1/1] (0.70ns)   --->   "%add_ln82_1 = add i6 %ko, i6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 245 'add' 'add_ln82_1' <Predicate = (!icmp_ln82)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 246 [1/1] (0.29ns)   --->   "%select_ln82_1 = select i1 %icmp_ln83, i6 %add_ln82_1, i6 %ko" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 246 'select' 'select_ln82_1' <Predicate = (!icmp_ln82)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 247 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln82_1, i2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 247 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_21 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i6 %select_ln82_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 248 'zext' 'zext_ln82' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_21 : Operation 249 [1/1] (1.46ns)   --->   "%mul_ln82 = mul i9 %empty_42, i9 %zext_ln82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 249 'mul' 'mul_ln82' <Predicate = (!icmp_ln82)> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln82_1 = zext i8 %p_mid" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 250 'zext' 'zext_ln82_1' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_21 : Operation 251 [1/1] (1.55ns)   --->   "%mul_ln82_1 = mul i11 %C_cast, i11 %zext_ln82_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 251 'mul' 'mul_ln82_1' <Predicate = (!icmp_ln82)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 252 [1/1] (0.00ns)   --->   "%or_ln82 = or i8 %p_mid, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 252 'or' 'or_ln82' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_21 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln82_2 = zext i8 %or_ln82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 253 'zext' 'zext_ln82_2' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_21 : Operation 254 [1/1] (1.55ns)   --->   "%mul_ln82_2 = mul i11 %C_cast, i11 %zext_ln82_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 254 'mul' 'mul_ln82_2' <Predicate = (!icmp_ln82)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 255 [1/1] (0.00ns)   --->   "%or_ln82_1 = or i8 %p_mid, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 255 'or' 'or_ln82_1' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_21 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln82_3 = zext i8 %or_ln82_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 256 'zext' 'zext_ln82_3' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_21 : Operation 257 [1/1] (1.55ns)   --->   "%mul_ln82_3 = mul i11 %C_cast, i11 %zext_ln82_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 257 'mul' 'mul_ln82_3' <Predicate = (!icmp_ln82)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 258 [1/1] (0.00ns)   --->   "%or_ln82_2 = or i8 %p_mid, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 258 'or' 'or_ln82_2' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_21 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln82_4 = zext i8 %or_ln82_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 259 'zext' 'zext_ln82_4' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_21 : Operation 260 [1/1] (1.55ns)   --->   "%mul_ln82_4 = mul i11 %C_cast, i11 %zext_ln82_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 260 'mul' 'mul_ln82_4' <Predicate = (!icmp_ln82)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 261 [1/1] (0.00ns)   --->   "%specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:83]   --->   Operation 261 'specloopname' 'specloopname_ln83' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_21 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln82, i2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 262 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_21 : Operation 263 [1/1] (0.00ns)   --->   "%p_cast13 = zext i8 %tmp_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 263 'zext' 'p_cast13' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_21 : Operation 264 [1/1] (0.00ns)   --->   "%empty_57 = or i8 %tmp_20, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 264 'or' 'empty_57' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_21 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i8 %empty_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 265 'zext' 'zext_ln89' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_21 : Operation 266 [1/1] (0.60ns)   --->   "%br_ln89 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 266 'br' 'br_ln89' <Predicate = (!icmp_ln82)> <Delay = 0.60>
ST_21 : Operation 267 [1/1] (0.00ns)   --->   "%div66_cast_cast = zext i6 %div66_cast"   --->   Operation 267 'zext' 'div66_cast_cast' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_21 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i18 %tmp_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:58]   --->   Operation 268 'zext' 'tmp_21_cast' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_21 : Operation 269 [4/4] (0.53ns) (root node of the DSP)   --->   "%bound148 = mul i24 %div66_cast_cast, i24 %tmp_21_cast"   --->   Operation 269 'mul' 'bound148' <Predicate = (icmp_ln82)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 18> <Delay = 1.86>
ST_22 : Operation 270 [1/1] (0.00ns)   --->   "%ki_1 = phi i3 %add_ln89, void %._crit_edge264.loopexit, i3, void %._crit_edge304.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 270 'phi' 'ki_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 271 [1/1] (0.49ns)   --->   "%icmp_ln89 = icmp_eq  i3 %ki_1, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 271 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 272 [1/1] (0.00ns)   --->   "%empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 272 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 273 [1/1] (0.57ns)   --->   "%add_ln89 = add i3 %ki_1, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 273 'add' 'add_ln89' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %.split18, void %.lr.ph296" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 274 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i3 %ki_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 275 'zext' 'zext_ln89_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_22 : Operation 276 [1/1] (0.00ns)   --->   "%empty_44 = trunc i3 %ki_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 276 'trunc' 'empty_44' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_22 : Operation 277 [1/1] (0.70ns)   --->   "%empty_45 = add i8 %p_mid, i8 %zext_ln89_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 277 'add' 'empty_45' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 278 [1/1] (0.00ns)   --->   "%newIndex = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %empty_45, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 278 'partselect' 'newIndex' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_22 : Operation 279 [1/1] (0.00ns)   --->   "%newIndex66_cast = zext i6 %newIndex" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 279 'zext' 'newIndex66_cast' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_22 : Operation 280 [1/1] (0.00ns)   --->   "%bias_l2_0_addr_1 = getelementptr i8 %bias_l2_0, i64, i64 %newIndex66_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 280 'getelementptr' 'bias_l2_0_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_22 : Operation 281 [2/2] (1.15ns)   --->   "%bias_l2_0_load = load i9 %bias_l2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 281 'load' 'bias_l2_0_load' <Predicate = (!icmp_ln89)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_22 : Operation 282 [1/1] (0.00ns)   --->   "%bias_l2_1_addr_1 = getelementptr i8 %bias_l2_1, i64, i64 %newIndex66_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 282 'getelementptr' 'bias_l2_1_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_22 : Operation 283 [2/2] (1.15ns)   --->   "%bias_l2_1_load = load i9 %bias_l2_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 283 'load' 'bias_l2_1_load' <Predicate = (!icmp_ln89)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_22 : Operation 284 [1/1] (0.00ns)   --->   "%bias_l2_2_addr_1 = getelementptr i8 %bias_l2_2, i64, i64 %newIndex66_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 284 'getelementptr' 'bias_l2_2_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_22 : Operation 285 [2/2] (1.15ns)   --->   "%bias_l2_2_load = load i9 %bias_l2_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 285 'load' 'bias_l2_2_load' <Predicate = (!icmp_ln89)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_22 : Operation 286 [1/1] (0.00ns)   --->   "%bias_l2_3_addr_1 = getelementptr i8 %bias_l2_3, i64, i64 %newIndex66_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 286 'getelementptr' 'bias_l2_3_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_22 : Operation 287 [2/2] (1.15ns)   --->   "%bias_l2_3_load = load i9 %bias_l2_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 287 'load' 'bias_l2_3_load' <Predicate = (!icmp_ln89)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_22 : Operation 288 [1/1] (0.00ns)   --->   "%empty_47 = or i8 %tmp_20, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 288 'or' 'empty_47' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_22 : Operation 289 [1/1] (0.00ns)   --->   "%p_cast15 = zext i8 %empty_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 289 'zext' 'p_cast15' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_22 : Operation 290 [1/1] (0.00ns)   --->   "%empty_48 = or i8 %tmp_20, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 290 'or' 'empty_48' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_22 : Operation 291 [1/1] (0.00ns)   --->   "%p_cast14 = zext i8 %empty_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 291 'zext' 'p_cast14' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_22 : Operation 292 [1/1] (0.73ns)   --->   "%mul103_2194 = add i11 %p_cast13, i11 %mul_ln82_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 292 'add' 'mul103_2194' <Predicate = (icmp_ln89)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 293 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_2_cast = mul i11 %mul103_2194, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 293 'mul' 'add107_2_cast' <Predicate = (icmp_ln89)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 294 [1/1] (0.73ns)   --->   "%mul103_1196 = add i11 %p_cast13, i11 %mul_ln82_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 294 'add' 'mul103_1196' <Predicate = (icmp_ln89)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 295 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_1_cast = mul i11 %mul103_1196, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 295 'mul' 'add107_1_cast' <Predicate = (icmp_ln89)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 296 [1/1] (0.73ns)   --->   "%mul103_3198 = add i11 %p_cast13, i11 %mul_ln82_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 296 'add' 'mul103_3198' <Predicate = (icmp_ln89)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 297 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_3_cast = mul i11 %mul103_3198, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 297 'mul' 'add107_3_cast' <Predicate = (icmp_ln89)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 298 [1/1] (0.73ns)   --->   "%mul103_1200 = add i11 %p_cast14, i11 %mul_ln82_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 298 'add' 'mul103_1200' <Predicate = (icmp_ln89)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 299 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_1_2_cast = mul i11 %mul103_1200, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 299 'mul' 'add107_1_2_cast' <Predicate = (icmp_ln89)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 300 [1/1] (0.73ns)   --->   "%mul103_2202 = add i11 %p_cast14, i11 %mul_ln82_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 300 'add' 'mul103_2202' <Predicate = (icmp_ln89)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 301 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_2_2_cast = mul i11 %mul103_2202, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 301 'mul' 'add107_2_2_cast' <Predicate = (icmp_ln89)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 302 [1/1] (0.73ns)   --->   "%mul103_3204 = add i11 %p_cast14, i11 %mul_ln82_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 302 'add' 'mul103_3204' <Predicate = (icmp_ln89)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 303 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_3_2_cast = mul i11 %mul103_3204, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 303 'mul' 'add107_3_2_cast' <Predicate = (icmp_ln89)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 304 [1/1] (0.73ns)   --->   "%mul103206 = add i11 %p_cast13, i11 %mul_ln82_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 304 'add' 'mul103206' <Predicate = (icmp_ln89)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 305 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_cast = mul i11 %mul103206, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 305 'mul' 'add107_cast' <Predicate = (icmp_ln89)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 306 [1/1] (0.73ns)   --->   "%mul103208 = add i11 %p_cast15, i11 %mul_ln82_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 306 'add' 'mul103208' <Predicate = (icmp_ln89)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 307 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_1333_cast = mul i11 %mul103208, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 307 'mul' 'add107_1333_cast' <Predicate = (icmp_ln89)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 308 [1/1] (0.73ns)   --->   "%mul103210 = add i11 %p_cast14, i11 %mul_ln82_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 308 'add' 'mul103210' <Predicate = (icmp_ln89)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 309 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_2341_cast = mul i11 %mul103210, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 309 'mul' 'add107_2341_cast' <Predicate = (icmp_ln89)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 310 [1/1] (0.73ns)   --->   "%mul103212 = add i11 %zext_ln89, i11 %mul_ln82_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 310 'add' 'mul103212' <Predicate = (icmp_ln89)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 311 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_3349_cast = mul i11 %mul103212, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 311 'mul' 'add107_3349_cast' <Predicate = (icmp_ln89)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 312 [1/1] (0.73ns)   --->   "%mul103_1214 = add i11 %p_cast15, i11 %mul_ln82_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 312 'add' 'mul103_1214' <Predicate = (icmp_ln89)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 313 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_1_1_cast = mul i11 %mul103_1214, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 313 'mul' 'add107_1_1_cast' <Predicate = (icmp_ln89)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 314 [1/1] (0.73ns)   --->   "%mul103_1216 = add i11 %zext_ln89, i11 %mul_ln82_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 314 'add' 'mul103_1216' <Predicate = (icmp_ln89)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 315 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_1_3_cast = mul i11 %mul103_1216, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 315 'mul' 'add107_1_3_cast' <Predicate = (icmp_ln89)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 316 [1/1] (0.73ns)   --->   "%mul103_2218 = add i11 %p_cast15, i11 %mul_ln82_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 316 'add' 'mul103_2218' <Predicate = (icmp_ln89)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 317 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_2_1_cast = mul i11 %mul103_2218, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 317 'mul' 'add107_2_1_cast' <Predicate = (icmp_ln89)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 318 [1/1] (0.73ns)   --->   "%mul103_2220 = add i11 %zext_ln89, i11 %mul_ln82_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 318 'add' 'mul103_2220' <Predicate = (icmp_ln89)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 319 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_2_3_cast = mul i11 %mul103_2220, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 319 'mul' 'add107_2_3_cast' <Predicate = (icmp_ln89)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 320 [1/1] (0.73ns)   --->   "%mul103_3222 = add i11 %p_cast15, i11 %mul_ln82_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 320 'add' 'mul103_3222' <Predicate = (icmp_ln89)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 321 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_3_1_cast = mul i11 %mul103_3222, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 321 'mul' 'add107_3_1_cast' <Predicate = (icmp_ln89)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 322 [1/1] (0.73ns)   --->   "%mul103_3224 = add i11 %zext_ln89, i11 %mul_ln82_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 322 'add' 'mul103_3224' <Predicate = (icmp_ln89)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 323 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_3_3_cast = mul i11 %mul103_3224, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 323 'mul' 'add107_3_3_cast' <Predicate = (icmp_ln89)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 19> <Delay = 1.55>
ST_23 : Operation 324 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 324 'specloopname' 'specloopname_ln89' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 325 [1/1] (0.00ns)   --->   "%arrayNo65 = zext i2 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 325 'zext' 'arrayNo65' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 326 [1/2] (1.15ns)   --->   "%bias_l2_0_load = load i9 %bias_l2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 326 'load' 'bias_l2_0_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_23 : Operation 327 [1/2] (1.15ns)   --->   "%bias_l2_1_load = load i9 %bias_l2_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 327 'load' 'bias_l2_1_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_23 : Operation 328 [1/2] (1.15ns)   --->   "%bias_l2_2_load = load i9 %bias_l2_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 328 'load' 'bias_l2_2_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_23 : Operation 329 [1/2] (1.15ns)   --->   "%bias_l2_3_load = load i9 %bias_l2_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 329 'load' 'bias_l2_3_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_23 : Operation 330 [1/1] (0.39ns)   --->   "%tmp_1 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %bias_l2_0_load, i8 %bias_l2_1_load, i8 %bias_l2_2_load, i8 %bias_l2_3_load, i64 %arrayNo65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 330 'mux' 'tmp_1' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 331 [1/1] (0.00ns)   --->   "%conv79 = sext i8 %tmp_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 331 'sext' 'conv79' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 332 [1/1] (0.60ns)   --->   "%br_ln90 = br void %bb793" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 332 'br' 'br_ln90' <Predicate = true> <Delay = 0.60>

State 24 <SV = 20> <Delay = 2.00>
ST_24 : Operation 333 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i16, void %.split18, i16 %add_ln90, void %bb793.split279" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 333 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 334 [1/1] (0.00ns)   --->   "%hi = phi i8, void %.split18, i8 %select_ln90_1, void %bb793.split279" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 334 'phi' 'hi' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 335 [1/1] (0.00ns)   --->   "%wi = phi i8, void %.split18, i8 %add_ln91, void %bb793.split279" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91]   --->   Operation 335 'phi' 'wi' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 336 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 336 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 337 [1/1] (0.67ns)   --->   "%icmp_ln90 = icmp_eq  i16 %indvar_flatten, i16 %mul151" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 337 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 338 [1/1] (0.78ns)   --->   "%add_ln90 = add i16 %indvar_flatten, i16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 338 'add' 'add_ln90' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %._crit_edge259, void %._crit_edge264.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 339 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 340 [1/1] (0.58ns)   --->   "%icmp_ln91 = icmp_eq  i8 %wi, i8 %WH" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91]   --->   Operation 340 'icmp' 'icmp_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 341 [1/1] (0.30ns)   --->   "%select_ln90 = select i1 %icmp_ln91, i8, i8 %wi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 341 'select' 'select_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 342 [1/1] (0.70ns)   --->   "%add_ln90_1 = add i8 %hi, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 342 'add' 'add_ln90_1' <Predicate = (!icmp_ln90)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 343 [1/1] (0.30ns)   --->   "%select_ln90_1 = select i1 %icmp_ln91, i8 %add_ln90_1, i8 %hi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 343 'select' 'select_ln90_1' <Predicate = (!icmp_ln90)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i8 %select_ln90_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 344 'zext' 'zext_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_24 : Operation 345 [3/3] (0.99ns) (grouped into DSP with root node add_ln95)   --->   "%mul_ln90 = mul i9 %zext_ln90, i9 %WH_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 345 'mul' 'mul_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 346 [1/1] (0.65ns)   --->   "%switch_ln95 = switch i2 %empty_44, void %branch19, i2, void %branch16, i2, void %branch17, i2, void %branch18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:95]   --->   Operation 346 'switch' 'switch_ln95' <Predicate = (!icmp_ln90)> <Delay = 0.65>
ST_24 : Operation 347 [1/1] (0.70ns)   --->   "%add_ln91 = add i8 %select_ln90, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91]   --->   Operation 347 'add' 'add_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb793"   --->   Operation 348 'br' 'br_ln0' <Predicate = (!icmp_ln90)> <Delay = 0.00>

State 25 <SV = 21> <Delay = 0.99>
ST_25 : Operation 349 [2/3] (0.99ns) (grouped into DSP with root node add_ln95)   --->   "%mul_ln90 = mul i9 %zext_ln90, i9 %WH_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 349 'mul' 'mul_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 22> <Delay = 1.36>
ST_26 : Operation 350 [1/3] (0.00ns) (grouped into DSP with root node add_ln95)   --->   "%mul_ln90 = mul i9 %zext_ln90, i9 %WH_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 350 'mul' 'mul_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 351 [1/1] (0.00ns)   --->   "%wi_cast = zext i8 %select_ln90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 351 'zext' 'wi_cast' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_26 : Operation 352 [1/1] (0.71ns)   --->   "%add_ln95_1 = add i9 %wi_cast, i9 %mul_ln82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:95]   --->   Operation 352 'add' 'add_ln95_1' <Predicate = (!icmp_ln90)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 353 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln95 = add i9 %add_ln95_1, i9 %mul_ln90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:95]   --->   Operation 353 'add' 'add_ln95' <Predicate = (!icmp_ln90)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 23> <Delay = 1.80>
ST_27 : Operation 354 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_90_9_VITIS_LOOP_91_10_str"   --->   Operation 354 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_27 : Operation 355 [1/1] (0.00ns)   --->   "%empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 355 'speclooptripcount' 'empty_46' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_27 : Operation 356 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 356 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_27 : Operation 357 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91]   --->   Operation 357 'specloopname' 'specloopname_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_27 : Operation 358 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln95 = add i9 %add_ln95_1, i9 %mul_ln90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:95]   --->   Operation 358 'add' 'add_ln95' <Predicate = (!icmp_ln90)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i9 %add_ln95" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:94]   --->   Operation 359 'zext' 'zext_ln94' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_27 : Operation 360 [1/1] (0.00ns)   --->   "%output_l1_0_addr = getelementptr i32 %output_l1_0, i64, i64 %zext_ln94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:94]   --->   Operation 360 'getelementptr' 'output_l1_0_addr' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_27 : Operation 361 [1/1] (0.00ns)   --->   "%output_l1_1_addr = getelementptr i32 %output_l1_1, i64, i64 %zext_ln94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:94]   --->   Operation 361 'getelementptr' 'output_l1_1_addr' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_27 : Operation 362 [1/1] (0.00ns)   --->   "%output_l1_2_addr = getelementptr i32 %output_l1_2, i64, i64 %zext_ln94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:94]   --->   Operation 362 'getelementptr' 'output_l1_2_addr' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_27 : Operation 363 [1/1] (0.00ns)   --->   "%output_l1_3_addr = getelementptr i32 %output_l1_3, i64, i64 %zext_ln94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:94]   --->   Operation 363 'getelementptr' 'output_l1_3_addr' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_27 : Operation 364 [1/1] (1.15ns)   --->   "%store_ln95 = store i32 %conv79, i9 %output_l1_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:95]   --->   Operation 364 'store' 'store_ln95' <Predicate = (empty_44 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_27 : Operation 365 [1/1] (0.00ns)   --->   "%br_ln95 = br void %bb793.split279" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:95]   --->   Operation 365 'br' 'br_ln95' <Predicate = (empty_44 == 2)> <Delay = 0.00>
ST_27 : Operation 366 [1/1] (1.15ns)   --->   "%store_ln95 = store i32 %conv79, i9 %output_l1_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:95]   --->   Operation 366 'store' 'store_ln95' <Predicate = (empty_44 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_27 : Operation 367 [1/1] (0.00ns)   --->   "%br_ln95 = br void %bb793.split279" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:95]   --->   Operation 367 'br' 'br_ln95' <Predicate = (empty_44 == 1)> <Delay = 0.00>
ST_27 : Operation 368 [1/1] (1.15ns)   --->   "%store_ln95 = store i32 %conv79, i9 %output_l1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:95]   --->   Operation 368 'store' 'store_ln95' <Predicate = (empty_44 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_27 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln95 = br void %bb793.split279" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:95]   --->   Operation 369 'br' 'br_ln95' <Predicate = (empty_44 == 0)> <Delay = 0.00>
ST_27 : Operation 370 [1/1] (1.15ns)   --->   "%store_ln95 = store i32 %conv79, i9 %output_l1_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:95]   --->   Operation 370 'store' 'store_ln95' <Predicate = (empty_44 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_27 : Operation 371 [1/1] (0.00ns)   --->   "%br_ln95 = br void %bb793.split279" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:95]   --->   Operation 371 'br' 'br_ln95' <Predicate = (empty_44 == 3)> <Delay = 0.00>

State 28 <SV = 21> <Delay = 0.00>
ST_28 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 372 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 29 <SV = 19> <Delay = 0.53>
ST_29 : Operation 373 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_2_cast = mul i11 %mul103_2194, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 373 'mul' 'add107_2_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 374 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_1_cast = mul i11 %mul103_1196, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 374 'mul' 'add107_1_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 375 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_3_cast = mul i11 %mul103_3198, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 375 'mul' 'add107_3_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 376 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_1_2_cast = mul i11 %mul103_1200, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 376 'mul' 'add107_1_2_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 377 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_2_2_cast = mul i11 %mul103_2202, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 377 'mul' 'add107_2_2_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 378 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_3_2_cast = mul i11 %mul103_3204, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 378 'mul' 'add107_3_2_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 379 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_cast = mul i11 %mul103206, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 379 'mul' 'add107_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 380 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_1333_cast = mul i11 %mul103208, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 380 'mul' 'add107_1333_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 381 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_2341_cast = mul i11 %mul103210, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 381 'mul' 'add107_2341_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 382 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_3349_cast = mul i11 %mul103212, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 382 'mul' 'add107_3349_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 383 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_1_1_cast = mul i11 %mul103_1214, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 383 'mul' 'add107_1_1_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 384 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_1_3_cast = mul i11 %mul103_1216, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 384 'mul' 'add107_1_3_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 385 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_2_1_cast = mul i11 %mul103_2218, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 385 'mul' 'add107_2_1_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 386 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_2_3_cast = mul i11 %mul103_2220, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 386 'mul' 'add107_2_3_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 387 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_3_1_cast = mul i11 %mul103_3222, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 387 'mul' 'add107_3_1_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 388 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_3_3_cast = mul i11 %mul103_3224, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 388 'mul' 'add107_3_3_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 20> <Delay = 0.53>
ST_30 : Operation 389 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_2_cast = mul i11 %mul103_2194, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 389 'mul' 'add107_2_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 390 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_1_cast = mul i11 %mul103_1196, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 390 'mul' 'add107_1_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 391 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_3_cast = mul i11 %mul103_3198, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 391 'mul' 'add107_3_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 392 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_1_2_cast = mul i11 %mul103_1200, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 392 'mul' 'add107_1_2_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 393 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_2_2_cast = mul i11 %mul103_2202, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 393 'mul' 'add107_2_2_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 394 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_3_2_cast = mul i11 %mul103_3204, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 394 'mul' 'add107_3_2_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 395 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_cast = mul i11 %mul103206, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 395 'mul' 'add107_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 396 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_1333_cast = mul i11 %mul103208, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 396 'mul' 'add107_1333_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 397 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_2341_cast = mul i11 %mul103210, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 397 'mul' 'add107_2341_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 398 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_3349_cast = mul i11 %mul103212, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 398 'mul' 'add107_3349_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 399 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_1_1_cast = mul i11 %mul103_1214, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 399 'mul' 'add107_1_1_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 400 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_1_3_cast = mul i11 %mul103_1216, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 400 'mul' 'add107_1_3_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 401 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_2_1_cast = mul i11 %mul103_2218, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 401 'mul' 'add107_2_1_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 402 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_2_3_cast = mul i11 %mul103_2220, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 402 'mul' 'add107_2_3_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 403 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_3_1_cast = mul i11 %mul103_3222, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 403 'mul' 'add107_3_1_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 404 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_3_3_cast = mul i11 %mul103_3224, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 404 'mul' 'add107_3_3_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 21> <Delay = 0.60>
ST_31 : Operation 405 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_2_cast = mul i11 %mul103_2194, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 405 'mul' 'add107_2_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 406 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_1_cast = mul i11 %mul103_1196, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 406 'mul' 'add107_1_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 407 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_3_cast = mul i11 %mul103_3198, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 407 'mul' 'add107_3_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 408 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_1_2_cast = mul i11 %mul103_1200, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 408 'mul' 'add107_1_2_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 409 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_2_2_cast = mul i11 %mul103_2202, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 409 'mul' 'add107_2_2_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 410 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_3_2_cast = mul i11 %mul103_3204, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 410 'mul' 'add107_3_2_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 411 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_cast = mul i11 %mul103206, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 411 'mul' 'add107_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 412 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_1333_cast = mul i11 %mul103208, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 412 'mul' 'add107_1333_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 413 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_2341_cast = mul i11 %mul103210, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 413 'mul' 'add107_2341_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 414 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_3349_cast = mul i11 %mul103212, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 414 'mul' 'add107_3349_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 415 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_1_1_cast = mul i11 %mul103_1214, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 415 'mul' 'add107_1_1_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 416 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_1_3_cast = mul i11 %mul103_1216, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 416 'mul' 'add107_1_3_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 417 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_2_1_cast = mul i11 %mul103_2218, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 417 'mul' 'add107_2_1_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 418 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_2_3_cast = mul i11 %mul103_2220, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 418 'mul' 'add107_2_3_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 419 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_3_1_cast = mul i11 %mul103_3222, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 419 'mul' 'add107_3_1_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 420 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_3_3_cast = mul i11 %mul103_3224, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 420 'mul' 'add107_3_3_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 421 [1/1] (0.60ns)   --->   "%br_ln101 = br void %bb792" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 421 'br' 'br_ln101' <Predicate = true> <Delay = 0.60>

State 32 <SV = 22> <Delay = 5.18>
ST_32 : Operation 422 [1/1] (0.00ns)   --->   "%indvar_flatten105 = phi i16, void %.lr.ph296, i16 %add_ln101, void %._crit_edge287.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 422 'phi' 'indvar_flatten105' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 423 [1/1] (0.00ns)   --->   "%r = phi i8, void %.lr.ph296, i8 %select_ln101_1, void %._crit_edge287.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 423 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 424 [1/1] (0.00ns)   --->   "%s = phi i8, void %.lr.ph296, i8 %add_ln103, void %._crit_edge287.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103]   --->   Operation 424 'phi' 's' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 425 [1/1] (0.67ns)   --->   "%icmp_ln101 = icmp_eq  i16 %indvar_flatten105, i16 %tmp1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 425 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 426 [1/1] (0.78ns)   --->   "%add_ln101 = add i16 %indvar_flatten105, i16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 426 'add' 'add_ln101' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 427 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %._crit_edge292.loopexit, void %._crit_edge297.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 427 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 428 [1/1] (0.58ns)   --->   "%icmp_ln103 = icmp_eq  i8 %s, i8 %RS" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103]   --->   Operation 428 'icmp' 'icmp_ln103' <Predicate = (!icmp_ln101)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 429 [1/1] (0.30ns)   --->   "%select_ln101 = select i1 %icmp_ln103, i8, i8 %s" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 429 'select' 'select_ln101' <Predicate = (!icmp_ln101)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 430 [1/1] (0.70ns)   --->   "%add_ln101_17 = add i8, i8 %r" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 430 'add' 'add_ln101_17' <Predicate = (!icmp_ln101)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 431 [1/1] (0.30ns)   --->   "%select_ln101_1 = select i1 %icmp_ln103, i8 %add_ln101_17, i8 %r" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 431 'select' 'select_ln101_1' <Predicate = (!icmp_ln101)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln101_1 = zext i8 %select_ln101_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 432 'zext' 'zext_ln101_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 433 [1/1] (1.55ns)   --->   "%mul_ln101 = mul i11 %zext_ln101_1, i11 %trunc_ln4_cast18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 433 'mul' 'mul_ln101' <Predicate = (!icmp_ln101)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 434 [1/1] (0.73ns)   --->   "%add_ln101_1 = add i11 %mul_ln101, i11 %add107_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 434 'add' 'add_ln101_1' <Predicate = (!icmp_ln101)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 435 [1/1] (0.00ns)   --->   "%trunc_ln101 = trunc i11 %add_ln101_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 435 'trunc' 'trunc_ln101' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 436 [1/1] (0.73ns)   --->   "%add_ln101_2 = add i11 %mul_ln101, i11 %add107_1333_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 436 'add' 'add_ln101_2' <Predicate = (!icmp_ln101)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 437 [1/1] (0.00ns)   --->   "%trunc_ln101_1 = trunc i11 %add_ln101_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 437 'trunc' 'trunc_ln101_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 438 [1/1] (0.73ns)   --->   "%add_ln101_3 = add i11 %mul_ln101, i11 %add107_2341_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 438 'add' 'add_ln101_3' <Predicate = (!icmp_ln101)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln101_2 = trunc i11 %add_ln101_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 439 'trunc' 'trunc_ln101_2' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 440 [1/1] (0.73ns)   --->   "%add_ln101_4 = add i11 %mul_ln101, i11 %add107_3349_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 440 'add' 'add_ln101_4' <Predicate = (!icmp_ln101)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 441 [1/1] (0.00ns)   --->   "%trunc_ln101_3 = trunc i11 %add_ln101_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 441 'trunc' 'trunc_ln101_3' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 442 [1/1] (0.73ns)   --->   "%add_ln101_5 = add i11 %mul_ln101, i11 %add107_1_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 442 'add' 'add_ln101_5' <Predicate = (!icmp_ln101)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 443 [1/1] (0.00ns)   --->   "%trunc_ln101_4 = trunc i11 %add_ln101_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 443 'trunc' 'trunc_ln101_4' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 444 [1/1] (0.73ns)   --->   "%add_ln101_6 = add i11 %mul_ln101, i11 %add107_1_1_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 444 'add' 'add_ln101_6' <Predicate = (!icmp_ln101)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 445 [1/1] (0.00ns)   --->   "%trunc_ln101_5 = trunc i11 %add_ln101_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 445 'trunc' 'trunc_ln101_5' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 446 [1/1] (0.73ns)   --->   "%add_ln101_7 = add i11 %mul_ln101, i11 %add107_1_2_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 446 'add' 'add_ln101_7' <Predicate = (!icmp_ln101)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln101_6 = trunc i11 %add_ln101_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 447 'trunc' 'trunc_ln101_6' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 448 [1/1] (0.73ns)   --->   "%add_ln101_8 = add i11 %mul_ln101, i11 %add107_1_3_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 448 'add' 'add_ln101_8' <Predicate = (!icmp_ln101)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 449 [1/1] (0.00ns)   --->   "%trunc_ln101_7 = trunc i11 %add_ln101_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 449 'trunc' 'trunc_ln101_7' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 450 [1/1] (0.73ns)   --->   "%add_ln101_9 = add i11 %mul_ln101, i11 %add107_2_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 450 'add' 'add_ln101_9' <Predicate = (!icmp_ln101)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln101_8 = trunc i11 %add_ln101_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 451 'trunc' 'trunc_ln101_8' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 452 [1/1] (0.73ns)   --->   "%add_ln101_10 = add i11 %mul_ln101, i11 %add107_2_1_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 452 'add' 'add_ln101_10' <Predicate = (!icmp_ln101)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 453 [1/1] (0.00ns)   --->   "%trunc_ln101_9 = trunc i11 %add_ln101_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 453 'trunc' 'trunc_ln101_9' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 454 [1/1] (0.73ns)   --->   "%add_ln101_11 = add i11 %mul_ln101, i11 %add107_2_2_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 454 'add' 'add_ln101_11' <Predicate = (!icmp_ln101)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 455 [1/1] (0.00ns)   --->   "%trunc_ln101_10 = trunc i11 %add_ln101_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 455 'trunc' 'trunc_ln101_10' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 456 [1/1] (0.73ns)   --->   "%add_ln101_12 = add i11 %mul_ln101, i11 %add107_2_3_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 456 'add' 'add_ln101_12' <Predicate = (!icmp_ln101)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 457 [1/1] (0.00ns)   --->   "%trunc_ln101_11 = trunc i11 %add_ln101_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 457 'trunc' 'trunc_ln101_11' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 458 [1/1] (0.73ns)   --->   "%add_ln101_13 = add i11 %mul_ln101, i11 %add107_3_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 458 'add' 'add_ln101_13' <Predicate = (!icmp_ln101)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln101_12 = trunc i11 %add_ln101_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 459 'trunc' 'trunc_ln101_12' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 460 [1/1] (0.73ns)   --->   "%add_ln101_14 = add i11 %mul_ln101, i11 %add107_3_1_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 460 'add' 'add_ln101_14' <Predicate = (!icmp_ln101)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 461 [1/1] (0.00ns)   --->   "%trunc_ln101_13 = trunc i11 %add_ln101_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 461 'trunc' 'trunc_ln101_13' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 462 [1/1] (0.73ns)   --->   "%add_ln101_15 = add i11 %mul_ln101, i11 %add107_3_2_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 462 'add' 'add_ln101_15' <Predicate = (!icmp_ln101)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 463 [1/1] (0.00ns)   --->   "%trunc_ln101_14 = trunc i11 %add_ln101_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 463 'trunc' 'trunc_ln101_14' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 464 [1/1] (0.73ns)   --->   "%add_ln101_16 = add i11 %mul_ln101, i11 %add107_3_3_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 464 'add' 'add_ln101_16' <Predicate = (!icmp_ln101)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 465 [1/1] (0.00ns)   --->   "%trunc_ln101_15 = trunc i11 %add_ln101_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 465 'trunc' 'trunc_ln101_15' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i8 %select_ln101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103]   --->   Operation 466 'zext' 'zext_ln103' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 467 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i8 %select_ln101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118]   --->   Operation 467 'trunc' 'trunc_ln118' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 468 [1/1] (0.73ns)   --->   "%add_ln118 = add i11 %zext_ln103, i11 %add_ln101_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118]   --->   Operation 468 'add' 'add_ln118' <Predicate = (!icmp_ln101)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 469 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln118, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 469 'partselect' 'lshr_ln3' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln117_16 = zext i9 %lshr_ln3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 470 'zext' 'zext_ln117_16' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 471 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_1 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln117_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 471 'getelementptr' 'weight_l2_0_addr_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 472 [2/2] (1.15ns)   --->   "%weight_l2_0_load = load i9 %weight_l2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 472 'load' 'weight_l2_0_load' <Predicate = (!icmp_ln101)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_32 : Operation 473 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_1 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln117_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 473 'getelementptr' 'weight_l2_1_addr_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 474 [2/2] (1.15ns)   --->   "%weight_l2_1_load = load i9 %weight_l2_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 474 'load' 'weight_l2_1_load' <Predicate = (!icmp_ln101)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_32 : Operation 475 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_1 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln117_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 475 'getelementptr' 'weight_l2_2_addr_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 476 [2/2] (1.15ns)   --->   "%weight_l2_2_load = load i9 %weight_l2_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 476 'load' 'weight_l2_2_load' <Predicate = (!icmp_ln101)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_32 : Operation 477 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_1 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln117_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 477 'getelementptr' 'weight_l2_3_addr_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 478 [2/2] (1.15ns)   --->   "%weight_l2_3_load = load i9 %weight_l2_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 478 'load' 'weight_l2_3_load' <Predicate = (!icmp_ln101)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_32 : Operation 479 [1/1] (0.73ns)   --->   "%add_ln118_1 = add i11 %zext_ln103, i11 %add_ln101_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118]   --->   Operation 479 'add' 'add_ln118_1' <Predicate = (!icmp_ln101)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 480 [1/1] (0.00ns)   --->   "%lshr_ln117_1 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln118_1, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 480 'partselect' 'lshr_ln117_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln117_17 = zext i9 %lshr_ln117_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 481 'zext' 'zext_ln117_17' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 482 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_2 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln117_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 482 'getelementptr' 'weight_l2_0_addr_2' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 483 [2/2] (1.15ns)   --->   "%weight_l2_0_load_1 = load i9 %weight_l2_0_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 483 'load' 'weight_l2_0_load_1' <Predicate = (!icmp_ln101)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_32 : Operation 484 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_2 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln117_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 484 'getelementptr' 'weight_l2_1_addr_2' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 485 [2/2] (1.15ns)   --->   "%weight_l2_1_load_1 = load i9 %weight_l2_1_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 485 'load' 'weight_l2_1_load_1' <Predicate = (!icmp_ln101)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_32 : Operation 486 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_2 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln117_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 486 'getelementptr' 'weight_l2_2_addr_2' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 487 [2/2] (1.15ns)   --->   "%weight_l2_2_load_1 = load i9 %weight_l2_2_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 487 'load' 'weight_l2_2_load_1' <Predicate = (!icmp_ln101)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_32 : Operation 488 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_2 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln117_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 488 'getelementptr' 'weight_l2_3_addr_2' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 489 [2/2] (1.15ns)   --->   "%weight_l2_3_load_1 = load i9 %weight_l2_3_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 489 'load' 'weight_l2_3_load_1' <Predicate = (!icmp_ln101)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_32 : Operation 490 [1/1] (0.73ns)   --->   "%add_ln118_2 = add i11 %zext_ln103, i11 %add_ln101_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118]   --->   Operation 490 'add' 'add_ln118_2' <Predicate = (!icmp_ln101)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 491 [1/1] (0.00ns)   --->   "%lshr_ln117_2 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln118_2, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 491 'partselect' 'lshr_ln117_2' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 492 [1/1] (0.73ns)   --->   "%add_ln118_3 = add i11 %zext_ln103, i11 %add_ln101_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118]   --->   Operation 492 'add' 'add_ln118_3' <Predicate = (!icmp_ln101)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 493 [1/1] (0.00ns)   --->   "%lshr_ln117_3 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln118_3, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 493 'partselect' 'lshr_ln117_3' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 494 [1/1] (0.73ns)   --->   "%add_ln118_4 = add i11 %zext_ln103, i11 %add_ln101_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118]   --->   Operation 494 'add' 'add_ln118_4' <Predicate = (!icmp_ln101)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 495 [1/1] (0.00ns)   --->   "%lshr_ln117_4 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln118_4, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 495 'partselect' 'lshr_ln117_4' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 496 [1/1] (0.73ns)   --->   "%add_ln118_5 = add i11 %zext_ln103, i11 %add_ln101_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118]   --->   Operation 496 'add' 'add_ln118_5' <Predicate = (!icmp_ln101)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 497 [1/1] (0.00ns)   --->   "%lshr_ln117_5 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln118_5, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 497 'partselect' 'lshr_ln117_5' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 498 [1/1] (0.73ns)   --->   "%add_ln118_6 = add i11 %zext_ln103, i11 %add_ln101_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118]   --->   Operation 498 'add' 'add_ln118_6' <Predicate = (!icmp_ln101)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 499 [1/1] (0.00ns)   --->   "%lshr_ln117_6 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln118_6, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 499 'partselect' 'lshr_ln117_6' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 500 [1/1] (0.73ns)   --->   "%add_ln118_7 = add i11 %zext_ln103, i11 %add_ln101_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118]   --->   Operation 500 'add' 'add_ln118_7' <Predicate = (!icmp_ln101)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 501 [1/1] (0.00ns)   --->   "%lshr_ln117_7 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln118_7, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 501 'partselect' 'lshr_ln117_7' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 502 [1/1] (0.73ns)   --->   "%add_ln118_8 = add i11 %zext_ln103, i11 %add_ln101_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118]   --->   Operation 502 'add' 'add_ln118_8' <Predicate = (!icmp_ln101)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 503 [1/1] (0.00ns)   --->   "%lshr_ln117_8 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln118_8, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 503 'partselect' 'lshr_ln117_8' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 504 [1/1] (0.73ns)   --->   "%add_ln118_9 = add i11 %zext_ln103, i11 %add_ln101_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118]   --->   Operation 504 'add' 'add_ln118_9' <Predicate = (!icmp_ln101)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 505 [1/1] (0.00ns)   --->   "%lshr_ln117_9 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln118_9, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 505 'partselect' 'lshr_ln117_9' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 506 [1/1] (0.73ns)   --->   "%add_ln118_10 = add i11 %zext_ln103, i11 %add_ln101_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118]   --->   Operation 506 'add' 'add_ln118_10' <Predicate = (!icmp_ln101)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 507 [1/1] (0.00ns)   --->   "%lshr_ln117_s = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln118_10, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 507 'partselect' 'lshr_ln117_s' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 508 [1/1] (0.73ns)   --->   "%add_ln118_11 = add i11 %zext_ln103, i11 %add_ln101_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118]   --->   Operation 508 'add' 'add_ln118_11' <Predicate = (!icmp_ln101)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 509 [1/1] (0.00ns)   --->   "%lshr_ln117_10 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln118_11, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 509 'partselect' 'lshr_ln117_10' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 510 [1/1] (0.73ns)   --->   "%add_ln118_12 = add i11 %zext_ln103, i11 %add_ln101_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118]   --->   Operation 510 'add' 'add_ln118_12' <Predicate = (!icmp_ln101)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 511 [1/1] (0.00ns)   --->   "%lshr_ln117_11 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln118_12, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 511 'partselect' 'lshr_ln117_11' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 512 [1/1] (0.73ns)   --->   "%add_ln118_13 = add i11 %zext_ln103, i11 %add_ln101_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118]   --->   Operation 512 'add' 'add_ln118_13' <Predicate = (!icmp_ln101)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 513 [1/1] (0.00ns)   --->   "%lshr_ln117_12 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln118_13, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 513 'partselect' 'lshr_ln117_12' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 514 [1/1] (0.73ns)   --->   "%add_ln118_14 = add i11 %zext_ln103, i11 %add_ln101_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118]   --->   Operation 514 'add' 'add_ln118_14' <Predicate = (!icmp_ln101)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 515 [1/1] (0.00ns)   --->   "%lshr_ln117_13 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln118_14, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 515 'partselect' 'lshr_ln117_13' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 516 [1/1] (0.73ns)   --->   "%add_ln118_15 = add i11 %zext_ln103, i11 %add_ln101_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118]   --->   Operation 516 'add' 'add_ln118_15' <Predicate = (!icmp_ln101)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 517 [1/1] (0.00ns)   --->   "%lshr_ln117_14 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln118_15, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 517 'partselect' 'lshr_ln117_14' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_32 : Operation 518 [1/1] (0.70ns)   --->   "%add_ln83 = add i6 %select_ln82, i6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:83]   --->   Operation 518 'add' 'add_ln83' <Predicate = (icmp_ln101)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 519 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 519 'br' 'br_ln0' <Predicate = (icmp_ln101)> <Delay = 0.00>

State 33 <SV = 23> <Delay = 1.55>
ST_33 : Operation 520 [1/1] (0.43ns)   --->   "%add_ln117 = add i2 %trunc_ln101, i2 %trunc_ln118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 520 'add' 'add_ln117' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i2 %add_ln117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 521 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 522 [1/2] (1.15ns)   --->   "%weight_l2_0_load = load i9 %weight_l2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 522 'load' 'weight_l2_0_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 523 [1/2] (1.15ns)   --->   "%weight_l2_1_load = load i9 %weight_l2_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 523 'load' 'weight_l2_1_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 524 [1/2] (1.15ns)   --->   "%weight_l2_2_load = load i9 %weight_l2_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 524 'load' 'weight_l2_2_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 525 [1/2] (1.15ns)   --->   "%weight_l2_3_load = load i9 %weight_l2_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 525 'load' 'weight_l2_3_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 526 [1/1] (0.39ns)   --->   "%tmp_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load, i8 %weight_l2_1_load, i8 %weight_l2_2_load, i8 %weight_l2_3_load, i64 %zext_ln117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 526 'mux' 'tmp_3' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 527 [1/1] (0.43ns)   --->   "%add_ln117_1 = add i2 %trunc_ln101_1, i2 %trunc_ln118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 527 'add' 'add_ln117_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln117_1 = zext i2 %add_ln117_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 528 'zext' 'zext_ln117_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 529 [1/2] (1.15ns)   --->   "%weight_l2_0_load_1 = load i9 %weight_l2_0_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 529 'load' 'weight_l2_0_load_1' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 530 [1/2] (1.15ns)   --->   "%weight_l2_1_load_1 = load i9 %weight_l2_1_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 530 'load' 'weight_l2_1_load_1' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 531 [1/2] (1.15ns)   --->   "%weight_l2_2_load_1 = load i9 %weight_l2_2_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 531 'load' 'weight_l2_2_load_1' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 532 [1/2] (1.15ns)   --->   "%weight_l2_3_load_1 = load i9 %weight_l2_3_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 532 'load' 'weight_l2_3_load_1' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 533 [1/1] (0.39ns)   --->   "%tmp_4 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_1, i8 %weight_l2_1_load_1, i8 %weight_l2_2_load_1, i8 %weight_l2_3_load_1, i64 %zext_ln117_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 533 'mux' 'tmp_4' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln117_18 = zext i9 %lshr_ln117_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 534 'zext' 'zext_ln117_18' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 535 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_3 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln117_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 535 'getelementptr' 'weight_l2_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 536 [2/2] (1.15ns)   --->   "%weight_l2_0_load_2 = load i9 %weight_l2_0_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 536 'load' 'weight_l2_0_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 537 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_3 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln117_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 537 'getelementptr' 'weight_l2_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 538 [2/2] (1.15ns)   --->   "%weight_l2_1_load_2 = load i9 %weight_l2_1_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 538 'load' 'weight_l2_1_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 539 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_3 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln117_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 539 'getelementptr' 'weight_l2_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 540 [2/2] (1.15ns)   --->   "%weight_l2_2_load_2 = load i9 %weight_l2_2_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 540 'load' 'weight_l2_2_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 541 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_3 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln117_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 541 'getelementptr' 'weight_l2_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 542 [2/2] (1.15ns)   --->   "%weight_l2_3_load_2 = load i9 %weight_l2_3_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 542 'load' 'weight_l2_3_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln117_19 = zext i9 %lshr_ln117_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 543 'zext' 'zext_ln117_19' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 544 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_4 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln117_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 544 'getelementptr' 'weight_l2_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 545 [2/2] (1.15ns)   --->   "%weight_l2_0_load_3 = load i9 %weight_l2_0_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 545 'load' 'weight_l2_0_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 546 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_4 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln117_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 546 'getelementptr' 'weight_l2_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 547 [2/2] (1.15ns)   --->   "%weight_l2_1_load_3 = load i9 %weight_l2_1_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 547 'load' 'weight_l2_1_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 548 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_4 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln117_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 548 'getelementptr' 'weight_l2_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 549 [2/2] (1.15ns)   --->   "%weight_l2_2_load_3 = load i9 %weight_l2_2_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 549 'load' 'weight_l2_2_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 550 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_4 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln117_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 550 'getelementptr' 'weight_l2_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 551 [2/2] (1.15ns)   --->   "%weight_l2_3_load_3 = load i9 %weight_l2_3_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 551 'load' 'weight_l2_3_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 34 <SV = 24> <Delay = 1.55>
ST_34 : Operation 552 [1/1] (0.43ns)   --->   "%add_ln117_2 = add i2 %trunc_ln101_2, i2 %trunc_ln118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 552 'add' 'add_ln117_2' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln117_2 = zext i2 %add_ln117_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 553 'zext' 'zext_ln117_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 554 [1/2] (1.15ns)   --->   "%weight_l2_0_load_2 = load i9 %weight_l2_0_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 554 'load' 'weight_l2_0_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 555 [1/2] (1.15ns)   --->   "%weight_l2_1_load_2 = load i9 %weight_l2_1_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 555 'load' 'weight_l2_1_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 556 [1/2] (1.15ns)   --->   "%weight_l2_2_load_2 = load i9 %weight_l2_2_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 556 'load' 'weight_l2_2_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 557 [1/2] (1.15ns)   --->   "%weight_l2_3_load_2 = load i9 %weight_l2_3_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 557 'load' 'weight_l2_3_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 558 [1/1] (0.39ns)   --->   "%tmp_5 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_2, i8 %weight_l2_1_load_2, i8 %weight_l2_2_load_2, i8 %weight_l2_3_load_2, i64 %zext_ln117_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 558 'mux' 'tmp_5' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 559 [1/1] (0.43ns)   --->   "%add_ln117_3 = add i2 %trunc_ln101_3, i2 %trunc_ln118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 559 'add' 'add_ln117_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 560 [1/1] (0.00ns)   --->   "%zext_ln117_3 = zext i2 %add_ln117_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 560 'zext' 'zext_ln117_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 561 [1/2] (1.15ns)   --->   "%weight_l2_0_load_3 = load i9 %weight_l2_0_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 561 'load' 'weight_l2_0_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 562 [1/2] (1.15ns)   --->   "%weight_l2_1_load_3 = load i9 %weight_l2_1_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 562 'load' 'weight_l2_1_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 563 [1/2] (1.15ns)   --->   "%weight_l2_2_load_3 = load i9 %weight_l2_2_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 563 'load' 'weight_l2_2_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 564 [1/2] (1.15ns)   --->   "%weight_l2_3_load_3 = load i9 %weight_l2_3_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 564 'load' 'weight_l2_3_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 565 [1/1] (0.39ns)   --->   "%tmp_6 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_3, i8 %weight_l2_1_load_3, i8 %weight_l2_2_load_3, i8 %weight_l2_3_load_3, i64 %zext_ln117_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 565 'mux' 'tmp_6' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln117_20 = zext i9 %lshr_ln117_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 566 'zext' 'zext_ln117_20' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 567 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_5 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln117_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 567 'getelementptr' 'weight_l2_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 568 [2/2] (1.15ns)   --->   "%weight_l2_0_load_4 = load i9 %weight_l2_0_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 568 'load' 'weight_l2_0_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 569 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_5 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln117_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 569 'getelementptr' 'weight_l2_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 570 [2/2] (1.15ns)   --->   "%weight_l2_1_load_4 = load i9 %weight_l2_1_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 570 'load' 'weight_l2_1_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 571 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_5 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln117_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 571 'getelementptr' 'weight_l2_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 572 [2/2] (1.15ns)   --->   "%weight_l2_2_load_4 = load i9 %weight_l2_2_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 572 'load' 'weight_l2_2_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 573 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_5 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln117_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 573 'getelementptr' 'weight_l2_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 574 [2/2] (1.15ns)   --->   "%weight_l2_3_load_4 = load i9 %weight_l2_3_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 574 'load' 'weight_l2_3_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln117_21 = zext i9 %lshr_ln117_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 575 'zext' 'zext_ln117_21' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 576 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_6 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln117_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 576 'getelementptr' 'weight_l2_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 577 [2/2] (1.15ns)   --->   "%weight_l2_0_load_5 = load i9 %weight_l2_0_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 577 'load' 'weight_l2_0_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 578 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_6 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln117_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 578 'getelementptr' 'weight_l2_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 579 [2/2] (1.15ns)   --->   "%weight_l2_1_load_5 = load i9 %weight_l2_1_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 579 'load' 'weight_l2_1_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 580 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_6 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln117_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 580 'getelementptr' 'weight_l2_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 581 [2/2] (1.15ns)   --->   "%weight_l2_2_load_5 = load i9 %weight_l2_2_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 581 'load' 'weight_l2_2_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 582 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_6 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln117_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 582 'getelementptr' 'weight_l2_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 583 [2/2] (1.15ns)   --->   "%weight_l2_3_load_5 = load i9 %weight_l2_3_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 583 'load' 'weight_l2_3_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 35 <SV = 25> <Delay = 1.55>
ST_35 : Operation 584 [1/1] (0.43ns)   --->   "%add_ln117_4 = add i2 %trunc_ln101_4, i2 %trunc_ln118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 584 'add' 'add_ln117_4' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln117_4 = zext i2 %add_ln117_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 585 'zext' 'zext_ln117_4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 586 [1/2] (1.15ns)   --->   "%weight_l2_0_load_4 = load i9 %weight_l2_0_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 586 'load' 'weight_l2_0_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 587 [1/2] (1.15ns)   --->   "%weight_l2_1_load_4 = load i9 %weight_l2_1_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 587 'load' 'weight_l2_1_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 588 [1/2] (1.15ns)   --->   "%weight_l2_2_load_4 = load i9 %weight_l2_2_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 588 'load' 'weight_l2_2_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 589 [1/2] (1.15ns)   --->   "%weight_l2_3_load_4 = load i9 %weight_l2_3_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 589 'load' 'weight_l2_3_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 590 [1/1] (0.39ns)   --->   "%tmp_7 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_4, i8 %weight_l2_1_load_4, i8 %weight_l2_2_load_4, i8 %weight_l2_3_load_4, i64 %zext_ln117_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 590 'mux' 'tmp_7' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 591 [1/1] (0.43ns)   --->   "%add_ln117_5 = add i2 %trunc_ln101_5, i2 %trunc_ln118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 591 'add' 'add_ln117_5' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln117_5 = zext i2 %add_ln117_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 592 'zext' 'zext_ln117_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 593 [1/2] (1.15ns)   --->   "%weight_l2_0_load_5 = load i9 %weight_l2_0_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 593 'load' 'weight_l2_0_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 594 [1/2] (1.15ns)   --->   "%weight_l2_1_load_5 = load i9 %weight_l2_1_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 594 'load' 'weight_l2_1_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 595 [1/2] (1.15ns)   --->   "%weight_l2_2_load_5 = load i9 %weight_l2_2_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 595 'load' 'weight_l2_2_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 596 [1/2] (1.15ns)   --->   "%weight_l2_3_load_5 = load i9 %weight_l2_3_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 596 'load' 'weight_l2_3_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 597 [1/1] (0.39ns)   --->   "%tmp_8 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_5, i8 %weight_l2_1_load_5, i8 %weight_l2_2_load_5, i8 %weight_l2_3_load_5, i64 %zext_ln117_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 597 'mux' 'tmp_8' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln117_22 = zext i9 %lshr_ln117_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 598 'zext' 'zext_ln117_22' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 599 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_7 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln117_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 599 'getelementptr' 'weight_l2_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 600 [2/2] (1.15ns)   --->   "%weight_l2_0_load_6 = load i9 %weight_l2_0_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 600 'load' 'weight_l2_0_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 601 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_7 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln117_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 601 'getelementptr' 'weight_l2_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 602 [2/2] (1.15ns)   --->   "%weight_l2_1_load_6 = load i9 %weight_l2_1_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 602 'load' 'weight_l2_1_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 603 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_7 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln117_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 603 'getelementptr' 'weight_l2_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 604 [2/2] (1.15ns)   --->   "%weight_l2_2_load_6 = load i9 %weight_l2_2_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 604 'load' 'weight_l2_2_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 605 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_7 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln117_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 605 'getelementptr' 'weight_l2_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 606 [2/2] (1.15ns)   --->   "%weight_l2_3_load_6 = load i9 %weight_l2_3_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 606 'load' 'weight_l2_3_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln117_23 = zext i9 %lshr_ln117_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 607 'zext' 'zext_ln117_23' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 608 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_8 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln117_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 608 'getelementptr' 'weight_l2_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 609 [2/2] (1.15ns)   --->   "%weight_l2_0_load_7 = load i9 %weight_l2_0_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 609 'load' 'weight_l2_0_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 610 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_8 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln117_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 610 'getelementptr' 'weight_l2_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 611 [2/2] (1.15ns)   --->   "%weight_l2_1_load_7 = load i9 %weight_l2_1_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 611 'load' 'weight_l2_1_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 612 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_8 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln117_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 612 'getelementptr' 'weight_l2_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 613 [2/2] (1.15ns)   --->   "%weight_l2_2_load_7 = load i9 %weight_l2_2_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 613 'load' 'weight_l2_2_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 614 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_8 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln117_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 614 'getelementptr' 'weight_l2_3_addr_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 615 [2/2] (1.15ns)   --->   "%weight_l2_3_load_7 = load i9 %weight_l2_3_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 615 'load' 'weight_l2_3_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 36 <SV = 26> <Delay = 1.55>
ST_36 : Operation 616 [1/1] (0.43ns)   --->   "%add_ln117_6 = add i2 %trunc_ln101_6, i2 %trunc_ln118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 616 'add' 'add_ln117_6' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln117_6 = zext i2 %add_ln117_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 617 'zext' 'zext_ln117_6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 618 [1/2] (1.15ns)   --->   "%weight_l2_0_load_6 = load i9 %weight_l2_0_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 618 'load' 'weight_l2_0_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 619 [1/2] (1.15ns)   --->   "%weight_l2_1_load_6 = load i9 %weight_l2_1_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 619 'load' 'weight_l2_1_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 620 [1/2] (1.15ns)   --->   "%weight_l2_2_load_6 = load i9 %weight_l2_2_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 620 'load' 'weight_l2_2_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 621 [1/2] (1.15ns)   --->   "%weight_l2_3_load_6 = load i9 %weight_l2_3_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 621 'load' 'weight_l2_3_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 622 [1/1] (0.39ns)   --->   "%tmp_9 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_6, i8 %weight_l2_1_load_6, i8 %weight_l2_2_load_6, i8 %weight_l2_3_load_6, i64 %zext_ln117_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 622 'mux' 'tmp_9' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 623 [1/1] (0.43ns)   --->   "%add_ln117_7 = add i2 %trunc_ln101_7, i2 %trunc_ln118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 623 'add' 'add_ln117_7' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln117_7 = zext i2 %add_ln117_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 624 'zext' 'zext_ln117_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 625 [1/2] (1.15ns)   --->   "%weight_l2_0_load_7 = load i9 %weight_l2_0_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 625 'load' 'weight_l2_0_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 626 [1/2] (1.15ns)   --->   "%weight_l2_1_load_7 = load i9 %weight_l2_1_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 626 'load' 'weight_l2_1_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 627 [1/2] (1.15ns)   --->   "%weight_l2_2_load_7 = load i9 %weight_l2_2_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 627 'load' 'weight_l2_2_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 628 [1/2] (1.15ns)   --->   "%weight_l2_3_load_7 = load i9 %weight_l2_3_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 628 'load' 'weight_l2_3_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 629 [1/1] (0.39ns)   --->   "%tmp_s = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_7, i8 %weight_l2_1_load_7, i8 %weight_l2_2_load_7, i8 %weight_l2_3_load_7, i64 %zext_ln117_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 629 'mux' 'tmp_s' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 630 [1/1] (0.00ns)   --->   "%zext_ln117_24 = zext i9 %lshr_ln117_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 630 'zext' 'zext_ln117_24' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 631 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_9 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln117_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 631 'getelementptr' 'weight_l2_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 632 [2/2] (1.15ns)   --->   "%weight_l2_0_load_8 = load i9 %weight_l2_0_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 632 'load' 'weight_l2_0_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 633 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_9 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln117_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 633 'getelementptr' 'weight_l2_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 634 [2/2] (1.15ns)   --->   "%weight_l2_1_load_8 = load i9 %weight_l2_1_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 634 'load' 'weight_l2_1_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 635 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_9 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln117_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 635 'getelementptr' 'weight_l2_2_addr_9' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 636 [2/2] (1.15ns)   --->   "%weight_l2_2_load_8 = load i9 %weight_l2_2_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 636 'load' 'weight_l2_2_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 637 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_9 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln117_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 637 'getelementptr' 'weight_l2_3_addr_9' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 638 [2/2] (1.15ns)   --->   "%weight_l2_3_load_8 = load i9 %weight_l2_3_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 638 'load' 'weight_l2_3_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 639 [1/1] (0.00ns)   --->   "%zext_ln117_25 = zext i9 %lshr_ln117_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 639 'zext' 'zext_ln117_25' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 640 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_10 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln117_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 640 'getelementptr' 'weight_l2_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 641 [2/2] (1.15ns)   --->   "%weight_l2_0_load_9 = load i9 %weight_l2_0_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 641 'load' 'weight_l2_0_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 642 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_10 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln117_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 642 'getelementptr' 'weight_l2_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 643 [2/2] (1.15ns)   --->   "%weight_l2_1_load_9 = load i9 %weight_l2_1_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 643 'load' 'weight_l2_1_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 644 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_10 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln117_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 644 'getelementptr' 'weight_l2_2_addr_10' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 645 [2/2] (1.15ns)   --->   "%weight_l2_2_load_9 = load i9 %weight_l2_2_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 645 'load' 'weight_l2_2_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 646 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_10 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln117_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 646 'getelementptr' 'weight_l2_3_addr_10' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 647 [2/2] (1.15ns)   --->   "%weight_l2_3_load_9 = load i9 %weight_l2_3_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 647 'load' 'weight_l2_3_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 37 <SV = 27> <Delay = 1.55>
ST_37 : Operation 648 [1/1] (0.43ns)   --->   "%add_ln117_8 = add i2 %trunc_ln101_8, i2 %trunc_ln118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 648 'add' 'add_ln117_8' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln117_8 = zext i2 %add_ln117_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 649 'zext' 'zext_ln117_8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 650 [1/2] (1.15ns)   --->   "%weight_l2_0_load_8 = load i9 %weight_l2_0_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 650 'load' 'weight_l2_0_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 651 [1/2] (1.15ns)   --->   "%weight_l2_1_load_8 = load i9 %weight_l2_1_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 651 'load' 'weight_l2_1_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 652 [1/2] (1.15ns)   --->   "%weight_l2_2_load_8 = load i9 %weight_l2_2_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 652 'load' 'weight_l2_2_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 653 [1/2] (1.15ns)   --->   "%weight_l2_3_load_8 = load i9 %weight_l2_3_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 653 'load' 'weight_l2_3_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 654 [1/1] (0.39ns)   --->   "%tmp_10 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_8, i8 %weight_l2_1_load_8, i8 %weight_l2_2_load_8, i8 %weight_l2_3_load_8, i64 %zext_ln117_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 654 'mux' 'tmp_10' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 655 [1/1] (0.43ns)   --->   "%add_ln117_9 = add i2 %trunc_ln101_9, i2 %trunc_ln118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 655 'add' 'add_ln117_9' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 656 [1/1] (0.00ns)   --->   "%zext_ln117_9 = zext i2 %add_ln117_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 656 'zext' 'zext_ln117_9' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 657 [1/2] (1.15ns)   --->   "%weight_l2_0_load_9 = load i9 %weight_l2_0_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 657 'load' 'weight_l2_0_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 658 [1/2] (1.15ns)   --->   "%weight_l2_1_load_9 = load i9 %weight_l2_1_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 658 'load' 'weight_l2_1_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 659 [1/2] (1.15ns)   --->   "%weight_l2_2_load_9 = load i9 %weight_l2_2_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 659 'load' 'weight_l2_2_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 660 [1/2] (1.15ns)   --->   "%weight_l2_3_load_9 = load i9 %weight_l2_3_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 660 'load' 'weight_l2_3_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 661 [1/1] (0.39ns)   --->   "%tmp_11 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_9, i8 %weight_l2_1_load_9, i8 %weight_l2_2_load_9, i8 %weight_l2_3_load_9, i64 %zext_ln117_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 661 'mux' 'tmp_11' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 662 [1/1] (0.00ns)   --->   "%zext_ln117_26 = zext i9 %lshr_ln117_s" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 662 'zext' 'zext_ln117_26' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 663 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_11 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln117_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 663 'getelementptr' 'weight_l2_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 664 [2/2] (1.15ns)   --->   "%weight_l2_0_load_10 = load i9 %weight_l2_0_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 664 'load' 'weight_l2_0_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 665 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_11 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln117_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 665 'getelementptr' 'weight_l2_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 666 [2/2] (1.15ns)   --->   "%weight_l2_1_load_10 = load i9 %weight_l2_1_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 666 'load' 'weight_l2_1_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 667 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_11 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln117_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 667 'getelementptr' 'weight_l2_2_addr_11' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 668 [2/2] (1.15ns)   --->   "%weight_l2_2_load_10 = load i9 %weight_l2_2_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 668 'load' 'weight_l2_2_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 669 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_11 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln117_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 669 'getelementptr' 'weight_l2_3_addr_11' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 670 [2/2] (1.15ns)   --->   "%weight_l2_3_load_10 = load i9 %weight_l2_3_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 670 'load' 'weight_l2_3_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 671 [1/1] (0.00ns)   --->   "%zext_ln117_27 = zext i9 %lshr_ln117_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 671 'zext' 'zext_ln117_27' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 672 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_12 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln117_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 672 'getelementptr' 'weight_l2_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 673 [2/2] (1.15ns)   --->   "%weight_l2_0_load_11 = load i9 %weight_l2_0_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 673 'load' 'weight_l2_0_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 674 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_12 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln117_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 674 'getelementptr' 'weight_l2_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 675 [2/2] (1.15ns)   --->   "%weight_l2_1_load_11 = load i9 %weight_l2_1_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 675 'load' 'weight_l2_1_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 676 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_12 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln117_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 676 'getelementptr' 'weight_l2_2_addr_12' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 677 [2/2] (1.15ns)   --->   "%weight_l2_2_load_11 = load i9 %weight_l2_2_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 677 'load' 'weight_l2_2_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 678 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_12 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln117_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 678 'getelementptr' 'weight_l2_3_addr_12' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 679 [2/2] (1.15ns)   --->   "%weight_l2_3_load_11 = load i9 %weight_l2_3_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 679 'load' 'weight_l2_3_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 38 <SV = 28> <Delay = 1.55>
ST_38 : Operation 680 [1/1] (0.43ns)   --->   "%add_ln117_10 = add i2 %trunc_ln101_10, i2 %trunc_ln118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 680 'add' 'add_ln117_10' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 681 [1/1] (0.00ns)   --->   "%zext_ln117_10 = zext i2 %add_ln117_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 681 'zext' 'zext_ln117_10' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 682 [1/2] (1.15ns)   --->   "%weight_l2_0_load_10 = load i9 %weight_l2_0_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 682 'load' 'weight_l2_0_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 683 [1/2] (1.15ns)   --->   "%weight_l2_1_load_10 = load i9 %weight_l2_1_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 683 'load' 'weight_l2_1_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 684 [1/2] (1.15ns)   --->   "%weight_l2_2_load_10 = load i9 %weight_l2_2_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 684 'load' 'weight_l2_2_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 685 [1/2] (1.15ns)   --->   "%weight_l2_3_load_10 = load i9 %weight_l2_3_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 685 'load' 'weight_l2_3_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 686 [1/1] (0.39ns)   --->   "%tmp_12 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_10, i8 %weight_l2_1_load_10, i8 %weight_l2_2_load_10, i8 %weight_l2_3_load_10, i64 %zext_ln117_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 686 'mux' 'tmp_12' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 687 [1/1] (0.43ns)   --->   "%add_ln117_11 = add i2 %trunc_ln101_11, i2 %trunc_ln118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 687 'add' 'add_ln117_11' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 688 [1/1] (0.00ns)   --->   "%zext_ln117_11 = zext i2 %add_ln117_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 688 'zext' 'zext_ln117_11' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 689 [1/2] (1.15ns)   --->   "%weight_l2_0_load_11 = load i9 %weight_l2_0_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 689 'load' 'weight_l2_0_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 690 [1/2] (1.15ns)   --->   "%weight_l2_1_load_11 = load i9 %weight_l2_1_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 690 'load' 'weight_l2_1_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 691 [1/2] (1.15ns)   --->   "%weight_l2_2_load_11 = load i9 %weight_l2_2_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 691 'load' 'weight_l2_2_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 692 [1/2] (1.15ns)   --->   "%weight_l2_3_load_11 = load i9 %weight_l2_3_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 692 'load' 'weight_l2_3_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 693 [1/1] (0.39ns)   --->   "%tmp_13 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_11, i8 %weight_l2_1_load_11, i8 %weight_l2_2_load_11, i8 %weight_l2_3_load_11, i64 %zext_ln117_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 693 'mux' 'tmp_13' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln117_28 = zext i9 %lshr_ln117_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 694 'zext' 'zext_ln117_28' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 695 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_13 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln117_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 695 'getelementptr' 'weight_l2_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 696 [2/2] (1.15ns)   --->   "%weight_l2_0_load_12 = load i9 %weight_l2_0_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 696 'load' 'weight_l2_0_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 697 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_13 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln117_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 697 'getelementptr' 'weight_l2_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 698 [2/2] (1.15ns)   --->   "%weight_l2_1_load_12 = load i9 %weight_l2_1_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 698 'load' 'weight_l2_1_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 699 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_13 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln117_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 699 'getelementptr' 'weight_l2_2_addr_13' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 700 [2/2] (1.15ns)   --->   "%weight_l2_2_load_12 = load i9 %weight_l2_2_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 700 'load' 'weight_l2_2_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 701 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_13 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln117_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 701 'getelementptr' 'weight_l2_3_addr_13' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 702 [2/2] (1.15ns)   --->   "%weight_l2_3_load_12 = load i9 %weight_l2_3_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 702 'load' 'weight_l2_3_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln117_29 = zext i9 %lshr_ln117_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 703 'zext' 'zext_ln117_29' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 704 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_14 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln117_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 704 'getelementptr' 'weight_l2_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 705 [2/2] (1.15ns)   --->   "%weight_l2_0_load_13 = load i9 %weight_l2_0_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 705 'load' 'weight_l2_0_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 706 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_14 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln117_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 706 'getelementptr' 'weight_l2_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 707 [2/2] (1.15ns)   --->   "%weight_l2_1_load_13 = load i9 %weight_l2_1_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 707 'load' 'weight_l2_1_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 708 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_14 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln117_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 708 'getelementptr' 'weight_l2_2_addr_14' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 709 [2/2] (1.15ns)   --->   "%weight_l2_2_load_13 = load i9 %weight_l2_2_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 709 'load' 'weight_l2_2_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 710 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_14 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln117_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 710 'getelementptr' 'weight_l2_3_addr_14' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 711 [2/2] (1.15ns)   --->   "%weight_l2_3_load_13 = load i9 %weight_l2_3_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 711 'load' 'weight_l2_3_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 39 <SV = 29> <Delay = 1.55>
ST_39 : Operation 712 [1/1] (0.43ns)   --->   "%add_ln117_12 = add i2 %trunc_ln101_12, i2 %trunc_ln118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 712 'add' 'add_ln117_12' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 713 [1/1] (0.00ns)   --->   "%zext_ln117_12 = zext i2 %add_ln117_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 713 'zext' 'zext_ln117_12' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 714 [1/2] (1.15ns)   --->   "%weight_l2_0_load_12 = load i9 %weight_l2_0_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 714 'load' 'weight_l2_0_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 715 [1/2] (1.15ns)   --->   "%weight_l2_1_load_12 = load i9 %weight_l2_1_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 715 'load' 'weight_l2_1_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 716 [1/2] (1.15ns)   --->   "%weight_l2_2_load_12 = load i9 %weight_l2_2_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 716 'load' 'weight_l2_2_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 717 [1/2] (1.15ns)   --->   "%weight_l2_3_load_12 = load i9 %weight_l2_3_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 717 'load' 'weight_l2_3_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 718 [1/1] (0.39ns)   --->   "%tmp_14 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_12, i8 %weight_l2_1_load_12, i8 %weight_l2_2_load_12, i8 %weight_l2_3_load_12, i64 %zext_ln117_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 718 'mux' 'tmp_14' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 719 [1/1] (0.43ns)   --->   "%add_ln117_13 = add i2 %trunc_ln101_13, i2 %trunc_ln118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 719 'add' 'add_ln117_13' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 720 [1/1] (0.00ns)   --->   "%zext_ln117_13 = zext i2 %add_ln117_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 720 'zext' 'zext_ln117_13' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 721 [1/2] (1.15ns)   --->   "%weight_l2_0_load_13 = load i9 %weight_l2_0_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 721 'load' 'weight_l2_0_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 722 [1/2] (1.15ns)   --->   "%weight_l2_1_load_13 = load i9 %weight_l2_1_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 722 'load' 'weight_l2_1_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 723 [1/2] (1.15ns)   --->   "%weight_l2_2_load_13 = load i9 %weight_l2_2_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 723 'load' 'weight_l2_2_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 724 [1/2] (1.15ns)   --->   "%weight_l2_3_load_13 = load i9 %weight_l2_3_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 724 'load' 'weight_l2_3_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 725 [1/1] (0.39ns)   --->   "%tmp_15 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_13, i8 %weight_l2_1_load_13, i8 %weight_l2_2_load_13, i8 %weight_l2_3_load_13, i64 %zext_ln117_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 725 'mux' 'tmp_15' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 726 [1/1] (0.00ns)   --->   "%zext_ln117_30 = zext i9 %lshr_ln117_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 726 'zext' 'zext_ln117_30' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 727 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_15 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln117_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 727 'getelementptr' 'weight_l2_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 728 [2/2] (1.15ns)   --->   "%weight_l2_0_load_14 = load i9 %weight_l2_0_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 728 'load' 'weight_l2_0_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 729 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_15 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln117_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 729 'getelementptr' 'weight_l2_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 730 [2/2] (1.15ns)   --->   "%weight_l2_1_load_14 = load i9 %weight_l2_1_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 730 'load' 'weight_l2_1_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 731 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_15 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln117_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 731 'getelementptr' 'weight_l2_2_addr_15' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 732 [2/2] (1.15ns)   --->   "%weight_l2_2_load_14 = load i9 %weight_l2_2_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 732 'load' 'weight_l2_2_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 733 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_15 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln117_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 733 'getelementptr' 'weight_l2_3_addr_15' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 734 [2/2] (1.15ns)   --->   "%weight_l2_3_load_14 = load i9 %weight_l2_3_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 734 'load' 'weight_l2_3_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 735 [1/1] (0.00ns)   --->   "%zext_ln117_31 = zext i9 %lshr_ln117_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 735 'zext' 'zext_ln117_31' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 736 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_16 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln117_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 736 'getelementptr' 'weight_l2_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 737 [2/2] (1.15ns)   --->   "%weight_l2_0_load_15 = load i9 %weight_l2_0_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 737 'load' 'weight_l2_0_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 738 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_16 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln117_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 738 'getelementptr' 'weight_l2_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 739 [2/2] (1.15ns)   --->   "%weight_l2_1_load_15 = load i9 %weight_l2_1_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 739 'load' 'weight_l2_1_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 740 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_16 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln117_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 740 'getelementptr' 'weight_l2_2_addr_16' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 741 [2/2] (1.15ns)   --->   "%weight_l2_2_load_15 = load i9 %weight_l2_2_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 741 'load' 'weight_l2_2_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 742 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_16 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln117_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 742 'getelementptr' 'weight_l2_3_addr_16' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 743 [2/2] (1.15ns)   --->   "%weight_l2_3_load_15 = load i9 %weight_l2_3_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 743 'load' 'weight_l2_3_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 40 <SV = 30> <Delay = 1.55>
ST_40 : Operation 744 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_101_11_VITIS_LOOP_103_12_str"   --->   Operation 744 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 745 [1/1] (0.00ns)   --->   "%empty_55 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 745 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 746 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i8 %select_ln101_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 746 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 747 [1/1] (0.00ns)   --->   "%specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103]   --->   Operation 747 'specloopname' 'specloopname_ln103' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 748 [1/1] (0.43ns)   --->   "%add_ln117_14 = add i2 %trunc_ln101_14, i2 %trunc_ln118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 748 'add' 'add_ln117_14' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 749 [1/1] (0.00ns)   --->   "%zext_ln117_14 = zext i2 %add_ln117_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 749 'zext' 'zext_ln117_14' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 750 [1/2] (1.15ns)   --->   "%weight_l2_0_load_14 = load i9 %weight_l2_0_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 750 'load' 'weight_l2_0_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_40 : Operation 751 [1/2] (1.15ns)   --->   "%weight_l2_1_load_14 = load i9 %weight_l2_1_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 751 'load' 'weight_l2_1_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_40 : Operation 752 [1/2] (1.15ns)   --->   "%weight_l2_2_load_14 = load i9 %weight_l2_2_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 752 'load' 'weight_l2_2_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_40 : Operation 753 [1/2] (1.15ns)   --->   "%weight_l2_3_load_14 = load i9 %weight_l2_3_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 753 'load' 'weight_l2_3_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_40 : Operation 754 [1/1] (0.39ns)   --->   "%tmp_16 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_14, i8 %weight_l2_1_load_14, i8 %weight_l2_2_load_14, i8 %weight_l2_3_load_14, i64 %zext_ln117_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 754 'mux' 'tmp_16' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 755 [1/1] (0.43ns)   --->   "%add_ln117_15 = add i2 %trunc_ln101_15, i2 %trunc_ln118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 755 'add' 'add_ln117_15' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln117_15 = zext i2 %add_ln117_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 756 'zext' 'zext_ln117_15' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 757 [1/2] (1.15ns)   --->   "%weight_l2_0_load_15 = load i9 %weight_l2_0_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 757 'load' 'weight_l2_0_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_40 : Operation 758 [1/2] (1.15ns)   --->   "%weight_l2_1_load_15 = load i9 %weight_l2_1_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 758 'load' 'weight_l2_1_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_40 : Operation 759 [1/2] (1.15ns)   --->   "%weight_l2_2_load_15 = load i9 %weight_l2_2_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 759 'load' 'weight_l2_2_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_40 : Operation 760 [1/2] (1.15ns)   --->   "%weight_l2_3_load_15 = load i9 %weight_l2_3_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 760 'load' 'weight_l2_3_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_40 : Operation 761 [1/1] (0.39ns)   --->   "%tmp_17 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_15, i8 %weight_l2_1_load_15, i8 %weight_l2_2_load_15, i8 %weight_l2_3_load_15, i64 %zext_ln117_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 761 'mux' 'tmp_17' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 762 [1/1] (1.55ns)   --->   "%p_mid131 = mul i11 %trunc_ln3_cast54, i11 %zext_ln101_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:62]   --->   Operation 762 'mul' 'p_mid131' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 763 [1/1] (0.60ns)   --->   "%br_ln122 = br void %bb791" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:122]   --->   Operation 763 'br' 'br_ln122' <Predicate = true> <Delay = 0.60>

State 41 <SV = 31> <Delay = 1.96>
ST_41 : Operation 764 [1/1] (0.00ns)   --->   "%indvar_flatten47 = phi i18, void %._crit_edge292.loopexit, i18 %add_ln122, void %bb791.split230" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:122]   --->   Operation 764 'phi' 'indvar_flatten47' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 765 [1/1] (0.00ns)   --->   "%ci = phi i3, void %._crit_edge292.loopexit, i3 %select_ln122_6, void %bb791.split230" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:122]   --->   Operation 765 'phi' 'ci' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 766 [1/1] (0.00ns)   --->   "%indvar_flatten15 = phi i16, void %._crit_edge292.loopexit, i16 %select_ln124_4, void %bb791.split230" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 766 'phi' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 767 [1/1] (0.00ns)   --->   "%wi_1 = phi i8, void %._crit_edge292.loopexit, i8 %add_ln125, void %bb791.split230" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 767 'phi' 'wi_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 768 [1/1] (0.00ns)   --->   "%empty_49 = trunc i3 %ci" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:122]   --->   Operation 768 'trunc' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 769 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln82, i2 %empty_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 769 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 770 [1/1] (0.00ns)   --->   "%p_cast38 = zext i8 %tmp_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 770 'zext' 'p_cast38' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 771 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul135 = mul i11 %tmp5_cast, i11 %p_cast38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:62]   --->   Operation 771 'mul' 'mul135' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 772 [1/1] (0.69ns)   --->   "%icmp_ln122 = icmp_eq  i18 %indvar_flatten47, i18 %tmp_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:122]   --->   Operation 772 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 773 [1/1] (0.79ns)   --->   "%add_ln122 = add i18, i18 %indvar_flatten47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:122]   --->   Operation 773 'add' 'add_ln122' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 774 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %._crit_edge277.loopexit, void %.lr.ph286" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:122]   --->   Operation 774 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 775 [1/1] (0.67ns)   --->   "%icmp_ln124_1 = icmp_eq  i16 %indvar_flatten15, i16 %mul151" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 775 'icmp' 'icmp_ln124_1' <Predicate = (!icmp_ln122)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 776 [1/1] (0.57ns)   --->   "%add_ln122_1 = add i3, i3 %ci" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:122]   --->   Operation 776 'add' 'add_ln122_1' <Predicate = (!icmp_ln122)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 777 [1/1] (0.00ns)   --->   "%empty_53 = trunc i3 %add_ln122_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:122]   --->   Operation 777 'trunc' 'empty_53' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_41 : Operation 778 [1/1] (0.27ns)   --->   "%select_ln122_1 = select i1 %icmp_ln124_1, i2 %empty_53, i2 %empty_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:122]   --->   Operation 778 'select' 'select_ln122_1' <Predicate = (!icmp_ln122)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 779 [1/1] (0.00ns)   --->   "%tmp_19_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln82, i2 %empty_53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 779 'bitconcatenate' 'tmp_19_mid1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_41 : Operation 780 [1/1] (0.00ns)   --->   "%p_cast38_mid1 = zext i8 %tmp_19_mid1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 780 'zext' 'p_cast38_mid1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_41 : Operation 781 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul135_mid1 = mul i11 %tmp5_cast, i11 %p_cast38_mid1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:62]   --->   Operation 781 'mul' 'mul135_mid1' <Predicate = (!icmp_ln122)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 782 [1/1] (0.58ns)   --->   "%icmp_ln125 = icmp_eq  i8 %wi_1, i8 %WH" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 782 'icmp' 'icmp_ln125' <Predicate = (!icmp_ln122)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 783 [1/1] (0.27ns)   --->   "%select_ln122_5 = select i1 %icmp_ln124_1, i1 %icmp_ln124, i1 %icmp_ln125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:122]   --->   Operation 783 'select' 'select_ln122_5' <Predicate = (!icmp_ln122)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 784 [1/1] (0.27ns)   --->   "%select_ln122_6 = select i1 %icmp_ln124_1, i3 %add_ln122_1, i3 %ci" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:122]   --->   Operation 784 'select' 'select_ln122_6' <Predicate = (!icmp_ln122)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node select_ln124)   --->   "%or_ln124 = or i1 %select_ln122_5, i1 %icmp_ln124_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 785 'or' 'or_ln124' <Predicate = (!icmp_ln122)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 786 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln124 = select i1 %or_ln124, i8, i8 %wi_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 786 'select' 'select_ln124' <Predicate = (!icmp_ln122)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 787 [1/1] (0.00ns)   --->   "%trunc_ln131 = trunc i8 %select_ln124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:131]   --->   Operation 787 'trunc' 'trunc_ln131' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_41 : Operation 788 [1/1] (0.65ns)   --->   "%switch_ln129 = switch i2 %select_ln122_1, void %branch15, i2, void %branch12, i2, void %branch13, i2, void %branch14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129]   --->   Operation 788 'switch' 'switch_ln129' <Predicate = (!icmp_ln122)> <Delay = 0.65>
ST_41 : Operation 789 [1/1] (0.70ns)   --->   "%add_ln125 = add i8 %select_ln124, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 789 'add' 'add_ln125' <Predicate = (!icmp_ln122)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 790 [1/1] (0.78ns)   --->   "%add_ln124_3 = add i16 %indvar_flatten15, i16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 790 'add' 'add_ln124_3' <Predicate = (!icmp_ln122)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 791 [1/1] (0.24ns)   --->   "%select_ln124_4 = select i1 %icmp_ln124_1, i16, i16 %add_ln124_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 791 'select' 'select_ln124_4' <Predicate = (!icmp_ln122)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 792 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb791"   --->   Operation 792 'br' 'br_ln0' <Predicate = (!icmp_ln122)> <Delay = 0.00>

State 42 <SV = 32> <Delay = 3.70>
ST_42 : Operation 793 [1/1] (0.00ns)   --->   "%hi_1 = phi i8, void %._crit_edge292.loopexit, i8 %select_ln124_3, void %bb791.split230" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 793 'phi' 'hi_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 794 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul135 = mul i11 %tmp5_cast, i11 %p_cast38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:62]   --->   Operation 794 'mul' 'mul135' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i8 %hi_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 795 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 796 [1/1] (1.69ns) (grouped into DSP with root node add_ln128)   --->   "%empty_50 = add i9 %zext_ln101, i9 %zext_ln124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 796 'add' 'empty_50' <Predicate = (!icmp_ln124_1 & !select_ln122_5)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 797 [1/1] (0.00ns) (grouped into DSP with root node add_ln128)   --->   "%p_cast53 = zext i9 %empty_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 797 'zext' 'p_cast53' <Predicate = (!icmp_ln124_1 & !select_ln122_5)> <Delay = 0.00>
ST_42 : Operation 798 [3/3] (0.99ns) (grouped into DSP with root node add_ln128)   --->   "%empty_51 = mul i11 %trunc_ln3_cast54, i11 %p_cast53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:62]   --->   Operation 798 'mul' 'empty_51' <Predicate = (!icmp_ln124_1 & !select_ln122_5)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 799 [1/1] (1.55ns)   --->   "%mul_ln128 = mul i9 %WH_cast, i9 %zext_ln124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128]   --->   Operation 799 'mul' 'mul_ln128' <Predicate = (!icmp_ln124_1 & !select_ln122_5)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 800 [1/1] (0.30ns)   --->   "%select_ln122 = select i1 %icmp_ln124_1, i8, i8 %hi_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:122]   --->   Operation 800 'select' 'select_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 801 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul135_mid1 = mul i11 %tmp5_cast, i11 %p_cast38_mid1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:62]   --->   Operation 801 'mul' 'mul135_mid1' <Predicate = (!icmp_ln122)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node add_ln129)   --->   "%select_ln122_3 = select i1 %icmp_ln124_1, i9, i9 %mul_ln128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:122]   --->   Operation 802 'select' 'select_ln122_3' <Predicate = (!icmp_ln122 & !select_ln122_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 803 [1/1] (0.70ns)   --->   "%add_ln124 = add i8, i8 %select_ln122" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 803 'add' 'add_ln124' <Predicate = (!icmp_ln122)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln124_1 = zext i8 %add_ln124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 804 'zext' 'zext_ln124_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_42 : Operation 805 [1/1] (1.69ns) (grouped into DSP with root node add_ln128_2)   --->   "%p_mid19 = add i9 %zext_ln101, i9 %zext_ln124_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 805 'add' 'p_mid19' <Predicate = (!icmp_ln122 & select_ln122_5)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 806 [1/1] (0.00ns) (grouped into DSP with root node add_ln128_2)   --->   "%p_cast53_mid1 = zext i9 %p_mid19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 806 'zext' 'p_cast53_mid1' <Predicate = (!icmp_ln122 & select_ln122_5)> <Delay = 0.00>
ST_42 : Operation 807 [3/3] (0.99ns) (grouped into DSP with root node add_ln128_2)   --->   "%p_mid111 = mul i11 %trunc_ln3_cast54, i11 %p_cast53_mid1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:62]   --->   Operation 807 'mul' 'p_mid111' <Predicate = (!icmp_ln122 & select_ln122_5)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 808 [1/1] (1.55ns)   --->   "%mul_ln128_1 = mul i9 %WH_cast, i9 %zext_ln124_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128]   --->   Operation 808 'mul' 'mul_ln128_1' <Predicate = (!icmp_ln122 & select_ln122_5)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node add_ln129)   --->   "%select_ln124_1 = select i1 %select_ln122_5, i9 %mul_ln128_1, i9 %select_ln122_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 809 'select' 'select_ln124_1' <Predicate = (!icmp_ln122)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 810 [1/1] (0.30ns)   --->   "%select_ln124_3 = select i1 %select_ln122_5, i8 %add_ln124, i8 %select_ln122" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 810 'select' 'select_ln124_3' <Predicate = (!icmp_ln122)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node add_ln129)   --->   "%wi_1_cast58 = zext i8 %select_ln124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 811 'zext' 'wi_1_cast58' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_42 : Operation 812 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln129 = add i9 %select_ln124_1, i9 %wi_1_cast58" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129]   --->   Operation 812 'add' 'add_ln129' <Predicate = (!icmp_ln122)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 33> <Delay = 0.99>
ST_43 : Operation 813 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul135 = mul i11 %tmp5_cast, i11 %p_cast38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:62]   --->   Operation 813 'mul' 'mul135' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 814 [2/3] (0.99ns) (grouped into DSP with root node add_ln128)   --->   "%empty_51 = mul i11 %trunc_ln3_cast54, i11 %p_cast53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:62]   --->   Operation 814 'mul' 'empty_51' <Predicate = (!icmp_ln124_1 & !select_ln122_5)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 815 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul135_mid1 = mul i11 %tmp5_cast, i11 %p_cast38_mid1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:62]   --->   Operation 815 'mul' 'mul135_mid1' <Predicate = (!icmp_ln122)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 816 [2/3] (0.99ns) (grouped into DSP with root node add_ln128_2)   --->   "%p_mid111 = mul i11 %trunc_ln3_cast54, i11 %p_cast53_mid1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:62]   --->   Operation 816 'mul' 'p_mid111' <Predicate = (!icmp_ln122 & select_ln122_5)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 44 <SV = 34> <Delay = 0.94>
ST_44 : Operation 817 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul135 = mul i11 %tmp5_cast, i11 %p_cast38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:62]   --->   Operation 817 'mul' 'mul135' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 818 [1/3] (0.00ns) (grouped into DSP with root node add_ln128)   --->   "%empty_51 = mul i11 %trunc_ln3_cast54, i11 %p_cast53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:62]   --->   Operation 818 'mul' 'empty_51' <Predicate = (!icmp_ln124_1 & !select_ln122_5)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 819 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln128 = add i11 %mul135, i11 %empty_51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128]   --->   Operation 819 'add' 'add_ln128' <Predicate = (!icmp_ln124_1 & !select_ln122_5)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 820 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul135_mid1 = mul i11 %tmp5_cast, i11 %p_cast38_mid1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:62]   --->   Operation 820 'mul' 'mul135_mid1' <Predicate = (!icmp_ln122)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 821 [1/1] (0.30ns)   --->   "%select_ln122_2 = select i1 %icmp_ln124_1, i11 %mul135_mid1, i11 %mul135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:122]   --->   Operation 821 'select' 'select_ln122_2' <Predicate = (!icmp_ln122 & select_ln122_5)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 822 [1/1] (0.73ns)   --->   "%add_ln128_1 = add i11 %mul135_mid1, i11 %p_mid131" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128]   --->   Operation 822 'add' 'add_ln128_1' <Predicate = (!icmp_ln122 & icmp_ln124_1 & !select_ln122_5)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 823 [1/3] (0.00ns) (grouped into DSP with root node add_ln128_2)   --->   "%p_mid111 = mul i11 %trunc_ln3_cast54, i11 %p_cast53_mid1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:62]   --->   Operation 823 'mul' 'p_mid111' <Predicate = (!icmp_ln122 & select_ln122_5)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 824 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln128_2 = add i11 %select_ln122_2, i11 %p_mid111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128]   --->   Operation 824 'add' 'add_ln128_2' <Predicate = (!icmp_ln122 & select_ln122_5)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 45 <SV = 35> <Delay = 2.88>
ST_45 : Operation 825 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln128 = add i11 %mul135, i11 %empty_51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128]   --->   Operation 825 'add' 'add_ln128' <Predicate = (!icmp_ln124_1 & !select_ln122_5)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 826 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 826 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_2)   --->   "%select_ln122_4 = select i1 %icmp_ln124_1, i11 %add_ln128_1, i11 %add_ln128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:122]   --->   Operation 827 'select' 'select_ln122_4' <Predicate = (!icmp_ln122 & !select_ln122_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 828 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln128_2 = add i11 %select_ln122_2, i11 %p_mid111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128]   --->   Operation 828 'add' 'add_ln128_2' <Predicate = (!icmp_ln122 & select_ln122_5)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 829 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln124_2 = select i1 %select_ln122_5, i11 %add_ln128_2, i11 %select_ln122_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 829 'select' 'select_ln124_2' <Predicate = (!icmp_ln122)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 830 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln124_1 = add i11 %zext_ln103, i11 %select_ln124_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 830 'add' 'add_ln124_1' <Predicate = (!icmp_ln122)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_45 : Operation 831 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i11 %select_ln124_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 831 'trunc' 'trunc_ln124' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_45 : Operation 832 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln124_2 = add i2 %trunc_ln124, i2 %trunc_ln118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 832 'add' 'add_ln124_2' <Predicate = (!icmp_ln122)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_45 : Operation 833 [1/1] (0.00ns)   --->   "%wi_1_cast = zext i8 %select_ln124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 833 'zext' 'wi_1_cast' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_45 : Operation 834 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln131 = add i11 %wi_1_cast, i11 %add_ln124_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:131]   --->   Operation 834 'add' 'add_ln131' <Predicate = (!icmp_ln122)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_45 : Operation 835 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln130 = add i2 %add_ln124_2, i2 %trunc_ln131" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:130]   --->   Operation 835 'add' 'add_ln130' <Predicate = (!icmp_ln122)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_45 : Operation 836 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln131, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:130]   --->   Operation 836 'partselect' 'lshr_ln4' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_45 : Operation 837 [1/1] (0.00ns)   --->   "%zext_ln130_1 = zext i9 %lshr_ln4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:130]   --->   Operation 837 'zext' 'zext_ln130_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_45 : Operation 838 [1/1] (0.00ns)   --->   "%data_l2_0_addr_1 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln130_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:130]   --->   Operation 838 'getelementptr' 'data_l2_0_addr_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_45 : Operation 839 [2/2] (1.15ns)   --->   "%data_l2_0_load = load i9 %data_l2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:130]   --->   Operation 839 'load' 'data_l2_0_load' <Predicate = (!icmp_ln122)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 840 [1/1] (0.00ns)   --->   "%data_l2_1_addr_1 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln130_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:130]   --->   Operation 840 'getelementptr' 'data_l2_1_addr_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_45 : Operation 841 [2/2] (1.15ns)   --->   "%data_l2_1_load = load i9 %data_l2_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:130]   --->   Operation 841 'load' 'data_l2_1_load' <Predicate = (!icmp_ln122)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 842 [1/1] (0.00ns)   --->   "%data_l2_2_addr_1 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln130_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:130]   --->   Operation 842 'getelementptr' 'data_l2_2_addr_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_45 : Operation 843 [2/2] (1.15ns)   --->   "%data_l2_2_load = load i9 %data_l2_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:130]   --->   Operation 843 'load' 'data_l2_2_load' <Predicate = (!icmp_ln122)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 844 [1/1] (0.00ns)   --->   "%data_l2_3_addr_1 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln130_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:130]   --->   Operation 844 'getelementptr' 'data_l2_3_addr_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_45 : Operation 845 [2/2] (1.15ns)   --->   "%data_l2_3_load = load i9 %data_l2_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:130]   --->   Operation 845 'load' 'data_l2_3_load' <Predicate = (!icmp_ln122)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 46 <SV = 36> <Delay = 2.70>
ST_46 : Operation 846 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_122_15_VITIS_LOOP_124_16_VITIS_LOOP_125_17_str"   --->   Operation 846 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_46 : Operation 847 [1/1] (0.00ns)   --->   "%empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 847 'speclooptripcount' 'empty_52' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_46 : Operation 848 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 848 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_46 : Operation 849 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_124_16_VITIS_LOOP_125_17_str"   --->   Operation 849 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_46 : Operation 850 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 850 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_46 : Operation 851 [1/1] (0.00ns)   --->   "%specloopname_ln125 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 851 'specloopname' 'specloopname_ln125' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_46 : Operation 852 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i2 %add_ln130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:130]   --->   Operation 852 'zext' 'zext_ln130' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_46 : Operation 853 [1/2] (1.15ns)   --->   "%data_l2_0_load = load i9 %data_l2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:130]   --->   Operation 853 'load' 'data_l2_0_load' <Predicate = (!icmp_ln122)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 854 [1/2] (1.15ns)   --->   "%data_l2_1_load = load i9 %data_l2_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:130]   --->   Operation 854 'load' 'data_l2_1_load' <Predicate = (!icmp_ln122)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 855 [1/2] (1.15ns)   --->   "%data_l2_2_load = load i9 %data_l2_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:130]   --->   Operation 855 'load' 'data_l2_2_load' <Predicate = (!icmp_ln122)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 856 [1/2] (1.15ns)   --->   "%data_l2_3_load = load i9 %data_l2_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:130]   --->   Operation 856 'load' 'data_l2_3_load' <Predicate = (!icmp_ln122)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 857 [1/1] (0.39ns)   --->   "%tmp_19 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load, i8 %data_l2_1_load, i8 %data_l2_2_load, i8 %data_l2_3_load, i64 %zext_ln130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:130]   --->   Operation 857 'mux' 'tmp_19' <Predicate = (!icmp_ln122)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 858 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i9 %add_ln129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129]   --->   Operation 858 'zext' 'zext_ln129' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_46 : Operation 859 [1/1] (0.00ns)   --->   "%data_l1_0_0_addr_1 = getelementptr i8 %data_l1_0_0, i64, i64 %zext_ln129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129]   --->   Operation 859 'getelementptr' 'data_l1_0_0_addr_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_46 : Operation 860 [1/1] (0.00ns)   --->   "%data_l1_1_0_addr_1 = getelementptr i8 %data_l1_1_0, i64, i64 %zext_ln129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129]   --->   Operation 860 'getelementptr' 'data_l1_1_0_addr_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_46 : Operation 861 [1/1] (0.00ns)   --->   "%data_l1_2_0_addr_1 = getelementptr i8 %data_l1_2_0, i64, i64 %zext_ln129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129]   --->   Operation 861 'getelementptr' 'data_l1_2_0_addr_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_46 : Operation 862 [1/1] (0.00ns)   --->   "%data_l1_3_0_addr = getelementptr i8 %data_l1_3_0, i64, i64 %zext_ln129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129]   --->   Operation 862 'getelementptr' 'data_l1_3_0_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_46 : Operation 863 [1/1] (1.15ns)   --->   "%store_ln129 = store i8 %tmp_19, i9 %data_l1_2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129]   --->   Operation 863 'store' 'store_ln129' <Predicate = (select_ln122_1 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 864 [1/1] (0.00ns)   --->   "%br_ln129 = br void %bb791.split230" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129]   --->   Operation 864 'br' 'br_ln129' <Predicate = (select_ln122_1 == 2)> <Delay = 0.00>
ST_46 : Operation 865 [1/1] (1.15ns)   --->   "%store_ln129 = store i8 %tmp_19, i9 %data_l1_1_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129]   --->   Operation 865 'store' 'store_ln129' <Predicate = (select_ln122_1 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 866 [1/1] (0.00ns)   --->   "%br_ln129 = br void %bb791.split230" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129]   --->   Operation 866 'br' 'br_ln129' <Predicate = (select_ln122_1 == 1)> <Delay = 0.00>
ST_46 : Operation 867 [1/1] (1.15ns)   --->   "%store_ln129 = store i8 %tmp_19, i9 %data_l1_0_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129]   --->   Operation 867 'store' 'store_ln129' <Predicate = (select_ln122_1 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 868 [1/1] (0.00ns)   --->   "%br_ln129 = br void %bb791.split230" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129]   --->   Operation 868 'br' 'br_ln129' <Predicate = (select_ln122_1 == 0)> <Delay = 0.00>
ST_46 : Operation 869 [1/1] (1.15ns)   --->   "%store_ln129 = store i8 %tmp_19, i9 %data_l1_3_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129]   --->   Operation 869 'store' 'store_ln129' <Predicate = (select_ln122_1 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 870 [1/1] (0.00ns)   --->   "%br_ln129 = br void %bb791.split230" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129]   --->   Operation 870 'br' 'br_ln129' <Predicate = (select_ln122_1 == 3)> <Delay = 0.00>

State 47 <SV = 36> <Delay = 0.60>
ST_47 : Operation 871 [1/1] (0.00ns)   --->   "%p_cast44 = sext i8 %tmp_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 871 'sext' 'p_cast44' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 872 [1/1] (0.00ns)   --->   "%p_cast60 = sext i8 %tmp_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 872 'sext' 'p_cast60' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 873 [1/1] (0.00ns)   --->   "%p_cast62 = sext i8 %tmp_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 873 'sext' 'p_cast62' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 874 [1/1] (0.00ns)   --->   "%p_cast64 = sext i8 %tmp_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 874 'sext' 'p_cast64' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 875 [1/1] (0.00ns)   --->   "%p_cast46 = sext i8 %tmp_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 875 'sext' 'p_cast46' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 876 [1/1] (0.00ns)   --->   "%p_cast66 = sext i8 %tmp_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 876 'sext' 'p_cast66' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 877 [1/1] (0.00ns)   --->   "%p_cast68 = sext i8 %tmp_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 877 'sext' 'p_cast68' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 878 [1/1] (0.00ns)   --->   "%p_cast70 = sext i8 %tmp_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 878 'sext' 'p_cast70' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 879 [1/1] (0.00ns)   --->   "%p_cast48 = sext i8 %tmp_s" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 879 'sext' 'p_cast48' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 880 [1/1] (0.00ns)   --->   "%p_cast72 = sext i8 %tmp_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 880 'sext' 'p_cast72' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 881 [1/1] (0.00ns)   --->   "%p_cast74 = sext i8 %tmp_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 881 'sext' 'p_cast74' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 882 [1/1] (0.00ns)   --->   "%p_cast76 = sext i8 %tmp_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 882 'sext' 'p_cast76' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 883 [1/1] (0.00ns)   --->   "%p_cast50 = sext i8 %tmp_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 883 'sext' 'p_cast50' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 884 [1/1] (0.00ns)   --->   "%p_cast78 = sext i8 %tmp_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 884 'sext' 'p_cast78' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 885 [1/1] (0.00ns)   --->   "%p_cast80 = sext i8 %tmp_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 885 'sext' 'p_cast80' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 886 [1/1] (0.00ns)   --->   "%sext_ln182 = sext i8 %tmp_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 886 'sext' 'sext_ln182' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 887 [1/1] (0.00ns)   --->   "%output_reg_3_2_load = load i32 %output_reg_3_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 887 'load' 'output_reg_3_2_load' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 888 [1/1] (0.00ns)   --->   "%output_reg_3_1_load = load i32 %output_reg_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 888 'load' 'output_reg_3_1_load' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 889 [1/1] (0.00ns)   --->   "%output_reg_3_0_load = load i32 %output_reg_3_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 889 'load' 'output_reg_3_0_load' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 890 [1/1] (0.00ns)   --->   "%output_reg_2_2_load = load i32 %output_reg_2_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 890 'load' 'output_reg_2_2_load' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 891 [1/1] (0.00ns)   --->   "%output_reg_2_1_load = load i32 %output_reg_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 891 'load' 'output_reg_2_1_load' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 892 [1/1] (0.00ns)   --->   "%output_reg_2_0_load = load i32 %output_reg_2_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 892 'load' 'output_reg_2_0_load' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 893 [1/1] (0.00ns)   --->   "%output_reg_1_2_load = load i32 %output_reg_1_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 893 'load' 'output_reg_1_2_load' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 894 [1/1] (0.00ns)   --->   "%output_reg_1_1_load = load i32 %output_reg_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 894 'load' 'output_reg_1_1_load' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 895 [1/1] (0.00ns)   --->   "%output_reg_1_0_load = load i32 %output_reg_1_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 895 'load' 'output_reg_1_0_load' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 896 [1/1] (0.00ns)   --->   "%output_reg_0_2_load = load i32 %output_reg_0_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 896 'load' 'output_reg_0_2_load' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 897 [1/1] (0.00ns)   --->   "%output_reg_0_1_load = load i32 %output_reg_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 897 'load' 'output_reg_0_1_load' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 898 [1/1] (0.00ns)   --->   "%output_reg_0_0_load = load i32 %output_reg_0_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 898 'load' 'output_reg_0_0_load' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 899 [1/1] (0.60ns)   --->   "%br_ln140 = br void %bb790" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 899 'br' 'br_ln140' <Predicate = true> <Delay = 0.60>

State 48 <SV = 37> <Delay = 1.47>
ST_48 : Operation 900 [1/1] (0.00ns)   --->   "%i = phi i16, void %.lr.ph286, i16 %add_ln140, void %.split26._crit_edge.3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:146]   --->   Operation 900 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 901 [1/1] (0.67ns)   --->   "%icmp_ln140 = icmp_eq  i16 %i, i16 %input_rows" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 901 'icmp' 'icmp_ln140' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 902 [1/1] (0.78ns)   --->   "%add_ln140 = add i16 %i, i16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 902 'add' 'add_ln140' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 903 [1/1] (0.00ns)   --->   "%br_ln140 = br i1 %icmp_ln140, void %bb790.split_ifconv, void %._crit_edge287.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 903 'br' 'br_ln140' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 904 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i16 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 904 'zext' 'zext_ln140' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_48 : Operation 905 [1/1] (0.00ns)   --->   "%trunc_ln149 = trunc i16 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:149]   --->   Operation 905 'trunc' 'trunc_ln149' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_48 : Operation 906 [1/1] (0.00ns)   --->   "%zext_ln149 = zext i16 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:149]   --->   Operation 906 'zext' 'zext_ln149' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_48 : Operation 907 [1/1] (0.00ns)   --->   "%data_l1_0_0_addr = getelementptr i8 %data_l1_0_0, i64, i64 %zext_ln149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:149]   --->   Operation 907 'getelementptr' 'data_l1_0_0_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_48 : Operation 908 [2/2] (1.15ns)   --->   "%data_l1_0_0_load = load i9 %data_l1_0_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:149]   --->   Operation 908 'load' 'data_l1_0_0_load' <Predicate = (!icmp_ln140)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 909 [1/1] (0.67ns)   --->   "%icmp_ln148 = icmp_ne  i16 %i, i16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:148]   --->   Operation 909 'icmp' 'icmp_ln148' <Predicate = (!icmp_ln140)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 910 [1/1] (0.78ns)   --->   "%add_ln146_1 = add i17, i17 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:146]   --->   Operation 910 'add' 'add_ln146_1' <Predicate = (!icmp_ln140)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 911 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln146_1, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:148]   --->   Operation 911 'bitselect' 'tmp_21' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_48 : Operation 912 [1/1] (0.78ns)   --->   "%add_ln146_2 = add i17, i17 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:146]   --->   Operation 912 'add' 'add_ln146_2' <Predicate = (!icmp_ln140)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 913 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln146_2, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:148]   --->   Operation 913 'bitselect' 'tmp_22' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_48 : Operation 914 [1/1] (0.78ns)   --->   "%add_ln261 = add i17, i17 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 914 'add' 'add_ln261' <Predicate = (!icmp_ln140)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 915 [1/1] (0.68ns)   --->   "%icmp_ln261 = icmp_ult  i17 %add_ln261, i17 %mul151_cast51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 915 'icmp' 'icmp_ln261' <Predicate = (!icmp_ln140)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 916 [1/1] (0.00ns)   --->   "%br_ln261 = br i1 %icmp_ln261, void %.split26.1, void %bb783.0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 916 'br' 'br_ln261' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_48 : Operation 917 [1/1] (0.78ns)   --->   "%add_ln261_1 = add i17 %zext_ln140, i17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 917 'add' 'add_ln261_1' <Predicate = (!icmp_ln140)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 918 [1/1] (0.68ns)   --->   "%icmp_ln261_1 = icmp_ult  i17 %add_ln261_1, i17 %mul151_cast51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 918 'icmp' 'icmp_ln261_1' <Predicate = (!icmp_ln140)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 919 [1/1] (0.00ns)   --->   "%br_ln261 = br i1 %icmp_ln261_1, void %.split26.2, void %bb783.1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 919 'br' 'br_ln261' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_48 : Operation 920 [1/1] (0.78ns)   --->   "%add_ln261_2 = add i17 %zext_ln140, i17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 920 'add' 'add_ln261_2' <Predicate = (!icmp_ln140)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 921 [1/1] (0.68ns)   --->   "%icmp_ln261_2 = icmp_ult  i17 %add_ln261_2, i17 %mul151_cast51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 921 'icmp' 'icmp_ln261_2' <Predicate = (!icmp_ln140)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 922 [1/1] (0.00ns)   --->   "%br_ln261 = br i1 %icmp_ln261_2, void %.split26.3, void %bb783.2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 922 'br' 'br_ln261' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_48 : Operation 923 [1/1] (0.68ns)   --->   "%icmp_ln261_3 = icmp_ult  i17 %add_ln146_2, i17 %mul151_cast51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 923 'icmp' 'icmp_ln261_3' <Predicate = (!icmp_ln140)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 924 [1/1] (0.00ns)   --->   "%br_ln261 = br i1 %icmp_ln261_3, void %.split26._crit_edge.3, void %bb783.3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 924 'br' 'br_ln261' <Predicate = (!icmp_ln140)> <Delay = 0.00>

State 49 <SV = 38> <Delay = 2.15>
ST_49 : Operation 925 [1/1] (0.00ns)   --->   "%arrayidx28619_1_promoted566_load = load i8 %arrayidx28619_1_promoted566" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 925 'load' 'arrayidx28619_1_promoted566_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 926 [1/1] (0.00ns)   --->   "%arrayidx28619_2_promoted594_load = load i8 %arrayidx28619_2_promoted594" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 926 'load' 'arrayidx28619_2_promoted594_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 927 [1/2] (1.15ns)   --->   "%data_l1_0_0_load = load i9 %data_l1_0_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:149]   --->   Operation 927 'load' 'data_l1_0_0_load' <Predicate = (!icmp_ln140)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 928 [1/1] (0.71ns)   --->   "%add_ln146 = add i9, i9 %trunc_ln149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:146]   --->   Operation 928 'add' 'add_ln146' <Predicate = (!icmp_ln140)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 929 [1/1] (0.00ns)   --->   "%zext_ln149_1 = zext i9 %add_ln146" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:149]   --->   Operation 929 'zext' 'zext_ln149_1' <Predicate = (!icmp_ln140 & icmp_ln148)> <Delay = 0.00>
ST_49 : Operation 930 [1/1] (0.00ns)   --->   "%data_l1_1_0_addr = getelementptr i8 %data_l1_1_0, i64, i64 %zext_ln149_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:149]   --->   Operation 930 'getelementptr' 'data_l1_1_0_addr' <Predicate = (!icmp_ln140 & icmp_ln148)> <Delay = 0.00>
ST_49 : Operation 931 [2/2] (1.15ns)   --->   "%data_l1_1_0_load = load i9 %data_l1_1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:149]   --->   Operation 931 'load' 'data_l1_1_0_load' <Predicate = (!icmp_ln140 & icmp_ln148)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 932 [1/1] (0.00ns)   --->   "%arrayidx28619_promoted538_load = load i8 %arrayidx28619_promoted538" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 932 'load' 'arrayidx28619_promoted538_load' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_49 : Operation 933 [1/1] (0.00ns)   --->   "%sext_ln182_2 = sext i8 %arrayidx28619_promoted538_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 933 'sext' 'sext_ln182_2' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_49 : Operation 934 [1/1] (0.00ns)   --->   "%sext_ln182_3 = sext i8 %arrayidx28619_1_promoted566_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 934 'sext' 'sext_ln182_3' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_49 : Operation 935 [1/1] (0.00ns)   --->   "%sext_ln182_4 = sext i8 %arrayidx28619_2_promoted594_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 935 'sext' 'sext_ln182_4' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_49 : Operation 936 [1/1] (0.00ns)   --->   "%sext_ln182_5 = sext i8 %data_l1_0_0_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 936 'sext' 'sext_ln182_5' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_49 : Operation 937 [3/3] (0.99ns) (grouped into DSP with root node add_ln194)   --->   "%mul_ln194 = mul i16 %sext_ln182_2, i16 %p_cast64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 937 'mul' 'mul_ln194' <Predicate = (!icmp_ln140)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 938 [3/3] (0.99ns) (grouped into DSP with root node add_ln194_1)   --->   "%mul_ln194_1 = mul i16 %sext_ln182_3, i16 %p_cast70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 938 'mul' 'mul_ln194_1' <Predicate = (!icmp_ln140)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 939 [3/3] (0.99ns) (grouped into DSP with root node add_ln194_2)   --->   "%mul_ln194_2 = mul i16 %sext_ln182_4, i16 %p_cast76" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 939 'mul' 'mul_ln194_2' <Predicate = (!icmp_ln140)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 940 [3/3] (0.99ns) (grouped into DSP with root node add_ln194_3)   --->   "%mul_ln194_3 = mul i16 %sext_ln182_5, i16 %sext_ln182" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 940 'mul' 'mul_ln194_3' <Predicate = (!icmp_ln140)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 941 [1/1] (0.00ns)   --->   "%store_ln149 = store i8 %data_l1_0_0_load, i8 %arrayidx28619_2_promoted594, i8 %arrayidx28619_2_promoted594_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:149]   --->   Operation 941 'store' 'store_ln149' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_49 : Operation 942 [1/1] (0.00ns)   --->   "%store_ln182 = store i8 %arrayidx28619_2_promoted594_load, i8 %arrayidx28619_1_promoted566, i8 %arrayidx28619_1_promoted566_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 942 'store' 'store_ln182' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_49 : Operation 943 [1/1] (0.00ns)   --->   "%store_ln182 = store i8 %arrayidx28619_1_promoted566_load, i8 %arrayidx28619_promoted538, i8 %arrayidx28619_promoted538_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 943 'store' 'store_ln182' <Predicate = (!icmp_ln140)> <Delay = 0.00>

State 50 <SV = 39> <Delay = 2.58>
ST_50 : Operation 944 [1/1] (0.00ns)   --->   "%arrayidx26315_1_promoted559_load = load i8 %arrayidx26315_1_promoted559" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 944 'load' 'arrayidx26315_1_promoted559_load' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 945 [1/1] (0.00ns)   --->   "%arrayidx26315_2_promoted587_load = load i8 %arrayidx26315_2_promoted587" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 945 'load' 'arrayidx26315_2_promoted587_load' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 946 [1/2] (1.15ns)   --->   "%data_l1_1_0_load = load i9 %data_l1_1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:149]   --->   Operation 946 'load' 'data_l1_1_0_load' <Predicate = (!icmp_ln140 & icmp_ln148)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 947 [1/1] (0.30ns)   --->   "%select_ln148 = select i1 %icmp_ln148, i8 %data_l1_1_0_load, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:148]   --->   Operation 947 'select' 'select_ln148' <Predicate = (!icmp_ln140)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 948 [1/1] (0.71ns)   --->   "%add_ln146_3 = add i9, i9 %trunc_ln149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:146]   --->   Operation 948 'add' 'add_ln146_3' <Predicate = (!icmp_ln140)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 949 [1/1] (0.00ns)   --->   "%zext_ln149_2 = zext i9 %add_ln146_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:149]   --->   Operation 949 'zext' 'zext_ln149_2' <Predicate = (!icmp_ln140 & !tmp_21)> <Delay = 0.00>
ST_50 : Operation 950 [1/1] (0.00ns)   --->   "%data_l1_2_0_addr = getelementptr i8 %data_l1_2_0, i64, i64 %zext_ln149_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:149]   --->   Operation 950 'getelementptr' 'data_l1_2_0_addr' <Predicate = (!icmp_ln140 & !tmp_21)> <Delay = 0.00>
ST_50 : Operation 951 [2/2] (1.15ns)   --->   "%data_l1_2_0_load = load i9 %data_l1_2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:149]   --->   Operation 951 'load' 'data_l1_2_0_load' <Predicate = (!icmp_ln140 & !tmp_21)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 952 [1/1] (0.71ns)   --->   "%add_ln148 = add i9, i9 %trunc_ln149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:148]   --->   Operation 952 'add' 'add_ln148' <Predicate = (!icmp_ln140)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 953 [1/1] (0.71ns)   --->   "%add_ln158 = add i9 %mul_ln82, i9 %add_ln148" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:158]   --->   Operation 953 'add' 'add_ln158' <Predicate = (!icmp_ln140)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 954 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i9 %add_ln158" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:158]   --->   Operation 954 'zext' 'zext_ln158' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_50 : Operation 955 [1/1] (0.00ns)   --->   "%output_l1_3_addr_1 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln158" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:158]   --->   Operation 955 'getelementptr' 'output_l1_3_addr_1' <Predicate = (!icmp_ln140 & !tmp_22)> <Delay = 0.00>
ST_50 : Operation 956 [2/2] (1.15ns)   --->   "%output_l1_3_load = load i9 %output_l1_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:158]   --->   Operation 956 'load' 'output_l1_3_load' <Predicate = (!icmp_ln140 & !tmp_22)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_50 : Operation 957 [1/1] (0.71ns)   --->   "%add_ln158_1 = add i9 %mul_ln82, i9 %add_ln146_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:158]   --->   Operation 957 'add' 'add_ln158_1' <Predicate = (!icmp_ln140 & !tmp_21)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 958 [1/1] (0.00ns)   --->   "%zext_ln158_1 = zext i9 %add_ln158_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:158]   --->   Operation 958 'zext' 'zext_ln158_1' <Predicate = (!icmp_ln140 & !tmp_21)> <Delay = 0.00>
ST_50 : Operation 959 [1/1] (0.00ns)   --->   "%output_l1_2_addr_1 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln158_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:158]   --->   Operation 959 'getelementptr' 'output_l1_2_addr_1' <Predicate = (!icmp_ln140 & !tmp_21)> <Delay = 0.00>
ST_50 : Operation 960 [2/2] (1.15ns)   --->   "%output_l1_2_load = load i9 %output_l1_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:158]   --->   Operation 960 'load' 'output_l1_2_load' <Predicate = (!icmp_ln140 & !tmp_21)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_50 : Operation 961 [1/1] (0.71ns)   --->   "%add_ln158_2 = add i9 %mul_ln82, i9 %add_ln146" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:158]   --->   Operation 961 'add' 'add_ln158_2' <Predicate = (!icmp_ln140 & icmp_ln148)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 962 [1/1] (0.00ns)   --->   "%zext_ln158_2 = zext i9 %add_ln158_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:158]   --->   Operation 962 'zext' 'zext_ln158_2' <Predicate = (!icmp_ln140 & icmp_ln148)> <Delay = 0.00>
ST_50 : Operation 963 [1/1] (0.00ns)   --->   "%output_l1_1_addr_1 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln158_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:158]   --->   Operation 963 'getelementptr' 'output_l1_1_addr_1' <Predicate = (!icmp_ln140 & icmp_ln148)> <Delay = 0.00>
ST_50 : Operation 964 [2/2] (1.15ns)   --->   "%output_l1_1_load = load i9 %output_l1_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:158]   --->   Operation 964 'load' 'output_l1_1_load' <Predicate = (!icmp_ln140 & icmp_ln148)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_50 : Operation 965 [1/1] (0.71ns)   --->   "%add_ln158_3 = add i9 %mul_ln82, i9 %trunc_ln149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:158]   --->   Operation 965 'add' 'add_ln158_3' <Predicate = (!icmp_ln140)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 966 [1/1] (0.00ns)   --->   "%zext_ln158_3 = zext i9 %add_ln158_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:158]   --->   Operation 966 'zext' 'zext_ln158_3' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_50 : Operation 967 [1/1] (0.00ns)   --->   "%output_l1_0_addr_1 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln158_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:158]   --->   Operation 967 'getelementptr' 'output_l1_0_addr_1' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_50 : Operation 968 [2/2] (1.15ns)   --->   "%psum0_3 = load i9 %output_l1_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:158]   --->   Operation 968 'load' 'psum0_3' <Predicate = (!icmp_ln140)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_50 : Operation 969 [1/1] (0.00ns)   --->   "%arrayidx26315_promoted531_load = load i8 %arrayidx26315_promoted531" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 969 'load' 'arrayidx26315_promoted531_load' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_50 : Operation 970 [1/1] (0.00ns)   --->   "%sext_ln188 = sext i8 %arrayidx26315_promoted531_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 970 'sext' 'sext_ln188' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_50 : Operation 971 [1/1] (0.00ns)   --->   "%sext_ln188_1 = sext i8 %arrayidx26315_1_promoted559_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 971 'sext' 'sext_ln188_1' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_50 : Operation 972 [1/1] (0.00ns)   --->   "%sext_ln188_2 = sext i8 %arrayidx26315_2_promoted587_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 972 'sext' 'sext_ln188_2' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_50 : Operation 973 [1/1] (0.00ns)   --->   "%sext_ln182_1 = sext i8 %select_ln148" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 973 'sext' 'sext_ln182_1' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_50 : Operation 974 [3/3] (0.99ns) (grouped into DSP with root node add_ln188)   --->   "%mul_ln188 = mul i16 %sext_ln188, i16 %p_cast62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 974 'mul' 'mul_ln188' <Predicate = (!icmp_ln140)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 975 [2/3] (0.99ns) (grouped into DSP with root node add_ln194)   --->   "%mul_ln194 = mul i16 %sext_ln182_2, i16 %p_cast64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 975 'mul' 'mul_ln194' <Predicate = (!icmp_ln140)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 976 [3/3] (0.99ns) (grouped into DSP with root node add_ln188_1)   --->   "%mul_ln188_1 = mul i16 %sext_ln188_1, i16 %p_cast68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 976 'mul' 'mul_ln188_1' <Predicate = (!icmp_ln140)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 977 [2/3] (0.99ns) (grouped into DSP with root node add_ln194_1)   --->   "%mul_ln194_1 = mul i16 %sext_ln182_3, i16 %p_cast70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 977 'mul' 'mul_ln194_1' <Predicate = (!icmp_ln140)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 978 [3/3] (0.99ns) (grouped into DSP with root node add_ln188_2)   --->   "%mul_ln188_2 = mul i16 %sext_ln188_2, i16 %p_cast74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 978 'mul' 'mul_ln188_2' <Predicate = (!icmp_ln140)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 979 [2/3] (0.99ns) (grouped into DSP with root node add_ln194_2)   --->   "%mul_ln194_2 = mul i16 %sext_ln182_4, i16 %p_cast76" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 979 'mul' 'mul_ln194_2' <Predicate = (!icmp_ln140)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 980 [3/3] (0.99ns) (grouped into DSP with root node add_ln188_3)   --->   "%mul_ln188_3 = mul i16 %sext_ln182_1, i16 %p_cast80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 980 'mul' 'mul_ln188_3' <Predicate = (!icmp_ln140)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 981 [2/3] (0.99ns) (grouped into DSP with root node add_ln194_3)   --->   "%mul_ln194_3 = mul i16 %sext_ln182_5, i16 %sext_ln182" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 981 'mul' 'mul_ln194_3' <Predicate = (!icmp_ln140)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 982 [1/1] (0.00ns)   --->   "%store_ln148 = store i8 %select_ln148, i8 %arrayidx26315_2_promoted587, i8 %arrayidx26315_2_promoted587_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:148]   --->   Operation 982 'store' 'store_ln148' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_50 : Operation 983 [1/1] (0.00ns)   --->   "%store_ln188 = store i8 %arrayidx26315_2_promoted587_load, i8 %arrayidx26315_1_promoted559, i8 %arrayidx26315_1_promoted559_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 983 'store' 'store_ln188' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_50 : Operation 984 [1/1] (0.00ns)   --->   "%store_ln188 = store i8 %arrayidx26315_1_promoted559_load, i8 %arrayidx26315_promoted531, i8 %arrayidx26315_promoted531_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 984 'store' 'store_ln188' <Predicate = (!icmp_ln140)> <Delay = 0.00>

State 51 <SV = 40> <Delay = 2.45>
ST_51 : Operation 985 [1/1] (0.00ns)   --->   "%arrayidx24011_1_promoted552_load = load i8 %arrayidx24011_1_promoted552" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 985 'load' 'arrayidx24011_1_promoted552_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 986 [1/1] (0.00ns)   --->   "%arrayidx24011_2_promoted580_load = load i8 %arrayidx24011_2_promoted580" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 986 'load' 'arrayidx24011_2_promoted580_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 987 [1/2] (1.15ns)   --->   "%data_l1_2_0_load = load i9 %data_l1_2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:149]   --->   Operation 987 'load' 'data_l1_2_0_load' <Predicate = (!icmp_ln140 & !tmp_21)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_51 : Operation 988 [1/1] (0.30ns)   --->   "%select_ln148_1 = select i1 %tmp_21, i8, i8 %data_l1_2_0_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:148]   --->   Operation 988 'select' 'select_ln148_1' <Predicate = (!icmp_ln140)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 989 [1/1] (0.00ns)   --->   "%zext_ln149_3 = zext i9 %add_ln148" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:149]   --->   Operation 989 'zext' 'zext_ln149_3' <Predicate = (!icmp_ln140 & !tmp_22)> <Delay = 0.00>
ST_51 : Operation 990 [1/1] (0.00ns)   --->   "%data_l1_3_0_addr_1 = getelementptr i8 %data_l1_3_0, i64, i64 %zext_ln149_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:149]   --->   Operation 990 'getelementptr' 'data_l1_3_0_addr_1' <Predicate = (!icmp_ln140 & !tmp_22)> <Delay = 0.00>
ST_51 : Operation 991 [2/2] (1.15ns)   --->   "%data_l1_3_0_load = load i9 %data_l1_3_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:149]   --->   Operation 991 'load' 'data_l1_3_0_load' <Predicate = (!icmp_ln140 & !tmp_22)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_51 : Operation 992 [1/2] (1.15ns)   --->   "%output_l1_3_load = load i9 %output_l1_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:158]   --->   Operation 992 'load' 'output_l1_3_load' <Predicate = (!icmp_ln140 & !tmp_22)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_51 : Operation 993 [1/1] (0.22ns)   --->   "%psum0 = select i1 %tmp_22, i32, i32 %output_l1_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:148]   --->   Operation 993 'select' 'psum0' <Predicate = (!icmp_ln140)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 994 [1/2] (1.15ns)   --->   "%output_l1_2_load = load i9 %output_l1_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:158]   --->   Operation 994 'load' 'output_l1_2_load' <Predicate = (!icmp_ln140 & !tmp_21)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_51 : Operation 995 [1/1] (0.22ns)   --->   "%psum0_1 = select i1 %tmp_21, i32, i32 %output_l1_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:148]   --->   Operation 995 'select' 'psum0_1' <Predicate = (!icmp_ln140)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 996 [1/2] (1.15ns)   --->   "%output_l1_1_load = load i9 %output_l1_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:158]   --->   Operation 996 'load' 'output_l1_1_load' <Predicate = (!icmp_ln140 & icmp_ln148)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_51 : Operation 997 [1/1] (0.22ns)   --->   "%psum0_2 = select i1 %icmp_ln148, i32 %output_l1_1_load, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:148]   --->   Operation 997 'select' 'psum0_2' <Predicate = (!icmp_ln140)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 998 [1/2] (1.15ns)   --->   "%psum0_3 = load i9 %output_l1_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:158]   --->   Operation 998 'load' 'psum0_3' <Predicate = (!icmp_ln140)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_51 : Operation 999 [1/1] (0.00ns)   --->   "%arrayidx24011_promoted524_load = load i8 %arrayidx24011_promoted524" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 999 'load' 'arrayidx24011_promoted524_load' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_51 : Operation 1000 [1/1] (0.00ns)   --->   "%sext_ln194 = sext i8 %arrayidx24011_promoted524_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 1000 'sext' 'sext_ln194' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_51 : Operation 1001 [1/1] (0.00ns)   --->   "%sext_ln194_1 = sext i8 %arrayidx24011_1_promoted552_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 1001 'sext' 'sext_ln194_1' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_51 : Operation 1002 [1/1] (0.00ns)   --->   "%sext_ln194_2 = sext i8 %arrayidx24011_2_promoted580_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 1002 'sext' 'sext_ln194_2' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_51 : Operation 1003 [1/1] (0.00ns)   --->   "%sext_ln194_3 = sext i8 %select_ln148_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 1003 'sext' 'sext_ln194_3' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_51 : Operation 1004 [3/3] (0.99ns) (grouped into DSP with root node add_ln182)   --->   "%mul_ln182 = mul i16 %sext_ln194, i16 %p_cast60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 1004 'mul' 'mul_ln182' <Predicate = (!icmp_ln140)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1005 [2/3] (0.99ns) (grouped into DSP with root node add_ln188)   --->   "%mul_ln188 = mul i16 %sext_ln188, i16 %p_cast62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 1005 'mul' 'mul_ln188' <Predicate = (!icmp_ln140)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1006 [1/3] (0.00ns) (grouped into DSP with root node add_ln194)   --->   "%mul_ln194 = mul i16 %sext_ln182_2, i16 %p_cast64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 1006 'mul' 'mul_ln194' <Predicate = (!icmp_ln140)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1007 [1/1] (0.00ns) (grouped into DSP with root node add_ln194)   --->   "%sext_ln182_6 = sext i16 %mul_ln194" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 1007 'sext' 'sext_ln182_6' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_51 : Operation 1008 [3/3] (0.99ns) (grouped into DSP with root node add_ln182_1)   --->   "%mul_ln182_1 = mul i16 %sext_ln194_1, i16 %p_cast66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 1008 'mul' 'mul_ln182_1' <Predicate = (!icmp_ln140)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1009 [2/3] (0.99ns) (grouped into DSP with root node add_ln188_1)   --->   "%mul_ln188_1 = mul i16 %sext_ln188_1, i16 %p_cast68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 1009 'mul' 'mul_ln188_1' <Predicate = (!icmp_ln140)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1010 [1/3] (0.00ns) (grouped into DSP with root node add_ln194_1)   --->   "%mul_ln194_1 = mul i16 %sext_ln182_3, i16 %p_cast70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 1010 'mul' 'mul_ln194_1' <Predicate = (!icmp_ln140)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1011 [1/1] (0.00ns) (grouped into DSP with root node add_ln194_1)   --->   "%sext_ln182_7 = sext i16 %mul_ln194_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 1011 'sext' 'sext_ln182_7' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_51 : Operation 1012 [3/3] (0.99ns) (grouped into DSP with root node add_ln182_2)   --->   "%mul_ln182_2 = mul i16 %sext_ln194_2, i16 %p_cast72" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 1012 'mul' 'mul_ln182_2' <Predicate = (!icmp_ln140)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1013 [2/3] (0.99ns) (grouped into DSP with root node add_ln188_2)   --->   "%mul_ln188_2 = mul i16 %sext_ln188_2, i16 %p_cast74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 1013 'mul' 'mul_ln188_2' <Predicate = (!icmp_ln140)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1014 [1/3] (0.00ns) (grouped into DSP with root node add_ln194_2)   --->   "%mul_ln194_2 = mul i16 %sext_ln182_4, i16 %p_cast76" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 1014 'mul' 'mul_ln194_2' <Predicate = (!icmp_ln140)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1015 [1/1] (0.00ns) (grouped into DSP with root node add_ln194_2)   --->   "%sext_ln182_8 = sext i16 %mul_ln194_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 1015 'sext' 'sext_ln182_8' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_51 : Operation 1016 [3/3] (0.99ns) (grouped into DSP with root node add_ln182_3)   --->   "%mul_ln182_3 = mul i16 %sext_ln194_3, i16 %p_cast78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 1016 'mul' 'mul_ln182_3' <Predicate = (!icmp_ln140)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1017 [2/3] (0.99ns) (grouped into DSP with root node add_ln188_3)   --->   "%mul_ln188_3 = mul i16 %sext_ln182_1, i16 %p_cast80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 1017 'mul' 'mul_ln188_3' <Predicate = (!icmp_ln140)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1018 [1/3] (0.00ns) (grouped into DSP with root node add_ln194_3)   --->   "%mul_ln194_3 = mul i16 %sext_ln182_5, i16 %sext_ln182" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 1018 'mul' 'mul_ln194_3' <Predicate = (!icmp_ln140)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1019 [1/1] (0.00ns) (grouped into DSP with root node add_ln194_3)   --->   "%sext_ln182_9 = sext i16 %mul_ln194_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 1019 'sext' 'sext_ln182_9' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_51 : Operation 1020 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln194 = add i32 %psum0, i32 %sext_ln182_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 1020 'add' 'add_ln194' <Predicate = (!icmp_ln140)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1021 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln194_1 = add i32 %psum0_1, i32 %sext_ln182_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 1021 'add' 'add_ln194_1' <Predicate = (!icmp_ln140)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1022 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln194_2 = add i32 %psum0_2, i32 %sext_ln182_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 1022 'add' 'add_ln194_2' <Predicate = (!icmp_ln140)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1023 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln194_3 = add i32 %psum0_3, i32 %sext_ln182_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 1023 'add' 'add_ln194_3' <Predicate = (!icmp_ln140)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1024 [1/1] (0.00ns)   --->   "%store_ln148 = store i8 %select_ln148_1, i8 %arrayidx24011_2_promoted580, i8 %arrayidx24011_2_promoted580_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:148]   --->   Operation 1024 'store' 'store_ln148' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_51 : Operation 1025 [1/1] (0.00ns)   --->   "%store_ln194 = store i8 %arrayidx24011_2_promoted580_load, i8 %arrayidx24011_1_promoted552, i8 %arrayidx24011_1_promoted552_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 1025 'store' 'store_ln194' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_51 : Operation 1026 [1/1] (0.00ns)   --->   "%store_ln194 = store i8 %arrayidx24011_1_promoted552_load, i8 %arrayidx24011_promoted524, i8 %arrayidx24011_promoted524_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 1026 'store' 'store_ln194' <Predicate = (!icmp_ln140)> <Delay = 0.00>

State 52 <SV = 41> <Delay = 2.45>
ST_52 : Operation 1027 [1/1] (0.00ns)   --->   "%psum1_3 = phi i32 %output_reg_0_0_load, void %.lr.ph286, i32 %add_ln194_3, void %.split26._crit_edge.3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 1027 'phi' 'psum1_3' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1028 [1/1] (0.00ns)   --->   "%psum2_3 = phi i32 %output_reg_0_1_load, void %.lr.ph286, i32 %add_ln188_3, void %.split26._crit_edge.3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 1028 'phi' 'psum2_3' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1029 [1/1] (0.00ns)   --->   "%psum3_3 = phi i32 %output_reg_0_2_load, void %.lr.ph286, i32 %add_ln182_3, void %.split26._crit_edge.3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 1029 'phi' 'psum3_3' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1030 [1/1] (0.00ns)   --->   "%psum1_2 = phi i32 %output_reg_1_0_load, void %.lr.ph286, i32 %add_ln194_2, void %.split26._crit_edge.3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 1030 'phi' 'psum1_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1031 [1/1] (0.00ns)   --->   "%psum2_2 = phi i32 %output_reg_1_1_load, void %.lr.ph286, i32 %add_ln188_2, void %.split26._crit_edge.3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 1031 'phi' 'psum2_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1032 [1/1] (0.00ns)   --->   "%psum3_2 = phi i32 %output_reg_1_2_load, void %.lr.ph286, i32 %add_ln182_2, void %.split26._crit_edge.3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 1032 'phi' 'psum3_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1033 [1/1] (0.00ns)   --->   "%psum1_1 = phi i32 %output_reg_2_0_load, void %.lr.ph286, i32 %add_ln194_1, void %.split26._crit_edge.3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 1033 'phi' 'psum1_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1034 [1/1] (0.00ns)   --->   "%psum2_1 = phi i32 %output_reg_2_1_load, void %.lr.ph286, i32 %add_ln188_1, void %.split26._crit_edge.3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 1034 'phi' 'psum2_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1035 [1/1] (0.00ns)   --->   "%psum3_1 = phi i32 %output_reg_2_2_load, void %.lr.ph286, i32 %add_ln182_1, void %.split26._crit_edge.3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 1035 'phi' 'psum3_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1036 [1/1] (0.00ns)   --->   "%psum1 = phi i32 %output_reg_3_0_load, void %.lr.ph286, i32 %add_ln194, void %.split26._crit_edge.3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 1036 'phi' 'psum1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1037 [1/1] (0.00ns)   --->   "%psum2 = phi i32 %output_reg_3_1_load, void %.lr.ph286, i32 %add_ln188, void %.split26._crit_edge.3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 1037 'phi' 'psum2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1038 [1/1] (0.00ns)   --->   "%psum3 = phi i32 %output_reg_3_2_load, void %.lr.ph286, i32 %add_ln182, void %.split26._crit_edge.3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 1038 'phi' 'psum3' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1039 [1/1] (0.00ns)   --->   "%arrayidx2187_1_promoted545_load = load i8 %arrayidx2187_1_promoted545" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176]   --->   Operation 1039 'load' 'arrayidx2187_1_promoted545_load' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1040 [1/1] (0.00ns)   --->   "%arrayidx2187_2_promoted573_load = load i8 %arrayidx2187_2_promoted573" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176]   --->   Operation 1040 'load' 'arrayidx2187_2_promoted573_load' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1041 [1/1] (0.00ns)   --->   "%empty_54 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 1041 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1042 [1/1] (0.00ns)   --->   "%arrayidx2187_promoted517_load = load i8 %arrayidx2187_promoted517" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176]   --->   Operation 1042 'load' 'arrayidx2187_promoted517_load' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_52 : Operation 1043 [1/2] (1.15ns)   --->   "%data_l1_3_0_load = load i9 %data_l1_3_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:149]   --->   Operation 1043 'load' 'data_l1_3_0_load' <Predicate = (!icmp_ln140 & !tmp_22)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_52 : Operation 1044 [1/1] (0.30ns)   --->   "%select_ln148_2 = select i1 %tmp_22, i8, i8 %data_l1_3_0_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:148]   --->   Operation 1044 'select' 'select_ln148_2' <Predicate = (!icmp_ln140)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 1045 [1/1] (0.00ns)   --->   "%sext_ln176 = sext i8 %arrayidx2187_promoted517_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176]   --->   Operation 1045 'sext' 'sext_ln176' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_52 : Operation 1046 [3/3] (0.99ns) (grouped into DSP with root node add_ln176)   --->   "%mul_ln176 = mul i16 %p_cast44, i16 %sext_ln176" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176]   --->   Operation 1046 'mul' 'mul_ln176' <Predicate = (!icmp_ln140)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1047 [1/1] (0.00ns)   --->   "%sext_ln176_2 = sext i8 %arrayidx2187_1_promoted545_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176]   --->   Operation 1047 'sext' 'sext_ln176_2' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_52 : Operation 1048 [3/3] (0.99ns) (grouped into DSP with root node add_ln176_1)   --->   "%mul_ln176_1 = mul i16 %p_cast46, i16 %sext_ln176_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176]   --->   Operation 1048 'mul' 'mul_ln176_1' <Predicate = (!icmp_ln140)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1049 [1/1] (0.00ns)   --->   "%sext_ln176_4 = sext i8 %arrayidx2187_2_promoted573_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176]   --->   Operation 1049 'sext' 'sext_ln176_4' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_52 : Operation 1050 [3/3] (0.99ns) (grouped into DSP with root node add_ln176_2)   --->   "%mul_ln176_2 = mul i16 %p_cast48, i16 %sext_ln176_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176]   --->   Operation 1050 'mul' 'mul_ln176_2' <Predicate = (!icmp_ln140)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1051 [1/1] (0.00ns)   --->   "%sext_ln176_6 = sext i8 %select_ln148_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176]   --->   Operation 1051 'sext' 'sext_ln176_6' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_52 : Operation 1052 [3/3] (0.99ns) (grouped into DSP with root node add_ln176_3)   --->   "%mul_ln176_3 = mul i16 %p_cast50, i16 %sext_ln176_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176]   --->   Operation 1052 'mul' 'mul_ln176_3' <Predicate = (!icmp_ln140)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1053 [2/3] (0.99ns) (grouped into DSP with root node add_ln182)   --->   "%mul_ln182 = mul i16 %sext_ln194, i16 %p_cast60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 1053 'mul' 'mul_ln182' <Predicate = (!icmp_ln140)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1054 [1/3] (0.00ns) (grouped into DSP with root node add_ln188)   --->   "%mul_ln188 = mul i16 %sext_ln188, i16 %p_cast62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 1054 'mul' 'mul_ln188' <Predicate = (!icmp_ln140)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1055 [1/1] (0.00ns) (grouped into DSP with root node add_ln188)   --->   "%sext_ln194_4 = sext i16 %mul_ln188" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 1055 'sext' 'sext_ln194_4' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_52 : Operation 1056 [2/3] (0.99ns) (grouped into DSP with root node add_ln182_1)   --->   "%mul_ln182_1 = mul i16 %sext_ln194_1, i16 %p_cast66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 1056 'mul' 'mul_ln182_1' <Predicate = (!icmp_ln140)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1057 [1/3] (0.00ns) (grouped into DSP with root node add_ln188_1)   --->   "%mul_ln188_1 = mul i16 %sext_ln188_1, i16 %p_cast68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 1057 'mul' 'mul_ln188_1' <Predicate = (!icmp_ln140)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1058 [1/1] (0.00ns) (grouped into DSP with root node add_ln188_1)   --->   "%sext_ln194_5 = sext i16 %mul_ln188_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 1058 'sext' 'sext_ln194_5' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_52 : Operation 1059 [2/3] (0.99ns) (grouped into DSP with root node add_ln182_2)   --->   "%mul_ln182_2 = mul i16 %sext_ln194_2, i16 %p_cast72" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 1059 'mul' 'mul_ln182_2' <Predicate = (!icmp_ln140)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1060 [1/3] (0.00ns) (grouped into DSP with root node add_ln188_2)   --->   "%mul_ln188_2 = mul i16 %sext_ln188_2, i16 %p_cast74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 1060 'mul' 'mul_ln188_2' <Predicate = (!icmp_ln140)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1061 [1/1] (0.00ns) (grouped into DSP with root node add_ln188_2)   --->   "%sext_ln194_6 = sext i16 %mul_ln188_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 1061 'sext' 'sext_ln194_6' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_52 : Operation 1062 [2/3] (0.99ns) (grouped into DSP with root node add_ln182_3)   --->   "%mul_ln182_3 = mul i16 %sext_ln194_3, i16 %p_cast78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 1062 'mul' 'mul_ln182_3' <Predicate = (!icmp_ln140)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1063 [1/3] (0.00ns) (grouped into DSP with root node add_ln188_3)   --->   "%mul_ln188_3 = mul i16 %sext_ln182_1, i16 %p_cast80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 1063 'mul' 'mul_ln188_3' <Predicate = (!icmp_ln140)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1064 [1/1] (0.00ns) (grouped into DSP with root node add_ln188_3)   --->   "%sext_ln194_7 = sext i16 %mul_ln188_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 1064 'sext' 'sext_ln194_7' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_52 : Operation 1065 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln188 = add i32 %psum1, i32 %sext_ln194_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 1065 'add' 'add_ln188' <Predicate = (!icmp_ln140)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1066 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln194 = add i32 %psum0, i32 %sext_ln182_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 1066 'add' 'add_ln194' <Predicate = (!icmp_ln140)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1067 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln188_1 = add i32 %psum1_1, i32 %sext_ln194_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 1067 'add' 'add_ln188_1' <Predicate = (!icmp_ln140)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1068 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln194_1 = add i32 %psum0_1, i32 %sext_ln182_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 1068 'add' 'add_ln194_1' <Predicate = (!icmp_ln140)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1069 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln188_2 = add i32 %psum1_2, i32 %sext_ln194_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 1069 'add' 'add_ln188_2' <Predicate = (!icmp_ln140)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1070 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln194_2 = add i32 %psum0_2, i32 %sext_ln182_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 1070 'add' 'add_ln194_2' <Predicate = (!icmp_ln140)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1071 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln188_3 = add i32 %sext_ln194_7, i32 %psum1_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 1071 'add' 'add_ln188_3' <Predicate = (!icmp_ln140)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1072 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln194_3 = add i32 %psum0_3, i32 %sext_ln182_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 1072 'add' 'add_ln194_3' <Predicate = (!icmp_ln140)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1073 [1/1] (0.00ns)   --->   "%store_ln148 = store i8 %select_ln148_2, i8 %arrayidx2187_2_promoted573, i8 %arrayidx2187_2_promoted573_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:148]   --->   Operation 1073 'store' 'store_ln148' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_52 : Operation 1074 [1/1] (0.00ns)   --->   "%store_ln176 = store i8 %arrayidx2187_2_promoted573_load, i8 %arrayidx2187_1_promoted545, i8 %arrayidx2187_1_promoted545_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176]   --->   Operation 1074 'store' 'store_ln176' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_52 : Operation 1075 [1/1] (0.00ns)   --->   "%store_ln176 = store i8 %arrayidx2187_1_promoted545_load, i8 %arrayidx2187_promoted517, i8 %arrayidx2187_promoted517_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176]   --->   Operation 1075 'store' 'store_ln176' <Predicate = (!icmp_ln140)> <Delay = 0.00>

State 53 <SV = 42> <Delay = 0.99>
ST_53 : Operation 1076 [2/3] (0.99ns) (grouped into DSP with root node add_ln176)   --->   "%mul_ln176 = mul i16 %p_cast44, i16 %sext_ln176" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176]   --->   Operation 1076 'mul' 'mul_ln176' <Predicate = (!icmp_ln140)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1077 [2/3] (0.99ns) (grouped into DSP with root node add_ln176_1)   --->   "%mul_ln176_1 = mul i16 %p_cast46, i16 %sext_ln176_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176]   --->   Operation 1077 'mul' 'mul_ln176_1' <Predicate = (!icmp_ln140)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1078 [2/3] (0.99ns) (grouped into DSP with root node add_ln176_2)   --->   "%mul_ln176_2 = mul i16 %p_cast48, i16 %sext_ln176_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176]   --->   Operation 1078 'mul' 'mul_ln176_2' <Predicate = (!icmp_ln140)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1079 [2/3] (0.99ns) (grouped into DSP with root node add_ln176_3)   --->   "%mul_ln176_3 = mul i16 %p_cast50, i16 %sext_ln176_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176]   --->   Operation 1079 'mul' 'mul_ln176_3' <Predicate = (!icmp_ln140)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1080 [1/3] (0.00ns) (grouped into DSP with root node add_ln182)   --->   "%mul_ln182 = mul i16 %sext_ln194, i16 %p_cast60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 1080 'mul' 'mul_ln182' <Predicate = (!icmp_ln140)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1081 [1/1] (0.00ns) (grouped into DSP with root node add_ln182)   --->   "%sext_ln188_3 = sext i16 %mul_ln182" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 1081 'sext' 'sext_ln188_3' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_53 : Operation 1082 [1/3] (0.00ns) (grouped into DSP with root node add_ln182_1)   --->   "%mul_ln182_1 = mul i16 %sext_ln194_1, i16 %p_cast66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 1082 'mul' 'mul_ln182_1' <Predicate = (!icmp_ln140)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1083 [1/1] (0.00ns) (grouped into DSP with root node add_ln182_1)   --->   "%sext_ln188_4 = sext i16 %mul_ln182_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 1083 'sext' 'sext_ln188_4' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_53 : Operation 1084 [1/3] (0.00ns) (grouped into DSP with root node add_ln182_2)   --->   "%mul_ln182_2 = mul i16 %sext_ln194_2, i16 %p_cast72" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 1084 'mul' 'mul_ln182_2' <Predicate = (!icmp_ln140)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1085 [1/1] (0.00ns) (grouped into DSP with root node add_ln182_2)   --->   "%sext_ln188_5 = sext i16 %mul_ln182_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 1085 'sext' 'sext_ln188_5' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_53 : Operation 1086 [1/3] (0.00ns) (grouped into DSP with root node add_ln182_3)   --->   "%mul_ln182_3 = mul i16 %sext_ln194_3, i16 %p_cast78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 1086 'mul' 'mul_ln182_3' <Predicate = (!icmp_ln140)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1087 [1/1] (0.00ns) (grouped into DSP with root node add_ln182_3)   --->   "%sext_ln188_6 = sext i16 %mul_ln182_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 1087 'sext' 'sext_ln188_6' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_53 : Operation 1088 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln182 = add i32 %psum2, i32 %sext_ln188_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 1088 'add' 'add_ln182' <Predicate = (!icmp_ln140)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1089 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln188 = add i32 %psum1, i32 %sext_ln194_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 1089 'add' 'add_ln188' <Predicate = (!icmp_ln140)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1090 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln182_1 = add i32 %psum2_1, i32 %sext_ln188_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 1090 'add' 'add_ln182_1' <Predicate = (!icmp_ln140)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1091 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln188_1 = add i32 %psum1_1, i32 %sext_ln194_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 1091 'add' 'add_ln188_1' <Predicate = (!icmp_ln140)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1092 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln182_2 = add i32 %psum2_2, i32 %sext_ln188_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 1092 'add' 'add_ln182_2' <Predicate = (!icmp_ln140)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1093 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln188_2 = add i32 %psum1_2, i32 %sext_ln194_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 1093 'add' 'add_ln188_2' <Predicate = (!icmp_ln140)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1094 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln182_3 = add i32 %sext_ln188_6, i32 %psum2_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 1094 'add' 'add_ln182_3' <Predicate = (!icmp_ln140)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1095 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln188_3 = add i32 %sext_ln194_7, i32 %psum1_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 1095 'add' 'add_ln188_3' <Predicate = (!icmp_ln140)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 54 <SV = 43> <Delay = 0.64>
ST_54 : Operation 1096 [1/3] (0.00ns) (grouped into DSP with root node add_ln176)   --->   "%mul_ln176 = mul i16 %p_cast44, i16 %sext_ln176" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176]   --->   Operation 1096 'mul' 'mul_ln176' <Predicate = (!icmp_ln140)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1097 [1/1] (0.00ns) (grouped into DSP with root node add_ln176)   --->   "%sext_ln176_1 = sext i16 %mul_ln176" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176]   --->   Operation 1097 'sext' 'sext_ln176_1' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_54 : Operation 1098 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln176 = add i32 %sext_ln176_1, i32 %psum3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176]   --->   Operation 1098 'add' 'add_ln176' <Predicate = (!icmp_ln140)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1099 [1/3] (0.00ns) (grouped into DSP with root node add_ln176_1)   --->   "%mul_ln176_1 = mul i16 %p_cast46, i16 %sext_ln176_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176]   --->   Operation 1099 'mul' 'mul_ln176_1' <Predicate = (!icmp_ln140)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1100 [1/1] (0.00ns) (grouped into DSP with root node add_ln176_1)   --->   "%sext_ln176_3 = sext i16 %mul_ln176_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176]   --->   Operation 1100 'sext' 'sext_ln176_3' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_54 : Operation 1101 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln176_1 = add i32 %sext_ln176_3, i32 %psum3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176]   --->   Operation 1101 'add' 'add_ln176_1' <Predicate = (!icmp_ln140)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1102 [1/3] (0.00ns) (grouped into DSP with root node add_ln176_2)   --->   "%mul_ln176_2 = mul i16 %p_cast48, i16 %sext_ln176_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176]   --->   Operation 1102 'mul' 'mul_ln176_2' <Predicate = (!icmp_ln140)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1103 [1/1] (0.00ns) (grouped into DSP with root node add_ln176_2)   --->   "%sext_ln176_5 = sext i16 %mul_ln176_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176]   --->   Operation 1103 'sext' 'sext_ln176_5' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_54 : Operation 1104 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln176_2 = add i32 %sext_ln176_5, i32 %psum3_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176]   --->   Operation 1104 'add' 'add_ln176_2' <Predicate = (!icmp_ln140)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1105 [1/3] (0.00ns) (grouped into DSP with root node add_ln176_3)   --->   "%mul_ln176_3 = mul i16 %p_cast50, i16 %sext_ln176_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176]   --->   Operation 1105 'mul' 'mul_ln176_3' <Predicate = (!icmp_ln140)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1106 [1/1] (0.00ns) (grouped into DSP with root node add_ln176_3)   --->   "%sext_ln176_7 = sext i16 %mul_ln176_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176]   --->   Operation 1106 'sext' 'sext_ln176_7' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_54 : Operation 1107 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln176_3 = add i32 %psum3_3, i32 %sext_ln176_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176]   --->   Operation 1107 'add' 'add_ln176_3' <Predicate = (!icmp_ln140)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1108 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln182 = add i32 %psum2, i32 %sext_ln188_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 1108 'add' 'add_ln182' <Predicate = (!icmp_ln140)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1109 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln182_1 = add i32 %psum2_1, i32 %sext_ln188_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 1109 'add' 'add_ln182_1' <Predicate = (!icmp_ln140)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1110 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln182_2 = add i32 %psum2_2, i32 %sext_ln188_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 1110 'add' 'add_ln182_2' <Predicate = (!icmp_ln140)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1111 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln182_3 = add i32 %sext_ln188_6, i32 %psum2_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 1111 'add' 'add_ln182_3' <Predicate = (!icmp_ln140)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1112 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb790"   --->   Operation 1112 'br' 'br_ln0' <Predicate = (!icmp_ln140)> <Delay = 0.00>

State 55 <SV = 44> <Delay = 2.58>
ST_55 : Operation 1113 [1/1] (0.00ns)   --->   "%specpipeline_ln140 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1113 'specpipeline' 'specpipeline_ln140' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_55 : Operation 1114 [1/1] (0.00ns)   --->   "%specloopname_ln140 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1114 'specloopname' 'specloopname_ln140' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_55 : Operation 1115 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln176 = add i32 %sext_ln176_1, i32 %psum3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176]   --->   Operation 1115 'add' 'add_ln176' <Predicate = (!icmp_ln140)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 1116 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln176_1 = add i32 %sext_ln176_3, i32 %psum3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176]   --->   Operation 1116 'add' 'add_ln176_1' <Predicate = (!icmp_ln140)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 1117 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln176_2 = add i32 %sext_ln176_5, i32 %psum3_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176]   --->   Operation 1117 'add' 'add_ln176_2' <Predicate = (!icmp_ln140)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 1118 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln176_3 = add i32 %psum3_3, i32 %sext_ln176_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176]   --->   Operation 1118 'add' 'add_ln176_3' <Predicate = (!icmp_ln140)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 1119 [1/1] (0.71ns)   --->   "%add_ln261_3 = add i9, i9 %trunc_ln149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 1119 'add' 'add_ln261_3' <Predicate = (!icmp_ln140)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1120 [1/1] (0.71ns)   --->   "%add_ln269 = add i9 %add_ln261_3, i9 %mul_ln82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:269]   --->   Operation 1120 'add' 'add_ln269' <Predicate = (icmp_ln261)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1121 [1/1] (0.00ns)   --->   "%zext_ln268 = zext i9 %add_ln269" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:268]   --->   Operation 1121 'zext' 'zext_ln268' <Predicate = (icmp_ln261)> <Delay = 0.00>
ST_55 : Operation 1122 [1/1] (0.00ns)   --->   "%output_l1_3_addr_2 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln268" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:268]   --->   Operation 1122 'getelementptr' 'output_l1_3_addr_2' <Predicate = (icmp_ln261)> <Delay = 0.00>
ST_55 : Operation 1123 [1/1] (1.15ns)   --->   "%store_ln269 = store i32 %add_ln176, i9 %output_l1_3_addr_2, i32 %output_l1_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:269]   --->   Operation 1123 'store' 'store_ln269' <Predicate = (icmp_ln261)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_55 : Operation 1124 [1/1] (0.00ns)   --->   "%br_ln272 = br void %.split26.1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:272]   --->   Operation 1124 'br' 'br_ln272' <Predicate = (icmp_ln261)> <Delay = 0.00>
ST_55 : Operation 1125 [1/1] (0.71ns)   --->   "%add_ln261_4 = add i9 %trunc_ln149, i9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 1125 'add' 'add_ln261_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1126 [1/1] (0.71ns)   --->   "%add_ln269_1 = add i9 %add_ln261_4, i9 %mul_ln82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:269]   --->   Operation 1126 'add' 'add_ln269_1' <Predicate = (icmp_ln261_1)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1127 [1/1] (0.00ns)   --->   "%zext_ln268_1 = zext i9 %add_ln269_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:268]   --->   Operation 1127 'zext' 'zext_ln268_1' <Predicate = (icmp_ln261_1)> <Delay = 0.00>
ST_55 : Operation 1128 [1/1] (0.00ns)   --->   "%output_l1_2_addr_2 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln268_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:268]   --->   Operation 1128 'getelementptr' 'output_l1_2_addr_2' <Predicate = (icmp_ln261_1)> <Delay = 0.00>
ST_55 : Operation 1129 [1/1] (1.15ns)   --->   "%store_ln269 = store i32 %add_ln176_1, i9 %output_l1_2_addr_2, i32 %output_l1_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:269]   --->   Operation 1129 'store' 'store_ln269' <Predicate = (icmp_ln261_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_55 : Operation 1130 [1/1] (0.00ns)   --->   "%br_ln272 = br void %.split26.2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:272]   --->   Operation 1130 'br' 'br_ln272' <Predicate = (icmp_ln261_1)> <Delay = 0.00>
ST_55 : Operation 1131 [1/1] (0.71ns)   --->   "%add_ln261_5 = add i9 %trunc_ln149, i9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 1131 'add' 'add_ln261_5' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1132 [1/1] (0.71ns)   --->   "%add_ln269_2 = add i9 %add_ln261_5, i9 %mul_ln82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:269]   --->   Operation 1132 'add' 'add_ln269_2' <Predicate = (icmp_ln261_2)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1133 [1/1] (0.00ns)   --->   "%zext_ln268_2 = zext i9 %add_ln269_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:268]   --->   Operation 1133 'zext' 'zext_ln268_2' <Predicate = (icmp_ln261_2)> <Delay = 0.00>
ST_55 : Operation 1134 [1/1] (0.00ns)   --->   "%output_l1_1_addr_2 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln268_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:268]   --->   Operation 1134 'getelementptr' 'output_l1_1_addr_2' <Predicate = (icmp_ln261_2)> <Delay = 0.00>
ST_55 : Operation 1135 [1/1] (1.15ns)   --->   "%store_ln269 = store i32 %add_ln176_2, i9 %output_l1_1_addr_2, i32 %output_l1_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:269]   --->   Operation 1135 'store' 'store_ln269' <Predicate = (icmp_ln261_2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_55 : Operation 1136 [1/1] (0.00ns)   --->   "%br_ln272 = br void %.split26.3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:272]   --->   Operation 1136 'br' 'br_ln272' <Predicate = (icmp_ln261_2)> <Delay = 0.00>
ST_55 : Operation 1137 [1/1] (0.00ns)   --->   "%output_l1_0_addr_2 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln158" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:268]   --->   Operation 1137 'getelementptr' 'output_l1_0_addr_2' <Predicate = (icmp_ln261_3)> <Delay = 0.00>
ST_55 : Operation 1138 [1/1] (1.15ns)   --->   "%store_ln269 = store i32 %add_ln176_3, i9 %output_l1_0_addr_2, i32 %psum0_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:269]   --->   Operation 1138 'store' 'store_ln269' <Predicate = (icmp_ln261_3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_55 : Operation 1139 [1/1] (0.00ns)   --->   "%br_ln272 = br void %.split26._crit_edge.3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:272]   --->   Operation 1139 'br' 'br_ln272' <Predicate = (icmp_ln261_3)> <Delay = 0.00>

State 56 <SV = 42> <Delay = 0.70>
ST_56 : Operation 1140 [1/1] (0.00ns)   --->   "%store_ln182 = store i32 %psum3, i32 %output_reg_3_2, i32 %output_reg_3_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 1140 'store' 'store_ln182' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1141 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %psum2, i32 %output_reg_3_1, i32 %output_reg_3_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 1141 'store' 'store_ln188' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1142 [1/1] (0.00ns)   --->   "%store_ln194 = store i32 %psum1, i32 %output_reg_3_0, i32 %output_reg_3_0_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 1142 'store' 'store_ln194' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1143 [1/1] (0.00ns)   --->   "%store_ln182 = store i32 %psum3_1, i32 %output_reg_2_2, i32 %output_reg_2_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 1143 'store' 'store_ln182' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1144 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %psum2_1, i32 %output_reg_2_1, i32 %output_reg_2_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 1144 'store' 'store_ln188' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1145 [1/1] (0.00ns)   --->   "%store_ln194 = store i32 %psum1_1, i32 %output_reg_2_0, i32 %output_reg_2_0_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 1145 'store' 'store_ln194' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1146 [1/1] (0.00ns)   --->   "%store_ln182 = store i32 %psum3_2, i32 %output_reg_1_2, i32 %output_reg_1_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 1146 'store' 'store_ln182' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1147 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %psum2_2, i32 %output_reg_1_1, i32 %output_reg_1_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 1147 'store' 'store_ln188' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1148 [1/1] (0.00ns)   --->   "%store_ln194 = store i32 %psum1_2, i32 %output_reg_1_0, i32 %output_reg_1_0_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 1148 'store' 'store_ln194' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1149 [1/1] (0.00ns)   --->   "%store_ln182 = store i32 %psum3_3, i32 %output_reg_0_2, i32 %output_reg_0_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182]   --->   Operation 1149 'store' 'store_ln182' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1150 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %psum2_3, i32 %output_reg_0_1, i32 %output_reg_0_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188]   --->   Operation 1150 'store' 'store_ln188' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1151 [1/1] (0.00ns)   --->   "%store_ln194 = store i32 %psum1_3, i32 %output_reg_0_0, i32 %output_reg_0_0_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194]   --->   Operation 1151 'store' 'store_ln194' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1152 [1/1] (0.70ns)   --->   "%add_ln103 = add i8 %select_ln101, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103]   --->   Operation 1152 'add' 'add_ln103' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1153 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb792"   --->   Operation 1153 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 57 <SV = 18> <Delay = 0.53>
ST_57 : Operation 1154 [3/4] (0.53ns) (root node of the DSP)   --->   "%bound148 = mul i24 %div66_cast_cast, i24 %tmp_21_cast"   --->   Operation 1154 'mul' 'bound148' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 58 <SV = 19> <Delay = 0.53>
ST_58 : Operation 1155 [2/4] (0.53ns) (root node of the DSP)   --->   "%bound148 = mul i24 %div66_cast_cast, i24 %tmp_21_cast"   --->   Operation 1155 'mul' 'bound148' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 59 <SV = 20> <Delay = 0.67>
ST_59 : Operation 1156 [1/4] (0.00ns) (root node of the DSP)   --->   "%bound148 = mul i24 %div66_cast_cast, i24 %tmp_21_cast"   --->   Operation 1156 'mul' 'bound148' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1157 [1/1] (0.67ns)   --->   "%icmp_ln285 = icmp_eq  i16 %mul151, i16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:285]   --->   Operation 1157 'icmp' 'icmp_ln285' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1158 [1/1] (0.60ns)   --->   "%br_ln283 = br void %bb" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:283]   --->   Operation 1158 'br' 'br_ln283' <Predicate = true> <Delay = 0.60>

State 60 <SV = 21> <Delay = 1.99>
ST_60 : Operation 1159 [1/1] (0.00ns)   --->   "%indvar_flatten160 = phi i24, void %._crit_edge309.loopexit.preheader, i24 %add_ln283, void %._crit_edge309.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:283]   --->   Operation 1159 'phi' 'indvar_flatten160' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1160 [1/1] (0.00ns)   --->   "%k_3 = phi i6, void %._crit_edge309.loopexit.preheader, i6 %select_ln283_1, void %._crit_edge309.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:283]   --->   Operation 1160 'phi' 'k_3' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1161 [1/1] (0.00ns)   --->   "%indvar_flatten143 = phi i19, void %._crit_edge309.loopexit.preheader, i19 %select_ln284_3, void %._crit_edge309.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:284]   --->   Operation 1161 'phi' 'indvar_flatten143' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1162 [1/1] (0.76ns)   --->   "%icmp_ln283 = icmp_eq  i24 %indvar_flatten160, i24 %bound148" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:283]   --->   Operation 1162 'icmp' 'icmp_ln283' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1163 [1/1] (0.83ns)   --->   "%add_ln283 = add i24 %indvar_flatten160, i24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:283]   --->   Operation 1163 'add' 'add_ln283' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1164 [1/1] (0.00ns)   --->   "%br_ln283 = br i1 %icmp_ln283, void %._crit_edge309.loopexit, void %._crit_edge251.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:283]   --->   Operation 1164 'br' 'br_ln283' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1165 [1/1] (0.71ns)   --->   "%icmp_ln284 = icmp_eq  i19 %indvar_flatten143, i19 %bound20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:284]   --->   Operation 1165 'icmp' 'icmp_ln284' <Predicate = (!icmp_ln283)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1166 [1/1] (0.70ns)   --->   "%add_ln283_1 = add i6, i6 %k_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:283]   --->   Operation 1166 'add' 'add_ln283_1' <Predicate = (!icmp_ln283)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1167 [1/1] (0.29ns)   --->   "%select_ln283_1 = select i1 %icmp_ln284, i6 %add_ln283_1, i6 %k_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:283]   --->   Operation 1167 'select' 'select_ln283_1' <Predicate = (!icmp_ln283)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 1168 [1/1] (0.00ns)   --->   "%zext_ln283 = zext i6 %select_ln283_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:283]   --->   Operation 1168 'zext' 'zext_ln283' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_60 : Operation 1169 [3/3] (0.99ns) (grouped into DSP with root node add_ln286)   --->   "%mul_ln283 = mul i9 %zext_ln283, i9 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:283]   --->   Operation 1169 'mul' 'mul_ln283' <Predicate = (!icmp_ln283)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1170 [1/1] (0.80ns)   --->   "%add_ln284_1 = add i19, i19 %indvar_flatten143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:284]   --->   Operation 1170 'add' 'add_ln284_1' <Predicate = (!icmp_ln283)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1171 [1/1] (0.31ns)   --->   "%select_ln284_3 = select i1 %icmp_ln284, i19, i19 %add_ln284_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:284]   --->   Operation 1171 'select' 'select_ln284_3' <Predicate = (!icmp_ln283)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 61 <SV = 22> <Delay = 0.99>
ST_61 : Operation 1172 [2/3] (0.99ns) (grouped into DSP with root node add_ln286)   --->   "%mul_ln283 = mul i9 %zext_ln283, i9 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:283]   --->   Operation 1172 'mul' 'mul_ln283' <Predicate = (!icmp_ln283)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 62 <SV = 23> <Delay = 1.98>
ST_62 : Operation 1173 [1/1] (0.00ns)   --->   "%ki = phi i3, void %._crit_edge309.loopexit.preheader, i3 %select_ln284_2, void %._crit_edge309.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:284]   --->   Operation 1173 'phi' 'ki' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1174 [1/1] (0.00ns)   --->   "%wh = phi i16, void %._crit_edge309.loopexit.preheader, i16 %add_ln285, void %._crit_edge309.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:285]   --->   Operation 1174 'phi' 'wh' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1175 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 1175 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1176 [1/1] (0.27ns)   --->   "%select_ln283 = select i1 %icmp_ln284, i3, i3 %ki" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:283]   --->   Operation 1176 'select' 'select_ln283' <Predicate = (!icmp_ln283)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 1177 [1/3] (0.00ns) (grouped into DSP with root node add_ln286)   --->   "%mul_ln283 = mul i9 %zext_ln283, i9 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:283]   --->   Operation 1177 'mul' 'mul_ln283' <Predicate = (!icmp_ln283)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_1)   --->   "%trunc_ln286 = trunc i3 %ki" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 1178 'trunc' 'trunc_ln286' <Predicate = (!icmp_ln283 & !icmp_ln284)> <Delay = 0.00>
ST_62 : Operation 1179 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_1)   --->   "%select_ln283_2 = select i1 %icmp_ln284, i2, i2 %trunc_ln286" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:283]   --->   Operation 1179 'select' 'select_ln283_2' <Predicate = (!icmp_ln283)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 1180 [1/1] (0.67ns)   --->   "%icmp_ln285_1 = icmp_eq  i16 %wh, i16 %mul151" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:285]   --->   Operation 1180 'icmp' 'icmp_ln285_1' <Predicate = (!icmp_ln283 & !icmp_ln284)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1181 [1/1] (0.27ns)   --->   "%select_ln283_3 = select i1 %icmp_ln284, i1 %icmp_ln285, i1 %icmp_ln285_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:283]   --->   Operation 1181 'select' 'select_ln283_3' <Predicate = (!icmp_ln283)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 1182 [1/1] (0.57ns)   --->   "%add_ln284 = add i3, i3 %select_ln283" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:284]   --->   Operation 1182 'add' 'add_ln284' <Predicate = (!icmp_ln283)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1183 [1/1] (0.00ns) (grouped into LUT with out node select_ln284)   --->   "%or_ln284 = or i1 %select_ln283_3, i1 %icmp_ln284" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:284]   --->   Operation 1183 'or' 'or_ln284' <Predicate = (!icmp_ln283)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1184 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln284 = select i1 %or_ln284, i16, i16 %wh" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:284]   --->   Operation 1184 'select' 'select_ln284' <Predicate = (!icmp_ln283)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_1)   --->   "%trunc_ln286_1 = trunc i3 %add_ln284" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 1185 'trunc' 'trunc_ln286_1' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_62 : Operation 1186 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln284_1 = select i1 %select_ln283_3, i2 %trunc_ln286_1, i2 %select_ln283_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:284]   --->   Operation 1186 'select' 'select_ln284_1' <Predicate = (!icmp_ln283)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 1187 [1/1] (0.27ns)   --->   "%select_ln284_2 = select i1 %select_ln283_3, i3 %add_ln284, i3 %select_ln283" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:284]   --->   Operation 1187 'select' 'select_ln284_2' <Predicate = (!icmp_ln283)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 1188 [1/1] (0.00ns)   --->   "%empty_59 = trunc i16 %select_ln284" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:284]   --->   Operation 1188 'trunc' 'empty_59' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_62 : Operation 1189 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln286 = add i9 %empty_59, i9 %mul_ln283" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 1189 'add' 'add_ln286' <Predicate = (!icmp_ln283)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 1190 [1/1] (0.78ns)   --->   "%add_ln285 = add i16, i16 %select_ln284" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:285]   --->   Operation 1190 'add' 'add_ln285' <Predicate = (!icmp_ln283)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 24> <Delay = 1.80>
ST_63 : Operation 1191 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln286 = add i9 %empty_59, i9 %mul_ln283" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 1191 'add' 'add_ln286' <Predicate = (!icmp_ln283)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 1192 [1/1] (0.00ns)   --->   "%zext_ln286 = zext i9 %add_ln286" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 1192 'zext' 'zext_ln286' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_63 : Operation 1193 [1/1] (0.00ns)   --->   "%output_l1_0_addr_3 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln286" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 1193 'getelementptr' 'output_l1_0_addr_3' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_63 : Operation 1194 [2/2] (1.15ns)   --->   "%output_l1_0_load = load i9 %output_l1_0_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 1194 'load' 'output_l1_0_load' <Predicate = (!icmp_ln283)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_63 : Operation 1195 [1/1] (0.00ns)   --->   "%output_l1_1_addr_3 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln286" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 1195 'getelementptr' 'output_l1_1_addr_3' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_63 : Operation 1196 [2/2] (1.15ns)   --->   "%output_l1_1_load_1 = load i9 %output_l1_1_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 1196 'load' 'output_l1_1_load_1' <Predicate = (!icmp_ln283)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_63 : Operation 1197 [1/1] (0.00ns)   --->   "%output_l1_2_addr_3 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln286" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 1197 'getelementptr' 'output_l1_2_addr_3' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_63 : Operation 1198 [2/2] (1.15ns)   --->   "%output_l1_2_load_1 = load i9 %output_l1_2_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 1198 'load' 'output_l1_2_load_1' <Predicate = (!icmp_ln283)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_63 : Operation 1199 [1/1] (0.00ns)   --->   "%output_l1_3_addr_3 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln286" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 1199 'getelementptr' 'output_l1_3_addr_3' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_63 : Operation 1200 [2/2] (1.15ns)   --->   "%output_l1_3_load_1 = load i9 %output_l1_3_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 1200 'load' 'output_l1_3_load_1' <Predicate = (!icmp_ln283)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 64 <SV = 25> <Delay = 3.14>
ST_64 : Operation 1201 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_283_23_VITIS_LOOP_284_24_VITIS_LOOP_285_25_str"   --->   Operation 1201 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_64 : Operation 1202 [1/1] (0.00ns)   --->   "%empty_58 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 1202 'speclooptripcount' 'empty_58' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_64 : Operation 1203 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 1203 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_64 : Operation 1204 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_284_24_VITIS_LOOP_285_25_str"   --->   Operation 1204 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_64 : Operation 1205 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 1205 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_64 : Operation 1206 [1/1] (0.00ns)   --->   "%specloopname_ln285 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:285]   --->   Operation 1206 'specloopname' 'specloopname_ln285' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_64 : Operation 1207 [1/2] (1.15ns)   --->   "%output_l1_0_load = load i9 %output_l1_0_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 1207 'load' 'output_l1_0_load' <Predicate = (!icmp_ln283)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_64 : Operation 1208 [1/2] (1.15ns)   --->   "%output_l1_1_load_1 = load i9 %output_l1_1_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 1208 'load' 'output_l1_1_load_1' <Predicate = (!icmp_ln283)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_64 : Operation 1209 [1/2] (1.15ns)   --->   "%output_l1_2_load_1 = load i9 %output_l1_2_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 1209 'load' 'output_l1_2_load_1' <Predicate = (!icmp_ln283)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_64 : Operation 1210 [1/2] (1.15ns)   --->   "%output_l1_3_load_1 = load i9 %output_l1_3_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 1210 'load' 'output_l1_3_load_1' <Predicate = (!icmp_ln283)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_64 : Operation 1211 [1/1] (0.39ns)   --->   "%p_Repl2_s = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %output_l1_0_load, i32 %output_l1_1_load_1, i32 %output_l1_2_load_1, i32 %output_l1_3_load_1, i2 %select_ln284_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 1211 'mux' 'p_Repl2_s' <Predicate = (!icmp_ln283)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1212 [1/1] (0.00ns)   --->   "%p_cast83 = zext i32 %p_Repl2_s" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 1212 'zext' 'p_cast83' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_64 : Operation 1213 [1/1] (1.59ns)   --->   "%write_ln543 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P, i64 %conv_out_V, i64 %p_cast83"   --->   Operation 1213 'write' 'write_ln543' <Predicate = (!icmp_ln283)> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_64 : Operation 1214 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb"   --->   Operation 1214 'br' 'br_ln0' <Predicate = (!icmp_ln283)> <Delay = 0.00>

State 65 <SV = 24> <Delay = 0.00>
ST_65 : Operation 1215 [1/1] (0.00ns)   --->   "%ret_ln303 = ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:303]   --->   Operation 1215 'ret' 'ret_ln303' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.6ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [48]  (1.6 ns)

 <State 2>: 1.6ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [51]  (1.6 ns)

 <State 3>: 1.6ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [55]  (1.6 ns)

 <State 4>: 1.6ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [58]  (1.6 ns)

 <State 5>: 1.6ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [62]  (1.6 ns)

 <State 6>: 0.705ns
The critical path consists of the following:
	'phi' operation ('k', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69) with incoming values : ('add_ln69', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69) [67]  (0 ns)
	'add' operation ('add_ln69', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69) [71]  (0.705 ns)

 <State 7>: 2.76ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [75]  (1.6 ns)
	'store' operation ('store_ln71', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:71) of variable 'trunc_ln708' on array 'bias_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18 [92]  (1.16 ns)

 <State 8>: 2.08ns
The critical path consists of the following:
	'mul' operation ('tmp', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:56) [100]  (1.55 ns)
	'mul' operation of DSP[104] ('mul42', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:66) [104]  (0.535 ns)

 <State 9>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[104] ('mul42', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:66) [104]  (0.535 ns)

 <State 10>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[104] ('mul42', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:66) [104]  (0.535 ns)

 <State 11>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:73) with incoming values : ('add_ln73', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:73) [107]  (0.603 ns)

 <State 12>: 0.981ns
The critical path consists of the following:
	'phi' operation ('k', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:73) with incoming values : ('add_ln73', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:73) [107]  (0 ns)
	'add' operation ('add_ln73', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:73) [110]  (0.88 ns)
	blocking operation 0.101 ns on control path)

 <State 13>: 2.76ns
The critical path consists of the following:
	fifo read on port 'weight_in_V' [114]  (1.6 ns)
	'store' operation ('store_ln75', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:75) of variable 'trunc_ln708_1' on array 'weight_l2[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [125]  (1.16 ns)

 <State 14>: 2.08ns
The critical path consists of the following:
	'mul' operation ('tmp2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:56) [139]  (1.55 ns)
	'mul' operation of DSP[141] ('mul55', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:56) [141]  (0.535 ns)

 <State 15>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[141] ('mul55', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:56) [141]  (0.535 ns)

 <State 16>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[141] ('mul55', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:56) [141]  (0.535 ns)

 <State 17>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:77) with incoming values : ('add_ln77', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:77) [144]  (0.603 ns)

 <State 18>: 0.89ns
The critical path consists of the following:
	'phi' operation ('k', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:77) with incoming values : ('add_ln77', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:77) [144]  (0 ns)
	'add' operation ('add_ln77', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:77) [148]  (0.833 ns)
	blocking operation 0.057 ns on control path)

 <State 19>: 2.76ns
The critical path consists of the following:
	fifo read on port 'data_in_V' [152]  (1.6 ns)
	'store' operation ('store_ln79', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:79) of variable 'trunc_ln708_2' on array 'data_l2[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [163]  (1.16 ns)

 <State 20>: 2.33ns
The critical path consists of the following:
	'mul' operation ('mul151', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:58) [189]  (1.55 ns)
	'add' operation ('input_rows', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:56) [193]  (0.785 ns)

 <State 21>: 2.55ns
The critical path consists of the following:
	'phi' operation ('ko', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82) with incoming values : ('select_ln82_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82) [212]  (0 ns)
	'add' operation ('add_ln82_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82) [222]  (0.706 ns)
	'select' operation ('select_ln82_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82) [223]  (0.293 ns)
	'mul' operation ('mul_ln82_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82) [228]  (1.55 ns)

 <State 22>: 1.86ns
The critical path consists of the following:
	'phi' operation ('ki', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89) with incoming values : ('add_ln89', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89) [245]  (0 ns)
	'add' operation ('empty_45', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82) [254]  (0.705 ns)
	'getelementptr' operation ('bias_l2_0_addr_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82) [258]  (0 ns)
	'load' operation ('bias_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82) on array 'bias_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18 [259]  (1.16 ns)

 <State 23>: 1.55ns
The critical path consists of the following:
	'load' operation ('bias_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82) on array 'bias_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18 [259]  (1.16 ns)
	'mux' operation ('tmp_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82) [266]  (0.393 ns)

 <State 24>: 2ns
The critical path consists of the following:
	'phi' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90) with incoming values : ('select_ln90_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90) [271]  (0 ns)
	'add' operation ('add_ln90_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90) [282]  (0.705 ns)
	'select' operation ('select_ln90_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90) [283]  (0.303 ns)
	'mul' operation of DSP[290] ('mul_ln90', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90) [285]  (0.996 ns)

 <State 25>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[290] ('mul_ln90', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90) [285]  (0.996 ns)

 <State 26>: 1.36ns
The critical path consists of the following:
	'add' operation ('add_ln95_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:95) [289]  (0.715 ns)
	'add' operation of DSP[290] ('add_ln95', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:95) [290]  (0.645 ns)

 <State 27>: 1.8ns
The critical path consists of the following:
	'add' operation of DSP[290] ('add_ln95', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:95) [290]  (0.645 ns)
	'getelementptr' operation ('output_l1_3_addr', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:94) [295]  (0 ns)
	'store' operation ('store_ln95', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:95) of variable 'conv79', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82 on array 'output_l1_3' [307]  (1.16 ns)

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[320] ('add107_2_cast', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82) [320]  (0.535 ns)

 <State 30>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[320] ('add107_2_cast', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82) [320]  (0.535 ns)

 <State 31>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten105', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101) with incoming values : ('add_ln101', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101) [353]  (0.603 ns)

 <State 32>: 5.19ns
The critical path consists of the following:
	'phi' operation ('r', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101) with incoming values : ('select_ln101_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101) [354]  (0 ns)
	'add' operation ('add_ln101_17', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101) [364]  (0.705 ns)
	'select' operation ('select_ln101_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101) [365]  (0.303 ns)
	'mul' operation ('mul_ln101', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101) [368]  (1.55 ns)
	'add' operation ('add_ln101_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101) [369]  (0.735 ns)
	'add' operation ('add_ln118', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118) [404]  (0.735 ns)
	'getelementptr' operation ('weight_l2_0_addr_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117) [409]  (0 ns)
	'load' operation ('weight_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [410]  (1.16 ns)

 <State 33>: 1.55ns
The critical path consists of the following:
	'load' operation ('weight_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [410]  (1.16 ns)
	'mux' operation ('tmp_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117) [417]  (0.393 ns)

 <State 34>: 1.55ns
The critical path consists of the following:
	'load' operation ('weight_l2_0_load_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [438]  (1.16 ns)
	'mux' operation ('tmp_5', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117) [445]  (0.393 ns)

 <State 35>: 1.55ns
The critical path consists of the following:
	'load' operation ('weight_l2_0_load_4', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [466]  (1.16 ns)
	'mux' operation ('tmp_7', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117) [473]  (0.393 ns)

 <State 36>: 1.55ns
The critical path consists of the following:
	'load' operation ('weight_l2_0_load_6', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [494]  (1.16 ns)
	'mux' operation ('tmp_9', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117) [501]  (0.393 ns)

 <State 37>: 1.55ns
The critical path consists of the following:
	'load' operation ('weight_l2_0_load_8', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [522]  (1.16 ns)
	'mux' operation ('tmp_10', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117) [529]  (0.393 ns)

 <State 38>: 1.55ns
The critical path consists of the following:
	'load' operation ('weight_l2_0_load_10', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [550]  (1.16 ns)
	'mux' operation ('tmp_12', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117) [557]  (0.393 ns)

 <State 39>: 1.55ns
The critical path consists of the following:
	'load' operation ('weight_l2_0_load_12', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [578]  (1.16 ns)
	'mux' operation ('tmp_14', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117) [585]  (0.393 ns)

 <State 40>: 1.55ns
The critical path consists of the following:
	'load' operation ('weight_l2_0_load_14', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [606]  (1.16 ns)
	'mux' operation ('tmp_16', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117) [613]  (0.393 ns)

 <State 41>: 1.96ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten15', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124) with incoming values : ('select_ln124_4', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124) [633]  (0 ns)
	'icmp' operation ('icmp_ln124_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124) [653]  (0.676 ns)
	'select' operation ('select_ln122_5', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:122) [667]  (0.278 ns)
	'or' operation ('or_ln124', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124) [671]  (0 ns)
	'select' operation ('select_ln124', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124) [672]  (0.303 ns)
	'add' operation ('add_ln125', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125) [724]  (0.705 ns)

 <State 42>: 3.7ns
The critical path consists of the following:
	'phi' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124) with incoming values : ('select_ln124_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124) [634]  (0 ns)
	'select' operation ('select_ln122', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:122) [654]  (0.303 ns)
	'add' operation ('add_ln124', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124) [669]  (0.705 ns)
	'add' operation of DSP[679] ('p_mid19', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101) [674]  (1.7 ns)
	'mul' operation of DSP[679] ('p_mid111', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:62) [676]  (0.996 ns)

 <State 43>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[645] ('empty_51', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:62) [643]  (0.996 ns)

 <State 44>: 0.946ns
The critical path consists of the following:
	'mul' operation of DSP[639] ('mul135', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:62) [639]  (0 ns)
	'select' operation ('select_ln122_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:122) [661]  (0.301 ns)
	'add' operation of DSP[679] ('add_ln128_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128) [679]  (0.645 ns)

 <State 45>: 2.88ns
The critical path consists of the following:
	'add' operation of DSP[645] ('add_ln128', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128) [645]  (0.645 ns)
	'select' operation ('select_ln122_4', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:122) [664]  (0 ns)
	'select' operation ('select_ln124_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124) [680]  (0.301 ns)
	'add' operation ('add_ln124_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124) [681]  (0 ns)
	'add' operation ('add_ln131', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:131) [690]  (0.777 ns)
	'getelementptr' operation ('data_l2_0_addr_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:130) [695]  (0 ns)
	'load' operation ('data_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:130) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [696]  (1.16 ns)

 <State 46>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:130) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [696]  (1.16 ns)
	'mux' operation ('tmp_19', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:130) [703]  (0.393 ns)
	'store' operation ('store_ln129', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129) of variable 'tmp_19', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:130 on array 'data_l1[2][0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [712]  (1.16 ns)

 <State 47>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:146) with incoming values : ('add_ln140', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [759]  (0.603 ns)

 <State 48>: 1.47ns
The critical path consists of the following:
	'phi' operation ('i', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:146) with incoming values : ('add_ln140', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [759]  (0 ns)
	'add' operation ('add_ln146_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:146) [806]  (0.785 ns)
	'icmp' operation ('icmp_ln261_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261) [881]  (0.687 ns)

 <State 49>: 2.15ns
The critical path consists of the following:
	'load' operation ('data_l1_0_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:149) on array 'data_l1[0][0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [792]  (1.16 ns)
	'mul' operation of DSP[938] ('mul_ln194_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:194) [925]  (0.996 ns)

 <State 50>: 2.59ns
The critical path consists of the following:
	'add' operation ('add_ln148', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:148) [807]  (0.715 ns)
	'add' operation ('add_ln158', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:158) [813]  (0.715 ns)
	'getelementptr' operation ('output_l1_3_addr_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:158) [815]  (0 ns)
	'load' operation ('output_l1_3_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:158) on array 'output_l1_3' [816]  (1.16 ns)

 <State 51>: 2.46ns
The critical path consists of the following:
	'load' operation ('data_l1_2_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:149) on array 'data_l1[2][0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [804]  (1.16 ns)
	'select' operation ('select_ln148_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:148) [805]  (0.303 ns)
	'mul' operation of DSP[936] ('mul_ln182_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182) [921]  (0.996 ns)

 <State 52>: 2.46ns
The critical path consists of the following:
	'load' operation ('data_l1_3_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:149) on array 'data_l1[3][0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [811]  (1.16 ns)
	'select' operation ('select_ln148_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:148) [812]  (0.303 ns)
	'mul' operation of DSP[847] ('mul_ln176_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176) [845]  (0.996 ns)

 <State 53>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[835] ('mul_ln176', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176) [833]  (0.996 ns)

 <State 54>: 0.645ns
The critical path consists of the following:
	'add' operation of DSP[927] ('add_ln182', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182) [927]  (0.645 ns)

 <State 55>: 2.59ns
The critical path consists of the following:
	'add' operation ('add_ln261_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261) [849]  (0.715 ns)
	'add' operation ('add_ln269', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:269) [853]  (0.715 ns)
	'getelementptr' operation ('output_l1_3_addr_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:268) [855]  (0 ns)
	'store' operation ('store_ln269', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:269) of variable 'add_ln176', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176 on array 'output_l1_3' [856]  (1.16 ns)

 <State 56>: 0.705ns
The critical path consists of the following:
	'add' operation ('add_ln103', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103) [965]  (0.705 ns)

 <State 57>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[973] ('bound148') [973]  (0.535 ns)

 <State 58>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[973] ('bound148') [973]  (0.535 ns)

 <State 59>: 0.676ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln285', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:285) [974]  (0.676 ns)

 <State 60>: 2ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten143', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:284) with incoming values : ('select_ln284_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:284) [979]  (0 ns)
	'icmp' operation ('icmp_ln284', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:284) [989]  (0.71 ns)
	'select' operation ('select_ln283_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:283) [992]  (0.293 ns)
	'mul' operation of DSP[1010] ('mul_ln283', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:283) [994]  (0.996 ns)

 <State 61>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[1010] ('mul_ln283', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:283) [994]  (0.996 ns)

 <State 62>: 1.98ns
The critical path consists of the following:
	'phi' operation ('wh', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:285) with incoming values : ('add_ln285', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:285) [981]  (0 ns)
	'icmp' operation ('icmp_ln285_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:285) [998]  (0.676 ns)
	'select' operation ('select_ln283_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:283) [999]  (0.278 ns)
	'or' operation ('or_ln284', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:284) [1002]  (0 ns)
	'select' operation ('select_ln284', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:284) [1003]  (0.243 ns)
	'add' operation ('add_ln285', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:285) [1023]  (0.785 ns)

 <State 63>: 1.8ns
The critical path consists of the following:
	'add' operation of DSP[1010] ('add_ln286', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286) [1010]  (0.645 ns)
	'getelementptr' operation ('output_l1_0_addr_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286) [1012]  (0 ns)
	'load' operation ('output_l1_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286) on array 'output_l1_0' [1013]  (1.16 ns)

 <State 64>: 3.15ns
The critical path consists of the following:
	'load' operation ('output_l1_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286) on array 'output_l1_0' [1013]  (1.16 ns)
	'mux' operation ('__Repl2__', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286) [1020]  (0.393 ns)
	fifo write on port 'conv_out_V' [1022]  (1.6 ns)

 <State 65>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
