# Program 1: 
### Statement: Write a SV program for Memory Access & Writeback Stage

### Name of file:
MA.sv
WB.sv

### RTL Snapshot
Memory Access
![mem_acc](https://github.com/user-attachments/assets/730ff6bb-20d0-4758-b538-6882323c2589)


Write back 
![write_back](https://github.com/user-attachments/assets/e1f8a1ad-e06a-49fe-9494-2ecf5ae86d24)


# Program 2: 
### Statement: Write a SV program for Data memory

### Name of file:
Data_Mem.sv

### RTL Snapshot
![data_mem](https://github.com/user-attachments/assets/5fd5a1db-d860-4d1f-aa5c-bda539598845)


