
UART_Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000005dc  00000000  00000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000050  20000000  000005dc  00010000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000038  20000050  0000062c  00010050  2**2
                  ALLOC
  3 .stack        00000400  20000088  00000664  00010050  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00010050  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  00010078  2**0
                  CONTENTS, READONLY
  6 .debug_info   00006519  00000000  00000000  000100d3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000630  00000000  00000000  000165ec  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00000306  00000000  00000000  00016c1c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000000a8  00000000  00000000  00016f22  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000000d0  00000000  00000000  00016fca  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0000a316  00000000  00000000  0001709a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00000dc4  00000000  00000000  000213b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0004121f  00000000  00000000  00022174  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000184  00000000  00000000  00063394  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
   0:	20000488 	.word	0x20000488
   4:	000000f5 	.word	0x000000f5
   8:	000000ed 	.word	0x000000ed
   c:	000000ed 	.word	0x000000ed
	...
  2c:	000000ed 	.word	0x000000ed
	...
  38:	000000ed 	.word	0x000000ed
  3c:	000000ed 	.word	0x000000ed
  40:	000000ed 	.word	0x000000ed
  44:	000000ed 	.word	0x000000ed
  48:	000000ed 	.word	0x000000ed
  4c:	000000ed 	.word	0x000000ed
  50:	000000ed 	.word	0x000000ed
  54:	000000ed 	.word	0x000000ed
  58:	000000ed 	.word	0x000000ed
  5c:	00000000 	.word	0x00000000
  60:	000000ed 	.word	0x000000ed
  64:	000000ed 	.word	0x000000ed
  68:	0000023d 	.word	0x0000023d
	...
  74:	000000ed 	.word	0x000000ed
  78:	000000ed 	.word	0x000000ed
  7c:	000000ed 	.word	0x000000ed
	...
  88:	000000ed 	.word	0x000000ed

0000008c <__do_global_dtors_aux>:
  8c:	b510      	push	{r4, lr}
  8e:	4c06      	ldr	r4, [pc, #24]	; (a8 <__do_global_dtors_aux+0x1c>)
  90:	7823      	ldrb	r3, [r4, #0]
  92:	2b00      	cmp	r3, #0
  94:	d107      	bne.n	a6 <__do_global_dtors_aux+0x1a>
  96:	4b05      	ldr	r3, [pc, #20]	; (ac <__do_global_dtors_aux+0x20>)
  98:	2b00      	cmp	r3, #0
  9a:	d002      	beq.n	a2 <__do_global_dtors_aux+0x16>
  9c:	4804      	ldr	r0, [pc, #16]	; (b0 <__do_global_dtors_aux+0x24>)
  9e:	e000      	b.n	a2 <__do_global_dtors_aux+0x16>
  a0:	bf00      	nop
  a2:	2301      	movs	r3, #1
  a4:	7023      	strb	r3, [r4, #0]
  a6:	bd10      	pop	{r4, pc}
  a8:	20000050 	.word	0x20000050
  ac:	00000000 	.word	0x00000000
  b0:	000005dc 	.word	0x000005dc

000000b4 <frame_dummy>:
  b4:	b508      	push	{r3, lr}
  b6:	4b08      	ldr	r3, [pc, #32]	; (d8 <frame_dummy+0x24>)
  b8:	2b00      	cmp	r3, #0
  ba:	d003      	beq.n	c4 <frame_dummy+0x10>
  bc:	4807      	ldr	r0, [pc, #28]	; (dc <frame_dummy+0x28>)
  be:	4908      	ldr	r1, [pc, #32]	; (e0 <frame_dummy+0x2c>)
  c0:	e000      	b.n	c4 <frame_dummy+0x10>
  c2:	bf00      	nop
  c4:	4807      	ldr	r0, [pc, #28]	; (e4 <frame_dummy+0x30>)
  c6:	6803      	ldr	r3, [r0, #0]
  c8:	2b00      	cmp	r3, #0
  ca:	d100      	bne.n	ce <frame_dummy+0x1a>
  cc:	bd08      	pop	{r3, pc}
  ce:	4b06      	ldr	r3, [pc, #24]	; (e8 <frame_dummy+0x34>)
  d0:	2b00      	cmp	r3, #0
  d2:	d0fb      	beq.n	cc <frame_dummy+0x18>
  d4:	4798      	blx	r3
  d6:	e7f9      	b.n	cc <frame_dummy+0x18>
  d8:	00000000 	.word	0x00000000
  dc:	000005dc 	.word	0x000005dc
  e0:	20000054 	.word	0x20000054
  e4:	000005dc 	.word	0x000005dc
  e8:	00000000 	.word	0x00000000

000000ec <Dummy_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
        while (1) {
			asm("bx %0"::"r"(0x00));
  ec:	2300      	movs	r3, #0
  ee:	4718      	bx	r3
        }
  f0:	e7fc      	b.n	ec <Dummy_Handler>
	...

000000f4 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  f4:	481c      	ldr	r0, [pc, #112]	; (168 <Reset_Handler+0x74>)
  f6:	491d      	ldr	r1, [pc, #116]	; (16c <Reset_Handler+0x78>)
  f8:	b510      	push	{r4, lr}
  fa:	2300      	movs	r3, #0

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
  fc:	4288      	cmp	r0, r1
  fe:	d101      	bne.n	104 <Reset_Handler+0x10>
 100:	4b1b      	ldr	r3, [pc, #108]	; (170 <Reset_Handler+0x7c>)
 102:	e007      	b.n	114 <Reset_Handler+0x20>
                for (; pDest < &_erelocate;) {
 104:	4c1b      	ldr	r4, [pc, #108]	; (174 <Reset_Handler+0x80>)
 106:	18ca      	adds	r2, r1, r3
 108:	42a2      	cmp	r2, r4
 10a:	d2f9      	bcs.n	100 <Reset_Handler+0xc>
                        *pDest++ = *pSrc++;
 10c:	58c4      	ldr	r4, [r0, r3]
 10e:	3304      	adds	r3, #4
 110:	6014      	str	r4, [r2, #0]
 112:	e7f7      	b.n	104 <Reset_Handler+0x10>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
 114:	4a18      	ldr	r2, [pc, #96]	; (178 <Reset_Handler+0x84>)
 116:	4293      	cmp	r3, r2
 118:	d202      	bcs.n	120 <Reset_Handler+0x2c>
                *pDest++ = 0;
 11a:	2200      	movs	r2, #0
 11c:	c304      	stmia	r3!, {r2}
 11e:	e7f9      	b.n	114 <Reset_Handler+0x20>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
 120:	21ff      	movs	r1, #255	; 0xff

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
 122:	2002      	movs	r0, #2
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
 124:	4b15      	ldr	r3, [pc, #84]	; (17c <Reset_Handler+0x88>)
 126:	4a16      	ldr	r2, [pc, #88]	; (180 <Reset_Handler+0x8c>)
 128:	438b      	bics	r3, r1
 12a:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
 12c:	2230      	movs	r2, #48	; 0x30
        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
 12e:	4b15      	ldr	r3, [pc, #84]	; (184 <Reset_Handler+0x90>)
 130:	6258      	str	r0, [r3, #36]	; 0x24
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
 132:	4b15      	ldr	r3, [pc, #84]	; (188 <Reset_Handler+0x94>)
 134:	7b99      	ldrb	r1, [r3, #14]
 136:	4391      	bics	r1, r2
 138:	3a10      	subs	r2, #16
 13a:	4311      	orrs	r1, r2
 13c:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
 13e:	7b99      	ldrb	r1, [r3, #14]
 140:	3a14      	subs	r2, #20
 142:	4391      	bics	r1, r2
 144:	3a04      	subs	r2, #4
 146:	4311      	orrs	r1, r2
 148:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
 14a:	2103      	movs	r1, #3
 14c:	7b9a      	ldrb	r2, [r3, #14]
 14e:	438a      	bics	r2, r1
 150:	4302      	orrs	r2, r0
 152:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
 154:	4a0d      	ldr	r2, [pc, #52]	; (18c <Reset_Handler+0x98>)
 156:	317d      	adds	r1, #125	; 0x7d
 158:	6853      	ldr	r3, [r2, #4]
 15a:	430b      	orrs	r3, r1
 15c:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
 15e:	4b0c      	ldr	r3, [pc, #48]	; (190 <Reset_Handler+0x9c>)
 160:	4798      	blx	r3

        /* Branch to main function */
        main();
 162:	4b0c      	ldr	r3, [pc, #48]	; (194 <Reset_Handler+0xa0>)
 164:	4798      	blx	r3

        /* Infinite loop */
        while (1);
 166:	e7fe      	b.n	166 <Reset_Handler+0x72>
 168:	000005dc 	.word	0x000005dc
 16c:	20000000 	.word	0x20000000
 170:	20000050 	.word	0x20000050
 174:	20000050 	.word	0x20000050
 178:	20000088 	.word	0x20000088
 17c:	00000000 	.word	0x00000000
 180:	e000ed00 	.word	0xe000ed00
 184:	410070fc 	.word	0x410070fc
 188:	41004800 	.word	0x41004800
 18c:	41004000 	.word	0x41004000
 190:	00000571 	.word	0x00000571
 194:	000003a1 	.word	0x000003a1

00000198 <nvm_get_config>:
	
	/*get a pointer to the module hardware instance.*/
	Nvmctrl *const nvm_module = NVMCTRL;
	
	/* Initialize the internal device struct */
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
 198:	2108      	movs	r1, #8
 19a:	4a06      	ldr	r2, [pc, #24]	; (1b4 <nvm_get_config+0x1c>)
 19c:	4806      	ldr	r0, [pc, #24]	; (1b8 <nvm_get_config+0x20>)
 19e:	6893      	ldr	r3, [r2, #8]
 1a0:	035b      	lsls	r3, r3, #13
 1a2:	0f5b      	lsrs	r3, r3, #29
 1a4:	4099      	lsls	r1, r3
 1a6:	8001      	strh	r1, [r0, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
 1a8:	6893      	ldr	r3, [r2, #8]
 1aa:	8043      	strh	r3, [r0, #2]

	/* If the security bit is set, the auxiliary space cannot be written */
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
 1ac:	8b13      	ldrh	r3, [r2, #24]
		return STATUS_FAIL;
 1ae:	2001      	movs	r0, #1
	}
};
 1b0:	4770      	bx	lr
 1b2:	46c0      	nop			; (mov r8, r8)
 1b4:	41004000 	.word	0x41004000
 1b8:	2000006c 	.word	0x2000006c

000001bc <UART_sercom_init>:
    */
    uint16_t pad = pinmux >> 16;    // get pad (port+pin)
    uint8_t port = pad >> 5;        // get port
    uint8_t pin  = pad & 0x1F;      // get number of pin - no port information anymore
    
    PORT->Group[port].PINCFG[pin].bit.PMUXEN =1;
 1bc:	4a18      	ldr	r2, [pc, #96]	; (220 <UART_sercom_init+0x64>)
    PORT->Group[port].PMUX[pin/2].reg |=  ( (uint8_t)( (pinmux&0xFFFF) <<(4*(pin&1)) ) ); 
}

/*init USART module on SERCOM1*/
void UART_sercom_init()
{
 1be:	b530      	push	{r4, r5, lr}
    */
    uint16_t pad = pinmux >> 16;    // get pad (port+pin)
    uint8_t port = pad >> 5;        // get port
    uint8_t pin  = pad & 0x1F;      // get number of pin - no port information anymore
    
    PORT->Group[port].PINCFG[pin].bit.PMUXEN =1;
 1c0:	1c11      	adds	r1, r2, #0
 1c2:	2501      	movs	r5, #1
 1c4:	3159      	adds	r1, #89	; 0x59
 1c6:	780b      	ldrb	r3, [r1, #0]
    
    /* each pinmux register is for two pins! with pin/2 you can get the index of the needed pinmux register
       the p mux resiter is 8Bit   (7:4 odd pin; 3:0 evan bit)  */
    // reset pinmux values.                             VV shift if pin is odd (if evan:  (4*(pin & 1))==0  )
    PORT->Group[port].PMUX[pin/2].reg &= ~( 0xF << (4*(pin & 1)) );
 1c8:	240f      	movs	r4, #15
    */
    uint16_t pad = pinmux >> 16;    // get pad (port+pin)
    uint8_t port = pad >> 5;        // get port
    uint8_t pin  = pad & 0x1F;      // get number of pin - no port information anymore
    
    PORT->Group[port].PINCFG[pin].bit.PMUXEN =1;
 1ca:	432b      	orrs	r3, r5
 1cc:	700b      	strb	r3, [r1, #0]
    
    /* each pinmux register is for two pins! with pin/2 you can get the index of the needed pinmux register
       the p mux resiter is 8Bit   (7:4 odd pin; 3:0 evan bit)  */
    // reset pinmux values.                             VV shift if pin is odd (if evan:  (4*(pin & 1))==0  )
    PORT->Group[port].PMUX[pin/2].reg &= ~( 0xF << (4*(pin & 1)) );
 1ce:	1c13      	adds	r3, r2, #0
                    //          
    // set new values
    PORT->Group[port].PMUX[pin/2].reg |=  ( (uint8_t)( (pinmux&0xFFFF) <<(4*(pin&1)) ) ); 
 1d0:	2120      	movs	r1, #32
    PORT->Group[port].PINCFG[pin].bit.PMUXEN =1;
    
    /* each pinmux register is for two pins! with pin/2 you can get the index of the needed pinmux register
       the p mux resiter is 8Bit   (7:4 odd pin; 3:0 evan bit)  */
    // reset pinmux values.                             VV shift if pin is odd (if evan:  (4*(pin & 1))==0  )
    PORT->Group[port].PMUX[pin/2].reg &= ~( 0xF << (4*(pin & 1)) );
 1d2:	333c      	adds	r3, #60	; 0x3c
 1d4:	7818      	ldrb	r0, [r3, #0]
    */
    uint16_t pad = pinmux >> 16;    // get pad (port+pin)
    uint8_t port = pad >> 5;        // get port
    uint8_t pin  = pad & 0x1F;      // get number of pin - no port information anymore
    
    PORT->Group[port].PINCFG[pin].bit.PMUXEN =1;
 1d6:	3258      	adds	r2, #88	; 0x58
    
    /* each pinmux register is for two pins! with pin/2 you can get the index of the needed pinmux register
       the p mux resiter is 8Bit   (7:4 odd pin; 3:0 evan bit)  */
    // reset pinmux values.                             VV shift if pin is odd (if evan:  (4*(pin & 1))==0  )
    PORT->Group[port].PMUX[pin/2].reg &= ~( 0xF << (4*(pin & 1)) );
 1d8:	4020      	ands	r0, r4
 1da:	7018      	strb	r0, [r3, #0]
                    //          
    // set new values
    PORT->Group[port].PMUX[pin/2].reg |=  ( (uint8_t)( (pinmux&0xFFFF) <<(4*(pin&1)) ) ); 
 1dc:	7818      	ldrb	r0, [r3, #0]
 1de:	4308      	orrs	r0, r1
 1e0:	7018      	strb	r0, [r3, #0]
 1e2:	2002      	movs	r0, #2
    */
    uint16_t pad = pinmux >> 16;    // get pad (port+pin)
    uint8_t port = pad >> 5;        // get port
    uint8_t pin  = pad & 0x1F;      // get number of pin - no port information anymore
    
    PORT->Group[port].PINCFG[pin].bit.PMUXEN =1;
 1e4:	7811      	ldrb	r1, [r2, #0]
 1e6:	4329      	orrs	r1, r5
 1e8:	7011      	strb	r1, [r2, #0]
    
    /* each pinmux register is for two pins! with pin/2 you can get the index of the needed pinmux register
       the p mux resiter is 8Bit   (7:4 odd pin; 3:0 evan bit)  */
    // reset pinmux values.                             VV shift if pin is odd (if evan:  (4*(pin & 1))==0  )
    PORT->Group[port].PMUX[pin/2].reg &= ~( 0xF << (4*(pin & 1)) );
 1ea:	781a      	ldrb	r2, [r3, #0]
 1ec:	43a2      	bics	r2, r4
 1ee:	701a      	strb	r2, [r3, #0]
                    //          
    // set new values
    PORT->Group[port].PMUX[pin/2].reg |=  ( (uint8_t)( (pinmux&0xFFFF) <<(4*(pin&1)) ) ); 
 1f0:	7819      	ldrb	r1, [r3, #0]
	//Pmux eve = n/1, odd = (n-1)/2
	pin_set_peripheral_function(PINMUX_PA25C_SERCOM1_PAD3); // SAMD09 TX
	pin_set_peripheral_function(PINMUX_PA24C_SERCOM1_PAD2); // SAMD09 RX
	
	//apbcmak
	PM->APBCMASK.reg |= PM_APBCMASK_SERCOM1;
 1f2:	4a0c      	ldr	r2, [pc, #48]	; (224 <UART_sercom_init+0x68>)
       the p mux resiter is 8Bit   (7:4 odd pin; 3:0 evan bit)  */
    // reset pinmux values.                             VV shift if pin is odd (if evan:  (4*(pin & 1))==0  )
    PORT->Group[port].PMUX[pin/2].reg &= ~( 0xF << (4*(pin & 1)) );
                    //          
    // set new values
    PORT->Group[port].PMUX[pin/2].reg |=  ( (uint8_t)( (pinmux&0xFFFF) <<(4*(pin&1)) ) ); 
 1f4:	4301      	orrs	r1, r0
 1f6:	7019      	strb	r1, [r3, #0]
	//Pmux eve = n/1, odd = (n-1)/2
	pin_set_peripheral_function(PINMUX_PA25C_SERCOM1_PAD3); // SAMD09 TX
	pin_set_peripheral_function(PINMUX_PA24C_SERCOM1_PAD2); // SAMD09 RX
	
	//apbcmak
	PM->APBCMASK.reg |= PM_APBCMASK_SERCOM1;
 1f8:	2108      	movs	r1, #8
 1fa:	6a13      	ldr	r3, [r2, #32]
 1fc:	430b      	orrs	r3, r1
 1fe:	6213      	str	r3, [r2, #32]
	
	//gclk config
	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID(SERCOM1_GCLK_ID_CORE) | GCLK_CLKCTRL_GEN(0) | GCLK_CLKCTRL_CLKEN;
 200:	4a09      	ldr	r2, [pc, #36]	; (228 <UART_sercom_init+0x6c>)
 202:	4b0a      	ldr	r3, [pc, #40]	; (22c <UART_sercom_init+0x70>)
 204:	805a      	strh	r2, [r3, #2]
	
	//Config SERCOM1 module for UART
	SERCOM1->USART.CTRLA.reg = SERCOM_USART_CTRLA_MODE_USART_INT_CLK | SERCOM_USART_CTRLA_DORD | SERCOM_USART_CTRLA_RXPO(0x3) | SERCOM_USART_CTRLA_TXPO(0x1);
 206:	4b0a      	ldr	r3, [pc, #40]	; (230 <UART_sercom_init+0x74>)
 208:	4a0a      	ldr	r2, [pc, #40]	; (234 <UART_sercom_init+0x78>)
 20a:	601a      	str	r2, [r3, #0]
	
	SERCOM1->USART.CTRLB.reg = SERCOM_USART_CTRLB_RXEN | SERCOM_USART_CTRLB_TXEN | SERCOM_USART_CTRLB_CHSIZE(0);
 20c:	22c0      	movs	r2, #192	; 0xc0
 20e:	0292      	lsls	r2, r2, #10
 210:	605a      	str	r2, [r3, #4]
	
	/*configure baud rate at 115200*/
	SERCOM1->USART.BAUD.reg = BAUD_VAL;
 212:	4a09      	ldr	r2, [pc, #36]	; (238 <UART_sercom_init+0x7c>)
 214:	819a      	strh	r2, [r3, #12]
	
	SERCOM1->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
 216:	681a      	ldr	r2, [r3, #0]
 218:	4302      	orrs	r2, r0
 21a:	601a      	str	r2, [r3, #0]
	
}
 21c:	bd30      	pop	{r4, r5, pc}
 21e:	46c0      	nop			; (mov r8, r8)
 220:	41004400 	.word	0x41004400
 224:	40000400 	.word	0x40000400
 228:	0000400f 	.word	0x0000400f
 22c:	40000c00 	.word	0x40000c00
 230:	42000c00 	.word	0x42000c00
 234:	40310004 	.word	0x40310004
 238:	ffffc504 	.word	0xffffc504

0000023c <SERCOM1_Handler>:
#if 1
/* interrupt handler for Sercom1 USART used with simplewrite.*/
void SERCOM1_Handler()  // SERCOM1 ISR
{
	uint8_t buffer;
	buffer  = SERCOM1->USART.DATA.reg;
 23c:	4b06      	ldr	r3, [pc, #24]	; (258 <SERCOM1_Handler+0x1c>)
 23e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 240:	b292      	uxth	r2, r2
	while(!(SERCOM1->USART.INTFLAG.reg & 1)); // wait UART module ready to receive data
 242:	7e19      	ldrb	r1, [r3, #24]
 244:	07c9      	lsls	r1, r1, #31
 246:	d5fc      	bpl.n	242 <SERCOM1_Handler+0x6>
	SERCOM1->USART.DATA.reg = buffer;               // just sent that byte aback
 248:	4903      	ldr	r1, [pc, #12]	; (258 <SERCOM1_Handler+0x1c>)
 24a:	b2d2      	uxtb	r2, r2
 24c:	850a      	strh	r2, [r1, #40]	; 0x28
	while(!(SERCOM1->USART.INTFLAG.reg & 2)); // wait until TX complete;
 24e:	7e1a      	ldrb	r2, [r3, #24]
 250:	0792      	lsls	r2, r2, #30
 252:	d5fc      	bpl.n	24e <SERCOM1_Handler+0x12>
}	
 254:	4770      	bx	lr
 256:	46c0      	nop			; (mov r8, r8)
 258:	42000c00 	.word	0x42000c00

0000025c <uart_write_byte>:
#endif

//this will be replaced with UART_sercom_simpleWrite function.
void uart_write_byte(uint8_t data)
{
	while(!BOOT_SERCOM->USART.INTFLAG.bit.DRE);
 25c:	4b03      	ldr	r3, [pc, #12]	; (26c <uart_write_byte+0x10>)
 25e:	7e1a      	ldrb	r2, [r3, #24]
 260:	07d2      	lsls	r2, r2, #31
 262:	d5fb      	bpl.n	25c <uart_write_byte>
	BOOT_SERCOM->USART.DATA.reg = (uint16_t)data;
 264:	b280      	uxth	r0, r0
 266:	8518      	strh	r0, [r3, #40]	; 0x28
	
}
 268:	4770      	bx	lr
 26a:	46c0      	nop			; (mov r8, r8)
 26c:	42000c00 	.word	0x42000c00

00000270 <UART_sercom_simpleWrite>:

#if 1
void UART_sercom_simpleWrite(Sercom *const sercom_module, uint8_t data)
{
	while(!(sercom_module->USART.INTFLAG.reg & 1)); //wait UART module ready to receive data
 270:	7e03      	ldrb	r3, [r0, #24]
 272:	07db      	lsls	r3, r3, #31
 274:	d5fc      	bpl.n	270 <UART_sercom_simpleWrite>
	sercom_module->USART.DATA.reg = data;
 276:	b289      	uxth	r1, r1
 278:	8501      	strh	r1, [r0, #40]	; 0x28
	while(!(sercom_module->USART.INTFLAG.reg & 2)); //wait until TX complete;
 27a:	7e03      	ldrb	r3, [r0, #24]
 27c:	079b      	lsls	r3, r3, #30
 27e:	d5fc      	bpl.n	27a <UART_sercom_simpleWrite+0xa>
}
 280:	4770      	bx	lr
	...

00000284 <uart_read_byte>:
#endif

//this will be replaced with UART_sercom_simpleRead function.
uint8_t uart_read_byte(void)
{
	while(!BOOT_SERCOM->USART.INTFLAG.bit.RXC);
 284:	4b03      	ldr	r3, [pc, #12]	; (294 <uart_read_byte+0x10>)
 286:	7e1a      	ldrb	r2, [r3, #24]
 288:	0752      	lsls	r2, r2, #29
 28a:	d5fb      	bpl.n	284 <uart_read_byte>
	return((uint8_t)(BOOT_SERCOM->USART.DATA.reg & 0x00FF));
 28c:	8d18      	ldrh	r0, [r3, #40]	; 0x28
 28e:	b2c0      	uxtb	r0, r0
}
 290:	4770      	bx	lr
 292:	46c0      	nop			; (mov r8, r8)
 294:	42000c00 	.word	0x42000c00

00000298 <nvm_erase_row>:
		return 0;
	}
#endif
	
	/* Check if the module is busy */
	while(!NVMCTRL->INTFLAG.bit.READY);
 298:	4b09      	ldr	r3, [pc, #36]	; (2c0 <nvm_erase_row+0x28>)
 29a:	7d1a      	ldrb	r2, [r3, #20]
 29c:	07d2      	lsls	r2, r2, #31
 29e:	d5fb      	bpl.n	298 <nvm_erase_row>
	
	/* Clear error flags */
	NVMCTRL->STATUS.reg &= ~NVMCTRL_STATUS_MASK;
 2a0:	8b19      	ldrh	r1, [r3, #24]
 2a2:	4a08      	ldr	r2, [pc, #32]	; (2c4 <nvm_erase_row+0x2c>)
 2a4:	400a      	ands	r2, r1
 2a6:	831a      	strh	r2, [r3, #24]
	
	while(!(NVMCTRL->INTFLAG.bit.READY));
 2a8:	7d19      	ldrb	r1, [r3, #20]
 2aa:	4a05      	ldr	r2, [pc, #20]	; (2c0 <nvm_erase_row+0x28>)
 2ac:	07c9      	lsls	r1, r1, #31
 2ae:	d5fb      	bpl.n	2a8 <nvm_erase_row+0x10>
	
	/* Set address and command */	
	NVMCTRL->ADDR.reg = (row_address / 2);
	NVMCTRL->CTRLA.reg = NVMCTRL_CTRLA_CMDEX_KEY | NVMCTRL_CTRLA_CMD_ER;
 2b0:	4905      	ldr	r1, [pc, #20]	; (2c8 <nvm_erase_row+0x30>)
	NVMCTRL->STATUS.reg &= ~NVMCTRL_STATUS_MASK;
	
	while(!(NVMCTRL->INTFLAG.bit.READY));
	
	/* Set address and command */	
	NVMCTRL->ADDR.reg = (row_address / 2);
 2b2:	0840      	lsrs	r0, r0, #1
 2b4:	61d0      	str	r0, [r2, #28]
	NVMCTRL->CTRLA.reg = NVMCTRL_CTRLA_CMDEX_KEY | NVMCTRL_CTRLA_CMD_ER;
 2b6:	8011      	strh	r1, [r2, #0]
	while(!(NVMCTRL->INTFLAG.bit.READY));
 2b8:	7d1a      	ldrb	r2, [r3, #20]
 2ba:	07d2      	lsls	r2, r2, #31
 2bc:	d5fc      	bpl.n	2b8 <nvm_erase_row+0x20>
	
	return 1;
}
 2be:	4770      	bx	lr
 2c0:	41004000 	.word	0x41004000
 2c4:	fffffee0 	.word	0xfffffee0
 2c8:	ffffa502 	.word	0xffffa502

000002cc <nvm_write_buffer>:


void nvm_write_buffer(uint32_t destination_address, const uint8_t *buffer, uint16_t length)
{
 2cc:	b5f0      	push	{r4, r5, r6, r7, lr}
		return 0;
	}
#endif

	/* Check if the module is busy */
	while(!NVMCTRL->INTFLAG.bit.READY);
 2ce:	4b1a      	ldr	r3, [pc, #104]	; (338 <nvm_write_buffer+0x6c>)
 2d0:	7d1c      	ldrb	r4, [r3, #20]
 2d2:	07e4      	lsls	r4, r4, #31
 2d4:	d5fb      	bpl.n	2ce <nvm_write_buffer+0x2>
	
	//set auto page writes
	NVMCTRL->CTRLB.bit.MANW = 0;
 2d6:	2580      	movs	r5, #128	; 0x80
 2d8:	685c      	ldr	r4, [r3, #4]
 2da:	43ac      	bics	r4, r5
 2dc:	605c      	str	r4, [r3, #4]

	/* Erase the page buffer before buffering new data */
	NVMCTRL->CTRLA.reg = NVMCTRL_CTRLA_CMD_PBC | NVMCTRL_CTRLA_CMDEX_KEY;
 2de:	4c17      	ldr	r4, [pc, #92]	; (33c <nvm_write_buffer+0x70>)
 2e0:	801c      	strh	r4, [r3, #0]

	/* Check if the module is busy */
	while(!NVMCTRL->INTFLAG.bit.READY);
 2e2:	7d1c      	ldrb	r4, [r3, #20]
 2e4:	4d14      	ldr	r5, [pc, #80]	; (338 <nvm_write_buffer+0x6c>)
 2e6:	07e4      	lsls	r4, r4, #31
 2e8:	d5fb      	bpl.n	2e2 <nvm_write_buffer+0x16>

	/* Clear error flags */
	NVMCTRL->STATUS.reg &= ~NVMCTRL_STATUS_MASK;
 2ea:	8b2e      	ldrh	r6, [r5, #24]
 2ec:	4c14      	ldr	r4, [pc, #80]	; (340 <nvm_write_buffer+0x74>)

	uint32_t nvm_address = destination_address / 2;
 2ee:	0840      	lsrs	r0, r0, #1

	/* Check if the module is busy */
	while(!NVMCTRL->INTFLAG.bit.READY);

	/* Clear error flags */
	NVMCTRL->STATUS.reg &= ~NVMCTRL_STATUS_MASK;
 2f0:	4034      	ands	r4, r6
 2f2:	832c      	strh	r4, [r5, #24]

	uint32_t nvm_address = destination_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t k = 0; k < length; k += 2) 
 2f4:	2400      	movs	r4, #0
 2f6:	0040      	lsls	r0, r0, #1
 2f8:	b2a5      	uxth	r5, r4
 2fa:	4295      	cmp	r5, r2
 2fc:	d210      	bcs.n	320 <nvm_write_buffer+0x54>
	{
		uint16_t data;
		
		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[k];
 2fe:	b2a5      	uxth	r5, r4
		
		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (k < (length - 1)) {
 300:	1e57      	subs	r7, r2, #1
	for (uint16_t k = 0; k < length; k += 2) 
	{
		uint16_t data;
		
		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[k];
 302:	5d4e      	ldrb	r6, [r1, r5]
		
		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (k < (length - 1)) {
 304:	42bd      	cmp	r5, r7
 306:	db01      	blt.n	30c <nvm_write_buffer+0x40>
	for (uint16_t k = 0; k < length; k += 2) 
	{
		uint16_t data;
		
		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[k];
 308:	b2b5      	uxth	r5, r6
 30a:	e003      	b.n	314 <nvm_write_buffer+0x48>
		
		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (k < (length - 1)) {
			data |= (buffer[k + 1] << 8);
 30c:	194d      	adds	r5, r1, r5
 30e:	786d      	ldrb	r5, [r5, #1]
 310:	022d      	lsls	r5, r5, #8
 312:	4335      	orrs	r5, r6
 314:	1826      	adds	r6, r4, r0
		}
		/* Store next 16-bit chunk to the NVM memory space */
		NVM_MEMORY[nvm_address++] = data;
 316:	8035      	strh	r5, [r6, #0]
		NVMCTRL->CTRLA.reg = NVMCTRL_CTRLA_CMDEX_KEY | NVMCTRL_CTRLA_CMD_WP;
 318:	4d0a      	ldr	r5, [pc, #40]	; (344 <nvm_write_buffer+0x78>)
 31a:	3402      	adds	r4, #2
 31c:	801d      	strh	r5, [r3, #0]
 31e:	e7eb      	b.n	2f8 <nvm_write_buffer+0x2c>
	}
	
	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == 0) && (length < NVMCTRL_PAGE_SIZE)) {
 320:	4909      	ldr	r1, [pc, #36]	; (348 <nvm_write_buffer+0x7c>)
 322:	7909      	ldrb	r1, [r1, #4]
 324:	2900      	cmp	r1, #0
 326:	d103      	bne.n	330 <nvm_write_buffer+0x64>
 328:	2a3f      	cmp	r2, #63	; 0x3f
 32a:	d801      	bhi.n	330 <nvm_write_buffer+0x64>
		NVMCTRL->CTRLA.reg = NVMCTRL_CTRLA_CMDEX_KEY | NVMCTRL_CTRLA_CMD_WP;
 32c:	4a05      	ldr	r2, [pc, #20]	; (344 <nvm_write_buffer+0x78>)
 32e:	801a      	strh	r2, [r3, #0]
	}
	
	while(!NVMCTRL->INTFLAG.bit.READY);
 330:	7d1a      	ldrb	r2, [r3, #20]
 332:	07d2      	lsls	r2, r2, #31
 334:	d5fc      	bpl.n	330 <nvm_write_buffer+0x64>
}
 336:	bdf0      	pop	{r4, r5, r6, r7, pc}
 338:	41004000 	.word	0x41004000
 33c:	ffffa544 	.word	0xffffa544
 340:	fffffee0 	.word	0xfffffee0
 344:	ffffa504 	.word	0xffffa504
 348:	2000006c 	.word	0x2000006c

0000034c <set_flash_ptr>:
    }
}

void set_flash_ptr()
{
	if(data_8 == 'm'){
 34c:	4b08      	ldr	r3, [pc, #32]	; (370 <set_flash_ptr+0x24>)
 34e:	4a09      	ldr	r2, [pc, #36]	; (374 <set_flash_ptr+0x28>)
 350:	7819      	ldrb	r1, [r3, #0]
 352:	4b09      	ldr	r3, [pc, #36]	; (378 <set_flash_ptr+0x2c>)
 354:	296d      	cmp	r1, #109	; 0x6d
 356:	d104      	bne.n	362 <set_flash_ptr+0x16>
		//set values, for flash pointer.
		flash_ptr = APP_START;//-4;
 358:	2180      	movs	r1, #128	; 0x80
 35a:	0109      	lsls	r1, r1, #4
 35c:	6019      	str	r1, [r3, #0]
		app_start_address = *flash_ptr;
 35e:	680b      	ldr	r3, [r1, #0]
 360:	e003      	b.n	36a <set_flash_ptr+0x1e>
	}
	else{
		flash_ptr++;
 362:	6819      	ldr	r1, [r3, #0]
 364:	1d08      	adds	r0, r1, #4
 366:	6018      	str	r0, [r3, #0]
		app_start_address = *flash_ptr;
 368:	684b      	ldr	r3, [r1, #4]
 36a:	6013      	str	r3, [r2, #0]
	}
	
}
 36c:	4770      	bx	lr
 36e:	46c0      	nop			; (mov r8, r8)
 370:	2000004e 	.word	0x2000004e
 374:	20000080 	.word	0x20000080
 378:	2000007c 	.word	0x2000007c

0000037c <info>:

void info()
{
 37c:	b510      	push	{r4, lr}
 37e:	2400      	movs	r4, #0
	uint8_t i;
	
	for(i = 0;i<=78-1;i++)
	{
		UART_sercom_simpleWrite(SERCOM1,aVER[i]);	
 380:	4b04      	ldr	r3, [pc, #16]	; (394 <info+0x18>)
 382:	4805      	ldr	r0, [pc, #20]	; (398 <info+0x1c>)
 384:	5ce1      	ldrb	r1, [r4, r3]
 386:	4b05      	ldr	r3, [pc, #20]	; (39c <info+0x20>)
 388:	3401      	adds	r4, #1
 38a:	4798      	blx	r3

void info()
{
	uint8_t i;
	
	for(i = 0;i<=78-1;i++)
 38c:	2c4e      	cmp	r4, #78	; 0x4e
 38e:	d1f7      	bne.n	380 <info+0x4>
	{
		UART_sercom_simpleWrite(SERCOM1,aVER[i]);	
	}
}
 390:	bd10      	pop	{r4, pc}
 392:	46c0      	nop			; (mov r8, r8)
 394:	20000000 	.word	0x20000000
 398:	42000c00 	.word	0x42000c00
 39c:	00000271 	.word	0x00000271

000003a0 <main>:
	while(!NVMCTRL->INTFLAG.bit.READY);
}

int main(void)
{ 
	PORT->Group[BOOT_PORT].PINCFG[BOOT_PIN].reg = PORT_PINCFG_INEN | PORT_PINCFG_PULLEN;
 3a0:	2106      	movs	r1, #6
	
	while(!NVMCTRL->INTFLAG.bit.READY);
}

int main(void)
{ 
 3a2:	b5f0      	push	{r4, r5, r6, r7, lr}
	PORT->Group[BOOT_PORT].PINCFG[BOOT_PIN].reg = PORT_PINCFG_INEN | PORT_PINCFG_PULLEN;
 3a4:	4a5a      	ldr	r2, [pc, #360]	; (510 <STACK_SIZE+0x110>)
 3a6:	4b5b      	ldr	r3, [pc, #364]	; (514 <STACK_SIZE+0x114>)
 3a8:	7011      	strb	r1, [r2, #0]
	if ((PORT->Group[BOOT_PORT].IN.reg & (1u << BOOT_PIN)))
 3aa:	6a1a      	ldr	r2, [r3, #32]
	
	while(!NVMCTRL->INTFLAG.bit.READY);
}

int main(void)
{ 
 3ac:	b085      	sub	sp, #20
 3ae:	af00      	add	r7, sp, #0
	PORT->Group[BOOT_PORT].PINCFG[BOOT_PIN].reg = PORT_PINCFG_INEN | PORT_PINCFG_PULLEN;
	if ((PORT->Group[BOOT_PORT].IN.reg & (1u << BOOT_PIN)))
 3b0:	0412      	lsls	r2, r2, #16
 3b2:	d50d      	bpl.n	3d0 <main+0x30>
	{
		/*Get the entry point for our new app*/
		app_start_address = *(uint32_t *)(APP_START + 4);
		
		/* Rebase the Stack Pointer */
		__set_MSP(*(uint32_t *) APP_START + 4);
 3b4:	2080      	movs	r0, #128	; 0x80
{ 
	PORT->Group[BOOT_PORT].PINCFG[BOOT_PIN].reg = PORT_PINCFG_INEN | PORT_PINCFG_PULLEN;
	if ((PORT->Group[BOOT_PORT].IN.reg & (1u << BOOT_PIN)))
	{
		/*Get the entry point for our new app*/
		app_start_address = *(uint32_t *)(APP_START + 4);
 3b6:	4a58      	ldr	r2, [pc, #352]	; (518 <STACK_SIZE+0x118>)
 3b8:	4958      	ldr	r1, [pc, #352]	; (51c <STACK_SIZE+0x11c>)
 3ba:	6812      	ldr	r2, [r2, #0]
		
		/* Rebase the Stack Pointer */
		__set_MSP(*(uint32_t *) APP_START + 4);
 3bc:	0100      	lsls	r0, r0, #4
{ 
	PORT->Group[BOOT_PORT].PINCFG[BOOT_PIN].reg = PORT_PINCFG_INEN | PORT_PINCFG_PULLEN;
	if ((PORT->Group[BOOT_PORT].IN.reg & (1u << BOOT_PIN)))
	{
		/*Get the entry point for our new app*/
		app_start_address = *(uint32_t *)(APP_START + 4);
 3be:	600a      	str	r2, [r1, #0]
		
		/* Rebase the Stack Pointer */
		__set_MSP(*(uint32_t *) APP_START + 4);
 3c0:	6802      	ldr	r2, [r0, #0]
 3c2:	3204      	adds	r2, #4

    \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 3c4:	f382 8808 	msr	MSP, r2

		/* Rebase the vector table base address */
		SCB->VTOR = ((uint32_t) APP_START & SCB_VTOR_TBLOFF_Msk);
 3c8:	4a55      	ldr	r2, [pc, #340]	; (520 <STACK_SIZE+0x120>)
 3ca:	6090      	str	r0, [r2, #8]

		/* Jump to application Reset Handler in the application */
		asm("bx %0"::"r"(app_start_address));
 3cc:	680a      	ldr	r2, [r1, #0]
 3ce:	4710      	bx	r2
	}
	/*set PA14 LED to output and turn on, now we know we are in bootloader mode.*/
	REG_PORT_DIR0 |= (1 << 14);
 3d0:	2180      	movs	r1, #128	; 0x80
 3d2:	681a      	ldr	r2, [r3, #0]
 3d4:	01c9      	lsls	r1, r1, #7
 3d6:	430a      	orrs	r2, r1
 3d8:	601a      	str	r2, [r3, #0]
	REG_PORT_OUT0 |= (1<<14);
 3da:	4a52      	ldr	r2, [pc, #328]	; (524 <STACK_SIZE+0x124>)
 3dc:	6813      	ldr	r3, [r2, #0]
 3de:	430b      	orrs	r3, r1
 3e0:	6013      	str	r3, [r2, #0]
	
	/* Make CPU to run at 8MHz by clearing prescalar bits */ 
    SYSCTRL->OSC8M.bit.PRESC = 0;
 3e2:	4a51      	ldr	r2, [pc, #324]	; (528 <STACK_SIZE+0x128>)
 3e4:	4b51      	ldr	r3, [pc, #324]	; (52c <STACK_SIZE+0x12c>)
 3e6:	6a11      	ldr	r1, [r2, #32]
 3e8:	400b      	ands	r3, r1
	NVMCTRL->CTRLB.bit.CACHEDIS = 1;
 3ea:	2180      	movs	r1, #128	; 0x80
	/*set PA14 LED to output and turn on, now we know we are in bootloader mode.*/
	REG_PORT_DIR0 |= (1 << 14);
	REG_PORT_OUT0 |= (1<<14);
	
	/* Make CPU to run at 8MHz by clearing prescalar bits */ 
    SYSCTRL->OSC8M.bit.PRESC = 0;
 3ec:	6213      	str	r3, [r2, #32]
	NVMCTRL->CTRLB.bit.CACHEDIS = 1;
 3ee:	4a50      	ldr	r2, [pc, #320]	; (530 <STACK_SIZE+0x130>)
 3f0:	02c9      	lsls	r1, r1, #11
 3f2:	6853      	ldr	r3, [r2, #4]
 3f4:	430b      	orrs	r3, r1
 3f6:	6053      	str	r3, [r2, #4]
	
	/*get NVM configureation*/
	nvm_get_config();
 3f8:	4b4e      	ldr	r3, [pc, #312]	; (534 <STACK_SIZE+0x134>)
 3fa:	4798      	blx	r3
	/* Config Usart */
	UART_sercom_init();
 3fc:	4b4e      	ldr	r3, [pc, #312]	; (538 <STACK_SIZE+0x138>)
 3fe:	4798      	blx	r3
	
	/* Flash page size is 64 bytes */
	#define PAGE_SIZE	_nvm_dev.page_size	//used to read and write to flash.
	uint8_t page_buffer[PAGE_SIZE];
 400:	466a      	mov	r2, sp
 402:	4b4e      	ldr	r3, [pc, #312]	; (53c <STACK_SIZE+0x13c>)
 404:	881c      	ldrh	r4, [r3, #0]
 406:	1de3      	adds	r3, r4, #7
 408:	08db      	lsrs	r3, r3, #3
 40a:	00db      	lsls	r3, r3, #3
 40c:	1ad3      	subs	r3, r2, r3
 40e:	469d      	mov	sp, r3
 410:	60bb      	str	r3, [r7, #8]
	

    while (1) 
    {
        data_8 = uart_read_byte();
 412:	4d4b      	ldr	r5, [pc, #300]	; (540 <STACK_SIZE+0x140>)
 414:	47a8      	blx	r5
 416:	4b4b      	ldr	r3, [pc, #300]	; (544 <STACK_SIZE+0x144>)
 418:	60fd      	str	r5, [r7, #12]
 41a:	7018      	strb	r0, [r3, #0]
		//data_8 = UART_sercom_simpleRead(SERCOM1);
		if (data_8 == '#')
 41c:	2823      	cmp	r0, #35	; 0x23
 41e:	d105      	bne.n	42c <STACK_SIZE+0x2c>
		{
			uart_write_byte('s');
 420:	3050      	adds	r0, #80	; 0x50
 422:	4d49      	ldr	r5, [pc, #292]	; (548 <STACK_SIZE+0x148>)
 424:	47a8      	blx	r5
			uart_write_byte((uint8_t)APP_SIZE);
 426:	200d      	movs	r0, #13
 428:	47a8      	blx	r5
 42a:	e7f2      	b.n	412 <STACK_SIZE+0x12>
		}
		else if (data_8 == 'e')
 42c:	2865      	cmp	r0, #101	; 0x65
 42e:	d118      	bne.n	462 <STACK_SIZE+0x62>
		{
			/*erase NVM from 0x800 (starting point) to top of NVM*/
			//erase from 0x800 to the top of nvm.
			for(i = APP_START; i < FLASH_SIZE; i = i + 256)
 430:	2380      	movs	r3, #128	; 0x80
 432:	4d46      	ldr	r5, [pc, #280]	; (54c <STACK_SIZE+0x14c>)
 434:	011b      	lsls	r3, r3, #4
 436:	602b      	str	r3, [r5, #0]
 438:	6828      	ldr	r0, [r5, #0]
 43a:	4b45      	ldr	r3, [pc, #276]	; (550 <STACK_SIZE+0x150>)
 43c:	4298      	cmp	r0, r3
 43e:	d806      	bhi.n	44e <STACK_SIZE+0x4e>
			{
				nvm_erase_row(i,PAGE_SIZE);
 440:	4b44      	ldr	r3, [pc, #272]	; (554 <STACK_SIZE+0x154>)
 442:	1c21      	adds	r1, r4, #0
 444:	4798      	blx	r3
		}
		else if (data_8 == 'e')
		{
			/*erase NVM from 0x800 (starting point) to top of NVM*/
			//erase from 0x800 to the top of nvm.
			for(i = APP_START; i < FLASH_SIZE; i = i + 256)
 446:	682b      	ldr	r3, [r5, #0]
 448:	3301      	adds	r3, #1
 44a:	33ff      	adds	r3, #255	; 0xff
 44c:	e7f3      	b.n	436 <STACK_SIZE+0x36>
			{
				nvm_erase_row(i,PAGE_SIZE);
			}
			dest_addr = APP_START;
 44e:	2380      	movs	r3, #128	; 0x80
 450:	4a41      	ldr	r2, [pc, #260]	; (558 <STACK_SIZE+0x158>)
 452:	011b      	lsls	r3, r3, #4
 454:	6013      	str	r3, [r2, #0]
			flash_ptr = APP_START;
 456:	4a41      	ldr	r2, [pc, #260]	; (55c <STACK_SIZE+0x15c>)
			uart_write_byte('s');
 458:	2073      	movs	r0, #115	; 0x73
			for(i = APP_START; i < FLASH_SIZE; i = i + 256)
			{
				nvm_erase_row(i,PAGE_SIZE);
			}
			dest_addr = APP_START;
			flash_ptr = APP_START;
 45a:	6013      	str	r3, [r2, #0]
			uart_write_byte('s');
 45c:	4b3a      	ldr	r3, [pc, #232]	; (548 <STACK_SIZE+0x148>)
 45e:	4798      	blx	r3
 460:	e7d7      	b.n	412 <STACK_SIZE+0x12>
		}
		else if (data_8 == 'p')
 462:	2870      	cmp	r0, #112	; 0x70
 464:	d122      	bne.n	4ac <STACK_SIZE+0xac>
		{
			
			uart_write_byte('s');
 466:	4e38      	ldr	r6, [pc, #224]	; (548 <STACK_SIZE+0x148>)
 468:	3003      	adds	r0, #3
 46a:	47b0      	blx	r6

			for (i = 0; i < _nvm_dev.page_size; i++)
 46c:	2300      	movs	r3, #0
 46e:	4d37      	ldr	r5, [pc, #220]	; (54c <STACK_SIZE+0x14c>)
 470:	607e      	str	r6, [r7, #4]
 472:	602b      	str	r3, [r5, #0]
 474:	682e      	ldr	r6, [r5, #0]
 476:	42a6      	cmp	r6, r4
 478:	d207      	bcs.n	48a <STACK_SIZE+0x8a>
			{
				page_buffer[i] = uart_read_byte();
 47a:	68fb      	ldr	r3, [r7, #12]
 47c:	4798      	blx	r3
 47e:	68bb      	ldr	r3, [r7, #8]
 480:	5598      	strb	r0, [r3, r6]
		else if (data_8 == 'p')
		{
			
			uart_write_byte('s');

			for (i = 0; i < _nvm_dev.page_size; i++)
 482:	682b      	ldr	r3, [r5, #0]
 484:	3301      	adds	r3, #1
 486:	602b      	str	r3, [r5, #0]
 488:	e7f4      	b.n	474 <STACK_SIZE+0x74>
			{
				page_buffer[i] = uart_read_byte();
				//page_buffer[i] = UART_sercom_simpleRead(SERCOM1);
			}
			nvm_write_buffer(dest_addr, page_buffer, _nvm_dev.page_size);
 48a:	4d33      	ldr	r5, [pc, #204]	; (558 <STACK_SIZE+0x158>)
 48c:	1c22      	adds	r2, r4, #0
 48e:	6828      	ldr	r0, [r5, #0]
 490:	68b9      	ldr	r1, [r7, #8]
 492:	4b33      	ldr	r3, [pc, #204]	; (560 <STACK_SIZE+0x160>)
 494:	4798      	blx	r3
			dest_addr += _nvm_dev.page_size;
 496:	682b      	ldr	r3, [r5, #0]

			uart_write_byte('s');
 498:	2073      	movs	r0, #115	; 0x73
			{
				page_buffer[i] = uart_read_byte();
				//page_buffer[i] = UART_sercom_simpleRead(SERCOM1);
			}
			nvm_write_buffer(dest_addr, page_buffer, _nvm_dev.page_size);
			dest_addr += _nvm_dev.page_size;
 49a:	18e3      	adds	r3, r4, r3
 49c:	602b      	str	r3, [r5, #0]

			uart_write_byte('s');
 49e:	687b      	ldr	r3, [r7, #4]
 4a0:	4798      	blx	r3
			REG_PORT_OUTTGL0 = (1 << 14); //blinks light
 4a2:	2280      	movs	r2, #128	; 0x80
 4a4:	4b2f      	ldr	r3, [pc, #188]	; (564 <STACK_SIZE+0x164>)
 4a6:	01d2      	lsls	r2, r2, #7
 4a8:	601a      	str	r2, [r3, #0]
 4aa:	e7b2      	b.n	412 <STACK_SIZE+0x12>

		}
		else if (data_8 == 'v')
 4ac:	2876      	cmp	r0, #118	; 0x76
 4ae:	d126      	bne.n	4fe <STACK_SIZE+0xfe>
		{
			uart_write_byte('s');
 4b0:	4e25      	ldr	r6, [pc, #148]	; (548 <STACK_SIZE+0x148>)
 4b2:	3803      	subs	r0, #3
 4b4:	47b0      	blx	r6
			for (i = 0; i < (_nvm_dev.page_size); i++)
 4b6:	2300      	movs	r3, #0
 4b8:	4d24      	ldr	r5, [pc, #144]	; (54c <STACK_SIZE+0x14c>)
 4ba:	60fe      	str	r6, [r7, #12]
 4bc:	602b      	str	r3, [r5, #0]
 4be:	682b      	ldr	r3, [r5, #0]
 4c0:	42a3      	cmp	r3, r4
 4c2:	d2a6      	bcs.n	412 <STACK_SIZE+0x12>
			{	
				uart_write_byte((uint8_t)(app_start_address >> 0));
 4c4:	4e15      	ldr	r6, [pc, #84]	; (51c <STACK_SIZE+0x11c>)
 4c6:	68fb      	ldr	r3, [r7, #12]
 4c8:	6830      	ldr	r0, [r6, #0]
 4ca:	b2c0      	uxtb	r0, r0
 4cc:	4798      	blx	r3
				uart_write_byte((uint8_t)(app_start_address >> 8));
 4ce:	6830      	ldr	r0, [r6, #0]
 4d0:	68fb      	ldr	r3, [r7, #12]
 4d2:	0a00      	lsrs	r0, r0, #8
 4d4:	b2c0      	uxtb	r0, r0
 4d6:	4798      	blx	r3
				uart_write_byte((uint8_t)(app_start_address >> 16));
 4d8:	6830      	ldr	r0, [r6, #0]
 4da:	68fb      	ldr	r3, [r7, #12]
 4dc:	0c00      	lsrs	r0, r0, #16
 4de:	b2c0      	uxtb	r0, r0
 4e0:	4798      	blx	r3
				uart_write_byte((uint8_t)(app_start_address >> 24));
 4e2:	6830      	ldr	r0, [r6, #0]
 4e4:	68fb      	ldr	r3, [r7, #12]
 4e6:	0e00      	lsrs	r0, r0, #24
 4e8:	4798      	blx	r3
				//set_flash_ptr();
				flash_ptr++;
 4ea:	4a1c      	ldr	r2, [pc, #112]	; (55c <STACK_SIZE+0x15c>)
 4ec:	6813      	ldr	r3, [r2, #0]
 4ee:	1d19      	adds	r1, r3, #4
				app_start_address = *flash_ptr;
 4f0:	685b      	ldr	r3, [r3, #4]
				uart_write_byte((uint8_t)(app_start_address >> 0));
				uart_write_byte((uint8_t)(app_start_address >> 8));
				uart_write_byte((uint8_t)(app_start_address >> 16));
				uart_write_byte((uint8_t)(app_start_address >> 24));
				//set_flash_ptr();
				flash_ptr++;
 4f2:	6011      	str	r1, [r2, #0]
				app_start_address = *flash_ptr;
 4f4:	6033      	str	r3, [r6, #0]

		}
		else if (data_8 == 'v')
		{
			uart_write_byte('s');
			for (i = 0; i < (_nvm_dev.page_size); i++)
 4f6:	682b      	ldr	r3, [r5, #0]
 4f8:	3301      	adds	r3, #1
 4fa:	602b      	str	r3, [r5, #0]
 4fc:	e7df      	b.n	4be <STACK_SIZE+0xbe>
				app_start_address = *flash_ptr;
			}
		}
		else if (data_8 == 'm')
		{
			set_flash_ptr();
 4fe:	4b1a      	ldr	r3, [pc, #104]	; (568 <STACK_SIZE+0x168>)
				//set_flash_ptr();
				flash_ptr++;
				app_start_address = *flash_ptr;
			}
		}
		else if (data_8 == 'm')
 500:	286d      	cmp	r0, #109	; 0x6d
 502:	d002      	beq.n	50a <STACK_SIZE+0x10a>
		{
			set_flash_ptr();
		}
		else if (data_8 == 'i')
 504:	2869      	cmp	r0, #105	; 0x69
 506:	d184      	bne.n	412 <STACK_SIZE+0x12>
		{
			info();
 508:	4b18      	ldr	r3, [pc, #96]	; (56c <STACK_SIZE+0x16c>)
 50a:	4798      	blx	r3
 50c:	e781      	b.n	412 <STACK_SIZE+0x12>
 50e:	46c0      	nop			; (mov r8, r8)
 510:	4100444f 	.word	0x4100444f
 514:	41004400 	.word	0x41004400
 518:	00000804 	.word	0x00000804
 51c:	20000080 	.word	0x20000080
 520:	e000ed00 	.word	0xe000ed00
 524:	41004410 	.word	0x41004410
 528:	40000800 	.word	0x40000800
 52c:	fffffcff 	.word	0xfffffcff
 530:	41004000 	.word	0x41004000
 534:	00000199 	.word	0x00000199
 538:	000001bd 	.word	0x000001bd
 53c:	2000006c 	.word	0x2000006c
 540:	00000285 	.word	0x00000285
 544:	2000004e 	.word	0x2000004e
 548:	0000025d 	.word	0x0000025d
 54c:	20000078 	.word	0x20000078
 550:	00003fff 	.word	0x00003fff
 554:	00000299 	.word	0x00000299
 558:	20000074 	.word	0x20000074
 55c:	2000007c 	.word	0x2000007c
 560:	000002cd 	.word	0x000002cd
 564:	4100441c 	.word	0x4100441c
 568:	0000034d 	.word	0x0000034d
 56c:	0000037d 	.word	0x0000037d

00000570 <__libc_init_array>:
 570:	4b0e      	ldr	r3, [pc, #56]	; (5ac <__libc_init_array+0x3c>)
 572:	b570      	push	{r4, r5, r6, lr}
 574:	2500      	movs	r5, #0
 576:	1c1e      	adds	r6, r3, #0
 578:	4c0d      	ldr	r4, [pc, #52]	; (5b0 <__libc_init_array+0x40>)
 57a:	1ae4      	subs	r4, r4, r3
 57c:	10a4      	asrs	r4, r4, #2
 57e:	42a5      	cmp	r5, r4
 580:	d004      	beq.n	58c <__libc_init_array+0x1c>
 582:	00ab      	lsls	r3, r5, #2
 584:	58f3      	ldr	r3, [r6, r3]
 586:	4798      	blx	r3
 588:	3501      	adds	r5, #1
 58a:	e7f8      	b.n	57e <__libc_init_array+0xe>
 58c:	f000 f816 	bl	5bc <_init>
 590:	4b08      	ldr	r3, [pc, #32]	; (5b4 <__libc_init_array+0x44>)
 592:	2500      	movs	r5, #0
 594:	1c1e      	adds	r6, r3, #0
 596:	4c08      	ldr	r4, [pc, #32]	; (5b8 <__libc_init_array+0x48>)
 598:	1ae4      	subs	r4, r4, r3
 59a:	10a4      	asrs	r4, r4, #2
 59c:	42a5      	cmp	r5, r4
 59e:	d004      	beq.n	5aa <__libc_init_array+0x3a>
 5a0:	00ab      	lsls	r3, r5, #2
 5a2:	58f3      	ldr	r3, [r6, r3]
 5a4:	4798      	blx	r3
 5a6:	3501      	adds	r5, #1
 5a8:	e7f8      	b.n	59c <__libc_init_array+0x2c>
 5aa:	bd70      	pop	{r4, r5, r6, pc}
 5ac:	000005c8 	.word	0x000005c8
 5b0:	000005c8 	.word	0x000005c8
 5b4:	000005c8 	.word	0x000005c8
 5b8:	000005cc 	.word	0x000005cc

000005bc <_init>:
 5bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 5be:	46c0      	nop			; (mov r8, r8)
 5c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 5c2:	bc08      	pop	{r3}
 5c4:	469e      	mov	lr, r3
 5c6:	4770      	bx	lr

000005c8 <__init_array_start>:
 5c8:	000000b5 	.word	0x000000b5

000005cc <_fini>:
 5cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 5ce:	46c0      	nop			; (mov r8, r8)
 5d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 5d2:	bc08      	pop	{r3}
 5d4:	469e      	mov	lr, r3
 5d6:	4770      	bx	lr

000005d8 <__fini_array_start>:
 5d8:	0000008d 	.word	0x0000008d
