# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 330 0.001024 1024 0.13 1990 5632 2.56352 1.04038 17.0993 32.5408 53.384 53.4962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 330 0.001024 1024 0.13 1990 5760 2.57763 1.04752 21.4671 32.7432 57.9798 58.0956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 330 0.001024 1024 0.13 1990 5760 2.57603 1.05267 22.5118 32.93 59.2166 59.3319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 330 0.001024 1024 0.13 1990 5376 2.5375 1.03446 19.483 32.2598 55.4574 55.5748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 330 0.001024 1024 0.13 1990 5600 2.57558 1.04243 20.5186 32.5246 56.8042 56.9169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 330 0.001024 1024 0.13 1990 5376 2.59011 1.04547 20.0891 32.763 56.6314 56.7435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 330 0.001024 1024 0.13 1990 5760 2.5631 1.04317 21.7574 32.5539 58.0588 58.1757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 330 0.001024 1024 0.13 1990 5120 2.53354 1.02339 18.6788 31.9238 54.3053 54.4195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 330 0.001024 1024 0.13 1990 4608 2.51181 1.00579 17.0971 31.3315 52.0893 52.2058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 330 0.001024 1024 0.13 1990 4800 2.61549 1.04611 19.0836 32.6631 55.5531 55.6705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 330 0.001024 1024 0.13 1990 4096 2.4832 0.98896 18.0417 30.7285 52.3844 52.5009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 330 0.001024 1024 0.13 1995 6400 2.54275 1.05101 19.8698 32.8367 56.4424 56.5566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 330 0.001024 1024 0.13 1995 6400 2.5543 1.05267 20.0824 32.8745 56.7074 56.8177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 330 0.001024 1024 0.13 1995 6144 2.54 1.04998 19.4692 32.681 55.8833 56.0019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 330 0.001024 1024 0.13 1995 6272 2.5481 1.04653 19.9292 32.7153 56.3798 56.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 330 0.001024 1024 0.13 1995 6144 2.54317 1.04054 19.8188 32.5627 56.1104 56.2196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 330 0.001024 1024 0.13 1995 5760 2.57805 1.04858 21.705 32.72 58.1923 58.3107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 330 0.001024 1024 0.13 1995 6400 2.54442 1.05062 23.7365 32.9294 60.4021 60.5164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 330 0.001024 1024 0.13 1995 5376 2.53952 1.03219 21.0294 32.2611 57.0052 57.1228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 330 0.001024 1024 0.13 1995 5600 2.57267 1.04563 22.1996 32.4935 58.4563 58.5716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 330 0.001024 1024 0.13 1995 6272 2.53958 1.04685 24.6149 32.769 61.1131 61.2271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 330 0.001024 1024 0.13 1995 5760 2.56038 1.04448 22.801 32.5266 59.0752 59.1872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 330 0.001024 1024 0.13 1995 5120 2.5327 1.02406 19.4061 31.9629 55.0661 55.1793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 330 0.001024 1024 0.13 1995 4608 2.51101 1.00317 18.9402 31.3246 53.9193 54.0374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 330 0.001024 1024 0.13 1995 4800 2.6191 1.04752 20.8119 32.6607 57.2816 57.3982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 330 0.001024 1024 0.13 1995 4096 2.47798 0.989728 16.8071 30.7302 51.1465 51.2575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 330 0.001024 1024 0.13 2000 6144 2.55725 1.04864 18.1704 32.8625 54.7807 54.8914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 330 0.001024 1024 0.13 2000 6080 2.57722 1.05642 20.2174 32.8457 56.8376 56.9534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 330 0.001024 1024 0.13 2000 5760 2.55738 1.04822 18.2136 32.714 54.6765 54.7914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 330 0.001024 1024 0.13 2000 5824 2.56848 1.04586 18.6697 32.727 55.1509 55.2692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 330 0.001024 1024 0.13 2000 5632 2.55946 1.04064 17.5085 32.5642 53.816 53.9261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 330 0.001024 1024 0.13 2000 5760 2.57728 1.04858 23.1412 32.7427 59.6572 59.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 330 0.001024 1024 0.13 2000 5760 2.57302 1.05139 16.3344 32.8108 52.9103 53.0246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 330 0.001024 1024 0.13 2000 5760 2.57958 1.05238 23.0531 32.8935 59.7182 59.8363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 330 0.001024 1024 0.13 2000 3840 2.53066 1.00352 10.9199 31.3164 45.9102 46.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 330 0.001024 1024 0.13 2000 5376 2.53786 1.03341 20.0488 32.2599 56.0229 56.1463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 330 0.001024 1024 0.13 2000 4608 2.50816 1.00534 12.3092 31.3564 47.3216 47.4357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 330 0.001024 1024 0.13 2000 5600 2.57472 1.04365 21.4643 32.5156 57.747 57.8674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 330 0.001024 1024 0.13 2000 4800 2.6239 1.04614 13.4395 32.6544 49.9083 50.0261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 330 0.001024 1024 0.13 2000 5376 2.58394 1.04605 25.0979 32.7966 61.6664 61.7781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 330 0.001024 1024 0.13 2000 3584 2.58621 1.01677 11.3482 31.7411 46.8346 46.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 330 0.001024 1024 0.13 2000 5760 2.56416 1.0433 26.3006 32.5243 62.5742 62.6898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 330 0.001024 1024 0.13 2000 3840 2.53962 1.01043 11.9825 31.3859 47.0644 47.1839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 330 0.001024 1024 0.13 2000 5120 2.53693 1.02605 22.6549 31.9649 58.3234 58.4379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 330 0.001024 1024 0.13 2000 4096 2.48256 0.987872 12.9075 30.759 47.2798 47.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 330 0.001024 1024 0.13 2000 4608 2.51226 1.00557 18.4966 31.3618 53.5134 53.6282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 330 0.001024 1024 0.13 2000 3072 2.4337 0.952896 9.09002 29.5289 42.1517 42.2623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 330 0.001024 1024 0.13 2000 4800 2.61702 1.04448 20.3791 32.6527 56.835 56.9507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 330 0.001024 1024 0.13 2000 3200 2.51373 0.989504 10.4869 30.7706 44.9027 45.0207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 330 0.001024 1024 0.13 1992 5632 2.57728 1.04928 16.7687 32.8595 53.396 53.5138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 330 0.001024 1024 0.13 1992 5440 2.60477 1.05498 17.1895 32.8758 53.8688 53.9894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 330 0.001024 1024 0.13 1992 5376 2.57786 1.0465 16.7386 32.6759 53.1786 53.2935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 330 0.001024 1024 0.13 1992 4608 2.58208 1.03309 9.68048 32.2613 45.6953 45.8099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 330 0.001024 1024 0.13 1992 5376 2.59869 1.04653 19.0035 32.6937 55.4847 55.5956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 330 0.001024 1024 0.13 1992 5376 2.58458 1.0471 12.5796 32.794 49.1488 49.2632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 330 0.001024 1024 0.13 1992 5120 2.59382 1.04243 17.3072 32.5636 53.6527 53.7713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 330 0.001024 1024 0.13 1992 4096 2.59056 1.02426 9.47853 31.958 45.1903 45.3037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 330 0.001024 1024 0.13 1992 5184 2.60499 1.05062 20.1932 32.7155 56.7062 56.8268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 330 0.001024 1024 0.13 1992 4608 2.63424 1.05062 13.2099 32.805 49.8472 49.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 330 0.001024 1024 0.13 1992 5120 2.63926 1.05594 19.2819 32.8966 56.0126 56.1283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 330 0.001024 1024 0.13 1992 3840 2.54022 0.99984 10.6727 31.3183 45.6807 45.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 330 0.001024 1024 0.13 1992 4608 2.57834 1.03242 20.6374 32.2592 56.6466 56.7608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 330 0.001024 1024 0.13 1992 3072 2.59062 1.00592 9.52899 31.3587 44.6235 44.7382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 330 0.001024 1024 0.13 1992 4800 2.61901 1.04419 21.6427 32.5254 57.9737 58.0848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 330 0.001024 1024 0.13 1992 4800 2.61674 1.04605 15.0573 32.659 51.5241 51.6381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 330 0.001024 1024 0.13 1992 5376 2.58554 1.04646 23.4375 32.7953 60.0061 60.1212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 330 0.001024 1024 0.13 1992 3584 2.59034 1.01603 11.0928 31.7191 46.5601 46.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 330 0.001024 1024 0.13 1992 4800 2.61453 1.04243 19.9213 32.554 56.2724 56.3917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 330 0.001024 1024 0.13 1992 3840 2.53517 1.00618 11.6278 31.4245 46.7379 46.8561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 330 0.001024 1024 0.13 1992 4096 2.59107 1.0241 17.0908 31.9381 52.787 52.8999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 330 0.001024 1024 0.13 1992 2048 2.58688 0.989248 6.30774 30.7334 40.7598 40.8764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 330 0.001024 1024 0.13 2000 5888 2.56883 1.05053 19.5692 32.8564 56.1861 56.3026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 330 0.001024 1024 0.13 2000 5760 2.59162 1.05677 17.4957 32.8711 54.1571 54.2779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 330 0.001024 1024 0.13 2000 5760 2.57798 1.05146 11.761 32.8942 48.4299 48.5406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 330 0.001024 1024 0.13 2000 5760 2.55888 1.04541 18.6882 32.6857 55.1184 55.2298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 330 0.001024 1024 0.13 2000 5376 2.54278 1.03219 11.8593 32.2251 47.7993 47.9102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 330 0.001024 1024 0.13 2000 5824 2.57392 1.04547 19.8844 32.6982 56.3446 56.4572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 330 0.001024 1024 0.13 2000 5376 2.58387 1.04717 12.2735 32.7738 48.8166 48.9309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 330 0.001024 1024 0.13 2000 5632 2.56141 1.04038 19.3883 32.5642 55.6981 55.8144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 330 0.001024 1024 0.13 2000 5120 2.53795 1.02816 11.9942 31.9344 47.6395 47.7553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 330 0.001024 1024 0.13 2000 5760 2.57917 1.04922 22.8591 32.7052 59.3385 59.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 330 0.001024 1024 0.13 2000 5760 2.5753 1.0512 16.3318 32.8163 52.9187 53.0387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 330 0.001024 1024 0.13 2000 5760 2.57629 1.05302 21.759 32.9283 58.4604 58.5798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 330 0.001024 1024 0.13 2000 3840 2.53354 1.00803 10.9073 31.2916 45.8852 45.9994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 330 0.001024 1024 0.13 2000 5376 2.53658 1.03219 24.1702 32.2527 60.1368 60.2486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 330 0.001024 1024 0.13 2000 4608 2.51139 1.00557 14.1782 31.3552 49.191 49.3032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 330 0.001024 1024 0.13 2000 5600 2.5759 1.04243 25.6181 32.5184 61.8993 62.0134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 330 0.001024 1024 0.13 2000 4800 2.61776 1.04378 15.7098 32.6338 52.1454 52.2588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 330 0.001024 1024 0.13 2000 5376 2.58947 1.04454 22.9156 32.792 59.4915 59.6058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 330 0.001024 1024 0.13 2000 3584 2.59245 1.01786 10.7554 31.711 46.2174 46.3308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 330 0.001024 1024 0.13 2000 4800 2.61258 1.04326 19.8868 32.5483 56.2338 56.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 330 0.001024 1024 0.13 2000 3840 2.5392 1.0112 11.6115 31.3942 46.693 46.8076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 330 0.001024 1024 0.13 2000 5120 2.53843 1.024 21.2815 31.961 56.9475 57.0642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 330 0.001024 1024 0.13 2000 4096 2.47846 0.989248 12.2493 30.7297 46.5885 46.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 330 0.001024 1024 0.13 2016 5632 2.57946 1.05034 16.715 32.8365 53.324 53.4341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 330 0.001024 1024 0.13 2016 5120 2.59248 1.04102 10.274 32.539 46.5923 46.7046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 330 0.001024 1024 0.13 2016 5440 2.60915 1.05472 16.6678 32.8666 53.3464 53.4624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 330 0.001024 1024 0.13 2016 5120 2.61171 1.05472 10.6471 32.8972 47.3525 47.4641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 330 0.001024 1024 0.13 2016 5376 2.5759 1.05021 18.0542 32.7129 54.533 54.6468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 330 0.001024 1024 0.13 2016 4608 2.57942 1.03642 10.2351 32.2285 46.2213 46.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 330 0.001024 1024 0.13 2016 5376 2.60275 1.04483 17.4702 32.6991 53.9612 54.0808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 330 0.001024 1024 0.13 2016 5376 2.5857 1.04605 11.6472 32.7576 48.1823 48.2939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 330 0.001024 1024 0.13 2016 5376 2.61226 1.05354 10.0537 32.8411 46.7047 46.8171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 330 0.001024 1024 0.13 2016 5120 2.59014 1.04243 16.5816 32.5282 52.888 53.0002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 330 0.001024 1024 0.13 2016 4096 2.58355 1.02486 9.14851 31.9614 44.8592 44.9726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 330 0.001024 1024 0.13 2016 3072 2.58938 1.00365 6.1128 31.3348 41.1832 41.2918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 330 0.001024 1024 0.13 2016 5184 2.60426 1.05171 23.9969 32.7448 60.539 60.6525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 330 0.001024 1024 0.13 2016 4608 2.63226 1.05149 14.1919 32.8172 50.8339 50.9501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 330 0.001024 1024 0.13 2016 5184 2.6207 1.05318 13.8993 32.9068 50.6226 50.7351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 330 0.001024 1024 0.13 2016 5120 2.60963 1.05424 22.6518 32.9018 59.3608 59.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 330 0.001024 1024 0.13 2016 3840 2.53523 1.00563 12.2712 31.3152 47.2664 47.3825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 330 0.001024 1024 0.13 2016 3840 2.54557 1.00762 10.0546 31.4246 45.1746 45.2889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 330 0.001024 1024 0.13 2016 4608 2.5785 1.03376 18.7074 32.235 54.696 54.8084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 330 0.001024 1024 0.13 2016 3072 2.59126 1.00374 9.12611 31.3377 44.1991 44.3157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 330 0.001024 1024 0.13 2016 2304 2.62966 1.00966 6.85062 31.4619 42.0961 42.2076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 330 0.001024 1024 0.13 2016 4800 2.6161 1.04237 20.2839 32.4955 56.584 56.7026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 330 0.001024 1024 0.13 2016 4800 2.62003 1.04685 14.4712 32.6577 50.9409 51.0524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 330 0.001024 1024 0.13 2016 4800 2.64298 1.05184 12.8014 32.7696 49.4052 49.5173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 330 0.001024 1024 0.13 2016 5376 2.58227 1.04566 21.5249 32.7745 58.0724 58.1861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 330 0.001024 1024 0.13 2016 3584 2.58813 1.016 10.6406 31.7165 46.1043 46.2232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 330 0.001024 1024 0.13 2016 2688 2.43478 0.949696 7.73952 29.4545 40.7196 40.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 330 0.001024 1024 0.13 2016 4800 2.61526 1.04128 19.6083 32.5237 55.9341 56.0551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 330 0.001024 1024 0.13 2016 3840 2.54051 1.00557 11.5084 31.3967 46.595 46.7067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 330 0.001024 1024 0.13 2016 2880 2.62906 1.01491 8.51373 31.5506 43.8483 43.9597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 330 0.001024 1024 0.13 2016 4096 2.58733 1.02195 16.5239 31.9615 52.2357 52.3575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 330 0.001024 1024 0.13 2016 2048 2.58246 0.989184 7.06538 30.726 41.5065 41.6195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 32 32 330 0.001024 1024 0.13 2016 0 0.953536 0.014368 29.5117 30.5706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 330 0.001024 1024 0.13 2000 5888 2.56554 1.05062 17.8597 32.8284 54.4476 54.5646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 330 0.001024 1024 0.13 2000 5632 2.56502 1.04096 11.6814 32.5355 47.9621 48.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 330 0.001024 1024 0.13 2000 6080 2.58243 1.05309 20.4971 32.8351 57.1094 57.2291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 330 0.001024 1024 0.13 2000 5760 2.5783 1.05539 13.4367 32.8964 50.111 50.2252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 330 0.001024 1024 0.13 2000 5760 2.56102 1.04138 11.1993 32.5257 47.4702 47.5853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 330 0.001024 1024 0.13 2000 5760 2.55635 1.0464 18.6578 32.7056 55.1105 55.2285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 330 0.001024 1024 0.13 2000 5376 2.54566 1.03424 11.647 32.2261 47.5978 47.7079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 330 0.001024 1024 0.13 2000 5760 2.57149 1.05082 10.6262 32.8116 47.2004 47.3138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 330 0.001024 1024 0.13 2000 5824 2.56678 1.04653 25.0284 32.7248 61.5082 61.6246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 330 0.001024 1024 0.13 2000 5376 2.58886 1.04653 15.0109 32.8093 51.5974 51.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 330 0.001024 1024 0.13 2000 5376 2.61331 1.05267 13.0565 32.8403 49.7054 49.8185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 330 0.001024 1024 0.13 2000 5632 2.56678 1.04243 23.0801 32.5326 59.3639 59.4801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 330 0.001024 1024 0.13 2000 5120 2.53373 1.02435 13.8108 31.9495 49.4619 49.5759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 330 0.001024 1024 0.13 2000 4608 2.50842 1.00598 10.5281 31.3503 45.5407 45.6542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 330 0.001024 1024 0.13 2000 5760 2.57482 1.05059 23.9408 32.7416 60.451 60.5655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 330 0.001024 1024 0.13 2000 5760 2.56806 1.05254 17.0453 32.8139 53.6225 53.7369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 330 0.001024 1024 0.13 2000 5184 2.62474 1.05437 13.9545 32.9406 50.7181 50.8324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 330 0.001024 1024 0.13 2000 4608 2.51158 1.00973 11.5578 31.7656 46.9902 47.1079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 330 0.001024 1024 0.13 2000 5760 2.57962 1.05782 24.013 32.9273 60.7173 60.8327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 330 0.001024 1024 0.13 2000 3840 2.5336 1.00557 11.6624 31.3165 46.6621 46.7763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 330 0.001024 1024 0.13 2000 3840 2.54157 1.00902 10.2963 31.3842 45.3759 45.4901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 330 0.001024 1024 0.13 2000 2560 2.63059 1.01117 7.08064 31.5065 42.3716 42.4861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 330 0.001024 1024 0.13 2000 5376 2.53805 1.03242 21.5151 32.2572 57.487 57.5982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 330 0.001024 1024 0.13 2000 4608 2.50774 1.00608 13.3892 31.3283 48.3748 48.4909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 330 0.001024 1024 0.13 2000 4608 2.51366 1.00682 11.675 31.4881 46.8274 46.9423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 330 0.001024 1024 0.13 2000 3072 2.43507 0.954368 8.16387 29.5249 41.2196 41.3403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 330 0.001024 1024 0.13 2000 5600 2.57264 1.04653 22.6997 32.4976 58.9555 59.0692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 330 0.001024 1024 0.13 2000 4800 2.62102 1.04656 15.0357 32.6564 51.5029 51.6121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 330 0.001024 1024 0.13 2000 4800 2.64227 1.04858 12.7302 32.7569 49.3228 49.4387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 330 0.001024 1024 0.13 2000 3200 2.51078 0.987136 9.07434 30.7806 43.497 43.6086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 330 0.001024 1024 0.13 2016 4608 2.6337 1.05149 15.6728 32.8386 52.3398 52.4553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 330 0.001024 1024 0.13 2016 4096 2.64102 1.04307 9.19837 32.556 45.5804 45.6911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 330 0.001024 1024 0.13 2016 3840 2.61949 1.03629 7.3856 32.2324 43.4196 43.5343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 330 0.001024 1024 0.13 2016 4800 2.6416 1.0529 15.8421 32.8487 52.5303 52.6408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 330 0.001024 1024 0.13 2016 4480 2.63549 1.05334 9.81539 32.903 46.5494 46.6606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 330 0.001024 1024 0.13 2016 3840 2.65907 1.04186 7.23952 32.5199 43.6065 43.7164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 330 0.001024 1024 0.13 2016 4608 2.61747 1.04653 19.6351 32.7134 56.1587 56.2741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 330 0.001024 1024 0.13 2016 3840 2.62 1.03258 10.8864 32.259 46.94 47.0528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 330 0.001024 1024 0.13 2016 4608 2.63062 1.05072 11.0415 32.8439 47.7078 47.8228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 330 0.001024 1024 0.13 2016 3072 2.59235 1.00534 6.49482 31.33 41.5631 41.6788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 330 0.001024 1024 0.13 2016 4480 2.64147 1.0455 18.7291 32.6996 55.259 55.3721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 330 0.001024 1024 0.13 2016 4480 2.63011 1.04496 12.3284 32.7734 48.9146 49.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 330 0.001024 1024 0.13 2016 4032 2.67187 1.05267 9.41878 32.8693 46.1532 46.2679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 330 0.001024 1024 0.13 2016 3584 2.59104 1.01581 7.43834 31.7446 42.9327 43.0472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 330 0.001024 1024 0.13 2016 4096 2.64502 1.04371 16.3035 32.533 52.666 52.7788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 330 0.001024 1024 0.13 2016 3072 2.64598 1.02496 8.376 31.9246 44.1147 44.2281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 330 0.001024 1024 0.13 2016 3072 2.59338 1.00678 6.89395 31.3331 41.9653 42.0797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 330 0.001024 1024 0.13 2016 2048 2.58662 0.989632 4.66358 30.7327 39.1109 39.2248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 330 0.001024 1024 0.13 2016 4608 2.63808 1.04851 18.8402 32.7443 55.4153 55.5351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 330 0.001024 1024 0.13 2016 4608 2.63373 1.05056 13.4077 32.805 50.0365 50.1514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 330 0.001024 1024 0.13 2016 3456 2.71469 1.05216 8.96848 32.9294 45.8078 45.9215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 330 0.001024 1024 0.13 2016 2304 2.63296 1.01066 6.18717 31.4592 41.4316 41.5465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 330 0.001024 1024 0.13 2016 4480 2.6415 1.05344 18.2189 32.8907 54.9447 55.0543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 330 0.001024 1024 0.13 2016 2560 2.60227 1.00435 7.64685 31.2942 42.6914 42.8032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 330 0.001024 1024 0.13 2016 1920 2.64483 1.00733 5.49117 31.3908 40.6774 40.7938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 330 0.001024 1024 0.13 2016 2560 2.63379 1.01085 6.71258 31.5263 42.0252 42.1396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 330 0.001024 1024 0.13 2000 5888 2.56611 1.05034 19.7675 32.8592 56.3843 56.4951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 330 0.001024 1024 0.13 2000 5632 2.56442 1.04256 12.8943 32.5572 49.2001 49.3173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 330 0.001024 1024 0.13 2000 5376 2.53939 1.03318 10.4902 32.2288 46.4362 46.5436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 330 0.001024 1024 0.13 2000 5760 2.59411 1.05843 18.3606 32.8764 55.0309 55.1406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 330 0.001024 1024 0.13 2000 5760 2.57856 1.05382 12.3682 32.9005 49.0448 49.1543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 330 0.001024 1024 0.13 2000 4800 2.61283 1.04243 8.97046 32.5214 45.2932 45.4062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 330 0.001024 1024 0.13 2000 3840 2.53642 1.0033 7.0183 31.2862 41.9891 42.1067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 330 0.001024 1024 0.13 2000 5760 2.56218 1.0471 24.0088 32.6807 60.4429 60.5554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 330 0.001024 1024 0.13 2000 5376 2.54022 1.03229 14.461 32.255 50.4289 50.5431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 330 0.001024 1024 0.13 2000 5760 2.57773 1.05062 13.2332 32.8093 49.8113 49.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 330 0.001024 1024 0.13 2000 4608 2.51046 1.00352 9.93402 31.329 44.9245 45.0345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 330 0.001024 1024 0.13 2000 5824 2.57053 1.04653 23.3284 32.726 59.8142 59.9306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 330 0.001024 1024 0.13 2000 5376 2.58627 1.04659 14.4875 32.7988 51.0622 51.1713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 330 0.001024 1024 0.13 2000 5376 2.61632 1.05277 11.8886 32.8483 48.5488 48.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 330 0.001024 1024 0.13 2000 3584 2.59021 1.01578 7.55594 31.7219 43.0251 43.1507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 330 0.001024 1024 0.13 2000 5632 2.55965 1.03846 21.3116 32.5391 57.5888 57.7024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 330 0.001024 1024 0.13 2000 5120 2.53267 1.02678 13.3686 31.9606 49.03 49.1412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 330 0.001024 1024 0.13 2000 4608 2.51034 1.00387 10.9255 31.3587 45.9381 46.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 330 0.001024 1024 0.13 2000 4096 2.48755 0.989184 8.8543 30.7511 43.2242 43.3439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 330 0.001024 1024 0.13 2000 5760 2.57763 1.04858 23.9158 32.7469 60.4409 60.5614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 330 0.001024 1024 0.13 2000 5760 2.57136 1.05232 17.0507 32.8434 53.6608 53.7768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 330 0.001024 1024 0.13 2000 5184 2.62714 1.05229 14.2128 32.9366 50.9709 51.0869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 330 0.001024 1024 0.13 2000 4608 2.512 1.00819 11.8617 31.4602 46.9847 47.0999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 330 0.001024 1024 0.13 2000 2880 2.62381 1.01392 7.6264 31.5859 42.9936 43.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 330 0.001024 1024 0.13 2000 5760 2.57482 1.05453 23.0932 32.9257 59.7889 59.9005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 330 0.001024 1024 0.13 2000 3840 2.53571 1.00557 12.0438 31.3193 47.0476 47.1661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 330 0.001024 1024 0.13 2000 3840 2.544 1.00762 10.2876 31.4277 45.4078 45.5196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 330 0.001024 1024 0.13 2000 2560 2.63014 1.01184 7.00115 31.508 42.2929 42.4079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 330 0.001024 1024 0.13 2000 3200 2.51811 0.994784 8.25942 30.7733 42.6868 42.8012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 330 0.001024 1024 0.13 2040 4864 2.62163 1.0496 16.0185 32.8228 52.6617 52.7764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 330 0.001024 1024 0.13 2040 4608 2.61773 1.04243 10.0973 32.537 46.4361 46.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 330 0.001024 1024 0.13 2040 3840 2.6177 1.02989 7.21978 32.2476 43.2598 43.3707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 330 0.001024 1024 0.13 2040 4096 2.59245 1.02605 7.29632 31.9322 42.9825 43.0976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 330 0.001024 1024 0.13 2040 4800 2.64406 1.0545 20.3772 32.8342 57.0538 57.1617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 330 0.001024 1024 0.13 2040 4480 2.63843 1.05261 12.5113 32.8928 49.2406 49.3588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 330 0.001024 1024 0.13 2040 3840 2.66502 1.04243 9.52118 32.5205 45.889 46.0042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 330 0.001024 1024 0.13 2040 2560 2.60515 1.00352 5.73187 31.3151 40.7959 40.9108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 330 0.001024 1024 0.13 2040 4608 2.61805 1.04445 18.8724 32.6765 55.3567 55.4721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 330 0.001024 1024 0.13 2040 3840 2.62099 1.03162 10.2636 32.2357 46.2926 46.4097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 330 0.001024 1024 0.13 2040 4608 2.63526 1.05056 10.707 32.8283 47.3664 47.4846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 330 0.001024 1024 0.13 2040 3072 2.59392 1.00358 6.61763 31.3585 41.7179 41.8352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 330 0.001024 1024 0.13 2040 1920 2.64045 1.00739 4.37088 31.4193 39.5808 39.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 330 0.001024 1024 0.13 2040 4480 2.6425 1.04653 17.2195 32.6858 53.7393 53.8502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 330 0.001024 1024 0.13 2040 4480 2.63414 1.04749 11.367 32.7954 47.9886 48.1012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 330 0.001024 1024 0.13 2040 4032 2.67242 1.05213 9.01981 32.8685 45.7588 45.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 330 0.001024 1024 0.13 2040 3584 2.5945 1.01581 7.51923 31.7418 43.0164 43.1313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 330 0.001024 1024 0.13 2040 2240 2.57706 0.98304 4.93386 30.5809 39.2177 39.3257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 330 0.001024 1024 0.13 2040 4608 2.62445 1.04291 16.787 32.5366 53.1316 53.2452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 330 0.001024 1024 0.13 2040 4096 2.59126 1.02666 10.8502 32.1726 46.7802 46.8951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 330 0.001024 1024 0.13 2040 3072 2.59238 1.00355 7.30051 31.3403 42.378 42.4919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 330 0.001024 1024 0.13 2040 2048 2.58883 0.985568 4.95904 30.7643 39.4402 39.5558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 330 0.001024 1024 0.13 2040 2560 2.63312 1.0097 5.62381 31.5312 40.937 41.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 330 0.001024 1024 0.13 2048 4608 2.63392 1.05139 14.8193 32.8631 51.5099 51.6239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 330 0.001024 1024 0.13 2048 4096 2.64605 1.04304 9.09683 32.5591 45.489 45.6076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 330 0.001024 1024 0.13 2048 3840 2.61955 1.03219 7.27648 32.2633 43.3381 43.4565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 330 0.001024 1024 0.13 2048 3072 2.64061 1.02816 5.73798 31.958 41.5064 41.6195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 330 0.001024 1024 0.13 2048 4800 2.64426 1.0577 20.0226 32.8764 56.748 56.8649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 330 0.001024 1024 0.13 2048 4480 2.63888 1.05488 12.2411 32.9299 49.0042 49.1197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 330 0.001024 1024 0.13 2048 3840 2.66618 1.04307 9.17261 32.5536 45.5759 45.6887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 330 0.001024 1024 0.13 2048 2560 2.59798 1.00304 5.89485 31.2867 40.9253 41.0396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 330 0.001024 1024 0.13 2048 3200 2.69747 1.04672 6.55155 32.6545 43.0917 43.2085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 330 0.001024 1024 0.13 2048 4608 2.61626 1.04704 18.43 32.6881 54.9235 55.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 330 0.001024 1024 0.13 2048 3840 2.61661 1.03251 10.2234 32.2353 46.2501 46.3671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 330 0.001024 1024 0.13 2048 4608 2.63341 1.05062 10.5041 32.807 47.1425 47.2576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 330 0.001024 1024 0.13 2048 3072 2.59306 1.00691 6.84992 31.3548 41.9486 42.0596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 330 0.001024 1024 0.13 2048 1920 2.64154 1.00803 4.39718 31.4228 39.6116 39.7233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 330 0.001024 1024 0.13 2048 4480 2.64544 1.04566 16.6817 32.6918 53.2036 53.3196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 330 0.001024 1024 0.13 2048 4480 2.63648 1.04842 11.1896 32.7975 47.8121 47.9265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 330 0.001024 1024 0.13 2048 4032 2.67434 1.05331 9.17418 33.1684 46.2108 46.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 330 0.001024 1024 0.13 2048 3584 2.5871 1.02195 7.64506 31.7145 43.1124 43.2266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 330 0.001024 1024 0.13 2048 2240 2.57181 0.984352 5.02579 30.6132 39.3386 39.4488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 330 0.001024 1024 0.13 2048 4096 2.6441 1.0432 15.3614 32.5367 51.727 51.8451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 330 0.001024 1024 0.13 2048 3072 2.63859 1.02442 8.36202 31.9628 44.1299 44.2409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 330 0.001024 1024 0.13 2048 3072 2.59238 1.00557 7.49066 31.3632 42.5934 42.7069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 330 0.001024 1024 0.13 2048 2048 2.58858 0.987136 5.09171 30.7294 39.5387 39.6572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 330 0.001024 1024 0.13 2048 2560 2.63411 1.01331 5.82365 31.5299 41.1444 41.2612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 16 64 330 0.001024 1024 0.13 2048 0 0.957696 0.018368 29.4821 30.5464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 330 0.001024 1024 0.13 2048 4736 2.6223 1.05197 15.1613 32.8436 51.823 51.9332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 330 0.001024 1024 0.13 2048 4608 2.63546 1.05114 16.5811 32.8616 53.2703 53.3848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 330 0.001024 1024 0.13 2048 4096 2.64342 1.04243 10.662 32.5623 47.0516 47.1618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 330 0.001024 1024 0.13 2048 3840 2.61955 1.03328 8.54397 32.235 44.5718 44.6832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 330 0.001024 1024 0.13 2048 3072 2.64243 1.02288 7.05363 31.9546 42.8156 42.9301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 330 0.001024 1024 0.13 2048 2560 2.60013 1.00349 5.63731 31.3163 40.6994 40.8111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 330 0.001024 1024 0.13 2048 3072 2.59821 1.00557 6.38416 31.3569 41.4856 41.5949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 330 0.001024 1024 0.13 2048 3584 2.59037 1.01731 6.99302 31.7419 42.4827 42.5963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 330 0.001024 1024 0.13 2048 2048 2.58717 0.9872 5.42736 30.752 39.8981 40.0097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 330 0.001024 1024 0.13 2040 3584 2.59107 1.01251 5.69766 31.7176 41.1594 41.2723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 330 0.001024 1024 0.13 2048 3584 2.59235 1.01565 5.89594 31.7187 41.3647 41.4764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 330 0.001024 1024 0.13 2000 2240 2.57763 0.98304 4.12688 30.6154 38.4469 38.5547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 330 0.001024 1024 0.13 2016 2240 2.56944 0.984064 3.92317 30.6217 38.2404 38.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 330 0.001024 1024 0.13 2016 4096 2.59299 1.02429 6.4545 31.937 42.1508 42.2646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 330 0.001024 1024 0.13 2016 3840 2.57299 1.01786 9.73184 31.7225 45.1837 45.2981
