// Seed: 2877842915
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output logic id_3,
    input id_4
);
  logic id_5;
  type_9(
      (1), id_2
  );
  logic id_6;
endmodule
