
     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp VHDL Synthesis Compiler: Version 6.3 IR 35
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  p7.vhd
Options:    -yu -e10 -w100 -o2 -ygs -fP -v10 -dc22v10 -ppalc22v10d-25pc -b p7.vhd -u p7.hie
======================================================================

vhdlfe V6.3 IR 35:  VHDL parser
Thu Nov 29 10:50:18 2018

Library 'work' => directory 'lc22v10'
Linking 'C:\ARCHIV~1\Cypress\Warp\bin\std.vhd'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\work\cypress.vif'.
Library 'ieee' => directory 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work'
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\syntocyp.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\synusgnd.vif'.
p7.vhd (line 33, col 18):  Note: Substituting module 'add_vi_v_us' for '+'.
p7.vhd (line 35, col 15):  Note: Substituting module 'sub_vi_v_us' for '-'.

vhdlfe:  No errors.


tovif V6.3 IR 35:  High-level synthesis
Thu Nov 29 10:50:19 2018

Linking 'C:\ARCHIV~1\Cypress\Warp\bin\std.vhd'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\syntocyp.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\synusgnd.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\stdlogic\syntocyp.vif'.

tovif:  No errors.


topld V6.3 IR 35:  Synthesis and optimization
Thu Nov 29 10:50:20 2018

Linking 'C:\ARCHIV~1\Cypress\Warp\bin\std.vhd'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\syntocyp.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\synusgnd.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\stdlogic\syntocyp.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\lc22v10\stdlogic\c22v10.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------



------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 32 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

----------------------------------------------------------
Circuit simplification results:

	Expanded 15 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 10.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------
Created 65 PLD nodes.

topld:  No errors.

----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN HEADER INFORMATION  (10:50:23)

Input File(s): p7.pla
Device       : C22V10
Package      : palc22v10d-25pc
ReportFile   : p7.rpt

Program Controls:
    COMMAND LANGUAGE_VHDL 
    COMMAND PROPERTY BUS_HOLD ENABLE 

Signal Requests:
    GROUP USEPOL ALL
    GROUP FAST_SLEW ALL

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (10:50:23)

Messages:
  Information: Process virtual '\q(0)D\'\q(0)D\ ... expanded.
  Information: Process virtual '\q(1)D\'\q(1)D\ ... expanded.
  Information: Process virtual '\q(2)D\'\q(2)D\ ... expanded.
  Information: Process virtual '\q(3)D\'\q(3)D\ ... expanded.
  Information: Optimizing logic using best output polarity for signals:
         q(0).D q(1).D q(2).D q(3).D

  Information: Selected logic optimization OFF for signals:
         q(0).AR q(0).C q(1).AR q(1).C q(2).AR q(2).C q(3).AR q(3).C



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     01/NOV/1999  [v4.02 ] 6.3 IR 35

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (10:50:24)

Messages:
  Information: Optimizing Banked Preset/Reset requirements.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Equations" icon=FILE_RPT_EQUATION>
DESIGN EQUATIONS           (10:50:24)
</CYPRESSTAG>

    q(0).D =
          /c(0) * /c(1) * c(2) * /q(1).Q * q(2).Q * q(3).Q 
        + c(0) * /c(1) * c(2) * /q(1).Q * q(2).Q * /q(3).Q 
        + c(0) * /c(1) * c(2) * q(1).Q * /q(2).Q * /q(3).Q 
        + /c(0) * /c(1) * c(2) * /q(1).Q * /q(2).Q * /q(3).Q 
        + c(0) * c(2) * q(1).Q * q(2).Q * q(3).Q 
        + /c(0) * c(2) * q(1).Q * /q(2).Q * q(3).Q 
        + c(0) * c(2) * /q(1).Q * /q(2).Q * q(3).Q 
        + /c(0) * c(2) * q(1).Q * q(2).Q * /q(3).Q 
        + c(0) * c(1) * c(2) * q(3).Q 
        + /c(0) * c(1) * c(2) * q(1).Q 
        + c(0) * /c(1) * /c(2) * q(0).Q 
        + /c(0) * /c(1) * /c(2) * e(0) 
        + c(1) * /c(2) * /q(0).Q 

    q(0).AR =
          clr 

    q(0).SP =
          GND

    q(0).C =
          clk 

    q(1).D =
          /c(0) * /c(1) * c(2) * q(0).Q * /q(2).Q * /q(3).Q 
        + /c(0) * c(2) * q(0).Q * q(2).Q * q(3).Q 
        + /c(0) * c(1) * /c(2) * /q(0).Q * q(1).Q 
        + /c(0) * c(1) * /c(2) * q(0).Q * /q(1).Q 
        + c(0) * c(1) * /c(2) * /q(0).Q * /q(1).Q 
        + c(0) * c(2) * q(0).Q * /q(2).Q * q(3).Q 
        + c(0) * c(2) * q(0).Q * q(2).Q * /q(3).Q 
        + c(0) * c(1) * c(2) * q(0).Q 
        + /c(0) * c(1) * c(2) * q(2).Q 
        + c(0) * /c(2) * q(0).Q * q(1).Q 
        + /c(0) * /c(1) * /c(2) * e(1) 
        + /c(1) * c(2) * /q(0).Q * q(1).Q 
        + c(0) * /c(1) * /q(0).Q * q(1).Q 

    q(1).AR =
          clr 

    q(1).SP =
          GND

    q(1).C =
          clk 

    q(2).D =
          /c(0) * c(1) * /c(2) * q(0).Q * q(1).Q * /q(2).Q 
        + c(0) * c(1) * /c(2) * /q(0).Q * /q(1).Q * /q(2).Q 
        + /c(0) * /c(1) * c(2) * /q(0).Q * q(1).Q * /q(3).Q 
        + c(0) * c(2) * /q(0).Q * q(1).Q * q(3).Q 
        + /c(0) * c(1) * /c(2) * /q(0).Q * q(2).Q 
        + c(1) * /c(2) * q(0).Q * /q(1).Q * q(2).Q 
        + c(0) * c(1) * c(2) * q(1).Q 
        + /c(0) * c(1) * c(2) * q(3).Q 
        + /c(1) * c(2) * q(0).Q * q(2).Q 
        + c(0) * /c(2) * q(1).Q * q(2).Q 
        + /c(0) * /c(1) * /c(2) * e(2) 
        + /c(1) * c(2) * /q(1).Q * q(2).Q 
        + c(0) * /c(1) * /q(1).Q * q(2).Q 

    q(2).AR =
          clr 

    q(2).SP =
          GND

    q(2).C =
          clk 

    q(3).D =
          c(0) * c(1) * /c(2) * /q(0).Q * /q(1).Q * /q(2).Q * /q(3).Q 
        + /c(0) * /c(1) * c(2) * /q(0).Q * /q(1).Q * q(2).Q 
        + c(0) * /c(1) * c(2) * /q(0).Q * /q(1).Q * /q(2).Q 
        + /c(0) * c(1) * q(0).Q * q(1).Q * q(2).Q * /q(3).Q 
        + /c(0) * c(1) * /c(2) * /q(0).Q * q(3).Q 
        + c(1) * /c(2) * /q(1).Q * q(2).Q * q(3).Q 
        + c(1) * /c(2) * q(0).Q * /q(2).Q * q(3).Q 
        + c(0) * c(1) * c(2) * q(2).Q 
        + /c(0) * c(1) * c(2) * q(0).Q 
        + /c(1) * c(2) * q(1).Q * q(3).Q 
        + /c(1) * c(2) * q(0).Q * q(3).Q 
        + c(0) * /c(2) * q(1).Q * q(3).Q 
        + c(0) * /c(1) * /c(2) * q(3).Q 
        + /c(0) * /c(1) * /c(2) * e(3) 

    q(3).AR =
          clr 

    q(3).SP =
          GND

    q(3).C =
          clk 


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN RULE CHECK          (10:50:24)

Messages:
                 None.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Pinout" icon=FILE_RPT_PINOUT>
PINOUT INFORMATION   (10:50:24)
</CYPRESSTAG>
Messages:
  Information: Checking for duplicate NODE logic.
                 None.


                                 C22V10
                 __________________________________________
            clk =| 1|                                  |24|* not used       
           e(3) =| 2|                                  |23|* not used       
           e(2) =| 3|                                  |22|* not used       
           e(1) =| 4|                                  |21|* not used       
            clr =| 5|                                  |20|= q(2)           
           e(0) =| 6|                                  |19|= q(0)           
           c(2) =| 7|                                  |18|= q(1)           
           c(1) =| 8|                                  |17|= q(3)           
           c(0) =| 9|                                  |16|* not used       
       not used *|10|                                  |15|* not used       
       not used *|11|                                  |14|* not used       
       not used *|12|                                  |13|* not used       
                 __________________________________________


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Utilization" icon=FILE_RPT_UTILIZATION>
RESOURCE UTILIZATION (10:50:24)
</CYPRESSTAG>
  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | Dedicated Inputs   |    8  |   11  |
                 | Clock/Inputs       |    1  |    1  |
                 | I/O Macrocells     |    4  |   10  |
                 ______________________________________
                                          13  /   22   = 59  %


  Information: Output Logic Product Term Utilization.

                  Node#  Output Signal Name  Used   Max
                 ________________________________________
                 | 14  |  Unused          |   0  |   8  |
                 | 15  |  Unused          |   0  |  10  |
                 | 16  |  Unused          |   0  |  12  |
                 | 17  |  q(3)            |  14  |  14  |
                 | 18  |  q(1)            |  13  |  16  |
                 | 19  |  q(0)            |  13  |  16  |
                 | 20  |  q(2)            |  13  |  14  |
                 | 21  |  Unused          |   0  |  12  |
                 | 22  |  Unused          |   0  |  10  |
                 | 23  |  Unused          |   0  |   8  |
                 | 25  |  Unused          |   0  |   1  |
                 ________________________________________
                                             53  / 121   = 43  %


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

JEDEC ASSEMBLE             (10:50:24)

Messages:
  Information: Output file 'p7.pin' created.
  Information: Output file 'p7.jed' created.

  Usercode:    
  Checksum:    2423



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully at 10:50:24
