# system info DE2i_150_QSYS on 2019.04.05.15:56:23
system_info:
name,value
DEVICE,EP4CGX150DF31C7
DEVICE_FAMILY,Cyclone IV GX
GENERATION_ID,1554490545
#
#
# Files generated for DE2i_150_QSYS on 2019.04.05.15:56:23
files:
filepath,kind,attributes,module,is_top
simulation/DE2i_150_QSYS.v,VERILOG,,DE2i_150_QSYS,true
simulation/submodules/DE2i_150_QSYS_jtag_uart.v,VERILOG,,DE2i_150_QSYS_jtag_uart,false
simulation/submodules/DE2i_150_QSYS_led.v,VERILOG,,DE2i_150_QSYS_led,false
simulation/submodules/DE2i_150_QSYS_nios2_qsys.vo,VERILOG,,DE2i_150_QSYS_nios2_qsys,false
simulation/submodules/DE2i_150_QSYS_nios2_qsys_jtag_debug_module_wrapper.v,VERILOG,,DE2i_150_QSYS_nios2_qsys,false
simulation/submodules/DE2i_150_QSYS_nios2_qsys_jtag_debug_module_sysclk.v,VERILOG,,DE2i_150_QSYS_nios2_qsys,false
simulation/submodules/DE2i_150_QSYS_nios2_qsys_jtag_debug_module_tck.v,VERILOG,,DE2i_150_QSYS_nios2_qsys,false
simulation/submodules/DE2i_150_QSYS_nios2_qsys_oci_test_bench.v,VERILOG,,DE2i_150_QSYS_nios2_qsys,false
simulation/submodules/DE2i_150_QSYS_nios2_qsys_mult_cell.v,VERILOG,,DE2i_150_QSYS_nios2_qsys,false
simulation/submodules/DE2i_150_QSYS_nios2_qsys_test_bench.v,VERILOG,,DE2i_150_QSYS_nios2_qsys,false
simulation/submodules/DE2i_150_QSYS_nios2_qsys_nios2_waves.do,OTHER,,DE2i_150_QSYS_nios2_qsys,false
simulation/submodules/DE2i_150_QSYS_nios2_qsys.sdc,SDC,,DE2i_150_QSYS_nios2_qsys,false
simulation/submodules/DE2i_150_QSYS_nios2_qsys_ociram_default_contents.hex,HEX,,DE2i_150_QSYS_nios2_qsys,false
simulation/submodules/DE2i_150_QSYS_nios2_qsys_ociram_default_contents.dat,DAT,,DE2i_150_QSYS_nios2_qsys,false
simulation/submodules/DE2i_150_QSYS_nios2_qsys_ociram_default_contents.mif,MIF,,DE2i_150_QSYS_nios2_qsys,false
simulation/submodules/DE2i_150_QSYS_nios2_qsys_dc_tag_ram.hex,HEX,,DE2i_150_QSYS_nios2_qsys,false
simulation/submodules/DE2i_150_QSYS_nios2_qsys_dc_tag_ram.dat,DAT,,DE2i_150_QSYS_nios2_qsys,false
simulation/submodules/DE2i_150_QSYS_nios2_qsys_dc_tag_ram.mif,MIF,,DE2i_150_QSYS_nios2_qsys,false
simulation/submodules/DE2i_150_QSYS_nios2_qsys_rf_ram_b.hex,HEX,,DE2i_150_QSYS_nios2_qsys,false
simulation/submodules/DE2i_150_QSYS_nios2_qsys_rf_ram_b.dat,DAT,,DE2i_150_QSYS_nios2_qsys,false
simulation/submodules/DE2i_150_QSYS_nios2_qsys_rf_ram_b.mif,MIF,,DE2i_150_QSYS_nios2_qsys,false
simulation/submodules/DE2i_150_QSYS_nios2_qsys_rf_ram_a.hex,HEX,,DE2i_150_QSYS_nios2_qsys,false
simulation/submodules/DE2i_150_QSYS_nios2_qsys_rf_ram_a.dat,DAT,,DE2i_150_QSYS_nios2_qsys,false
simulation/submodules/DE2i_150_QSYS_nios2_qsys_rf_ram_a.mif,MIF,,DE2i_150_QSYS_nios2_qsys,false
simulation/submodules/DE2i_150_QSYS_nios2_qsys_bht_ram.hex,HEX,,DE2i_150_QSYS_nios2_qsys,false
simulation/submodules/DE2i_150_QSYS_nios2_qsys_bht_ram.dat,DAT,,DE2i_150_QSYS_nios2_qsys,false
simulation/submodules/DE2i_150_QSYS_nios2_qsys_bht_ram.mif,MIF,,DE2i_150_QSYS_nios2_qsys,false
simulation/submodules/DE2i_150_QSYS_nios2_qsys_ic_tag_ram.hex,HEX,,DE2i_150_QSYS_nios2_qsys,false
simulation/submodules/DE2i_150_QSYS_nios2_qsys_ic_tag_ram.dat,DAT,,DE2i_150_QSYS_nios2_qsys,false
simulation/submodules/DE2i_150_QSYS_nios2_qsys_ic_tag_ram.mif,MIF,,DE2i_150_QSYS_nios2_qsys,false
simulation/submodules/DE2i_150_QSYS_onchip_memory2.hex,HEX,,DE2i_150_QSYS_onchip_memory2,false
simulation/submodules/DE2i_150_QSYS_onchip_memory2.v,VERILOG,,DE2i_150_QSYS_onchip_memory2,false
simulation/submodules/DE2i_150_QSYS_sysid_qsys.v,VERILOG,,DE2i_150_QSYS_sysid_qsys,false
simulation/submodules/DE2i_150_QSYS_mm_interconnect_0.v,VERILOG,,DE2i_150_QSYS_mm_interconnect_0,false
simulation/submodules/DE2i_150_QSYS_irq_mapper.sv,SYSTEM_VERILOG,,DE2i_150_QSYS_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/DE2i_150_QSYS_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,DE2i_150_QSYS_mm_interconnect_0_router,false
simulation/submodules/DE2i_150_QSYS_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,DE2i_150_QSYS_mm_interconnect_0_router_001,false
simulation/submodules/DE2i_150_QSYS_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,DE2i_150_QSYS_mm_interconnect_0_router_002,false
simulation/submodules/DE2i_150_QSYS_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,DE2i_150_QSYS_mm_interconnect_0_router_004,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/DE2i_150_QSYS_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,DE2i_150_QSYS_mm_interconnect_0_cmd_demux,false
simulation/submodules/DE2i_150_QSYS_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,DE2i_150_QSYS_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/DE2i_150_QSYS_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,DE2i_150_QSYS_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,DE2i_150_QSYS_mm_interconnect_0_cmd_mux,false
simulation/submodules/DE2i_150_QSYS_mm_interconnect_0_cmd_mux_002.sv,SYSTEM_VERILOG,,DE2i_150_QSYS_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,DE2i_150_QSYS_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/DE2i_150_QSYS_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,DE2i_150_QSYS_mm_interconnect_0_rsp_demux,false
simulation/submodules/DE2i_150_QSYS_mm_interconnect_0_rsp_demux_002.sv,SYSTEM_VERILOG,,DE2i_150_QSYS_mm_interconnect_0_rsp_demux_002,false
simulation/submodules/DE2i_150_QSYS_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,DE2i_150_QSYS_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,DE2i_150_QSYS_mm_interconnect_0_rsp_mux,false
simulation/submodules/DE2i_150_QSYS_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,DE2i_150_QSYS_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,DE2i_150_QSYS_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/DE2i_150_QSYS_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,DE2i_150_QSYS_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/DE2i_150_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,DE2i_150_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
DE2i_150_QSYS.jtag_uart,DE2i_150_QSYS_jtag_uart
DE2i_150_QSYS.led,DE2i_150_QSYS_led
DE2i_150_QSYS.nios2_qsys,DE2i_150_QSYS_nios2_qsys
DE2i_150_QSYS.onchip_memory2,DE2i_150_QSYS_onchip_memory2
DE2i_150_QSYS.sysid_qsys,DE2i_150_QSYS_sysid_qsys
DE2i_150_QSYS.mm_interconnect_0,DE2i_150_QSYS_mm_interconnect_0
DE2i_150_QSYS.mm_interconnect_0.nios2_qsys_data_master_translator,altera_merlin_master_translator
DE2i_150_QSYS.mm_interconnect_0.nios2_qsys_instruction_master_translator,altera_merlin_master_translator
DE2i_150_QSYS.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
DE2i_150_QSYS.mm_interconnect_0.sysid_qsys_control_slave_translator,altera_merlin_slave_translator
DE2i_150_QSYS.mm_interconnect_0.nios2_qsys_jtag_debug_module_translator,altera_merlin_slave_translator
DE2i_150_QSYS.mm_interconnect_0.onchip_memory2_s1_translator,altera_merlin_slave_translator
DE2i_150_QSYS.mm_interconnect_0.led_s1_translator,altera_merlin_slave_translator
DE2i_150_QSYS.mm_interconnect_0.nios2_qsys_data_master_agent,altera_merlin_master_agent
DE2i_150_QSYS.mm_interconnect_0.nios2_qsys_instruction_master_agent,altera_merlin_master_agent
DE2i_150_QSYS.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent,altera_merlin_slave_agent
DE2i_150_QSYS.mm_interconnect_0.sysid_qsys_control_slave_agent,altera_merlin_slave_agent
DE2i_150_QSYS.mm_interconnect_0.nios2_qsys_jtag_debug_module_agent,altera_merlin_slave_agent
DE2i_150_QSYS.mm_interconnect_0.onchip_memory2_s1_agent,altera_merlin_slave_agent
DE2i_150_QSYS.mm_interconnect_0.led_s1_agent,altera_merlin_slave_agent
DE2i_150_QSYS.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
DE2i_150_QSYS.mm_interconnect_0.sysid_qsys_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
DE2i_150_QSYS.mm_interconnect_0.nios2_qsys_jtag_debug_module_agent_rsp_fifo,altera_avalon_sc_fifo
DE2i_150_QSYS.mm_interconnect_0.onchip_memory2_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE2i_150_QSYS.mm_interconnect_0.led_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE2i_150_QSYS.mm_interconnect_0.router,DE2i_150_QSYS_mm_interconnect_0_router
DE2i_150_QSYS.mm_interconnect_0.router_001,DE2i_150_QSYS_mm_interconnect_0_router_001
DE2i_150_QSYS.mm_interconnect_0.router_002,DE2i_150_QSYS_mm_interconnect_0_router_002
DE2i_150_QSYS.mm_interconnect_0.router_003,DE2i_150_QSYS_mm_interconnect_0_router_002
DE2i_150_QSYS.mm_interconnect_0.router_006,DE2i_150_QSYS_mm_interconnect_0_router_002
DE2i_150_QSYS.mm_interconnect_0.router_004,DE2i_150_QSYS_mm_interconnect_0_router_004
DE2i_150_QSYS.mm_interconnect_0.router_005,DE2i_150_QSYS_mm_interconnect_0_router_004
DE2i_150_QSYS.mm_interconnect_0.nios2_qsys_data_master_limiter,altera_merlin_traffic_limiter
DE2i_150_QSYS.mm_interconnect_0.nios2_qsys_instruction_master_limiter,altera_merlin_traffic_limiter
DE2i_150_QSYS.mm_interconnect_0.cmd_demux,DE2i_150_QSYS_mm_interconnect_0_cmd_demux
DE2i_150_QSYS.mm_interconnect_0.cmd_demux_001,DE2i_150_QSYS_mm_interconnect_0_cmd_demux_001
DE2i_150_QSYS.mm_interconnect_0.cmd_mux,DE2i_150_QSYS_mm_interconnect_0_cmd_mux
DE2i_150_QSYS.mm_interconnect_0.cmd_mux_001,DE2i_150_QSYS_mm_interconnect_0_cmd_mux
DE2i_150_QSYS.mm_interconnect_0.cmd_mux_004,DE2i_150_QSYS_mm_interconnect_0_cmd_mux
DE2i_150_QSYS.mm_interconnect_0.cmd_mux_002,DE2i_150_QSYS_mm_interconnect_0_cmd_mux_002
DE2i_150_QSYS.mm_interconnect_0.cmd_mux_003,DE2i_150_QSYS_mm_interconnect_0_cmd_mux_002
DE2i_150_QSYS.mm_interconnect_0.rsp_demux,DE2i_150_QSYS_mm_interconnect_0_rsp_demux
DE2i_150_QSYS.mm_interconnect_0.rsp_demux_001,DE2i_150_QSYS_mm_interconnect_0_rsp_demux
DE2i_150_QSYS.mm_interconnect_0.rsp_demux_004,DE2i_150_QSYS_mm_interconnect_0_rsp_demux
DE2i_150_QSYS.mm_interconnect_0.rsp_demux_002,DE2i_150_QSYS_mm_interconnect_0_rsp_demux_002
DE2i_150_QSYS.mm_interconnect_0.rsp_demux_003,DE2i_150_QSYS_mm_interconnect_0_rsp_demux_002
DE2i_150_QSYS.mm_interconnect_0.rsp_mux,DE2i_150_QSYS_mm_interconnect_0_rsp_mux
DE2i_150_QSYS.mm_interconnect_0.rsp_mux_001,DE2i_150_QSYS_mm_interconnect_0_rsp_mux_001
DE2i_150_QSYS.mm_interconnect_0.avalon_st_adapter,DE2i_150_QSYS_mm_interconnect_0_avalon_st_adapter
DE2i_150_QSYS.mm_interconnect_0.avalon_st_adapter.error_adapter_0,DE2i_150_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE2i_150_QSYS.mm_interconnect_0.avalon_st_adapter_001,DE2i_150_QSYS_mm_interconnect_0_avalon_st_adapter
DE2i_150_QSYS.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,DE2i_150_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE2i_150_QSYS.mm_interconnect_0.avalon_st_adapter_002,DE2i_150_QSYS_mm_interconnect_0_avalon_st_adapter
DE2i_150_QSYS.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,DE2i_150_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE2i_150_QSYS.mm_interconnect_0.avalon_st_adapter_003,DE2i_150_QSYS_mm_interconnect_0_avalon_st_adapter
DE2i_150_QSYS.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,DE2i_150_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE2i_150_QSYS.mm_interconnect_0.avalon_st_adapter_004,DE2i_150_QSYS_mm_interconnect_0_avalon_st_adapter
DE2i_150_QSYS.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,DE2i_150_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE2i_150_QSYS.irq_mapper,DE2i_150_QSYS_irq_mapper
DE2i_150_QSYS.rst_controller,altera_reset_controller
