0.7
2020.2
May  7 2023
15:24:31
C:/Users/Jason/Documents/Vivado/Verilog/Lab06/Lab06.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Jason/Documents/Vivado/Verilog/Lab06/Lab06.srcs/sources_1/new/bcd_to_weighted.sv,1726324228,systemVerilog,,C:/Users/Jason/Documents/Vivado/Verilog/Lab06/Lab06.srcs/sources_1/new/bcd_to_weighted_TB.sv,,bcd_to_weighted,,uvm,,,,,,
C:/Users/Jason/Documents/Vivado/Verilog/Lab06/Lab06.srcs/sources_1/new/bcd_to_weighted_TB.sv,1726332793,systemVerilog,,,,bcd_to_weighted_TB,,uvm,,,,,,
C:/Users/Jason/Documents/Vivado/Verilog/Lab06/Lab06.srcs/sources_1/new/control.sv,1726333131,systemVerilog,C:/Users/Jason/Documents/Vivado/Verilog/Lab06/Lab06.srcs/sources_1/new/dual2line_to_1line.sv;C:/Users/Jason/Documents/Vivado/Verilog/Lab06/Lab06.srcs/sources_1/new/dual2line_to_1line_TB.sv;C:/Users/Jason/Documents/Vivado/Verilog/Lab06/Lab06.srcs/sources_1/new/route.sv,C:/Users/Jason/Documents/Vivado/Verilog/Lab06/Lab06.srcs/sources_1/new/dual2line_to_1line.sv,,$unit_control_sv_448618422;control,,uvm,,,,,,
C:/Users/Jason/Documents/Vivado/Verilog/Lab06/Lab06.srcs/sources_1/new/dual2line_to_1line.sv,1726338851,systemVerilog,,C:/Users/Jason/Documents/Vivado/Verilog/Lab06/Lab06.srcs/sources_1/new/route.sv,,dual2line_to_1line,,uvm,,,,,,
C:/Users/Jason/Documents/Vivado/Verilog/Lab06/Lab06.srcs/sources_1/new/dual2line_to_1line_TB.sv,1726338442,systemVerilog,,,,dual2line_to_1line_TB,,uvm,,,,,,
C:/Users/Jason/Documents/Vivado/Verilog/Lab06/Lab06.srcs/sources_1/new/route.sv,1726333208,systemVerilog,,C:/Users/Jason/Documents/Vivado/Verilog/Lab06/Lab06.srcs/sources_1/new/dual2line_to_1line_TB.sv,,route,,uvm,,,,,,
