

================================================================
== Vitis HLS Report for 'filter2'
================================================================
* Date:           Sun Jun 29 19:59:47 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        filter2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.860 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.86>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_r_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_r" [HLS/FILTER2/filter2.c:92]   --->   Operation 14 'read' 'input_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i32 %input_r_read" [HLS/FILTER2/filter2.c:66]   --->   Operation 15 'sext' 'sext_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (6.86ns)   --->   "%temp = mul i56 %sext_ln66, i56 9722799" [HLS/FILTER2/filter2.c:66]   --->   Operation 16 'mul' 'temp' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%filter_state_w2_2_load = load i32 %filter_state_w2_2" [HLS/FILTER2/filter2.c:82]   --->   Operation 17 'load' 'filter_state_w2_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln66_1 = sext i32 %filter_state_w2_2_load" [HLS/FILTER2/filter2.c:66]   --->   Operation 18 'sext' 'sext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (6.86ns)   --->   "%temp_2 = mul i63 %sext_ln66_1, i63 2137155102" [HLS/FILTER2/filter2.c:66]   --->   Operation 19 'mul' 'temp_2' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.86>
ST_2 : Operation 20 [1/2] (6.86ns)   --->   "%temp = mul i56 %sext_ln66, i56 9722799" [HLS/FILTER2/filter2.c:66]   --->   Operation 20 'mul' 'temp' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%x_1 = partselect i25 @_ssdm_op_PartSelect.i25.i56.i32.i32, i56 %temp, i32 31, i32 55" [HLS/FILTER2/filter2.c:67]   --->   Operation 21 'partselect' 'x_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%filter_state_w1_2_load = load i32 %filter_state_w1_2" [HLS/FILTER2/filter2.c:81]   --->   Operation 22 'load' 'filter_state_w1_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %filter_state_w1_2_load, i31 0" [HLS/FILTER2/filter2.c:66]   --->   Operation 23 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (3.53ns)   --->   "%temp_1 = sub i63 0, i63 %shl_ln" [HLS/FILTER2/filter2.c:66]   --->   Operation 24 'sub' 'temp_1' <Predicate = true> <Delay = 3.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %temp_1, i32 31, i32 62" [HLS/FILTER2/filter2.c:67]   --->   Operation 25 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] (6.86ns)   --->   "%temp_2 = mul i63 %sext_ln66_1, i63 2137155102" [HLS/FILTER2/filter2.c:66]   --->   Operation 26 'mul' 'temp_2' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln67_1 = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %temp_2, i32 31, i32 62" [HLS/FILTER2/filter2.c:67]   --->   Operation 27 'partselect' 'trunc_ln67_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %filter_state_w1_2_load, i32 %filter_state_w2_2" [HLS/FILTER2/filter2.c:86]   --->   Operation 28 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.50>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln67 = sext i25 %x_1" [HLS/FILTER2/filter2.c:67]   --->   Operation 29 'sext' 'sext_ln67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln81 = sub i32 %sext_ln67, i32 %trunc_ln" [HLS/FILTER2/filter2.c:81]   --->   Operation 30 'sub' 'sub_ln81' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 31 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%w = sub i32 %sub_ln81, i32 %trunc_ln67_1" [HLS/FILTER2/filter2.c:82]   --->   Operation 31 'sub' 'w' <Predicate = true> <Delay = 4.50> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %w, i32 %filter_state_w1_2" [HLS/FILTER2/filter2.c:87]   --->   Operation 32 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.23>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln66_2 = sext i32 %w" [HLS/FILTER2/filter2.c:66]   --->   Operation 33 'sext' 'sext_ln66_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln66_1 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %w, i31 0" [HLS/FILTER2/filter2.c:66]   --->   Operation 34 'bitconcatenate' 'shl_ln66_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (3.53ns)   --->   "%temp_3 = sub i63 %shl_ln66_1, i63 %sext_ln66_2" [HLS/FILTER2/filter2.c:66]   --->   Operation 35 'sub' 'temp_3' <Predicate = true> <Delay = 3.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln67_2 = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %temp_3, i32 31, i32 62" [HLS/FILTER2/filter2.c:67]   --->   Operation 36 'partselect' 'trunc_ln67_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln66_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %filter_state_w2_2_load, i31 0" [HLS/FILTER2/filter2.c:66]   --->   Operation 37 'bitconcatenate' 'shl_ln66_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (3.53ns)   --->   "%temp_4 = sub i63 0, i63 %shl_ln66_2" [HLS/FILTER2/filter2.c:66]   --->   Operation 38 'sub' 'temp_4' <Predicate = true> <Delay = 3.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln67_3 = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %temp_4, i32 31, i32 62" [HLS/FILTER2/filter2.c:67]   --->   Operation 39 'partselect' 'trunc_ln67_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (2.70ns)   --->   "%y = add i32 %trunc_ln67_2, i32 %trunc_ln67_3" [HLS/FILTER2/filter2.c:85]   --->   Operation 40 'add' 'y' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.86>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln66_3 = sext i32 %y" [HLS/FILTER2/filter2.c:66]   --->   Operation 41 'sext' 'sext_ln66_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [2/2] (6.86ns)   --->   "%temp_5 = mul i56 %sext_ln66_3, i56 9722799" [HLS/FILTER2/filter2.c:66]   --->   Operation 42 'mul' 'temp_5' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%filter_state_w2_1_load = load i32 %filter_state_w2_1" [HLS/FILTER2/filter2.c:82]   --->   Operation 43 'load' 'filter_state_w2_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln66_4 = sext i32 %filter_state_w2_1_load" [HLS/FILTER2/filter2.c:66]   --->   Operation 44 'sext' 'sext_ln66_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [2/2] (6.86ns)   --->   "%temp_7 = mul i63 %sext_ln66_4, i63 2138366919" [HLS/FILTER2/filter2.c:66]   --->   Operation 45 'mul' 'temp_7' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.86>
ST_6 : Operation 46 [1/2] (6.86ns)   --->   "%temp_5 = mul i56 %sext_ln66_3, i56 9722799" [HLS/FILTER2/filter2.c:66]   --->   Operation 46 'mul' 'temp_5' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%x_3 = partselect i25 @_ssdm_op_PartSelect.i25.i56.i32.i32, i56 %temp_5, i32 31, i32 55" [HLS/FILTER2/filter2.c:67]   --->   Operation 47 'partselect' 'x_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%filter_state_w1_1_load = load i32 %filter_state_w1_1" [HLS/FILTER2/filter2.c:81]   --->   Operation 48 'load' 'filter_state_w1_1_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln66_3 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %filter_state_w1_1_load, i31 0" [HLS/FILTER2/filter2.c:66]   --->   Operation 49 'bitconcatenate' 'shl_ln66_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (3.53ns)   --->   "%temp_6 = sub i63 0, i63 %shl_ln66_3" [HLS/FILTER2/filter2.c:66]   --->   Operation 50 'sub' 'temp_6' <Predicate = true> <Delay = 3.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln67_5 = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %temp_6, i32 31, i32 62" [HLS/FILTER2/filter2.c:67]   --->   Operation 51 'partselect' 'trunc_ln67_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/2] (6.86ns)   --->   "%temp_7 = mul i63 %sext_ln66_4, i63 2138366919" [HLS/FILTER2/filter2.c:66]   --->   Operation 52 'mul' 'temp_7' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln67_6 = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %temp_7, i32 31, i32 62" [HLS/FILTER2/filter2.c:67]   --->   Operation 53 'partselect' 'trunc_ln67_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %filter_state_w1_1_load, i32 %filter_state_w2_1" [HLS/FILTER2/filter2.c:86]   --->   Operation 54 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.50>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln67_1 = sext i25 %x_3" [HLS/FILTER2/filter2.c:67]   --->   Operation 55 'sext' 'sext_ln67_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln81_1 = sub i32 %sext_ln67_1, i32 %trunc_ln67_5" [HLS/FILTER2/filter2.c:81]   --->   Operation 56 'sub' 'sub_ln81_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 57 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%w_1 = sub i32 %sub_ln81_1, i32 %trunc_ln67_6" [HLS/FILTER2/filter2.c:82]   --->   Operation 57 'sub' 'w_1' <Predicate = true> <Delay = 4.50> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %w_1, i32 %filter_state_w1_1" [HLS/FILTER2/filter2.c:87]   --->   Operation 58 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.23>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln66_5 = sext i32 %w_1" [HLS/FILTER2/filter2.c:66]   --->   Operation 59 'sext' 'sext_ln66_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln66_4 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %w_1, i31 0" [HLS/FILTER2/filter2.c:66]   --->   Operation 60 'bitconcatenate' 'shl_ln66_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (3.53ns)   --->   "%temp_8 = sub i63 %shl_ln66_4, i63 %sext_ln66_5" [HLS/FILTER2/filter2.c:66]   --->   Operation 61 'sub' 'temp_8' <Predicate = true> <Delay = 3.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln67_7 = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %temp_8, i32 31, i32 62" [HLS/FILTER2/filter2.c:67]   --->   Operation 62 'partselect' 'trunc_ln67_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln66_5 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %filter_state_w2_1_load, i31 0" [HLS/FILTER2/filter2.c:66]   --->   Operation 63 'bitconcatenate' 'shl_ln66_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (3.53ns)   --->   "%temp_9 = sub i63 0, i63 %shl_ln66_5" [HLS/FILTER2/filter2.c:66]   --->   Operation 64 'sub' 'temp_9' <Predicate = true> <Delay = 3.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln67_8 = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %temp_9, i32 31, i32 62" [HLS/FILTER2/filter2.c:67]   --->   Operation 65 'partselect' 'trunc_ln67_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (2.70ns)   --->   "%y_1 = add i32 %trunc_ln67_7, i32 %trunc_ln67_8" [HLS/FILTER2/filter2.c:85]   --->   Operation 66 'add' 'y_1' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.86>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln66_6 = sext i32 %y_1" [HLS/FILTER2/filter2.c:66]   --->   Operation 67 'sext' 'sext_ln66_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [2/2] (6.86ns)   --->   "%temp_10 = mul i56 %sext_ln66_6, i56 9700913" [HLS/FILTER2/filter2.c:66]   --->   Operation 68 'mul' 'temp_10' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%filter_state_w2_load = load i32 %filter_state_w2" [HLS/FILTER2/filter2.c:82]   --->   Operation 69 'load' 'filter_state_w2_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln66_7 = sext i32 %filter_state_w2_load" [HLS/FILTER2/filter2.c:66]   --->   Operation 70 'sext' 'sext_ln66_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [2/2] (6.86ns)   --->   "%temp_12 = mul i63 %sext_ln66_7, i63 2128081823" [HLS/FILTER2/filter2.c:66]   --->   Operation 71 'mul' 'temp_12' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.86>
ST_10 : Operation 72 [1/2] (6.86ns)   --->   "%temp_10 = mul i56 %sext_ln66_6, i56 9700913" [HLS/FILTER2/filter2.c:66]   --->   Operation 72 'mul' 'temp_10' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%x_5 = partselect i25 @_ssdm_op_PartSelect.i25.i56.i32.i32, i56 %temp_10, i32 31, i32 55" [HLS/FILTER2/filter2.c:67]   --->   Operation 73 'partselect' 'x_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%filter_state_w1_load = load i32 %filter_state_w1" [HLS/FILTER2/filter2.c:81]   --->   Operation 74 'load' 'filter_state_w1_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln66_6 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %filter_state_w1_load, i31 0" [HLS/FILTER2/filter2.c:66]   --->   Operation 75 'bitconcatenate' 'shl_ln66_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (3.53ns)   --->   "%temp_11 = sub i63 0, i63 %shl_ln66_6" [HLS/FILTER2/filter2.c:66]   --->   Operation 76 'sub' 'temp_11' <Predicate = true> <Delay = 3.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln67_s = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %temp_11, i32 31, i32 62" [HLS/FILTER2/filter2.c:67]   --->   Operation 77 'partselect' 'trunc_ln67_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/2] (6.86ns)   --->   "%temp_12 = mul i63 %sext_ln66_7, i63 2128081823" [HLS/FILTER2/filter2.c:66]   --->   Operation 78 'mul' 'temp_12' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln67_4 = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %temp_12, i32 31, i32 62" [HLS/FILTER2/filter2.c:67]   --->   Operation 79 'partselect' 'trunc_ln67_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %filter_state_w1_load, i32 %filter_state_w2" [HLS/FILTER2/filter2.c:86]   --->   Operation 80 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 4.50>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln67_2 = sext i25 %x_5" [HLS/FILTER2/filter2.c:67]   --->   Operation 81 'sext' 'sext_ln67_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln81_2 = sub i32 %sext_ln67_2, i32 %trunc_ln67_s" [HLS/FILTER2/filter2.c:81]   --->   Operation 82 'sub' 'sub_ln81_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 83 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%w_2 = sub i32 %sub_ln81_2, i32 %trunc_ln67_4" [HLS/FILTER2/filter2.c:82]   --->   Operation 83 'sub' 'w_2' <Predicate = true> <Delay = 4.50> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %w_2, i32 %filter_state_w1" [HLS/FILTER2/filter2.c:87]   --->   Operation 84 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.23>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln66_8 = sext i32 %w_2" [HLS/FILTER2/filter2.c:66]   --->   Operation 85 'sext' 'sext_ln66_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln66_7 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %w_2, i31 0" [HLS/FILTER2/filter2.c:66]   --->   Operation 86 'bitconcatenate' 'shl_ln66_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (3.53ns)   --->   "%temp_13 = sub i63 %shl_ln66_7, i63 %sext_ln66_8" [HLS/FILTER2/filter2.c:66]   --->   Operation 87 'sub' 'temp_13' <Predicate = true> <Delay = 3.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln67_9 = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %temp_13, i32 31, i32 62" [HLS/FILTER2/filter2.c:67]   --->   Operation 88 'partselect' 'trunc_ln67_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln66_8 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %filter_state_w2_load, i31 0" [HLS/FILTER2/filter2.c:66]   --->   Operation 89 'bitconcatenate' 'shl_ln66_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (3.53ns)   --->   "%temp_14 = sub i63 0, i63 %shl_ln66_8" [HLS/FILTER2/filter2.c:66]   --->   Operation 90 'sub' 'temp_14' <Predicate = true> <Delay = 3.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln67_10 = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %temp_14, i32 31, i32 62" [HLS/FILTER2/filter2.c:67]   --->   Operation 91 'partselect' 'trunc_ln67_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (2.70ns)   --->   "%y_2 = add i32 %trunc_ln67_9, i32 %trunc_ln67_10" [HLS/FILTER2/filter2.c:85]   --->   Operation 92 'add' 'y_2' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.53>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%spectopmodule_ln92 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [HLS/FILTER2/filter2.c:92]   --->   Operation 94 'spectopmodule' 'spectopmodule_ln92' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln66_9 = sext i32 %y_2" [HLS/FILTER2/filter2.c:66]   --->   Operation 97 'sext' 'sext_ln66_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln66_9 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %y_2, i31 0" [HLS/FILTER2/filter2.c:66]   --->   Operation 98 'bitconcatenate' 'shl_ln66_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (3.53ns)   --->   "%temp_15 = sub i63 %shl_ln66_9, i63 %sext_ln66_9" [HLS/FILTER2/filter2.c:66]   --->   Operation 99 'sub' 'temp_15' <Predicate = true> <Delay = 3.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%x = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %temp_15, i32 31, i32 62" [HLS/FILTER2/filter2.c:67]   --->   Operation 100 'partselect' 'x' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%ret_ln116 = ret i32 %x" [HLS/FILTER2/filter2.c:116]   --->   Operation 101 'ret' 'ret_ln116' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.86ns
The critical path consists of the following:
	wire read operation ('input', HLS/FILTER2/filter2.c:92) on port 'input_r' (HLS/FILTER2/filter2.c:92) [12]  (0 ns)
	'mul' operation ('temp', HLS/FILTER2/filter2.c:66) [14]  (6.86 ns)

 <State 2>: 6.86ns
The critical path consists of the following:
	'mul' operation ('temp', HLS/FILTER2/filter2.c:66) [14]  (6.86 ns)

 <State 3>: 4.5ns
The critical path consists of the following:
	'sub' operation ('sub_ln81', HLS/FILTER2/filter2.c:81) [21]  (0 ns)
	'sub' operation ('w', HLS/FILTER2/filter2.c:82) [26]  (4.5 ns)

 <State 4>: 6.24ns
The critical path consists of the following:
	'sub' operation ('temp', HLS/FILTER2/filter2.c:66) [29]  (3.53 ns)
	'add' operation ('y', HLS/FILTER2/filter2.c:85) [34]  (2.7 ns)

 <State 5>: 6.86ns
The critical path consists of the following:
	'mul' operation ('temp', HLS/FILTER2/filter2.c:66) [38]  (6.86 ns)

 <State 6>: 6.86ns
The critical path consists of the following:
	'mul' operation ('temp', HLS/FILTER2/filter2.c:66) [38]  (6.86 ns)

 <State 7>: 4.5ns
The critical path consists of the following:
	'sub' operation ('sub_ln81_1', HLS/FILTER2/filter2.c:81) [45]  (0 ns)
	'sub' operation ('w', HLS/FILTER2/filter2.c:82) [50]  (4.5 ns)

 <State 8>: 6.24ns
The critical path consists of the following:
	'sub' operation ('temp', HLS/FILTER2/filter2.c:66) [53]  (3.53 ns)
	'add' operation ('y', HLS/FILTER2/filter2.c:85) [58]  (2.7 ns)

 <State 9>: 6.86ns
The critical path consists of the following:
	'mul' operation ('temp', HLS/FILTER2/filter2.c:66) [62]  (6.86 ns)

 <State 10>: 6.86ns
The critical path consists of the following:
	'mul' operation ('temp', HLS/FILTER2/filter2.c:66) [62]  (6.86 ns)

 <State 11>: 4.5ns
The critical path consists of the following:
	'sub' operation ('sub_ln81_2', HLS/FILTER2/filter2.c:81) [69]  (0 ns)
	'sub' operation ('w', HLS/FILTER2/filter2.c:82) [74]  (4.5 ns)

 <State 12>: 6.24ns
The critical path consists of the following:
	'sub' operation ('temp', HLS/FILTER2/filter2.c:66) [77]  (3.53 ns)
	'add' operation ('y', HLS/FILTER2/filter2.c:85) [82]  (2.7 ns)

 <State 13>: 3.53ns
The critical path consists of the following:
	'sub' operation ('temp', HLS/FILTER2/filter2.c:66) [87]  (3.53 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
