#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar 25 12:11:38 2021
# Process ID: 1896
# Current directory: C:/ip_repo/AXISHandWritten
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3696 C:\ip_repo\AXISHandWritten\edit_NeuralNetHandWritten_v1_0.xpr
# Log file: C:/ip_repo/AXISHandWritten/vivado.log
# Journal file: C:/ip_repo/AXISHandWritten\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/ip_repo/AXISHandWritten/edit_NeuralNetHandWritten_v1_0.xpr
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/ip_repo/AXISHandWritten/NeuralNetHandWritten_1_0/hdl/NeuralNetHandWritten_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/ip_repo/AXISHandWritten/NeuralNetHandWritten_1_0/hdl/NeuralNetHandWritten_v1_0_S00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/ip_repo/AXISHandWritten/NeuralNetHandWritten_1_0/hdl/NeuralNetHandWritten_v1_0.v:]
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/ip_repo/AXISHandWritten/NeuralNetHandWritten_1_0/hdl/NeuralNetHandWritten_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/ip_repo/AXISHandWritten/NeuralNetHandWritten_1_0/hdl/NeuralNetHandWritten_v1_0_S00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/ip_repo/AXISHandWritten/NeuralNetHandWritten_1_0/hdl/NeuralNetHandWritten_v1_0.v:]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ip_repo/AXISHandWritten/NeuralNetHandWritten_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/ip_repo/AXISHandWritten/NeuralNetHandWritten_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ip_repo/AXISHandWritten/NeuralNetHandWritten_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 786.563 ; gain = 156.207
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/ip_repo/AXISHandWritten/NeuralNetHandWritten_1_0/hdl/NeuralNetHandWritten_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/ip_repo/AXISHandWritten/NeuralNetHandWritten_1_0/hdl/NeuralNetHandWritten_v1_0_S00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/ip_repo/AXISHandWritten/NeuralNetHandWritten_1_0/hdl/NeuralNetHandWritten_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/ip_repo/AXISHandWritten/NeuralNetHandWritten_1_0/hdl/NeuralNetHandWritten_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/ip_repo/AXISHandWritten/NeuralNetHandWritten_1_0/hdl/NeuralNetHandWritten_v1_0_S00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/ip_repo/AXISHandWritten/NeuralNetHandWritten_1_0/hdl/NeuralNetHandWritten_v1_0.v:]
[Thu Mar 25 12:12:31 2021] Launched synth_1...
Run output will be captured here: C:/ip_repo/AXISHandWritten/edit_NeuralNetHandWritten_v1_0.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/ip_repo/AXISHandWritten/NeuralNetHandWritten_1_0/hdl/NeuralNetHandWritten_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/ip_repo/AXISHandWritten/NeuralNetHandWritten_1_0/hdl/NeuralNetHandWritten_v1_0_S00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/ip_repo/AXISHandWritten/NeuralNetHandWritten_1_0/hdl/NeuralNetHandWritten_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/ip_repo/AXISHandWritten/NeuralNetHandWritten_1_0/hdl/NeuralNetHandWritten_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/ip_repo/AXISHandWritten/NeuralNetHandWritten_1_0/hdl/NeuralNetHandWritten_v1_0_S00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/ip_repo/AXISHandWritten/NeuralNetHandWritten_1_0/hdl/NeuralNetHandWritten_v1_0.v:]
[Thu Mar 25 12:33:08 2021] Launched synth_1...
Run output will be captured here: C:/ip_repo/AXISHandWritten/edit_NeuralNetHandWritten_v1_0.runs/synth_1/runme.log
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse D:/UofT/ECE532/project/Neuron/Neuron6.0/Neuron6_0/Neuron6_0.srcs/sim_1/imports/new/NeuralNet_tb.v
update_compile_order -fileset sim_1
set_property used_in_synthesis false [get_files  C:/ip_repo/AXISHandWritten/edit_NeuralNetHandWritten_v1_0.srcs/sim_1/imports/new/NeuralNet_tb.v]
set_property used_in_implementation false [get_files  C:/ip_repo/AXISHandWritten/edit_NeuralNetHandWritten_v1_0.srcs/sim_1/imports/new/NeuralNet_tb.v]
