#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sun Nov 26 19:58:17 2017
# Process ID: 31548
# Current directory: /home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/build-ip/xc7k410tffg900-2
# Command line: vivado -mode batch -source /home/ak/rfnoc/src/uhd-fpga/usrp3/tools/scripts/viv_generate_ip.tcl -log channelizer_xfft_v9_0_i0.log -nojournal
# Log file: /home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/build-ip/xc7k410tffg900-2/channelizer_xfft_v9_0_i0.log
# Journal file: 
#-----------------------------------------------------------
source /home/ak/rfnoc/src/uhd-fpga/usrp3/tools/scripts/viv_generate_ip.tcl
# set xci_file         $::env(XCI_FILE)               ;
# set part_name        $::env(PART_NAME)              ;
# set gen_example_proj $::env(GEN_EXAMPLE)            ;
# set synth_ip         $::env(SYNTH_IP)               ;
# set ip_name [file rootname [file tail $xci_file]]   ;
# file delete -force "$xci_file.out"
# create_project -part $part_name -in_memory -ip
# set_property target_simulator XSim [current_project]
# add_files -norecurse -force $xci_file
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
# reset_target all [get_files $xci_file]
# puts "BUILDER: Generating IP Target..."
BUILDER: Generating IP Target...
# generate_target all [get_files $xci_file]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'channelizer_xfft_v9_0_i0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'channelizer_xfft_v9_0_i0'...
INFO: [Device 21-403] Loading part xc7k410tffg900-2
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'channelizer_xfft_v9_0_i0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'channelizer_xfft_v9_0_i0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'channelizer_xfft_v9_0_i0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'channelizer_xfft_v9_0_i0'...
# if [string match $synth_ip "1"] {
#     puts "BUILDER: Synthesizing IP Target..."
#     synth_ip [get_ips $ip_name]
# }
# if [string match $gen_example_proj "1"] {
#     puts "BUILDER: Generating Example Design..."
#     open_example_project -force -dir . [get_ips $ip_name]
# }
# close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/build-ip/xc7k410tffg900-2/.Xil/Vivado-31548-ak-ThinkPad-Edge-E540/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 26 19:58:28 2017...
# if { [get_msg_config -count -severity ERROR] == 0 } {
#     # Write output cookie file
#     set outfile [open "$xci_file.out" w]
#     puts $outfile "This file was auto-generated by viv_generate_ip.tcl and signifies that IP generation is done."
#     close $outfile
# } else {
#     exit 1
# }
INFO: [Common 17-206] Exiting Vivado at Sun Nov 26 19:58:28 2017...
