#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Sep  2 22:57:41 2024
# Process ID: 1552
# Current directory: G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13088 G:\Git\fpgaLearning\YeHuo\vivado2018\SD\SD_multi_GPIO\multi_GPIO.xpr
# Log file: G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/vivado.log
# Journal file: G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.xpr
INFO: [Project 1-313] Project file moved from 'G:/Git/fpgaLearning/YeHuo/vivado2018/multi_GPIO/multi_GPIO' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 1009.797 ; gain = 87.773
update_compile_order -fileset sources_1
open_bd_design {G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.srcs/sources_1/bd/axi_gpio/axi_gpio.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Successfully read diagram <axi_gpio> from BD file <G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.srcs/sources_1/bd/axi_gpio/axi_gpio.bd>
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45}] [get_bd_cells processing_system7_0]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_SD0_GRP_CD_ENABLE {1} CONFIG.PCW_SD0_GRP_CD_IO {MIO 12}] [get_bd_cells processing_system7_0]
endgroup
regenerate_bd_layout
validate_bd_design
generate_target all [get_files  G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.srcs/sources_1/bd/axi_gpio/axi_gpio.bd]
INFO: [BD 41-1662] The design 'axi_gpio.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <G:\Git\fpgaLearning\YeHuo\vivado2018\SD\SD_multi_GPIO\multi_GPIO.srcs\sources_1\bd\axi_gpio\axi_gpio.bd> 
VHDL Output written to : G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.srcs/sources_1/bd/axi_gpio/synth/axi_gpio.v
VHDL Output written to : G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.srcs/sources_1/bd/axi_gpio/sim/axi_gpio.v
VHDL Output written to : G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.srcs/sources_1/bd/axi_gpio/hdl/axi_gpio_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'g:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.srcs/sources_1/bd/axi_gpio/ip/axi_gpio_auto_pc_0/axi_gpio_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.srcs/sources_1/bd/axi_gpio/hw_handoff/axi_gpio.hwh
Generated Block Design Tcl file G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.srcs/sources_1/bd/axi_gpio/hw_handoff/axi_gpio_bd.tcl
Generated Hardware Definition File G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.srcs/sources_1/bd/axi_gpio/synth/axi_gpio.hwdef
generate_target: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1215.078 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all axi_gpio_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all axi_gpio_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP axi_gpio_auto_pc_0, cache-ID = cc42f6d4ec47da59; cache size = 2.113 MB.
export_ip_user_files -of_objects [get_files G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.srcs/sources_1/bd/axi_gpio/axi_gpio.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.srcs/sources_1/bd/axi_gpio/axi_gpio.bd]
launch_runs -jobs 32 axi_gpio_processing_system7_0_0_synth_1
[Mon Sep  2 23:03:58 2024] Launched axi_gpio_processing_system7_0_0_synth_1...
Run output will be captured here: G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.runs/axi_gpio_processing_system7_0_0_synth_1/runme.log
export_simulation -of_objects [get_files G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.srcs/sources_1/bd/axi_gpio/axi_gpio.bd] -directory G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.ip_user_files/sim_scripts -ip_user_files_dir G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.ip_user_files -ipstatic_source_dir G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.cache/compile_simlib/modelsim} {questa=G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.cache/compile_simlib/questa} {riviera=G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.cache/compile_simlib/riviera} {activehdl=G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.srcs/sources_1/bd/axi_gpio/axi_gpio.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
[Mon Sep  2 23:06:58 2024] Launched synth_1...
Run output will be captured here: G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.runs/synth_1/runme.log
[Mon Sep  2 23:06:59 2024] Launched impl_1...
Run output will be captured here: G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.runs/impl_1/runme.log
file copy -force G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.runs/impl_1/axi_gpio_wrapper.sysdef G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.sdk/SD/axi_gpio_wrapper.hdf

launch_sdk -workspace G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.sdk/SD -hwspec G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.sdk/SD/axi_gpio_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.sdk/SD -hwspec G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.sdk/SD/axi_gpio_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep  2 23:33:15 2024...
