<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › sibyte › bcm1480 › irq.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>irq.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2000,2001,2002,2003,2004 Broadcom Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License</span>
<span class="cm"> * as published by the Free Software Foundation; either version 2</span>
<span class="cm"> * of the License, or (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/linkage.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/smp.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/kernel_stat.h&gt;</span>

<span class="cp">#include &lt;asm/errno.h&gt;</span>
<span class="cp">#include &lt;asm/irq_regs.h&gt;</span>
<span class="cp">#include &lt;asm/signal.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>

<span class="cp">#include &lt;asm/sibyte/bcm1480_regs.h&gt;</span>
<span class="cp">#include &lt;asm/sibyte/bcm1480_int.h&gt;</span>
<span class="cp">#include &lt;asm/sibyte/bcm1480_scd.h&gt;</span>

<span class="cp">#include &lt;asm/sibyte/sb1250_uart.h&gt;</span>
<span class="cp">#include &lt;asm/sibyte/sb1250.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * These are the routines that handle all the low level interrupt stuff.</span>
<span class="cm"> * Actions handled here are: initialization of the interrupt map, requesting of</span>
<span class="cm"> * interrupt lines by handlers, dispatching if interrupts to handlers, probing</span>
<span class="cm"> * for interrupt lines</span>
<span class="cm"> */</span>

<span class="cp">#ifdef CONFIG_PCI</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ht_eoi_space</span><span class="p">;</span>
<span class="cp">#endif</span>

<span class="cm">/* Store the CPU id (not the logical number) */</span>
<span class="kt">int</span> <span class="n">bcm1480_irq_owner</span><span class="p">[</span><span class="n">BCM1480_NR_IRQS</span><span class="p">];</span>

<span class="k">static</span> <span class="n">DEFINE_RAW_SPINLOCK</span><span class="p">(</span><span class="n">bcm1480_imr_lock</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">bcm1480_mask_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="n">hl_spacing</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">cur_ints</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bcm1480_imr_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">hl_spacing</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">irq</span> <span class="o">&gt;=</span> <span class="n">BCM1480_NR_IRQS_HALF</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;=</span> <span class="n">BCM1480_NR_IRQS</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">hl_spacing</span> <span class="o">=</span> <span class="n">BCM1480_IMR_HL_SPACING</span><span class="p">;</span>
		<span class="n">irq</span> <span class="o">-=</span> <span class="n">BCM1480_NR_IRQS_HALF</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">cur_ints</span> <span class="o">=</span> <span class="n">____raw_readq</span><span class="p">(</span><span class="n">IOADDR</span><span class="p">(</span><span class="n">A_BCM1480_IMR_MAPPER</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="o">+</span> <span class="n">R_BCM1480_IMR_INTERRUPT_MASK_H</span> <span class="o">+</span> <span class="n">hl_spacing</span><span class="p">));</span>
	<span class="n">cur_ints</span> <span class="o">|=</span> <span class="p">(((</span><span class="n">u64</span><span class="p">)</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">);</span>
	<span class="n">____raw_writeq</span><span class="p">(</span><span class="n">cur_ints</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_BCM1480_IMR_MAPPER</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="o">+</span> <span class="n">R_BCM1480_IMR_INTERRUPT_MASK_H</span> <span class="o">+</span> <span class="n">hl_spacing</span><span class="p">));</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bcm1480_imr_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">bcm1480_unmask_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="n">hl_spacing</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">cur_ints</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bcm1480_imr_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">hl_spacing</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">irq</span> <span class="o">&gt;=</span> <span class="n">BCM1480_NR_IRQS_HALF</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;=</span> <span class="n">BCM1480_NR_IRQS</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">hl_spacing</span> <span class="o">=</span> <span class="n">BCM1480_IMR_HL_SPACING</span><span class="p">;</span>
		<span class="n">irq</span> <span class="o">-=</span> <span class="n">BCM1480_NR_IRQS_HALF</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">cur_ints</span> <span class="o">=</span> <span class="n">____raw_readq</span><span class="p">(</span><span class="n">IOADDR</span><span class="p">(</span><span class="n">A_BCM1480_IMR_MAPPER</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="o">+</span> <span class="n">R_BCM1480_IMR_INTERRUPT_MASK_H</span> <span class="o">+</span> <span class="n">hl_spacing</span><span class="p">));</span>
	<span class="n">cur_ints</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(((</span><span class="n">u64</span><span class="p">)</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">);</span>
	<span class="n">____raw_writeq</span><span class="p">(</span><span class="n">cur_ints</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_BCM1480_IMR_MAPPER</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="o">+</span> <span class="n">R_BCM1480_IMR_INTERRUPT_MASK_H</span> <span class="o">+</span> <span class="n">hl_spacing</span><span class="p">));</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bcm1480_imr_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_SMP</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">bcm1480_set_affinity</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">cpumask</span> <span class="o">*</span><span class="n">mask</span><span class="p">,</span>
				<span class="n">bool</span> <span class="n">force</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq_dirty</span><span class="p">,</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">old_cpu</span><span class="p">,</span> <span class="n">cpu</span><span class="p">,</span> <span class="n">int_on</span><span class="p">,</span> <span class="n">k</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">cur_ints</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">i</span> <span class="o">=</span> <span class="n">cpumask_first</span><span class="p">(</span><span class="n">mask</span><span class="p">);</span>

	<span class="cm">/* Convert logical CPU to physical CPU */</span>
	<span class="n">cpu</span> <span class="o">=</span> <span class="n">cpu_logical_map</span><span class="p">(</span><span class="n">i</span><span class="p">);</span>

	<span class="cm">/* Protect against other affinity changers and IMR manipulation */</span>
	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bcm1480_imr_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="cm">/* Swizzle each CPU&#39;s IMR (but leave the IP selection alone) */</span>
	<span class="n">old_cpu</span> <span class="o">=</span> <span class="n">bcm1480_irq_owner</span><span class="p">[</span><span class="n">irq</span><span class="p">];</span>
	<span class="n">irq_dirty</span> <span class="o">=</span> <span class="n">irq</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">irq_dirty</span> <span class="o">&gt;=</span> <span class="n">BCM1480_NR_IRQS_HALF</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">irq_dirty</span> <span class="o">&lt;=</span> <span class="n">BCM1480_NR_IRQS</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">irq_dirty</span> <span class="o">-=</span> <span class="n">BCM1480_NR_IRQS_HALF</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">k</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span> <span class="n">k</span><span class="o">&lt;</span><span class="mi">2</span><span class="p">;</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span> <span class="cm">/* Loop through high and low interrupt mask register */</span>
		<span class="n">cur_ints</span> <span class="o">=</span> <span class="n">____raw_readq</span><span class="p">(</span><span class="n">IOADDR</span><span class="p">(</span><span class="n">A_BCM1480_IMR_MAPPER</span><span class="p">(</span><span class="n">old_cpu</span><span class="p">)</span> <span class="o">+</span> <span class="n">R_BCM1480_IMR_INTERRUPT_MASK_H</span> <span class="o">+</span> <span class="p">(</span><span class="n">k</span><span class="o">*</span><span class="n">BCM1480_IMR_HL_SPACING</span><span class="p">)));</span>
		<span class="n">int_on</span> <span class="o">=</span> <span class="o">!</span><span class="p">(</span><span class="n">cur_ints</span> <span class="o">&amp;</span> <span class="p">(((</span><span class="n">u64</span><span class="p">)</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">irq_dirty</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">int_on</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* If it was on, mask it */</span>
			<span class="n">cur_ints</span> <span class="o">|=</span> <span class="p">(((</span><span class="n">u64</span><span class="p">)</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">irq_dirty</span><span class="p">);</span>
			<span class="n">____raw_writeq</span><span class="p">(</span><span class="n">cur_ints</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_BCM1480_IMR_MAPPER</span><span class="p">(</span><span class="n">old_cpu</span><span class="p">)</span> <span class="o">+</span> <span class="n">R_BCM1480_IMR_INTERRUPT_MASK_H</span> <span class="o">+</span> <span class="p">(</span><span class="n">k</span><span class="o">*</span><span class="n">BCM1480_IMR_HL_SPACING</span><span class="p">)));</span>
		<span class="p">}</span>
		<span class="n">bcm1480_irq_owner</span><span class="p">[</span><span class="n">irq</span><span class="p">]</span> <span class="o">=</span> <span class="n">cpu</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">int_on</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* unmask for the new CPU */</span>
			<span class="n">cur_ints</span> <span class="o">=</span> <span class="n">____raw_readq</span><span class="p">(</span><span class="n">IOADDR</span><span class="p">(</span><span class="n">A_BCM1480_IMR_MAPPER</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="o">+</span> <span class="n">R_BCM1480_IMR_INTERRUPT_MASK_H</span> <span class="o">+</span> <span class="p">(</span><span class="n">k</span><span class="o">*</span><span class="n">BCM1480_IMR_HL_SPACING</span><span class="p">)));</span>
			<span class="n">cur_ints</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(((</span><span class="n">u64</span><span class="p">)</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">irq_dirty</span><span class="p">);</span>
			<span class="n">____raw_writeq</span><span class="p">(</span><span class="n">cur_ints</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_BCM1480_IMR_MAPPER</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="o">+</span> <span class="n">R_BCM1480_IMR_INTERRUPT_MASK_H</span> <span class="o">+</span> <span class="p">(</span><span class="n">k</span><span class="o">*</span><span class="n">BCM1480_IMR_HL_SPACING</span><span class="p">)));</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bcm1480_imr_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>


<span class="cm">/*****************************************************************************/</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">disable_bcm1480_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>

	<span class="n">bcm1480_mask_irq</span><span class="p">(</span><span class="n">bcm1480_irq_owner</span><span class="p">[</span><span class="n">irq</span><span class="p">],</span> <span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">enable_bcm1480_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>

	<span class="n">bcm1480_unmask_irq</span><span class="p">(</span><span class="n">bcm1480_irq_owner</span><span class="p">[</span><span class="n">irq</span><span class="p">],</span> <span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">void</span> <span class="nf">ack_bcm1480_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq_dirty</span><span class="p">,</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">pending</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">k</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * If the interrupt was an HT interrupt, now is the time to</span>
<span class="cm">	 * clear it.  NOTE: we assume the HT bridge was set up to</span>
<span class="cm">	 * deliver the interrupts to all CPUs (which makes affinity</span>
<span class="cm">	 * changing easier for us)</span>
<span class="cm">	 */</span>
	<span class="n">irq_dirty</span> <span class="o">=</span> <span class="n">irq</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">irq_dirty</span> <span class="o">&gt;=</span> <span class="n">BCM1480_NR_IRQS_HALF</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">irq_dirty</span> <span class="o">&lt;=</span> <span class="n">BCM1480_NR_IRQS</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">irq_dirty</span> <span class="o">-=</span> <span class="n">BCM1480_NR_IRQS_HALF</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">k</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span> <span class="n">k</span><span class="o">&lt;</span><span class="mi">2</span><span class="p">;</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span> <span class="cm">/* Loop through high and low LDT interrupts */</span>
		<span class="n">pending</span> <span class="o">=</span> <span class="n">__raw_readq</span><span class="p">(</span><span class="n">IOADDR</span><span class="p">(</span><span class="n">A_BCM1480_IMR_REGISTER</span><span class="p">(</span><span class="n">bcm1480_irq_owner</span><span class="p">[</span><span class="n">irq</span><span class="p">],</span>
						<span class="n">R_BCM1480_IMR_LDT_INTERRUPT_H</span> <span class="o">+</span> <span class="p">(</span><span class="n">k</span><span class="o">*</span><span class="n">BCM1480_IMR_HL_SPACING</span><span class="p">))));</span>
		<span class="n">pending</span> <span class="o">&amp;=</span> <span class="p">((</span><span class="n">u64</span><span class="p">)</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">irq_dirty</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pending</span><span class="p">)</span> <span class="p">{</span>
<span class="cp">#ifdef CONFIG_SMP</span>
			<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">i</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span> <span class="n">i</span><span class="o">&lt;</span><span class="n">NR_CPUS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="cm">/*</span>
<span class="cm">				 * Clear for all CPUs so an affinity switch</span>
<span class="cm">				 * doesn&#39;t find an old status</span>
<span class="cm">				 */</span>
				<span class="n">__raw_writeq</span><span class="p">(</span><span class="n">pending</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_BCM1480_IMR_REGISTER</span><span class="p">(</span><span class="n">cpu_logical_map</span><span class="p">(</span><span class="n">i</span><span class="p">),</span>
								<span class="n">R_BCM1480_IMR_LDT_INTERRUPT_CLR_H</span> <span class="o">+</span> <span class="p">(</span><span class="n">k</span><span class="o">*</span><span class="n">BCM1480_IMR_HL_SPACING</span><span class="p">))));</span>
			<span class="p">}</span>
<span class="cp">#else</span>
			<span class="n">__raw_writeq</span><span class="p">(</span><span class="n">pending</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_BCM1480_IMR_REGISTER</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">R_BCM1480_IMR_LDT_INTERRUPT_CLR_H</span> <span class="o">+</span> <span class="p">(</span><span class="n">k</span><span class="o">*</span><span class="n">BCM1480_IMR_HL_SPACING</span><span class="p">))));</span>
<span class="cp">#endif</span>

			<span class="cm">/*</span>
<span class="cm">			 * Generate EOI.  For Pass 1 parts, EOI is a nop.  For</span>
<span class="cm">			 * Pass 2, the LDT world may be edge-triggered, but</span>
<span class="cm">			 * this EOI shouldn&#39;t hurt.  If they are</span>
<span class="cm">			 * level-sensitive, the EOI is required.</span>
<span class="cm">			 */</span>
<span class="cp">#ifdef CONFIG_PCI</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ht_eoi_space</span><span class="p">)</span>
				<span class="o">*</span><span class="p">(</span><span class="kt">uint32_t</span> <span class="o">*</span><span class="p">)(</span><span class="n">ht_eoi_space</span><span class="o">+</span><span class="p">(</span><span class="n">irq</span><span class="o">&lt;&lt;</span><span class="mi">16</span><span class="p">)</span><span class="o">+</span><span class="p">(</span><span class="mi">7</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">))</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="cp">#endif</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">bcm1480_mask_irq</span><span class="p">(</span><span class="n">bcm1480_irq_owner</span><span class="p">[</span><span class="n">irq</span><span class="p">],</span> <span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">bcm1480_irq_type</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;BCM1480-IMR&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span> <span class="o">=</span> <span class="n">ack_bcm1480_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">disable_bcm1480_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span> <span class="o">=</span> <span class="n">enable_bcm1480_irq</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_SMP</span>
	<span class="p">.</span><span class="n">irq_set_affinity</span> <span class="o">=</span> <span class="n">bcm1480_set_affinity</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">init_bcm1480_irqs</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">BCM1480_NR_IRQS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">bcm1480_irq_type</span><span class="p">,</span>
					 <span class="n">handle_level_irq</span><span class="p">);</span>
		<span class="n">bcm1480_irq_owner</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> *  init_IRQ is called early in the boot sequence from init/main.c.  It</span>
<span class="cm"> *  is responsible for setting up the interrupt mapper and installing the</span>
<span class="cm"> *  handler that will be responsible for dispatching interrupts to the</span>
<span class="cm"> *  &quot;right&quot; place.</span>
<span class="cm"> */</span>
<span class="cm">/*</span>
<span class="cm"> * For now, map all interrupts to IP[2].  We could save</span>
<span class="cm"> * some cycles by parceling out system interrupts to different</span>
<span class="cm"> * IP lines, but keep it simple for bringup.  We&#39;ll also direct</span>
<span class="cm"> * all interrupts to a single CPU; we should probably route</span>
<span class="cm"> * PCI and LDT to one cpu and everything else to the other</span>
<span class="cm"> * to balance the load a bit.</span>
<span class="cm"> *</span>
<span class="cm"> * On the second cpu, everything is set to IP5, which is</span>
<span class="cm"> * ignored, EXCEPT the mailbox interrupt.  That one is</span>
<span class="cm"> * set to IP[2] so it is handled.  This is needed so we</span>
<span class="cm"> * can do cross-cpu function calls, as required by SMP</span>
<span class="cm"> */</span>

<span class="cp">#define IMR_IP2_VAL	K_BCM1480_INT_MAP_I0</span>
<span class="cp">#define IMR_IP3_VAL	K_BCM1480_INT_MAP_I1</span>
<span class="cp">#define IMR_IP4_VAL	K_BCM1480_INT_MAP_I2</span>
<span class="cp">#define IMR_IP5_VAL	K_BCM1480_INT_MAP_I3</span>
<span class="cp">#define IMR_IP6_VAL	K_BCM1480_INT_MAP_I4</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">arch_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">cpu</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">imask</span> <span class="o">=</span> <span class="n">STATUSF_IP4</span> <span class="o">|</span> <span class="n">STATUSF_IP3</span> <span class="o">|</span> <span class="n">STATUSF_IP2</span> <span class="o">|</span>
		<span class="n">STATUSF_IP1</span> <span class="o">|</span> <span class="n">STATUSF_IP0</span><span class="p">;</span>

	<span class="cm">/* Default everything to IP2 */</span>
	<span class="cm">/* Start with _high registers which has no bit 0 interrupt source */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">BCM1480_NR_IRQS_HALF</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>	<span class="cm">/* was I0 */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">cpu</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">cpu</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">cpu</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">__raw_writeq</span><span class="p">(</span><span class="n">IMR_IP2_VAL</span><span class="p">,</span>
				     <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_BCM1480_IMR_REGISTER</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span>
								   <span class="n">R_BCM1480_IMR_INTERRUPT_MAP_BASE_H</span><span class="p">)</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">)));</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* Now do _low registers */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">BCM1480_NR_IRQS_HALF</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">cpu</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">cpu</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">cpu</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">__raw_writeq</span><span class="p">(</span><span class="n">IMR_IP2_VAL</span><span class="p">,</span>
				     <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_BCM1480_IMR_REGISTER</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span>
								   <span class="n">R_BCM1480_IMR_INTERRUPT_MAP_BASE_L</span><span class="p">)</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">)));</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">init_bcm1480_irqs</span><span class="p">();</span>

	<span class="cm">/*</span>
<span class="cm">	 * Map the high 16 bits of mailbox_0 registers to IP[3], for</span>
<span class="cm">	 * inter-cpu messages</span>
<span class="cm">	 */</span>
	<span class="cm">/* Was I1 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">cpu</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">cpu</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">cpu</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">__raw_writeq</span><span class="p">(</span><span class="n">IMR_IP3_VAL</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_BCM1480_IMR_REGISTER</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">R_BCM1480_IMR_INTERRUPT_MAP_BASE_H</span><span class="p">)</span> <span class="o">+</span>
						 <span class="p">(</span><span class="n">K_BCM1480_INT_MBOX_0_0</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">)));</span>
        <span class="p">}</span>


	<span class="cm">/* Clear the mailboxes.  The firmware may leave them dirty */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">cpu</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">cpu</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">cpu</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">__raw_writeq</span><span class="p">(</span><span class="mh">0xffffffffffffffffULL</span><span class="p">,</span>
			     <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_BCM1480_IMR_REGISTER</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">R_BCM1480_IMR_MAILBOX_0_CLR_CPU</span><span class="p">)));</span>
		<span class="n">__raw_writeq</span><span class="p">(</span><span class="mh">0xffffffffffffffffULL</span><span class="p">,</span>
			     <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_BCM1480_IMR_REGISTER</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">R_BCM1480_IMR_MAILBOX_1_CLR_CPU</span><span class="p">)));</span>
	<span class="p">}</span>


	<span class="cm">/* Mask everything except the high 16 bit of mailbox_0 registers for all cpus */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="o">~</span><span class="p">((</span><span class="n">u64</span><span class="p">)</span> <span class="mi">0</span><span class="p">)</span> <span class="o">^</span> <span class="p">(</span> <span class="p">(((</span><span class="n">u64</span><span class="p">)</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">K_BCM1480_INT_MBOX_0_0</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">cpu</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">cpu</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">cpu</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">__raw_writeq</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_BCM1480_IMR_REGISTER</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">R_BCM1480_IMR_INTERRUPT_MASK_H</span><span class="p">)));</span>
	<span class="p">}</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="o">~</span><span class="p">((</span><span class="n">u64</span><span class="p">)</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">cpu</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">cpu</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">cpu</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">__raw_writeq</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_BCM1480_IMR_REGISTER</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">R_BCM1480_IMR_INTERRUPT_MASK_L</span><span class="p">)));</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Note that the timer interrupts are also mapped, but this is</span>
<span class="cm">	 * done in bcm1480_time_init().  Also, the profiling driver</span>
<span class="cm">	 * does its own management of IP7.</span>
<span class="cm">	 */</span>

	<span class="cm">/* Enable necessary IPs, disable the rest */</span>
	<span class="n">change_c0_status</span><span class="p">(</span><span class="n">ST0_IM</span><span class="p">,</span> <span class="n">imask</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">bcm1480_mailbox_interrupt</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">dispatch_ip2</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">mask_h</span><span class="p">,</span> <span class="n">mask_l</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">smp_processor_id</span><span class="p">();</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">base</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Default...we&#39;ve hit an IP[2] interrupt, which means we&#39;ve got to</span>
<span class="cm">	 * check the 1480 interrupt registers to figure out what to do.  Need</span>
<span class="cm">	 * to detect which CPU we&#39;re on, now that smp_affinity is supported.</span>
<span class="cm">	 */</span>
	<span class="n">base</span> <span class="o">=</span> <span class="n">A_BCM1480_IMR_MAPPER</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
	<span class="n">mask_h</span> <span class="o">=</span> <span class="n">__raw_readq</span><span class="p">(</span>
		<span class="n">IOADDR</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">R_BCM1480_IMR_INTERRUPT_STATUS_BASE_H</span><span class="p">));</span>
	<span class="n">mask_l</span> <span class="o">=</span> <span class="n">__raw_readq</span><span class="p">(</span>
		<span class="n">IOADDR</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">R_BCM1480_IMR_INTERRUPT_STATUS_BASE_L</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mask_h</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mask_h</span> <span class="o">^</span> <span class="mi">1</span><span class="p">)</span>
			<span class="n">do_IRQ</span><span class="p">(</span><span class="n">fls64</span><span class="p">(</span><span class="n">mask_h</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">mask_l</span><span class="p">)</span>
			<span class="n">do_IRQ</span><span class="p">(</span><span class="mi">63</span> <span class="o">+</span> <span class="n">fls64</span><span class="p">(</span><span class="n">mask_l</span><span class="p">));</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="n">asmlinkage</span> <span class="kt">void</span> <span class="nf">plat_irq_dispatch</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">smp_processor_id</span><span class="p">();</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pending</span><span class="p">;</span>

<span class="cp">#ifdef CONFIG_SIBYTE_BCM1480_PROF</span>
	<span class="cm">/* Set compare to count to silence count/compare timer interrupts */</span>
	<span class="n">write_c0_compare</span><span class="p">(</span><span class="n">read_c0_count</span><span class="p">());</span>
<span class="cp">#endif</span>

	<span class="n">pending</span> <span class="o">=</span> <span class="n">read_c0_cause</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">read_c0_status</span><span class="p">();</span>

<span class="cp">#ifdef CONFIG_SIBYTE_BCM1480_PROF</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">CAUSEF_IP7</span><span class="p">)</span>	<span class="cm">/* Cpu performance counter interrupt */</span>
		<span class="n">sbprof_cpu_intr</span><span class="p">();</span>
	<span class="k">else</span>
<span class="cp">#endif</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">CAUSEF_IP4</span><span class="p">)</span>
		<span class="n">do_IRQ</span><span class="p">(</span><span class="n">K_BCM1480_INT_TIMER_0</span> <span class="o">+</span> <span class="n">cpu</span><span class="p">);</span>
<span class="cp">#ifdef CONFIG_SMP</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">CAUSEF_IP3</span><span class="p">)</span>
		<span class="n">bcm1480_mailbox_interrupt</span><span class="p">();</span>
<span class="cp">#endif</span>

	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">CAUSEF_IP2</span><span class="p">)</span>
		<span class="n">dispatch_ip2</span><span class="p">();</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
