set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {MEM_RAM.vho MEM_RAM_vhd.sdo}}
	{{"Fast Model"} {MEM_RAM_fast.vho MEM_RAM_vhd_fast.sdo}}
}
