// Seed: 3448423070
module module_0;
  wire id_2;
  always if (1'b0) id_1 <= "";
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  reg id_10;
  always disable id_11;
  module_0();
  reg id_12;
  always #1 id_12 <= id_2;
  uwire id_13;
  assign id_1 = id_8;
  assign id_1 = 1;
  tri0 id_14;
  id_15 :
  assert property (@(posedge 1) 1)
  else begin
    id_10 <= 1'b0 << id_13 && "";
  end
  assign {1'b0, id_4[1+1]} = 1;
  assign id_14 = 1'h0;
endmodule
