--------------------------------------------------------------------------------
Release 14.4 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
system_stub.twr -v 30 -l 30 system_stub_routed.ncd system_stub.pcf

Design file:              system_stub_routed.ncd
Physical constraint file: system_stub.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (ADVANCED 1.04 2012-12-04)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 160 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 21568 paths analyzed, 3417 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.113ns.
--------------------------------------------------------------------------------
Slack:                  0.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_int_8 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.935ns (Levels of Logic = 5)
  Clock Path Skew:      -0.143ns (0.772 - 0.915)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_int_8
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1RREADY Tpsscko_MAXIGP1RREADY  1.351   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y101.C5       net (fanout=25)       0.760   system_i/axi_interconnect_2_M_RREADY
    SLICE_X27Y101.C        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_aresetn_re_reg
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf1
    SLICE_X33Y100.C6       net (fanout=18)       0.746   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf
    SLICE_X33Y100.C        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc_wrap_mod11
    SLICE_X33Y104.A6       net (fanout=2)        0.453   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc_wrap_mod1
    SLICE_X33Y104.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[31]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_73_o2
    SLICE_X32Y101.A6       net (fanout=51)       0.864   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_73_o
    SLICE_X32Y101.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[8]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_ld291
    SLICE_X36Y101.A4       net (fanout=2)        1.218   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_ld[8]
    SLICE_X36Y101.CLK      Tas                   0.047   system_i/axi_bram_ctrl_0_BRAM_PORTB_BRAM_Addr[26]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_int[31]_bram_addr_ld[31]_mux_15_OUT271
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_int_8
    ---------------------------------------------------  ---------------------------
    Total                                        5.935ns (1.894ns logic, 4.041ns route)
                                                         (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  0.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_two (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.607ns (Levels of Logic = 4)
  Clock Path Skew:      -0.393ns (1.384 - 1.777)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_two
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1RREADY Tpsscko_MAXIGP1RREADY  1.351   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y101.C5       net (fanout=25)       0.760   system_i/axi_interconnect_2_M_RREADY
    SLICE_X27Y101.C        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_aresetn_re_reg
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf1
    SLICE_X31Y101.A6       net (fanout=18)       0.375   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf
    SLICE_X31Y101.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_b2b_elgible1
    SLICE_X29Y105.A6       net (fanout=10)       0.685   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_b2b_elgible
    SLICE_X29Y105.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awaddr_pipe[5]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_ld_en_i11
    SLICE_X27Y101.D5       net (fanout=55)       0.826   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_ld_en_i
    SLICE_X27Y101.D        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_aresetn_re_reg
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AResetn_brst_zero_OR_60_o1
    SLICE_X27Y99.SR        net (fanout=2)        0.685   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AResetn_brst_zero_OR_60_o
    SLICE_X27Y99.CLK       Tsrck                 0.429   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_two
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_two
    ---------------------------------------------------  ---------------------------
    Total                                        5.607ns (2.276ns logic, 3.331ns route)
                                                         (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  0.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/end_brst_rd (FF)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_int_8 (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.001ns (Levels of Logic = 5)
  Clock Path Skew:      0.015ns (1.516 - 1.501)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/end_brst_rd to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_int_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y97.DQ      Tcko                  0.518   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/end_brst_rd
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/end_brst_rd
    SLICE_X29Y101.A2     net (fanout=13)       1.318   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/end_brst_rd
    SLICE_X29Y101.A      Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awaddr_pipe[9]
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_zero_end_brst_rd_OR_62_o1
    SLICE_X33Y100.C1     net (fanout=6)        1.087   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_zero_end_brst_rd_OR_62_o
    SLICE_X33Y100.C      Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc_wrap_mod11
    SLICE_X33Y104.A6     net (fanout=2)        0.453   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc_wrap_mod1
    SLICE_X33Y104.A      Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[31]
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_73_o2
    SLICE_X32Y101.A6     net (fanout=51)       0.864   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_73_o
    SLICE_X32Y101.A      Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[8]
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_ld291
    SLICE_X36Y101.A4     net (fanout=2)        1.218   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_ld[8]
    SLICE_X36Y101.CLK    Tas                   0.047   system_i/axi_bram_ctrl_0_BRAM_PORTB_BRAM_Addr[26]
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_int[31]_bram_addr_ld[31]_mux_15_OUT271
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_int_8
    -------------------------------------------------  ---------------------------
    Total                                      6.001ns (1.061ns logic, 4.940ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  0.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_6 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.897ns (Levels of Logic = 5)
  Clock Path Skew:      -0.067ns (0.170 - 0.237)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_6
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1AWVALID Tpsscko_MAXIGP1AWVALID  1.376   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                          system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X28Y104.C6        net (fanout=5)        0.666   system_i/axi_interconnect_2_M_AWVALID
    SLICE_X28Y104.C         Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awlen_pipe_1_or_2
                                                          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wr_b2b_elgible_bvalid_cnt_max_AND_18_o1_SW0
    SLICE_X28Y107.A6        net (fanout=2)        0.457   system_i/axi_bram_ctrl_0/N62
    SLICE_X28Y107.A         Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/_n0705_inv1
                                                          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/aw_active_set
    SLICE_X26Y103.C6        net (fanout=39)       0.924   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/aw_active_set
    SLICE_X26Y103.C         Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/curr_fixed_burst_reg
                                                          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wr_data_sm_cs<0>3_SW1
    SLICE_X26Y103.D3        net (fanout=4)        0.890   system_i/axi_bram_ctrl_0/N65
    SLICE_X26Y103.D         Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/curr_fixed_burst_reg
                                                          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_gets_fifo_load1
    SLICE_X27Y104.D2        net (fanout=12)       0.996   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_gets_fifo_load
    SLICE_X27Y104.CLK       Tas                   0.092   system_i/axi_interconnect_2_M_BID[6]
                                                          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_6_rstpot
                                                          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_6
    ----------------------------------------------------  ---------------------------
    Total                                         5.897ns (1.964ns logic, 3.933ns route)
                                                          (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  0.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_int_8 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.806ns (Levels of Logic = 4)
  Clock Path Skew:      -0.143ns (0.772 - 0.915)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_int_8
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1RREADY Tpsscko_MAXIGP1RREADY  1.351   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X33Y101.D5       net (fanout=25)       1.014   system_i/axi_interconnect_2_M_RREADY
    SLICE_X33Y101.D        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[7]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc_wrap_mod12_SW0
    SLICE_X33Y104.A2       net (fanout=1)        0.940   system_i/axi_bram_ctrl_0/N169
    SLICE_X33Y104.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[31]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_73_o2
    SLICE_X32Y101.A6       net (fanout=51)       0.864   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_73_o
    SLICE_X32Y101.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[8]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_ld291
    SLICE_X36Y101.A4       net (fanout=2)        1.218   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_ld[8]
    SLICE_X36Y101.CLK      Tas                   0.047   system_i/axi_bram_ctrl_0_BRAM_PORTB_BRAM_Addr[26]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_int[31]_bram_addr_ld[31]_mux_15_OUT271
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_int_8
    ---------------------------------------------------  ---------------------------
    Total                                        5.806ns (1.770ns logic, 4.036ns route)
                                                         (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  0.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.520ns (Levels of Logic = 4)
  Clock Path Skew:      -0.389ns (1.388 - 1.777)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1ARLEN2 Tpsscko_MAXIGP1ARLEN  1.397   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X31Y101.D5       net (fanout=6)        0.955   system_i/axi_interconnect_2_M_ARLEN[2]
    SLICE_X31Y101.D        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n0243<7>1_SW1
    SLICE_X31Y99.A5        net (fanout=2)        0.558   system_i/axi_bram_ctrl_0/N303
    SLICE_X31Y99.A         Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_araddr_pipe[5]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n0243<7>1
    SLICE_X29Y97.A5        net (fanout=4)        0.582   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n0243<7>1
    SLICE_X29Y97.AMUX      Tilo                  0.320   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rid_temp2[7]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_act_rd_burst_set22_SW0
    SLICE_X31Y97.B5        net (fanout=1)        0.788   system_i/axi_bram_ctrl_0/N88
    SLICE_X31Y97.B         Tilo                  0.124   system_i/axi_interconnect_2_M_RVALID
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_act_rd_burst_set23
    SLICE_X30Y97.CE        net (fanout=1)        0.379   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set
    SLICE_X30Y97.CLK       Tceck                 0.169   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst
    ---------------------------------------------------  ---------------------------
    Total                                        5.520ns (2.258ns logic, 3.262ns route)
                                                         (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  0.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_two (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.520ns (Levels of Logic = 4)
  Clock Path Skew:      -0.389ns (1.388 - 1.777)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_two
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1ARLEN2 Tpsscko_MAXIGP1ARLEN  1.397   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X31Y101.D5       net (fanout=6)        0.955   system_i/axi_interconnect_2_M_ARLEN[2]
    SLICE_X31Y101.D        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n0243<7>1_SW1
    SLICE_X31Y99.A5        net (fanout=2)        0.558   system_i/axi_bram_ctrl_0/N303
    SLICE_X31Y99.A         Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_araddr_pipe[5]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n0243<7>1
    SLICE_X29Y97.A5        net (fanout=4)        0.582   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n0243<7>1
    SLICE_X29Y97.AMUX      Tilo                  0.320   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rid_temp2[7]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_act_rd_burst_set22_SW0
    SLICE_X31Y97.B5        net (fanout=1)        0.788   system_i/axi_bram_ctrl_0/N88
    SLICE_X31Y97.B         Tilo                  0.124   system_i/axi_interconnect_2_M_RVALID
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_act_rd_burst_set23
    SLICE_X30Y97.CE        net (fanout=1)        0.379   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set
    SLICE_X30Y97.CLK       Tceck                 0.169   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_two
    ---------------------------------------------------  ---------------------------
    Total                                        5.520ns (2.258ns logic, 3.262ns route)
                                                         (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  0.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awaddr_full_1 (FF)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_3 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.877ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.814 - 0.830)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awaddr_full_1 to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y104.AMUX   Tshcko                0.594   system_i/axi_bram_ctrl_0_BRAM_PORTB_BRAM_Addr[3]
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awaddr_full_1
    SLICE_X28Y107.C6     net (fanout=2)        0.851   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awaddr_full_1
    SLICE_X28Y107.C      Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/_n0705_inv1
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wr_data_sm_cs_FSM_FFd1-In11
    SLICE_X28Y104.B1     net (fanout=5)        0.993   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wr_b2b_elgible
    SLICE_X28Y104.B      Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awlen_pipe_1_or_2
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/aw_active_set_1
    SLICE_X27Y107.B3     net (fanout=1)        0.943   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/aw_active_set1
    SLICE_X27Y107.B      Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awlen_pipe[3]
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/Mmux_bvalid_cnt_inc12
    SLICE_X27Y104.C4     net (fanout=10)       0.773   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_inc
    SLICE_X27Y104.C      Tilo                  0.124   system_i/axi_interconnect_2_M_BID[6]
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_11_rstpot_SW0
    SLICE_X27Y102.D1     net (fanout=12)       1.135   system_i/axi_bram_ctrl_0/N261
    SLICE_X27Y102.CLK    Tas                   0.092   system_i/axi_interconnect_2_M_BID[3]
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_3_rstpot
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_3
    -------------------------------------------------  ---------------------------
    Total                                      5.877ns (1.182ns logic, 4.695ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  0.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awaddr_full_1 (FF)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_2 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.873ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.814 - 0.830)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awaddr_full_1 to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y104.AMUX   Tshcko                0.594   system_i/axi_bram_ctrl_0_BRAM_PORTB_BRAM_Addr[3]
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awaddr_full_1
    SLICE_X28Y107.C6     net (fanout=2)        0.851   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awaddr_full_1
    SLICE_X28Y107.C      Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/_n0705_inv1
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wr_data_sm_cs_FSM_FFd1-In11
    SLICE_X28Y104.B1     net (fanout=5)        0.993   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wr_b2b_elgible
    SLICE_X28Y104.B      Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awlen_pipe_1_or_2
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/aw_active_set_1
    SLICE_X27Y107.B3     net (fanout=1)        0.943   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/aw_active_set1
    SLICE_X27Y107.B      Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awlen_pipe[3]
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/Mmux_bvalid_cnt_inc12
    SLICE_X27Y104.C4     net (fanout=10)       0.773   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_inc
    SLICE_X27Y104.C      Tilo                  0.124   system_i/axi_interconnect_2_M_BID[6]
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_11_rstpot_SW0
    SLICE_X27Y102.C1     net (fanout=12)       1.130   system_i/axi_bram_ctrl_0/N261
    SLICE_X27Y102.CLK    Tas                   0.093   system_i/axi_interconnect_2_M_BID[3]
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_2_rstpot
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_2
    -------------------------------------------------  ---------------------------
    Total                                      5.873ns (1.183ns logic, 4.690ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  0.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.496ns (Levels of Logic = 4)
  Clock Path Skew:      -0.389ns (1.388 - 1.777)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1ARLEN3 Tpsscko_MAXIGP1ARLEN  1.397   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X31Y101.D4       net (fanout=6)        0.931   system_i/axi_interconnect_2_M_ARLEN[3]
    SLICE_X31Y101.D        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n0243<7>1_SW1
    SLICE_X31Y99.A5        net (fanout=2)        0.558   system_i/axi_bram_ctrl_0/N303
    SLICE_X31Y99.A         Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_araddr_pipe[5]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n0243<7>1
    SLICE_X29Y97.A5        net (fanout=4)        0.582   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n0243<7>1
    SLICE_X29Y97.AMUX      Tilo                  0.320   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rid_temp2[7]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_act_rd_burst_set22_SW0
    SLICE_X31Y97.B5        net (fanout=1)        0.788   system_i/axi_bram_ctrl_0/N88
    SLICE_X31Y97.B         Tilo                  0.124   system_i/axi_interconnect_2_M_RVALID
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_act_rd_burst_set23
    SLICE_X30Y97.CE        net (fanout=1)        0.379   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set
    SLICE_X30Y97.CLK       Tceck                 0.169   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst
    ---------------------------------------------------  ---------------------------
    Total                                        5.496ns (2.258ns logic, 3.238ns route)
                                                         (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  0.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_two (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.496ns (Levels of Logic = 4)
  Clock Path Skew:      -0.389ns (1.388 - 1.777)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_two
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1ARLEN3 Tpsscko_MAXIGP1ARLEN  1.397   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X31Y101.D4       net (fanout=6)        0.931   system_i/axi_interconnect_2_M_ARLEN[3]
    SLICE_X31Y101.D        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n0243<7>1_SW1
    SLICE_X31Y99.A5        net (fanout=2)        0.558   system_i/axi_bram_ctrl_0/N303
    SLICE_X31Y99.A         Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_araddr_pipe[5]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n0243<7>1
    SLICE_X29Y97.A5        net (fanout=4)        0.582   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n0243<7>1
    SLICE_X29Y97.AMUX      Tilo                  0.320   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rid_temp2[7]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_act_rd_burst_set22_SW0
    SLICE_X31Y97.B5        net (fanout=1)        0.788   system_i/axi_bram_ctrl_0/N88
    SLICE_X31Y97.B         Tilo                  0.124   system_i/axi_interconnect_2_M_RVALID
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_act_rd_burst_set23
    SLICE_X30Y97.CE        net (fanout=1)        0.379   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set
    SLICE_X30Y97.CLK       Tceck                 0.169   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_two
    ---------------------------------------------------  ---------------------------
    Total                                        5.496ns (2.258ns logic, 3.238ns route)
                                                         (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  0.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt_5 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.778ns (Levels of Logic = 6)
  Clock Path Skew:      -0.097ns (0.818 - 0.915)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt_5
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1RREADY Tpsscko_MAXIGP1RREADY  1.351   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y101.C5       net (fanout=25)       0.760   system_i/axi_interconnect_2_M_RREADY
    SLICE_X27Y101.C        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_aresetn_re_reg
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf1
    SLICE_X31Y101.A6       net (fanout=18)       0.375   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf
    SLICE_X31Y101.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_b2b_elgible1
    SLICE_X29Y105.A6       net (fanout=10)       0.685   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_b2b_elgible
    SLICE_X29Y105.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awaddr_pipe[5]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_ld_en_i11
    SLICE_X29Y100.A6       net (fanout=55)       0.782   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_ld_en_i
    SLICE_X29Y100.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_one
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ar_active_set1
    SLICE_X30Y100.AX       net (fanout=6)        0.520   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ar_active_set
    SLICE_X30Y100.COUT     Taxcy                 0.595   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[3]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mcount_brst_cnt_cy<3>
    SLICE_X30Y101.CIN      net (fanout=1)        0.000   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mcount_brst_cnt_cy[3]
    SLICE_X30Y101.CLK      Tcinck                0.214   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mcount_brst_cnt_xor<7>
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt_5
    ---------------------------------------------------  ---------------------------
    Total                                        5.778ns (2.656ns logic, 3.122ns route)
                                                         (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack:                  0.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_one (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.775ns (Levels of Logic = 5)
  Clock Path Skew:      -0.097ns (0.818 - 0.915)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_one
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1RREADY Tpsscko_MAXIGP1RREADY  1.351   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y101.C5       net (fanout=25)       0.760   system_i/axi_interconnect_2_M_RREADY
    SLICE_X27Y101.C        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_aresetn_re_reg
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf1
    SLICE_X31Y101.A6       net (fanout=18)       0.375   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf
    SLICE_X31Y101.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_b2b_elgible1
    SLICE_X29Y105.A6       net (fanout=10)       0.685   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_b2b_elgible
    SLICE_X29Y105.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awaddr_pipe[5]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_ld_en_i11
    SLICE_X29Y100.C6       net (fanout=55)       0.967   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_ld_en_i
    SLICE_X29Y100.C        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_one
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_one_rstpot_SW1
    SLICE_X29Y100.D3       net (fanout=1)        1.049   system_i/axi_bram_ctrl_0/N156
    SLICE_X29Y100.CLK      Tas                   0.092   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_one
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_one_rstpot
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_one
    ---------------------------------------------------  ---------------------------
    Total                                        5.775ns (1.939ns logic, 3.836ns route)
                                                         (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  0.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt_7 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.769ns (Levels of Logic = 6)
  Clock Path Skew:      -0.097ns (0.818 - 0.915)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt_7
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1RREADY Tpsscko_MAXIGP1RREADY  1.351   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y101.C5       net (fanout=25)       0.760   system_i/axi_interconnect_2_M_RREADY
    SLICE_X27Y101.C        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_aresetn_re_reg
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf1
    SLICE_X31Y101.A6       net (fanout=18)       0.375   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf
    SLICE_X31Y101.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_b2b_elgible1
    SLICE_X29Y105.A6       net (fanout=10)       0.685   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_b2b_elgible
    SLICE_X29Y105.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awaddr_pipe[5]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_ld_en_i11
    SLICE_X29Y100.A6       net (fanout=55)       0.782   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_ld_en_i
    SLICE_X29Y100.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_one
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ar_active_set1
    SLICE_X30Y100.AX       net (fanout=6)        0.520   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ar_active_set
    SLICE_X30Y100.COUT     Taxcy                 0.595   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[3]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mcount_brst_cnt_cy<3>
    SLICE_X30Y101.CIN      net (fanout=1)        0.000   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mcount_brst_cnt_cy[3]
    SLICE_X30Y101.CLK      Tcinck                0.205   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mcount_brst_cnt_xor<7>
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt_7
    ---------------------------------------------------  ---------------------------
    Total                                        5.769ns (2.647ns logic, 3.122ns route)
                                                         (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack:                  0.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_3 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.790ns (Levels of Logic = 5)
  Clock Path Skew:      -0.066ns (0.171 - 0.237)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1WLASTTpsscko_MAXIGP1WLAST  1.450   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                       system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y105.B6     net (fanout=8)        0.841   system_i/axi_interconnect_2_M_WLAST
    SLICE_X27Y105.B      Tilo                  0.124   system_i/axi_interconnect_2_M_BID[4]
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wr_data_sm_cs<0>1
    SLICE_X29Y105.C6     net (fanout=13)       0.524   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wr_data_sm_cs<0>1
    SLICE_X29Y105.C      Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awaddr_pipe[5]
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wr_data_sm_cs<0>3_SW1_SW1
    SLICE_X27Y107.B6     net (fanout=1)        0.479   system_i/axi_bram_ctrl_0/N199
    SLICE_X27Y107.B      Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awlen_pipe[3]
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/Mmux_bvalid_cnt_inc12
    SLICE_X27Y104.C4     net (fanout=10)       0.773   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_inc
    SLICE_X27Y104.C      Tilo                  0.124   system_i/axi_interconnect_2_M_BID[6]
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_11_rstpot_SW0
    SLICE_X27Y102.D1     net (fanout=12)       1.135   system_i/axi_bram_ctrl_0/N261
    SLICE_X27Y102.CLK    Tas                   0.092   system_i/axi_interconnect_2_M_BID[3]
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_3_rstpot
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_3
    -------------------------------------------------  ---------------------------
    Total                                      5.790ns (2.038ns logic, 3.752ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  0.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_2 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.786ns (Levels of Logic = 5)
  Clock Path Skew:      -0.066ns (0.171 - 0.237)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1WLASTTpsscko_MAXIGP1WLAST  1.450   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                       system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y105.B6     net (fanout=8)        0.841   system_i/axi_interconnect_2_M_WLAST
    SLICE_X27Y105.B      Tilo                  0.124   system_i/axi_interconnect_2_M_BID[4]
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wr_data_sm_cs<0>1
    SLICE_X29Y105.C6     net (fanout=13)       0.524   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wr_data_sm_cs<0>1
    SLICE_X29Y105.C      Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awaddr_pipe[5]
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wr_data_sm_cs<0>3_SW1_SW1
    SLICE_X27Y107.B6     net (fanout=1)        0.479   system_i/axi_bram_ctrl_0/N199
    SLICE_X27Y107.B      Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awlen_pipe[3]
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/Mmux_bvalid_cnt_inc12
    SLICE_X27Y104.C4     net (fanout=10)       0.773   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_inc
    SLICE_X27Y104.C      Tilo                  0.124   system_i/axi_interconnect_2_M_BID[6]
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_11_rstpot_SW0
    SLICE_X27Y102.C1     net (fanout=12)       1.130   system_i/axi_bram_ctrl_0/N261
    SLICE_X27Y102.CLK    Tas                   0.093   system_i/axi_interconnect_2_M_BID[3]
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_2_rstpot
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_2
    -------------------------------------------------  ---------------------------
    Total                                      5.786ns (2.039ns logic, 3.747ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  0.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_3 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.731ns (Levels of Logic = 5)
  Clock Path Skew:      -0.066ns (0.171 - 0.237)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1AWVALID Tpsscko_MAXIGP1AWVALID  1.376   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                          system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X28Y104.C6        net (fanout=5)        0.666   system_i/axi_interconnect_2_M_AWVALID
    SLICE_X28Y104.C         Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awlen_pipe_1_or_2
                                                          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wr_b2b_elgible_bvalid_cnt_max_AND_18_o1_SW0
    SLICE_X28Y107.A6        net (fanout=2)        0.457   system_i/axi_bram_ctrl_0/N62
    SLICE_X28Y107.A         Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/_n0705_inv1
                                                          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/aw_active_set
    SLICE_X26Y103.C6        net (fanout=39)       0.924   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/aw_active_set
    SLICE_X26Y103.C         Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/curr_fixed_burst_reg
                                                          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wr_data_sm_cs<0>3_SW1
    SLICE_X26Y103.D3        net (fanout=4)        0.890   system_i/axi_bram_ctrl_0/N65
    SLICE_X26Y103.D         Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/curr_fixed_burst_reg
                                                          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_gets_fifo_load1
    SLICE_X27Y102.D4        net (fanout=12)       0.830   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_gets_fifo_load
    SLICE_X27Y102.CLK       Tas                   0.092   system_i/axi_interconnect_2_M_BID[3]
                                                          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_3_rstpot
                                                          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_3
    ----------------------------------------------------  ---------------------------
    Total                                         5.731ns (1.964ns logic, 3.767ns route)
                                                          (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  0.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_2 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.729ns (Levels of Logic = 5)
  Clock Path Skew:      -0.066ns (0.171 - 0.237)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1AWVALID Tpsscko_MAXIGP1AWVALID  1.376   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                          system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X28Y104.C6        net (fanout=5)        0.666   system_i/axi_interconnect_2_M_AWVALID
    SLICE_X28Y104.C         Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awlen_pipe_1_or_2
                                                          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wr_b2b_elgible_bvalid_cnt_max_AND_18_o1_SW0
    SLICE_X28Y107.A6        net (fanout=2)        0.457   system_i/axi_bram_ctrl_0/N62
    SLICE_X28Y107.A         Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/_n0705_inv1
                                                          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/aw_active_set
    SLICE_X26Y103.C6        net (fanout=39)       0.924   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/aw_active_set
    SLICE_X26Y103.C         Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/curr_fixed_burst_reg
                                                          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wr_data_sm_cs<0>3_SW1
    SLICE_X26Y103.D3        net (fanout=4)        0.890   system_i/axi_bram_ctrl_0/N65
    SLICE_X26Y103.D         Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/curr_fixed_burst_reg
                                                          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_gets_fifo_load1
    SLICE_X27Y102.C4        net (fanout=12)       0.827   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_gets_fifo_load
    SLICE_X27Y102.CLK       Tas                   0.093   system_i/axi_interconnect_2_M_BID[3]
                                                          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_2_rstpot
                                                          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_2
    ----------------------------------------------------  ---------------------------
    Total                                         5.729ns (1.965ns logic, 3.764ns route)
                                                          (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  0.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt_6 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.694ns (Levels of Logic = 6)
  Clock Path Skew:      -0.097ns (0.818 - 0.915)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt_6
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1RREADY Tpsscko_MAXIGP1RREADY  1.351   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y101.C5       net (fanout=25)       0.760   system_i/axi_interconnect_2_M_RREADY
    SLICE_X27Y101.C        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_aresetn_re_reg
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf1
    SLICE_X31Y101.A6       net (fanout=18)       0.375   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf
    SLICE_X31Y101.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_b2b_elgible1
    SLICE_X29Y105.A6       net (fanout=10)       0.685   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_b2b_elgible
    SLICE_X29Y105.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awaddr_pipe[5]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_ld_en_i11
    SLICE_X29Y100.A6       net (fanout=55)       0.782   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_ld_en_i
    SLICE_X29Y100.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_one
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ar_active_set1
    SLICE_X30Y100.AX       net (fanout=6)        0.520   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ar_active_set
    SLICE_X30Y100.COUT     Taxcy                 0.595   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[3]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mcount_brst_cnt_cy<3>
    SLICE_X30Y101.CIN      net (fanout=1)        0.000   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mcount_brst_cnt_cy[3]
    SLICE_X30Y101.CLK      Tcinck                0.130   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mcount_brst_cnt_xor<7>
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt_6
    ---------------------------------------------------  ---------------------------
    Total                                        5.694ns (2.572ns logic, 3.122ns route)
                                                         (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack:                  0.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_3 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.721ns (Levels of Logic = 5)
  Clock Path Skew:      -0.066ns (0.171 - 0.237)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1WVALID Tpsscko_MAXIGP1WVALID  1.303   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X29Y105.D4       net (fanout=17)       0.968   system_i/axi_interconnect_2_M_WVALID
    SLICE_X29Y105.D        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awaddr_pipe[5]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wr_data_sm_cs<0>3_SW0
    SLICE_X27Y107.A6       net (fanout=15)       0.690   system_i/axi_bram_ctrl_0/N64
    SLICE_X27Y107.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awlen_pipe[3]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wr_data_sm_cs<0>3_SW1_SW0
    SLICE_X27Y107.B5       net (fanout=1)        0.264   system_i/axi_bram_ctrl_0/N198
    SLICE_X27Y107.B        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awlen_pipe[3]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/Mmux_bvalid_cnt_inc12
    SLICE_X27Y104.C4       net (fanout=10)       0.773   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_inc
    SLICE_X27Y104.C        Tilo                  0.124   system_i/axi_interconnect_2_M_BID[6]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_11_rstpot_SW0
    SLICE_X27Y102.D1       net (fanout=12)       1.135   system_i/axi_bram_ctrl_0/N261
    SLICE_X27Y102.CLK      Tas                   0.092   system_i/axi_interconnect_2_M_BID[3]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_3_rstpot
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_3
    ---------------------------------------------------  ---------------------------
    Total                                        5.721ns (1.891ns logic, 3.830ns route)
                                                         (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  0.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_one (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.688ns (Levels of Logic = 5)
  Clock Path Skew:      -0.097ns (0.818 - 0.915)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_one
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1ARLEN2 Tpsscko_MAXIGP1ARLEN  1.397   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X31Y101.D5       net (fanout=6)        0.955   system_i/axi_interconnect_2_M_ARLEN[2]
    SLICE_X31Y101.D        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n0243<7>1_SW1
    SLICE_X31Y99.A5        net (fanout=2)        0.558   system_i/axi_bram_ctrl_0/N303
    SLICE_X31Y99.A         Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_araddr_pipe[5]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n0243<7>1
    SLICE_X27Y99.B6        net (fanout=4)        0.466   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n0243<7>1
    SLICE_X27Y99.B         Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_two
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n0252<7>1
    SLICE_X29Y100.C5       net (fanout=4)        0.675   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n0252
    SLICE_X29Y100.C        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_one
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_one_rstpot_SW1
    SLICE_X29Y100.D3       net (fanout=1)        1.049   system_i/axi_bram_ctrl_0/N156
    SLICE_X29Y100.CLK      Tas                   0.092   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_one
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_one_rstpot
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_one
    ---------------------------------------------------  ---------------------------
    Total                                        5.688ns (1.985ns logic, 3.703ns route)
                                                         (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  0.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_2 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.717ns (Levels of Logic = 5)
  Clock Path Skew:      -0.066ns (0.171 - 0.237)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1WVALID Tpsscko_MAXIGP1WVALID  1.303   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X29Y105.D4       net (fanout=17)       0.968   system_i/axi_interconnect_2_M_WVALID
    SLICE_X29Y105.D        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awaddr_pipe[5]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wr_data_sm_cs<0>3_SW0
    SLICE_X27Y107.A6       net (fanout=15)       0.690   system_i/axi_bram_ctrl_0/N64
    SLICE_X27Y107.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awlen_pipe[3]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wr_data_sm_cs<0>3_SW1_SW0
    SLICE_X27Y107.B5       net (fanout=1)        0.264   system_i/axi_bram_ctrl_0/N198
    SLICE_X27Y107.B        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awlen_pipe[3]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/Mmux_bvalid_cnt_inc12
    SLICE_X27Y104.C4       net (fanout=10)       0.773   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_inc
    SLICE_X27Y104.C        Tilo                  0.124   system_i/axi_interconnect_2_M_BID[6]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_11_rstpot_SW0
    SLICE_X27Y102.C1       net (fanout=12)       1.130   system_i/axi_bram_ctrl_0/N261
    SLICE_X27Y102.CLK      Tas                   0.093   system_i/axi_interconnect_2_M_BID[3]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_2_rstpot
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_2
    ---------------------------------------------------  ---------------------------
    Total                                        5.717ns (1.892ns logic, 3.825ns route)
                                                         (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  0.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_3 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.709ns (Levels of Logic = 5)
  Clock Path Skew:      -0.066ns (0.171 - 0.237)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1WLASTTpsscko_MAXIGP1WLAST  1.450   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                       system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y105.B6     net (fanout=8)        0.841   system_i/axi_interconnect_2_M_WLAST
    SLICE_X27Y105.B      Tilo                  0.124   system_i/axi_interconnect_2_M_BID[4]
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wr_data_sm_cs<0>1
    SLICE_X27Y107.A5     net (fanout=13)       0.658   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wr_data_sm_cs<0>1
    SLICE_X27Y107.A      Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awlen_pipe[3]
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wr_data_sm_cs<0>3_SW1_SW0
    SLICE_X27Y107.B5     net (fanout=1)        0.264   system_i/axi_bram_ctrl_0/N198
    SLICE_X27Y107.B      Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awlen_pipe[3]
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/Mmux_bvalid_cnt_inc12
    SLICE_X27Y104.C4     net (fanout=10)       0.773   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_inc
    SLICE_X27Y104.C      Tilo                  0.124   system_i/axi_interconnect_2_M_BID[6]
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_11_rstpot_SW0
    SLICE_X27Y102.D1     net (fanout=12)       1.135   system_i/axi_bram_ctrl_0/N261
    SLICE_X27Y102.CLK    Tas                   0.092   system_i/axi_interconnect_2_M_BID[3]
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_3_rstpot
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_3
    -------------------------------------------------  ---------------------------
    Total                                      5.709ns (2.038ns logic, 3.671ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  0.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_int_27 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.700ns (Levels of Logic = 5)
  Clock Path Skew:      -0.071ns (0.166 - 0.237)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_int_27
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1RREADY Tpsscko_MAXIGP1RREADY  1.351   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y101.C5       net (fanout=25)       0.760   system_i/axi_interconnect_2_M_RREADY
    SLICE_X27Y101.C        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_aresetn_re_reg
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf1
    SLICE_X31Y101.A6       net (fanout=18)       0.375   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf
    SLICE_X31Y101.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_b2b_elgible1
    SLICE_X29Y105.A6       net (fanout=10)       0.685   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_b2b_elgible
    SLICE_X29Y105.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awaddr_pipe[5]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_ld_en_i11
    SLICE_X33Y103.A5       net (fanout=55)       0.889   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_ld_en_i
    SLICE_X33Y103.A        Tilo                  0.124   system_i/axi_bram_ctrl_0_BRAM_PORTB_BRAM_Addr[14]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_ld_en_mod1
    SLICE_X27Y112.A6       net (fanout=30)       1.049   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_ld_en_mod
    SLICE_X27Y112.CLK      Tas                   0.095   system_i/axi_bram_ctrl_0_BRAM_PORTB_BRAM_Addr[7]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_int[31]_bram_addr_ld[31]_mux_15_OUT181
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_int_27
    ---------------------------------------------------  ---------------------------
    Total                                        5.700ns (1.942ns logic, 3.758ns route)
                                                         (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  0.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_2 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.705ns (Levels of Logic = 5)
  Clock Path Skew:      -0.066ns (0.171 - 0.237)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1WLASTTpsscko_MAXIGP1WLAST  1.450   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                       system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y105.B6     net (fanout=8)        0.841   system_i/axi_interconnect_2_M_WLAST
    SLICE_X27Y105.B      Tilo                  0.124   system_i/axi_interconnect_2_M_BID[4]
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wr_data_sm_cs<0>1
    SLICE_X27Y107.A5     net (fanout=13)       0.658   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wr_data_sm_cs<0>1
    SLICE_X27Y107.A      Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awlen_pipe[3]
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wr_data_sm_cs<0>3_SW1_SW0
    SLICE_X27Y107.B5     net (fanout=1)        0.264   system_i/axi_bram_ctrl_0/N198
    SLICE_X27Y107.B      Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awlen_pipe[3]
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/Mmux_bvalid_cnt_inc12
    SLICE_X27Y104.C4     net (fanout=10)       0.773   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_inc
    SLICE_X27Y104.C      Tilo                  0.124   system_i/axi_interconnect_2_M_BID[6]
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_11_rstpot_SW0
    SLICE_X27Y102.C1     net (fanout=12)       1.130   system_i/axi_bram_ctrl_0/N261
    SLICE_X27Y102.CLK    Tas                   0.093   system_i/axi_interconnect_2_M_BID[3]
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_2_rstpot
                                                       system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_2
    -------------------------------------------------  ---------------------------
    Total                                      5.705ns (2.039ns logic, 3.666ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  0.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt_4 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.673ns (Levels of Logic = 6)
  Clock Path Skew:      -0.097ns (0.818 - 0.915)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt_4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1RREADY Tpsscko_MAXIGP1RREADY  1.351   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y101.C5       net (fanout=25)       0.760   system_i/axi_interconnect_2_M_RREADY
    SLICE_X27Y101.C        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_aresetn_re_reg
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf1
    SLICE_X31Y101.A6       net (fanout=18)       0.375   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf
    SLICE_X31Y101.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_b2b_elgible1
    SLICE_X29Y105.A6       net (fanout=10)       0.685   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_b2b_elgible
    SLICE_X29Y105.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awaddr_pipe[5]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_ld_en_i11
    SLICE_X29Y100.A6       net (fanout=55)       0.782   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_ld_en_i
    SLICE_X29Y100.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_one
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ar_active_set1
    SLICE_X30Y100.AX       net (fanout=6)        0.520   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ar_active_set
    SLICE_X30Y100.COUT     Taxcy                 0.595   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[3]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mcount_brst_cnt_cy<3>
    SLICE_X30Y101.CIN      net (fanout=1)        0.000   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mcount_brst_cnt_cy[3]
    SLICE_X30Y101.CLK      Tcinck                0.109   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mcount_brst_cnt_xor<7>
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt_4
    ---------------------------------------------------  ---------------------------
    Total                                        5.673ns (2.551ns logic, 3.122ns route)
                                                         (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack:                  0.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_int_26 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.695ns (Levels of Logic = 5)
  Clock Path Skew:      -0.071ns (0.166 - 0.237)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_int_26
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1RREADY Tpsscko_MAXIGP1RREADY  1.351   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y101.C5       net (fanout=25)       0.760   system_i/axi_interconnect_2_M_RREADY
    SLICE_X27Y101.C        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_aresetn_re_reg
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf1
    SLICE_X31Y101.A6       net (fanout=18)       0.375   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf
    SLICE_X31Y101.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_b2b_elgible1
    SLICE_X29Y105.A6       net (fanout=10)       0.685   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_b2b_elgible
    SLICE_X29Y105.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awaddr_pipe[5]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_ld_en_i11
    SLICE_X33Y103.A5       net (fanout=55)       0.889   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_ld_en_i
    SLICE_X33Y103.A        Tilo                  0.124   system_i/axi_bram_ctrl_0_BRAM_PORTB_BRAM_Addr[14]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_ld_en_mod1
    SLICE_X27Y112.B6       net (fanout=30)       1.046   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_ld_en_mod
    SLICE_X27Y112.CLK      Tas                   0.093   system_i/axi_bram_ctrl_0_BRAM_PORTB_BRAM_Addr[7]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_int[31]_bram_addr_ld[31]_mux_15_OUT171
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_int_26
    ---------------------------------------------------  ---------------------------
    Total                                        5.695ns (1.940ns logic, 3.755ns route)
                                                         (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  0.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_int_24 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.690ns (Levels of Logic = 5)
  Clock Path Skew:      -0.071ns (0.166 - 0.237)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_int_24
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1RREADY Tpsscko_MAXIGP1RREADY  1.351   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y101.C5       net (fanout=25)       0.760   system_i/axi_interconnect_2_M_RREADY
    SLICE_X27Y101.C        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_aresetn_re_reg
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf1
    SLICE_X31Y101.A6       net (fanout=18)       0.375   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf
    SLICE_X31Y101.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_b2b_elgible1
    SLICE_X29Y105.A6       net (fanout=10)       0.685   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_b2b_elgible
    SLICE_X29Y105.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awaddr_pipe[5]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_ld_en_i11
    SLICE_X33Y103.A5       net (fanout=55)       0.889   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_ld_en_i
    SLICE_X33Y103.A        Tilo                  0.124   system_i/axi_bram_ctrl_0_BRAM_PORTB_BRAM_Addr[14]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_ld_en_mod1
    SLICE_X27Y112.D6       net (fanout=30)       1.042   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_ld_en_mod
    SLICE_X27Y112.CLK      Tas                   0.092   system_i/axi_bram_ctrl_0_BRAM_PORTB_BRAM_Addr[7]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_int[31]_bram_addr_ld[31]_mux_15_OUT151
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_int_24
    ---------------------------------------------------  ---------------------------
    Total                                        5.690ns (1.939ns logic, 3.751ns route)
                                                         (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  0.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_one (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.664ns (Levels of Logic = 5)
  Clock Path Skew:      -0.097ns (0.818 - 0.915)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_one
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1ARLEN3 Tpsscko_MAXIGP1ARLEN  1.397   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X31Y101.D4       net (fanout=6)        0.931   system_i/axi_interconnect_2_M_ARLEN[3]
    SLICE_X31Y101.D        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n0243<7>1_SW1
    SLICE_X31Y99.A5        net (fanout=2)        0.558   system_i/axi_bram_ctrl_0/N303
    SLICE_X31Y99.A         Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_araddr_pipe[5]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n0243<7>1
    SLICE_X27Y99.B6        net (fanout=4)        0.466   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n0243<7>1
    SLICE_X27Y99.B         Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_two
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n0252<7>1
    SLICE_X29Y100.C5       net (fanout=4)        0.675   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n0252
    SLICE_X29Y100.C        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_one
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_one_rstpot_SW1
    SLICE_X29Y100.D3       net (fanout=1)        1.049   system_i/axi_bram_ctrl_0/N156
    SLICE_X29Y100.CLK      Tas                   0.092   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_one
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_one_rstpot
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_one
    ---------------------------------------------------  ---------------------------
    Total                                        5.664ns (1.985ns logic, 3.679ns route)
                                                         (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  0.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_int_25 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.686ns (Levels of Logic = 5)
  Clock Path Skew:      -0.071ns (0.166 - 0.237)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_int_25
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1RREADY Tpsscko_MAXIGP1RREADY  1.351   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y101.C5       net (fanout=25)       0.760   system_i/axi_interconnect_2_M_RREADY
    SLICE_X27Y101.C        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_aresetn_re_reg
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf1
    SLICE_X31Y101.A6       net (fanout=18)       0.375   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf
    SLICE_X31Y101.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_b2b_elgible1
    SLICE_X29Y105.A6       net (fanout=10)       0.685   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_b2b_elgible
    SLICE_X29Y105.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awaddr_pipe[5]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_ld_en_i11
    SLICE_X33Y103.A5       net (fanout=55)       0.889   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_ld_en_i
    SLICE_X33Y103.A        Tilo                  0.124   system_i/axi_bram_ctrl_0_BRAM_PORTB_BRAM_Addr[14]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_ld_en_mod1
    SLICE_X27Y112.C6       net (fanout=30)       1.037   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_ld_en_mod
    SLICE_X27Y112.CLK      Tas                   0.093   system_i/axi_bram_ctrl_0_BRAM_PORTB_BRAM_Addr[7]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_int[31]_bram_addr_ld[31]_mux_15_OUT161
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_int_25
    ---------------------------------------------------  ---------------------------
    Total                                        5.686ns (1.940ns logic, 3.746ns route)
                                                         (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 160 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKL
  Location pin: RAMB36_X2Y18.CLKARDCLKL
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKU
  Location pin: RAMB36_X2Y18.CLKARDCLKU
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Location pin: RAMB36_X2Y18.CLKBWRCLKL
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Location pin: RAMB36_X2Y18.CLKBWRCLKU
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKL
  Location pin: RAMB36_X2Y17.CLKARDCLKL
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKU
  Location pin: RAMB36_X2Y17.CLKARDCLKU
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Location pin: RAMB36_X2Y17.CLKBWRCLKL
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Location pin: RAMB36_X2Y17.CLKBWRCLKU
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_2/CLKARDCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_2/CLKARDCLKL
  Location pin: RAMB36_X2Y22.CLKARDCLKL
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_2/CLKARDCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_2/CLKARDCLKU
  Location pin: RAMB36_X2Y22.CLKARDCLKU
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_2/CLKBWRCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_2/CLKBWRCLKL
  Location pin: RAMB36_X2Y22.CLKBWRCLKL
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_2/CLKBWRCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_2/CLKBWRCLKU
  Location pin: RAMB36_X2Y22.CLKBWRCLKU
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_3/CLKARDCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_3/CLKARDCLKL
  Location pin: RAMB36_X2Y23.CLKARDCLKL
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_3/CLKARDCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_3/CLKARDCLKU
  Location pin: RAMB36_X2Y23.CLKARDCLKU
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_3/CLKBWRCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_3/CLKBWRCLKL
  Location pin: RAMB36_X2Y23.CLKBWRCLKL
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_3/CLKBWRCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_3/CLKBWRCLKU
  Location pin: RAMB36_X2Y23.CLKBWRCLKU
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_4/CLKARDCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_4/CLKARDCLKL
  Location pin: RAMB36_X2Y16.CLKARDCLKL
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_4/CLKARDCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_4/CLKARDCLKU
  Location pin: RAMB36_X2Y16.CLKARDCLKU
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_4/CLKBWRCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_4/CLKBWRCLKL
  Location pin: RAMB36_X2Y16.CLKBWRCLKL
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_4/CLKBWRCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_4/CLKBWRCLKU
  Location pin: RAMB36_X2Y16.CLKBWRCLKU
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_5/CLKARDCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_5/CLKARDCLKL
  Location pin: RAMB36_X2Y15.CLKARDCLKL
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_5/CLKARDCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_5/CLKARDCLKU
  Location pin: RAMB36_X2Y15.CLKARDCLKU
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_5/CLKBWRCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_5/CLKBWRCLKL
  Location pin: RAMB36_X2Y15.CLKBWRCLKL
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_5/CLKBWRCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_5/CLKBWRCLKU
  Location pin: RAMB36_X2Y15.CLKBWRCLKU
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_6/CLKARDCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_6/CLKARDCLKL
  Location pin: RAMB36_X3Y19.CLKARDCLKL
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_6/CLKARDCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_6/CLKARDCLKU
  Location pin: RAMB36_X3Y19.CLKARDCLKU
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_6/CLKBWRCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_6/CLKBWRCLKL
  Location pin: RAMB36_X3Y19.CLKBWRCLKL
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_6/CLKBWRCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_6/CLKBWRCLKU
  Location pin: RAMB36_X3Y19.CLKBWRCLKU
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_7/CLKARDCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_7/CLKARDCLKL
  Location pin: RAMB36_X3Y18.CLKARDCLKL
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_7/CLKARDCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_7/CLKARDCLKU
  Location pin: RAMB36_X3Y18.CLKARDCLKU
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2757 paths analyzed, 860 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.699ns.
--------------------------------------------------------------------------------
Slack:                  3.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led/led/ip2bus_rdack_i_D1 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.651ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.812 - 0.825)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led/led/ip2bus_rdack_i_D1 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y85.AQ      Tcko                  0.518   system_i/led/led/ip2bus_rdack_i_D1
                                                       system_i/led/led/ip2bus_rdack_i_D1
    SLICE_X35Y83.B2      net (fanout=4)        1.138   system_i/led/led/ip2bus_rdack_i_D1
    SLICE_X35Y83.BMUX    Tilo                  0.360   system_i/led/led/bus2ip_reset
                                                       system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1
    SLICE_X35Y84.B1      net (fanout=2)        0.828   system_i/axi_interconnect_1_M_ARREADY[1]
    SLICE_X35Y84.B       Tilo                  0.124   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1_SW0
    SLICE_X35Y84.A4      net (fanout=1)        0.433   system_i/axi_interconnect_1/N43
    SLICE_X35Y84.A       Tilo                  0.124   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/O_SW0
    SLICE_X31Y85.C1      net (fanout=2)        1.071   system_i/axi_interconnect_1/N18
    SLICE_X31Y85.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1_SW0
    SLICE_X29Y85.B1      net (fanout=2)        0.812   system_i/axi_interconnect_1/N39
    SLICE_X29Y85.B       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1
    SLICE_X29Y85.A1      net (fanout=3)        0.900   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_arready
    SLICE_X29Y85.CLK     Tas                   0.095   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_0_rstpot
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_0
    -------------------------------------------------  ---------------------------
    Total                                      6.651ns (1.469ns logic, 5.182ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  3.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led/led/ip2bus_wrack_i_D1 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.618ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.812 - 0.825)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led/led/ip2bus_wrack_i_D1 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y85.AMUX    Tshcko                0.649   system_i/led/led/ip2bus_rdack_i_D1
                                                       system_i/led/led/ip2bus_wrack_i_D1
    SLICE_X35Y83.B1      net (fanout=4)        1.279   system_i/led/led/ip2bus_wrack_i_D1
    SLICE_X35Y83.B       Tilo                  0.124   system_i/led/led/bus2ip_reset
                                                       system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X35Y84.B4      net (fanout=3)        0.585   system_i/axi_interconnect_1_M_AWREADY[1]
    SLICE_X35Y84.BMUX    Tilo                  0.358   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i_SW0
    SLICE_X30Y86.A5      net (fanout=1)        0.671   system_i/axi_interconnect_1/N14
    SLICE_X30Y86.A       Tilo                  0.124   system_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X29Y87.A3      net (fanout=4)        0.661   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X29Y87.A       Tilo                  0.124   system_i/axi_interconnect_1/N47
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X29Y87.B6      net (fanout=3)        0.385   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X29Y87.B       Tilo                  0.124   system_i/axi_interconnect_1/N47
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X30Y85.A2      net (fanout=1)        0.950   system_i/axi_interconnect_1/N59
    SLICE_X30Y85.A       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X31Y85.CX      net (fanout=1)        0.399   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X31Y85.CLK     Tdick                 0.061   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      6.618ns (1.688ns logic, 4.930ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  3.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led/led/ip2bus_rdack_i_D1 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.401ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.812 - 0.825)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led/led/ip2bus_rdack_i_D1 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y85.AQ      Tcko                  0.518   system_i/led/led/ip2bus_rdack_i_D1
                                                       system_i/led/led/ip2bus_rdack_i_D1
    SLICE_X35Y83.B2      net (fanout=4)        1.138   system_i/led/led/ip2bus_rdack_i_D1
    SLICE_X35Y83.BMUX    Tilo                  0.360   system_i/led/led/bus2ip_reset
                                                       system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1
    SLICE_X35Y84.B1      net (fanout=2)        0.828   system_i/axi_interconnect_1_M_ARREADY[1]
    SLICE_X35Y84.B       Tilo                  0.124   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1_SW0
    SLICE_X35Y84.A4      net (fanout=1)        0.433   system_i/axi_interconnect_1/N43
    SLICE_X35Y84.A       Tilo                  0.124   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/O_SW0
    SLICE_X31Y85.C1      net (fanout=2)        1.071   system_i/axi_interconnect_1/N18
    SLICE_X31Y85.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1_SW0
    SLICE_X29Y85.B1      net (fanout=2)        0.812   system_i/axi_interconnect_1/N39
    SLICE_X29Y85.B       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1
    SLICE_X29Y85.C3      net (fanout=3)        0.652   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_arready
    SLICE_X29Y85.CLK     Tas                   0.093   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1_rstpot
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    -------------------------------------------------  ---------------------------
    Total                                      6.401ns (1.467ns logic, 4.934ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  3.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led/led/ip2bus_rdack_i_D1 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.334ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.812 - 0.825)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led/led/ip2bus_rdack_i_D1 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y85.AQ      Tcko                  0.518   system_i/led/led/ip2bus_rdack_i_D1
                                                       system_i/led/led/ip2bus_rdack_i_D1
    SLICE_X35Y83.B2      net (fanout=4)        1.138   system_i/led/led/ip2bus_rdack_i_D1
    SLICE_X35Y83.BMUX    Tilo                  0.360   system_i/led/led/bus2ip_reset
                                                       system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1
    SLICE_X35Y84.B1      net (fanout=2)        0.828   system_i/axi_interconnect_1_M_ARREADY[1]
    SLICE_X35Y84.B       Tilo                  0.124   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1_SW0
    SLICE_X35Y84.A4      net (fanout=1)        0.433   system_i/axi_interconnect_1/N43
    SLICE_X35Y84.A       Tilo                  0.124   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/O_SW0
    SLICE_X31Y85.C1      net (fanout=2)        1.071   system_i/axi_interconnect_1/N18
    SLICE_X31Y85.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1_SW0
    SLICE_X29Y85.B1      net (fanout=2)        0.812   system_i/axi_interconnect_1/N39
    SLICE_X29Y85.B       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1
    SLICE_X29Y86.B4      net (fanout=3)        0.585   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_arready
    SLICE_X29Y86.CLK     Tas                   0.093   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    -------------------------------------------------  ---------------------------
    Total                                      6.334ns (1.467ns logic, 4.867ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  3.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/dip/dip/ip2bus_wrack_i_D1 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.303ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.812 - 0.827)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/dip/dip/ip2bus_wrack_i_D1 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y88.CMUX    Tshcko                0.592   system_i/dip/dip/ip2bus_rdack_i_D1
                                                       system_i/dip/dip/ip2bus_wrack_i_D1
    SLICE_X35Y86.D3      net (fanout=4)        0.975   system_i/dip/dip/ip2bus_wrack_i_D1
    SLICE_X35Y86.D       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/dip/dip/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X30Y86.B1      net (fanout=3)        1.084   system_i/axi_interconnect_1_M_AWREADY[0]
    SLICE_X30Y86.B       Tilo                  0.124   system_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1
    SLICE_X30Y86.A4      net (fanout=1)        0.452   system_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
    SLICE_X30Y86.A       Tilo                  0.124   system_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X29Y87.A3      net (fanout=4)        0.661   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X29Y87.A       Tilo                  0.124   system_i/axi_interconnect_1/N47
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X29Y87.B6      net (fanout=3)        0.385   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X29Y87.B       Tilo                  0.124   system_i/axi_interconnect_1/N47
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X30Y85.A2      net (fanout=1)        0.950   system_i/axi_interconnect_1/N59
    SLICE_X30Y85.A       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X31Y85.CX      net (fanout=1)        0.399   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X31Y85.CLK     Tdick                 0.061   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      6.303ns (1.397ns logic, 4.906ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  3.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1 (FF)
  Destination:          system_i/led/led/gpio_core_1/gpio_OE_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.173ns (Levels of Logic = 5)
  Clock Path Skew:      -0.105ns (0.766 - 0.871)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1 to system_i/led/led/gpio_core_1/gpio_OE_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y89.BQ      Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1
    SLICE_X33Y84.C2      net (fanout=11)       1.718   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
    SLICE_X33Y84.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X34Y83.B1      net (fanout=4)        1.060   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X34Y83.B       Tilo                  0.124   system_i/axi_interconnect_1_M_ARESETN[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y83.A4      net (fanout=6)        0.476   system_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X34Y83.AMUX    Tilo                  0.354   system_i/axi_interconnect_1_M_ARESETN[1]
                                                       system_i/led/led/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot
    SLICE_X40Y86.C2      net (fanout=8)        1.212   system_i/led/led/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot
    SLICE_X40Y86.C       Tilo                  0.124   system_i/led/led/gpio_core_1/gpio_OE[3]
                                                       system_i/led/led/gpio_core_1/gpio_OE_3_dpot
    SLICE_X40Y86.D4      net (fanout=1)        0.433   system_i/led/led/gpio_core_1/gpio_OE_3_dpot
    SLICE_X40Y86.CLK     Tas                   0.092   system_i/led/led/gpio_core_1/gpio_OE[3]
                                                       system_i/led/led/gpio_core_1/gpio_OE_3_dpot1
                                                       system_i/led/led/gpio_core_1/gpio_OE_3
    -------------------------------------------------  ---------------------------
    Total                                      6.173ns (1.274ns logic, 4.899ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  3.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.248ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.812 - 0.819)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y81.CQ      Tcko                  0.518   system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X35Y83.B4      net (fanout=7)        0.737   system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X35Y83.BMUX    Tilo                  0.358   system_i/led/led/bus2ip_reset
                                                       system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1
    SLICE_X35Y84.B1      net (fanout=2)        0.828   system_i/axi_interconnect_1_M_ARREADY[1]
    SLICE_X35Y84.B       Tilo                  0.124   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1_SW0
    SLICE_X35Y84.A4      net (fanout=1)        0.433   system_i/axi_interconnect_1/N43
    SLICE_X35Y84.A       Tilo                  0.124   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/O_SW0
    SLICE_X31Y85.C1      net (fanout=2)        1.071   system_i/axi_interconnect_1/N18
    SLICE_X31Y85.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1_SW0
    SLICE_X29Y85.B1      net (fanout=2)        0.812   system_i/axi_interconnect_1/N39
    SLICE_X29Y85.B       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1
    SLICE_X29Y85.A1      net (fanout=3)        0.900   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_arready
    SLICE_X29Y85.CLK     Tas                   0.095   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_0_rstpot
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_0
    -------------------------------------------------  ---------------------------
    Total                                      6.248ns (1.467ns logic, 4.781ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  3.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led/led/ip2bus_wrack_i_D1 (FF)
  Destination:          system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      6.275ns (Levels of Logic = 4)
  Clock Path Skew:      0.029ns (0.854 - 0.825)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led/led/ip2bus_wrack_i_D1 to system_i/processing_system7_0/processing_system7_0/PS7_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X36Y85.AMUX      Tshcko                0.649   system_i/led/led/ip2bus_rdack_i_D1
                                                         system_i/led/led/ip2bus_wrack_i_D1
    SLICE_X35Y83.B1        net (fanout=4)        1.279   system_i/led/led/ip2bus_wrack_i_D1
    SLICE_X35Y83.B         Tilo                  0.124   system_i/led/led/bus2ip_reset
                                                         system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X35Y84.B4        net (fanout=3)        0.585   system_i/axi_interconnect_1_M_AWREADY[1]
    SLICE_X35Y84.BMUX      Tilo                  0.358   system_i/axi_interconnect_1_M_RVALID[1]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i_SW0
    SLICE_X30Y86.A5        net (fanout=1)        0.671   system_i/axi_interconnect_1/N14
    SLICE_X30Y86.A         Tilo                  0.124   system_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X27Y88.A3        net (fanout=4)        0.823   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X27Y88.A         Tilo                  0.124   system_i/axi_interconnect_1_S_WREADY
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1
    PS7_X0Y0.MAXIGP0WREADY net (fanout=1)        0.655   system_i/axi_interconnect_1_S_WREADY
    PS7_X0Y0.MAXIGP0ACLK   Tpssdck_MAXIGP0WREADY  0.883   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    ---------------------------------------------------  ---------------------------
    Total                                        6.275ns (2.262ns logic, 4.013ns route)
                                                         (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  3.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1 (FF)
  Destination:          system_i/led/led/gpio_core_1/gpio_OE_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.108ns (Levels of Logic = 5)
  Clock Path Skew:      -0.105ns (0.766 - 0.871)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1 to system_i/led/led/gpio_core_1/gpio_OE_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y89.BQ      Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1
    SLICE_X33Y84.C2      net (fanout=11)       1.718   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
    SLICE_X33Y84.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X34Y83.B1      net (fanout=4)        1.060   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X34Y83.B       Tilo                  0.124   system_i/axi_interconnect_1_M_ARESETN[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y83.A4      net (fanout=6)        0.476   system_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X34Y83.AMUX    Tilo                  0.354   system_i/axi_interconnect_1_M_ARESETN[1]
                                                       system_i/led/led/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot
    SLICE_X42Y86.A2      net (fanout=8)        1.343   system_i/led/led/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot
    SLICE_X42Y86.A       Tilo                  0.124   system_i/led/led/gpio_core_1/gpio_OE[7]
                                                       system_i/led/led/gpio_core_1/gpio_OE_6_dpot
    SLICE_X42Y86.B5      net (fanout=1)        0.286   system_i/led/led/gpio_core_1/gpio_OE_6_dpot
    SLICE_X42Y86.CLK     Tas                   0.043   system_i/led/led/gpio_core_1/gpio_OE[7]
                                                       system_i/led/led/gpio_core_1/gpio_OE_6_dpot1
                                                       system_i/led/led/gpio_core_1/gpio_OE_6
    -------------------------------------------------  ---------------------------
    Total                                      6.108ns (1.225ns logic, 4.883ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  3.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/dip/dip/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.176ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.812 - 0.826)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/dip/dip/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y87.CQ      Tcko                  0.518   system_i/axi_interconnect_1_M_RVALID[0]
                                                       system_i/dip/dip/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i
    SLICE_X30Y86.B2      net (fanout=6)        1.665   system_i/axi_interconnect_1_M_RVALID[0]
    SLICE_X30Y86.BMUX    Tilo                  0.376   system_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_RVALID1
    SLICE_X27Y86.A1      net (fanout=1)        0.952   system_i/axi_interconnect_1/DEBUG_MC_MP_RDATACONTROL[0]
    SLICE_X27Y86.A       Tilo                  0.124   system_i/axi_interconnect_2_M_ARESETN
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/r_complete_mux1_SW1
    SLICE_X27Y86.B5      net (fanout=1)        0.264   system_i/axi_interconnect_1/N55
    SLICE_X27Y86.B       Tilo                  0.124   system_i/axi_interconnect_2_M_ARESETN
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/r_complete_mux1
    SLICE_X31Y85.B1      net (fanout=3)        0.981   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/r_complete_mux
    SLICE_X31Y85.B       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW1
    SLICE_X30Y85.A5      net (fanout=1)        0.464   system_i/axi_interconnect_1/N58
    SLICE_X30Y85.A       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X31Y85.CX      net (fanout=1)        0.399   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X31Y85.CLK     Tdick                 0.061   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      6.176ns (1.451ns logic, 4.725ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  3.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1 (FF)
  Destination:          system_i/led/led/gpio_core_1/gpio_Data_Out_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.074ns (Levels of Logic = 5)
  Clock Path Skew:      -0.106ns (0.765 - 0.871)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1 to system_i/led/led/gpio_core_1/gpio_Data_Out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y89.BQ      Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1
    SLICE_X33Y84.C2      net (fanout=11)       1.718   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
    SLICE_X33Y84.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X34Y83.B1      net (fanout=4)        1.060   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X34Y83.B       Tilo                  0.124   system_i/axi_interconnect_1_M_ARESETN[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y83.A4      net (fanout=6)        0.476   system_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X34Y83.A       Tilo                  0.124   system_i/axi_interconnect_1_M_ARESETN[1]
                                                       system_i/led/led/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot
    SLICE_X44Y86.C1      net (fanout=8)        1.343   system_i/led/led/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot
    SLICE_X44Y86.C       Tilo                  0.124   led_GPIO_IO_O_pin_4_OBUF
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_3_dpot
    SLICE_X44Y86.D4      net (fanout=1)        0.433   system_i/led/led/gpio_core_1/gpio_Data_Out_3_dpot
    SLICE_X44Y86.CLK     Tas                   0.092   led_GPIO_IO_O_pin_4_OBUF
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_3_dpot1
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_3
    -------------------------------------------------  ---------------------------
    Total                                      6.074ns (1.044ns logic, 5.030ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  3.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1 (FF)
  Destination:          system_i/led/led/gpio_core_1/gpio_Data_Out_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.070ns (Levels of Logic = 5)
  Clock Path Skew:      -0.106ns (0.765 - 0.871)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1 to system_i/led/led/gpio_core_1/gpio_Data_Out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y89.BQ      Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1
    SLICE_X33Y84.C2      net (fanout=11)       1.718   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
    SLICE_X33Y84.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X34Y83.B1      net (fanout=4)        1.060   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X34Y83.B       Tilo                  0.124   system_i/axi_interconnect_1_M_ARESETN[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y83.A4      net (fanout=6)        0.476   system_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X34Y83.A       Tilo                  0.124   system_i/axi_interconnect_1_M_ARESETN[1]
                                                       system_i/led/led/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot
    SLICE_X45Y86.C1      net (fanout=8)        1.339   system_i/led/led/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot
    SLICE_X45Y86.C       Tilo                  0.124   led_GPIO_IO_O_pin_1_OBUF
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_6_dpot
    SLICE_X45Y86.D4      net (fanout=1)        0.433   system_i/led/led/gpio_core_1/gpio_Data_Out_6_dpot
    SLICE_X45Y86.CLK     Tas                   0.092   led_GPIO_IO_O_pin_1_OBUF
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_6_dpot1
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_6
    -------------------------------------------------  ---------------------------
    Total                                      6.070ns (1.044ns logic, 5.026ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  3.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led/led/ip2bus_wrack_i_D1 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.081ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.812 - 0.825)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led/led/ip2bus_wrack_i_D1 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y85.AMUX    Tshcko                0.649   system_i/led/led/ip2bus_rdack_i_D1
                                                       system_i/led/led/ip2bus_wrack_i_D1
    SLICE_X35Y83.B1      net (fanout=4)        1.279   system_i/led/led/ip2bus_wrack_i_D1
    SLICE_X35Y83.B       Tilo                  0.124   system_i/led/led/bus2ip_reset
                                                       system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X35Y84.B4      net (fanout=3)        0.585   system_i/axi_interconnect_1_M_AWREADY[1]
    SLICE_X35Y84.BMUX    Tilo                  0.358   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i_SW0
    SLICE_X30Y86.A5      net (fanout=1)        0.671   system_i/axi_interconnect_1/N14
    SLICE_X30Y86.A       Tilo                  0.124   system_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X29Y87.A3      net (fanout=4)        0.661   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X29Y87.A       Tilo                  0.124   system_i/axi_interconnect_1/N47
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X29Y87.B6      net (fanout=3)        0.385   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X29Y87.B       Tilo                  0.124   system_i/axi_interconnect_1/N47
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X30Y85.A2      net (fanout=1)        0.950   system_i/axi_interconnect_1/N59
    SLICE_X30Y85.CLK     Tas                   0.047   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    -------------------------------------------------  ---------------------------
    Total                                      6.081ns (1.550ns logic, 4.531ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  3.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led/led/ip2bus_rdack_i_D1 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.056ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.812 - 0.825)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led/led/ip2bus_rdack_i_D1 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y85.AQ      Tcko                  0.518   system_i/led/led/ip2bus_rdack_i_D1
                                                       system_i/led/led/ip2bus_rdack_i_D1
    SLICE_X35Y83.B2      net (fanout=4)        1.138   system_i/led/led/ip2bus_rdack_i_D1
    SLICE_X35Y83.BMUX    Tilo                  0.360   system_i/led/led/bus2ip_reset
                                                       system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1
    SLICE_X35Y84.B1      net (fanout=2)        0.828   system_i/axi_interconnect_1_M_ARREADY[1]
    SLICE_X35Y84.B       Tilo                  0.124   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1_SW0
    SLICE_X35Y84.A4      net (fanout=1)        0.433   system_i/axi_interconnect_1/N43
    SLICE_X35Y84.A       Tilo                  0.124   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/O_SW0
    SLICE_X31Y85.C1      net (fanout=2)        1.071   system_i/axi_interconnect_1/N18
    SLICE_X31Y85.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1_SW0
    SLICE_X31Y85.B6      net (fanout=2)        0.164   system_i/axi_interconnect_1/N39
    SLICE_X31Y85.B       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW1
    SLICE_X30Y85.A5      net (fanout=1)        0.464   system_i/axi_interconnect_1/N58
    SLICE_X30Y85.A       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X31Y85.CX      net (fanout=1)        0.399   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X31Y85.CLK     Tdick                 0.061   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      6.056ns (1.559ns logic, 4.497ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  3.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1 (FF)
  Destination:          system_i/led/led/gpio_core_1/gpio_Data_Out_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.948ns (Levels of Logic = 5)
  Clock Path Skew:      -0.105ns (0.766 - 0.871)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1 to system_i/led/led/gpio_core_1/gpio_Data_Out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y89.BQ      Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1
    SLICE_X33Y84.C2      net (fanout=11)       1.718   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
    SLICE_X33Y84.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X34Y83.B1      net (fanout=4)        1.060   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X34Y83.B       Tilo                  0.124   system_i/axi_interconnect_1_M_ARESETN[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y83.A4      net (fanout=6)        0.476   system_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X34Y83.A       Tilo                  0.124   system_i/axi_interconnect_1_M_ARESETN[1]
                                                       system_i/led/led/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot
    SLICE_X43Y86.C5      net (fanout=8)        1.217   system_i/led/led/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot
    SLICE_X43Y86.C       Tilo                  0.124   led_GPIO_IO_O_pin_3_OBUF
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_4_dpot
    SLICE_X43Y86.D4      net (fanout=1)        0.433   system_i/led/led/gpio_core_1/gpio_Data_Out_4_dpot
    SLICE_X43Y86.CLK     Tas                   0.092   led_GPIO_IO_O_pin_3_OBUF
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_4_dpot1
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_4
    -------------------------------------------------  ---------------------------
    Total                                      5.948ns (1.044ns logic, 4.904ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  3.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1 (FF)
  Destination:          system_i/led/led/gpio_core_1/gpio_OE_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.940ns (Levels of Logic = 5)
  Clock Path Skew:      -0.105ns (0.766 - 0.871)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1 to system_i/led/led/gpio_core_1/gpio_OE_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y89.BQ      Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1
    SLICE_X33Y84.C2      net (fanout=11)       1.718   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
    SLICE_X33Y84.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X34Y83.B1      net (fanout=4)        1.060   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X34Y83.B       Tilo                  0.124   system_i/axi_interconnect_1_M_ARESETN[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y83.A4      net (fanout=6)        0.476   system_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X34Y83.AMUX    Tilo                  0.354   system_i/axi_interconnect_1_M_ARESETN[1]
                                                       system_i/led/led/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot
    SLICE_X41Y86.C4      net (fanout=8)        0.979   system_i/led/led/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot
    SLICE_X41Y86.C       Tilo                  0.124   system_i/led/led/gpio_core_1/gpio_OE[5]
                                                       system_i/led/led/gpio_core_1/gpio_OE_5_dpot
    SLICE_X41Y86.D4      net (fanout=1)        0.433   system_i/led/led/gpio_core_1/gpio_OE_5_dpot
    SLICE_X41Y86.CLK     Tas                   0.092   system_i/led/led/gpio_core_1/gpio_OE[5]
                                                       system_i/led/led/gpio_core_1/gpio_OE_5_dpot1
                                                       system_i/led/led/gpio_core_1/gpio_OE_5
    -------------------------------------------------  ---------------------------
    Total                                      5.940ns (1.274ns logic, 4.666ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  3.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          system_i/dip/dip/gpio_core_1/gpio_OE_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.938ns (Levels of Logic = 5)
  Clock Path Skew:      -0.102ns (0.770 - 0.872)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to system_i/dip/dip/gpio_core_1/gpio_OE_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y85.CQ      Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X33Y86.B4      net (fanout=8)        1.426   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X33Y86.B       Tilo                  0.124   system_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X34Y87.B5      net (fanout=4)        0.604   system_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X34Y87.BMUX    Tilo                  0.341   system_i/dip/dip/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y87.A1      net (fanout=6)        0.730   system_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X34Y87.A       Tilo                  0.124   system_i/dip/dip/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                                       system_i/dip/dip/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot
    SLICE_X42Y92.C2      net (fanout=8)        1.498   system_i/dip/dip/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot
    SLICE_X42Y92.C       Tilo                  0.124   system_i/dip/dip/gpio_core_1/gpio_OE[7]
                                                       system_i/dip/dip/gpio_core_1/gpio_OE_7_dpot
    SLICE_X42Y92.D4      net (fanout=1)        0.466   system_i/dip/dip/gpio_core_1/gpio_OE_7_dpot
    SLICE_X42Y92.CLK     Tas                   0.045   system_i/dip/dip/gpio_core_1/gpio_OE[7]
                                                       system_i/dip/dip/gpio_core_1/gpio_OE_7_dpot1
                                                       system_i/dip/dip/gpio_core_1/gpio_OE_7
    -------------------------------------------------  ---------------------------
    Total                                      5.938ns (1.214ns logic, 4.724ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  3.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1 (FF)
  Destination:          system_i/led/led/gpio_core_1/gpio_OE_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.916ns (Levels of Logic = 5)
  Clock Path Skew:      -0.105ns (0.766 - 0.871)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1 to system_i/led/led/gpio_core_1/gpio_OE_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y89.BQ      Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1
    SLICE_X33Y84.C2      net (fanout=11)       1.718   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
    SLICE_X33Y84.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X34Y83.B1      net (fanout=4)        1.060   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X34Y83.B       Tilo                  0.124   system_i/axi_interconnect_1_M_ARESETN[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y83.A4      net (fanout=6)        0.476   system_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X34Y83.AMUX    Tilo                  0.354   system_i/axi_interconnect_1_M_ARESETN[1]
                                                       system_i/led/led/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot
    SLICE_X42Y86.C4      net (fanout=8)        0.969   system_i/led/led/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot
    SLICE_X42Y86.C       Tilo                  0.124   system_i/led/led/gpio_core_1/gpio_OE[7]
                                                       system_i/led/led/gpio_core_1/gpio_OE_7_dpot
    SLICE_X42Y86.D4      net (fanout=1)        0.466   system_i/led/led/gpio_core_1/gpio_OE_7_dpot
    SLICE_X42Y86.CLK     Tas                   0.045   system_i/led/led/gpio_core_1/gpio_OE[7]
                                                       system_i/led/led/gpio_core_1/gpio_OE_7_dpot1
                                                       system_i/led/led/gpio_core_1/gpio_OE_7
    -------------------------------------------------  ---------------------------
    Total                                      5.916ns (1.227ns logic, 4.689ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  3.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.998ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.812 - 0.819)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y81.CQ      Tcko                  0.518   system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X35Y83.B4      net (fanout=7)        0.737   system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X35Y83.BMUX    Tilo                  0.358   system_i/led/led/bus2ip_reset
                                                       system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1
    SLICE_X35Y84.B1      net (fanout=2)        0.828   system_i/axi_interconnect_1_M_ARREADY[1]
    SLICE_X35Y84.B       Tilo                  0.124   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1_SW0
    SLICE_X35Y84.A4      net (fanout=1)        0.433   system_i/axi_interconnect_1/N43
    SLICE_X35Y84.A       Tilo                  0.124   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/O_SW0
    SLICE_X31Y85.C1      net (fanout=2)        1.071   system_i/axi_interconnect_1/N18
    SLICE_X31Y85.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1_SW0
    SLICE_X29Y85.B1      net (fanout=2)        0.812   system_i/axi_interconnect_1/N39
    SLICE_X29Y85.B       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1
    SLICE_X29Y85.C3      net (fanout=3)        0.652   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_arready
    SLICE_X29Y85.CLK     Tas                   0.093   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1_rstpot
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    -------------------------------------------------  ---------------------------
    Total                                      5.998ns (1.465ns logic, 4.533ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  3.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1 (FF)
  Destination:          system_i/dip/dip/gpio_core_1/gpio_OE_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.892ns (Levels of Logic = 5)
  Clock Path Skew:      -0.103ns (0.770 - 0.873)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1 to system_i/dip/dip/gpio_core_1/gpio_OE_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y87.AMUX    Tshcko                0.594   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
    SLICE_X33Y86.B2      net (fanout=3)        1.242   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
    SLICE_X33Y86.B       Tilo                  0.124   system_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X34Y87.B5      net (fanout=4)        0.604   system_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X34Y87.BMUX    Tilo                  0.341   system_i/dip/dip/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y87.A1      net (fanout=6)        0.730   system_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X34Y87.A       Tilo                  0.124   system_i/dip/dip/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                                       system_i/dip/dip/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot
    SLICE_X42Y92.C2      net (fanout=8)        1.498   system_i/dip/dip/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot
    SLICE_X42Y92.C       Tilo                  0.124   system_i/dip/dip/gpio_core_1/gpio_OE[7]
                                                       system_i/dip/dip/gpio_core_1/gpio_OE_7_dpot
    SLICE_X42Y92.D4      net (fanout=1)        0.466   system_i/dip/dip/gpio_core_1/gpio_OE_7_dpot
    SLICE_X42Y92.CLK     Tas                   0.045   system_i/dip/dip/gpio_core_1/gpio_OE[7]
                                                       system_i/dip/dip/gpio_core_1/gpio_OE_7_dpot1
                                                       system_i/dip/dip/gpio_core_1/gpio_OE_7
    -------------------------------------------------  ---------------------------
    Total                                      5.892ns (1.352ns logic, 4.540ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  3.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1 (FF)
  Destination:          system_i/led/led/gpio_core_1/gpio_Data_Out_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.884ns (Levels of Logic = 5)
  Clock Path Skew:      -0.105ns (0.766 - 0.871)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1 to system_i/led/led/gpio_core_1/gpio_Data_Out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y89.BQ      Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1
    SLICE_X33Y84.C2      net (fanout=11)       1.718   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
    SLICE_X33Y84.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X34Y83.B1      net (fanout=4)        1.060   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X34Y83.B       Tilo                  0.124   system_i/axi_interconnect_1_M_ARESETN[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y83.A4      net (fanout=6)        0.476   system_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X34Y83.A       Tilo                  0.124   system_i/axi_interconnect_1_M_ARESETN[1]
                                                       system_i/led/led/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot
    SLICE_X43Y85.A2      net (fanout=8)        1.321   system_i/led/led/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot
    SLICE_X43Y85.A       Tilo                  0.124   led_GPIO_IO_O_pin_6_OBUF
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_1_dpot
    SLICE_X43Y85.B5      net (fanout=1)        0.264   system_i/led/led/gpio_core_1/gpio_Data_Out_1_dpot
    SLICE_X43Y85.CLK     Tas                   0.093   led_GPIO_IO_O_pin_6_OBUF
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_1_dpot1
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_1
    -------------------------------------------------  ---------------------------
    Total                                      5.884ns (1.045ns logic, 4.839ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  3.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1 (FF)
  Destination:          system_i/led/led/gpio_core_1/gpio_Data_Out_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.870ns (Levels of Logic = 5)
  Clock Path Skew:      -0.105ns (0.766 - 0.871)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1 to system_i/led/led/gpio_core_1/gpio_Data_Out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y89.BQ      Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1
    SLICE_X33Y84.C2      net (fanout=11)       1.718   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
    SLICE_X33Y84.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X34Y83.B1      net (fanout=4)        1.060   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X34Y83.B       Tilo                  0.124   system_i/axi_interconnect_1_M_ARESETN[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y83.A4      net (fanout=6)        0.476   system_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X34Y83.A       Tilo                  0.124   system_i/axi_interconnect_1_M_ARESETN[1]
                                                       system_i/led/led/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot
    SLICE_X43Y86.A3      net (fanout=8)        1.307   system_i/led/led/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot
    SLICE_X43Y86.A       Tilo                  0.124   led_GPIO_IO_O_pin_3_OBUF
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_7_dpot
    SLICE_X43Y86.B5      net (fanout=1)        0.264   system_i/led/led/gpio_core_1/gpio_Data_Out_7_dpot
    SLICE_X43Y86.CLK     Tas                   0.093   led_GPIO_IO_O_pin_3_OBUF
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_7_dpot1
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_7
    -------------------------------------------------  ---------------------------
    Total                                      5.870ns (1.045ns logic, 4.825ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  4.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.945ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.812 - 0.819)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y81.CQ      Tcko                  0.518   system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X35Y83.B4      net (fanout=7)        0.737   system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X35Y83.B       Tilo                  0.124   system_i/led/led/bus2ip_reset
                                                       system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X35Y84.B4      net (fanout=3)        0.585   system_i/axi_interconnect_1_M_AWREADY[1]
    SLICE_X35Y84.BMUX    Tilo                  0.358   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i_SW0
    SLICE_X30Y86.A5      net (fanout=1)        0.671   system_i/axi_interconnect_1/N14
    SLICE_X30Y86.A       Tilo                  0.124   system_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X29Y87.A3      net (fanout=4)        0.661   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X29Y87.A       Tilo                  0.124   system_i/axi_interconnect_1/N47
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X29Y87.B6      net (fanout=3)        0.385   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X29Y87.B       Tilo                  0.124   system_i/axi_interconnect_1/N47
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X30Y85.A2      net (fanout=1)        0.950   system_i/axi_interconnect_1/N59
    SLICE_X30Y85.A       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X31Y85.CX      net (fanout=1)        0.399   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X31Y85.CLK     Tdick                 0.061   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      5.945ns (1.557ns logic, 4.388ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  4.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.931ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.812 - 0.819)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y81.CQ      Tcko                  0.518   system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X35Y83.B4      net (fanout=7)        0.737   system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X35Y83.BMUX    Tilo                  0.358   system_i/led/led/bus2ip_reset
                                                       system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1
    SLICE_X35Y84.B1      net (fanout=2)        0.828   system_i/axi_interconnect_1_M_ARREADY[1]
    SLICE_X35Y84.B       Tilo                  0.124   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1_SW0
    SLICE_X35Y84.A4      net (fanout=1)        0.433   system_i/axi_interconnect_1/N43
    SLICE_X35Y84.A       Tilo                  0.124   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/O_SW0
    SLICE_X31Y85.C1      net (fanout=2)        1.071   system_i/axi_interconnect_1/N18
    SLICE_X31Y85.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1_SW0
    SLICE_X29Y85.B1      net (fanout=2)        0.812   system_i/axi_interconnect_1/N39
    SLICE_X29Y85.B       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1
    SLICE_X29Y86.B4      net (fanout=3)        0.585   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_arready
    SLICE_X29Y86.CLK     Tas                   0.093   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    -------------------------------------------------  ---------------------------
    Total                                      5.931ns (1.465ns logic, 4.466ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  4.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/dip/dip/ip2bus_wrack_i_D1 (FF)
  Destination:          system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      5.960ns (Levels of Logic = 4)
  Clock Path Skew:      0.027ns (0.854 - 0.827)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/dip/dip/ip2bus_wrack_i_D1 to system_i/processing_system7_0/processing_system7_0/PS7_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X37Y88.CMUX      Tshcko                0.592   system_i/dip/dip/ip2bus_rdack_i_D1
                                                         system_i/dip/dip/ip2bus_wrack_i_D1
    SLICE_X35Y86.D3        net (fanout=4)        0.975   system_i/dip/dip/ip2bus_wrack_i_D1
    SLICE_X35Y86.D         Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                         system_i/dip/dip/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X30Y86.B1        net (fanout=3)        1.084   system_i/axi_interconnect_1_M_AWREADY[0]
    SLICE_X30Y86.B         Tilo                  0.124   system_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1
    SLICE_X30Y86.A4        net (fanout=1)        0.452   system_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
    SLICE_X30Y86.A         Tilo                  0.124   system_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X27Y88.A3        net (fanout=4)        0.823   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X27Y88.A         Tilo                  0.124   system_i/axi_interconnect_1_S_WREADY
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1
    PS7_X0Y0.MAXIGP0WREADY net (fanout=1)        0.655   system_i/axi_interconnect_1_S_WREADY
    PS7_X0Y0.MAXIGP0ACLK   Tpssdck_MAXIGP0WREADY  0.883   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    ---------------------------------------------------  ---------------------------
    Total                                        5.960ns (1.971ns logic, 3.989ns route)
                                                         (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  4.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          system_i/dip/dip/gpio_core_1/gpio_OE_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.825ns (Levels of Logic = 5)
  Clock Path Skew:      -0.101ns (0.771 - 0.872)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to system_i/dip/dip/gpio_core_1/gpio_OE_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y85.CQ      Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X33Y86.B4      net (fanout=8)        1.426   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X33Y86.B       Tilo                  0.124   system_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X34Y87.B5      net (fanout=4)        0.604   system_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X34Y87.BMUX    Tilo                  0.341   system_i/dip/dip/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y87.A1      net (fanout=6)        0.730   system_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X34Y87.A       Tilo                  0.124   system_i/dip/dip/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                                       system_i/dip/dip/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot
    SLICE_X40Y93.C1      net (fanout=8)        1.371   system_i/dip/dip/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot
    SLICE_X40Y93.C       Tilo                  0.124   system_i/dip/dip/gpio_core_1/gpio_OE[3]
                                                       system_i/dip/dip/gpio_core_1/gpio_OE_3_dpot
    SLICE_X40Y93.D4      net (fanout=1)        0.433   system_i/dip/dip/gpio_core_1/gpio_OE_3_dpot
    SLICE_X40Y93.CLK     Tas                   0.092   system_i/dip/dip/gpio_core_1/gpio_OE[3]
                                                       system_i/dip/dip/gpio_core_1/gpio_OE_3_dpot1
                                                       system_i/dip/dip/gpio_core_1/gpio_OE_3
    -------------------------------------------------  ---------------------------
    Total                                      5.825ns (1.261ns logic, 4.564ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  4.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          system_i/led/led/gpio_core_1/gpio_OE_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.804ns (Levels of Logic = 5)
  Clock Path Skew:      -0.103ns (0.766 - 0.869)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to system_i/led/led/gpio_core_1/gpio_OE_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y87.AQ      Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X33Y84.C6      net (fanout=36)       1.287   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X33Y84.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X34Y83.B1      net (fanout=4)        1.060   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X34Y83.B       Tilo                  0.124   system_i/axi_interconnect_1_M_ARESETN[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y83.A4      net (fanout=6)        0.476   system_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X34Y83.AMUX    Tilo                  0.354   system_i/axi_interconnect_1_M_ARESETN[1]
                                                       system_i/led/led/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot
    SLICE_X40Y86.C2      net (fanout=8)        1.212   system_i/led/led/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot
    SLICE_X40Y86.C       Tilo                  0.124   system_i/led/led/gpio_core_1/gpio_OE[3]
                                                       system_i/led/led/gpio_core_1/gpio_OE_3_dpot
    SLICE_X40Y86.D4      net (fanout=1)        0.433   system_i/led/led/gpio_core_1/gpio_OE_3_dpot
    SLICE_X40Y86.CLK     Tas                   0.092   system_i/led/led/gpio_core_1/gpio_OE[3]
                                                       system_i/led/led/gpio_core_1/gpio_OE_3_dpot1
                                                       system_i/led/led/gpio_core_1/gpio_OE_3
    -------------------------------------------------  ---------------------------
    Total                                      5.804ns (1.336ns logic, 4.468ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  4.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          system_i/led/led/gpio_core_1/gpio_OE_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.786ns (Levels of Logic = 5)
  Clock Path Skew:      -0.106ns (0.766 - 0.872)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to system_i/led/led/gpio_core_1/gpio_OE_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y85.CQ      Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X33Y84.C1      net (fanout=38)       1.331   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X33Y84.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X34Y83.B1      net (fanout=4)        1.060   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X34Y83.B       Tilo                  0.124   system_i/axi_interconnect_1_M_ARESETN[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y83.A4      net (fanout=6)        0.476   system_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X34Y83.AMUX    Tilo                  0.354   system_i/axi_interconnect_1_M_ARESETN[1]
                                                       system_i/led/led/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot
    SLICE_X40Y86.C2      net (fanout=8)        1.212   system_i/led/led/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot
    SLICE_X40Y86.C       Tilo                  0.124   system_i/led/led/gpio_core_1/gpio_OE[3]
                                                       system_i/led/led/gpio_core_1/gpio_OE_3_dpot
    SLICE_X40Y86.D4      net (fanout=1)        0.433   system_i/led/led/gpio_core_1/gpio_OE_3_dpot
    SLICE_X40Y86.CLK     Tas                   0.092   system_i/led/led/gpio_core_1/gpio_OE[3]
                                                       system_i/led/led/gpio_core_1/gpio_OE_3_dpot1
                                                       system_i/led/led/gpio_core_1/gpio_OE_3
    -------------------------------------------------  ---------------------------
    Total                                      5.786ns (1.274ns logic, 4.512ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  4.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          system_i/dip/dip/gpio_core_1/gpio_OE_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.781ns (Levels of Logic = 5)
  Clock Path Skew:      -0.102ns (0.770 - 0.872)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to system_i/dip/dip/gpio_core_1/gpio_OE_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y85.CQ      Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X33Y86.B4      net (fanout=8)        1.426   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X33Y86.B       Tilo                  0.124   system_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X34Y87.B5      net (fanout=4)        0.604   system_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X34Y87.BMUX    Tilo                  0.341   system_i/dip/dip/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y87.A1      net (fanout=6)        0.730   system_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X34Y87.A       Tilo                  0.124   system_i/dip/dip/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                                       system_i/dip/dip/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot
    SLICE_X42Y92.A1      net (fanout=8)        1.523   system_i/dip/dip/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot
    SLICE_X42Y92.A       Tilo                  0.124   system_i/dip/dip/gpio_core_1/gpio_OE[7]
                                                       system_i/dip/dip/gpio_core_1/gpio_OE_6_dpot
    SLICE_X42Y92.B5      net (fanout=1)        0.286   system_i/dip/dip/gpio_core_1/gpio_OE_6_dpot
    SLICE_X42Y92.CLK     Tas                   0.043   system_i/dip/dip/gpio_core_1/gpio_OE[7]
                                                       system_i/dip/dip/gpio_core_1/gpio_OE_6_dpot1
                                                       system_i/dip/dip/gpio_core_1/gpio_OE_6
    -------------------------------------------------  ---------------------------
    Total                                      5.781ns (1.212ns logic, 4.569ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  4.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1 (FF)
  Destination:          system_i/dip/dip/gpio_core_1/gpio_OE_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.779ns (Levels of Logic = 5)
  Clock Path Skew:      -0.102ns (0.771 - 0.873)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1 to system_i/dip/dip/gpio_core_1/gpio_OE_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y87.AMUX    Tshcko                0.594   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
    SLICE_X33Y86.B2      net (fanout=3)        1.242   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
    SLICE_X33Y86.B       Tilo                  0.124   system_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X34Y87.B5      net (fanout=4)        0.604   system_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X34Y87.BMUX    Tilo                  0.341   system_i/dip/dip/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y87.A1      net (fanout=6)        0.730   system_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X34Y87.A       Tilo                  0.124   system_i/dip/dip/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                                       system_i/dip/dip/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot
    SLICE_X40Y93.C1      net (fanout=8)        1.371   system_i/dip/dip/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot
    SLICE_X40Y93.C       Tilo                  0.124   system_i/dip/dip/gpio_core_1/gpio_OE[3]
                                                       system_i/dip/dip/gpio_core_1/gpio_OE_3_dpot
    SLICE_X40Y93.D4      net (fanout=1)        0.433   system_i/dip/dip/gpio_core_1/gpio_OE_3_dpot
    SLICE_X40Y93.CLK     Tas                   0.092   system_i/dip/dip/gpio_core_1/gpio_OE[3]
                                                       system_i/dip/dip/gpio_core_1/gpio_OE_3_dpot1
                                                       system_i/dip/dip/gpio_core_1/gpio_OE_3
    -------------------------------------------------  ---------------------------
    Total                                      5.779ns (1.399ns logic, 4.380ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/led/led/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: system_i/led/led/gpio_core_1/Mshreg_gpio_Data_In_0/CLK
  Location pin: SLICE_X38Y85.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/led/led/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: system_i/led/led/gpio_core_1/Mshreg_gpio_Data_In_0/CLK
  Location pin: SLICE_X38Y85.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/led/led/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: system_i/led/led/gpio_core_1/Mshreg_gpio_Data_In_1/CLK
  Location pin: SLICE_X38Y85.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/led/led/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: system_i/led/led/gpio_core_1/Mshreg_gpio_Data_In_1/CLK
  Location pin: SLICE_X38Y85.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/led/led/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: system_i/led/led/gpio_core_1/Mshreg_gpio_Data_In_2/CLK
  Location pin: SLICE_X38Y85.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/led/led/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: system_i/led/led/gpio_core_1/Mshreg_gpio_Data_In_2/CLK
  Location pin: SLICE_X38Y85.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/led/led/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: system_i/led/led/gpio_core_1/Mshreg_gpio_Data_In_3/CLK
  Location pin: SLICE_X38Y85.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/led/led/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: system_i/led/led/gpio_core_1/Mshreg_gpio_Data_In_3/CLK
  Location pin: SLICE_X38Y85.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/led/led/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: system_i/led/led/gpio_core_1/Mshreg_gpio_Data_In_4/CLK
  Location pin: SLICE_X42Y85.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/led/led/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: system_i/led/led/gpio_core_1/Mshreg_gpio_Data_In_4/CLK
  Location pin: SLICE_X42Y85.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/led/led/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: system_i/led/led/gpio_core_1/Mshreg_gpio_Data_In_5/CLK
  Location pin: SLICE_X42Y85.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/led/led/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: system_i/led/led/gpio_core_1/Mshreg_gpio_Data_In_5/CLK
  Location pin: SLICE_X42Y85.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/led/led/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: system_i/led/led/gpio_core_1/Mshreg_gpio_Data_In_6/CLK
  Location pin: SLICE_X42Y85.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/led/led/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: system_i/led/led/gpio_core_1/Mshreg_gpio_Data_In_6/CLK
  Location pin: SLICE_X42Y85.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/led/led/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: system_i/led/led/gpio_core_1/Mshreg_gpio_Data_In_7/CLK
  Location pin: SLICE_X42Y85.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/led/led/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: system_i/led/led/gpio_core_1/Mshreg_gpio_Data_In_7/CLK
  Location pin: SLICE_X42Y85.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/dip/dip/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: system_i/dip/dip/gpio_core_1/Mshreg_gpio_Data_In_0/CLK
  Location pin: SLICE_X86Y92.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/dip/dip/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: system_i/dip/dip/gpio_core_1/Mshreg_gpio_Data_In_0/CLK
  Location pin: SLICE_X86Y92.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/dip/dip/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: system_i/dip/dip/gpio_core_1/Mshreg_gpio_Data_In_1/CLK
  Location pin: SLICE_X86Y92.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/dip/dip/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: system_i/dip/dip/gpio_core_1/Mshreg_gpio_Data_In_1/CLK
  Location pin: SLICE_X86Y92.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/dip/dip/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: system_i/dip/dip/gpio_core_1/Mshreg_gpio_Data_In_2/CLK
  Location pin: SLICE_X86Y92.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/dip/dip/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: system_i/dip/dip/gpio_core_1/Mshreg_gpio_Data_In_2/CLK
  Location pin: SLICE_X86Y92.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/dip/dip/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: system_i/dip/dip/gpio_core_1/Mshreg_gpio_Data_In_3/CLK
  Location pin: SLICE_X86Y92.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/dip/dip/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: system_i/dip/dip/gpio_core_1/Mshreg_gpio_Data_In_3/CLK
  Location pin: SLICE_X86Y92.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/dip/dip/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: system_i/dip/dip/gpio_core_1/Mshreg_gpio_Data_In_4/CLK
  Location pin: SLICE_X86Y97.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/dip/dip/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: system_i/dip/dip/gpio_core_1/Mshreg_gpio_Data_In_4/CLK
  Location pin: SLICE_X86Y97.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/dip/dip/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: system_i/dip/dip/gpio_core_1/Mshreg_gpio_Data_In_5/CLK
  Location pin: SLICE_X86Y97.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/dip/dip/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: system_i/dip/dip/gpio_core_1/Mshreg_gpio_Data_In_5/CLK
  Location pin: SLICE_X86Y97.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/dip/dip/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: system_i/dip/dip/gpio_core_1/Mshreg_gpio_Data_In_6/CLK
  Location pin: SLICE_X86Y97.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/dip/dip/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: system_i/dip/dip/gpio_core_1/Mshreg_gpio_Data_In_6/CLK
  Location pin: SLICE_X86Y97.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_1_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.092ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.057ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y84.AQ      Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X31Y84.BX      net (fanout=1)        0.520   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X31Y84.CLK     Tdick                 0.081   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.057ns (0.537ns logic, 0.520ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Delay:                  1.071ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.036ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y84.BQ      Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X31Y84.CX      net (fanout=1)        0.519   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X31Y84.CLK     Tdick                 0.061   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.036ns (0.517ns logic, 0.519ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_2_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.081ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.046ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y83.AQ      Tcko                  0.518   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X26Y83.BX      net (fanout=1)        0.483   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X26Y83.CLK     Tdick                 0.045   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.046ns (0.563ns logic, 0.483ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Delay:                  1.062ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.027ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y83.BQ      Tcko                  0.518   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X26Y83.CX      net (fanout=1)        0.481   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X26Y83.CLK     Tdick                 0.028   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.027ns (0.546ns logic, 0.481ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 24329 paths, 0 nets, and 5713 connections

Design statistics:
   Minimum period:   6.699ns{1}   (Maximum frequency: 149.276MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 21 20:22:09 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 416 MB



