// Seed: 2936890494
module module_0 #(
    parameter id_4 = 32'd4
) (
    output logic id_1,
    output id_2,
    output id_3,
    input _id_4
);
  assign id_2[id_4] = 1;
  logic id_5;
  logic id_6 = 1;
  logic id_7;
  logic id_8;
  assign id_8 = id_7;
  assign id_8[id_4[1]] = 1 ? {id_5, id_5} : id_3;
  logic id_9;
  reg   id_10 = 1;
  always @(1'b0) id_10 <= 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  output id_1;
  logic id_4 = 1'b0 == id_2;
  logic id_5;
endmodule
