<p><time datetime="2021-12-14" class="date-past">14 Dec 2021</time> </p><p>First meeting </p><p>attendees: Troy, Shiva, David</p><h3 id="Ncore3PhysicalDesignflow2.0-Newsynthesisflowwants:">New synthesis flow wants:</h3><ul><li><span>One flow for all nodes and modes</span></li><ul><li><span>ZWL, 5nm, 7nm etc </span></li></ul><li><span>Maetsro 5nm support (multi-technology suppport )</span></li><li><span>Modules for tool setup</span></li><li><span>Makefile (more robust than current makefile)</span></li></ul><h3 id="Ncore3PhysicalDesignflow2.0-ThoughtsonPowerestimation(Troy):"><span>Thoughts on Power estimation (Troy):</span></h3><ul><li><span>How much $ is Ansys Power Artist?</span><ul><li><span>Do we really want to quote rtl level power estimation to customers?</span></li></ul></li><li><span>Can we get vector power numbers from Power Compiler?</span></li><li><span>We can do in house tool but again will customers trust the numbers?</span></li><li><span>We can get slimmed down version of Redhawk from Synopsys but I believe it has to run under ICC2(need to check this)</span><span> </span></li></ul><h3 id="Ncore3PhysicalDesignflow2.0-LogicalEquivalence:"><span>Logical Equivalence:</span></h3><ul><li><span>we have 10 licenses of synopsys formality</span></li><li><span>We need to put together a rtl2rtl flow</span></li></ul><p><br/></p>