$date
	Tue Jan 20 17:15:59 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! recognition_t $end
$var reg 16 " in_t [15:0] $end
$var reg 16 # weight_t [15:0] $end
$scope module dut $end
$var wire 16 $ in [15:0] $end
$var wire 16 % inaw [15:0] $end
$var wire 16 & inco [15:0] $end
$var wire 16 ' weight [15:0] $end
$var reg 1 ! recognition $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1110010001000100 '
b1111111111111111 &
b1110010001000100 %
b1110010001000100 $
b1110010001000100 #
b1110010001000100 "
1!
$end
#10
1!
b1111111111111111 &
b100010001000100 %
b100010001000100 "
b100010001000100 $
#20
0!
b1110011111111111 &
b1110010001000100 %
b1111110001000100 "
b1111110001000100 $
#30
b1110010001000100 &
b1111111111111111 "
b1111111111111111 $
#40
1!
b1111111111111111 &
b1111110001000100 %
b1111111111111111 #
b1111111111111111 '
b1111110001000100 "
b1111110001000100 $
#50
b1111111111111111 %
b1111111111111111 "
b1111111111111111 $
#60
