Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Wang, Z., Jimenez, D.A., Zhang, T., Loh, G.H., Xie, Y.","Building a Low Latency, Highly Associative DRAM Cache with the Buffered Way Predictor",2016,"Proceedings - Symposium on Computer Architecture and High Performance Computing",,, 7789330,"109","117",,,10.1109/SBAC-PAD.2016.22,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85010310575&doi=10.1109%2fSBAC-PAD.2016.22&partnerID=40&md5=0a78148f961cefc7576f4fa875f1502b",Conference Paper,Scopus,2-s2.0-85010310575
"Zhan, J., Kayiran, O., Loh, G.H., Das, C.R., Xie, Y.","OSCAR: Orchestrating STT-RAM cache traffic for heterogeneous CPU-GPU architectures",2016,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","2016-December",, 7783731,"","",,,10.1109/MICRO.2016.7783731,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85009431378&doi=10.1109%2fMICRO.2016.7783731&partnerID=40&md5=49901df01a5aaab979c3ee21cbee1aa7",Conference Paper,Scopus,2-s2.0-85009431378
"Zhan, J., Akgun, I., Zhao, J., Davis, A., Faraboschi, P., Wang, Y., Xie, Y.","A unified memory network architecture for in-memory computing in commodity servers",2016,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","2016-December",, 7783732,"","",,3,10.1109/MICRO.2016.7783732,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85006799308&doi=10.1109%2fMICRO.2016.7783732&partnerID=40&md5=cfb6a5b05e27ebc1027f0d63e9dfa22c",Conference Paper,Scopus,2-s2.0-85006799308
"Ji, Y., Zhang, Y., Li, S., Chi, P., Jiang, C., Qu, P., Xie, Y., Chen, W.","NEUTRAMS: Neural network transformation and co-design under neuromorphic hardware constraints",2016,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","2016-December",, 7783724,"","",,1,10.1109/MICRO.2016.7783724,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85009431558&doi=10.1109%2fMICRO.2016.7783724&partnerID=40&md5=958d22220c3c0b320569bcc37b949fe4",Conference Paper,Scopus,2-s2.0-85009431558
"Akgun, I., Zhan, J., Wang, Y., Xie, Y.","Scalable memory fabric for silicon interposer-based multi-core systems",2016,"Proceedings of the 34th IEEE International Conference on Computer Design, ICCD 2016",,, 7753258,"33","40",,2,10.1109/ICCD.2016.7753258,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85006789257&doi=10.1109%2fICCD.2016.7753258&partnerID=40&md5=6b87d92f12accb1e50f8e4d5e376270c",Conference Paper,Scopus,2-s2.0-85006789257
"Li, S., Liu, L., Gu, P., Xu, C., Xie, Y.","NVSim-CAM: A circuit-level simulator for emerging nonvolatile memory based content-addressable memory",2016,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","07-10-November-2016",, 2967059,"","",,1,10.1145/2966986.2967059,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85001115540&doi=10.1145%2f2966986.2967059&partnerID=40&md5=eb0c2bfc310722f241d3a9d3ea38a50e",Conference Paper,Scopus,2-s2.0-85001115540
"Stow, D., Akgun, I., Barnes, R., Gu, P., Xie, Y.","Cost analysis and cost-driven IP reuse methodology for SoC design based on 2.5D/3D integration",2016,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","07-10-November-2016",, 2980095,"","",,1,10.1145/2966986.2980095,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85001121758&doi=10.1145%2f2966986.2980095&partnerID=40&md5=bbf01fc12bc5891df5f374f8980868fc",Conference Paper,Scopus,2-s2.0-85001121758
"Zhang, Y., Ji, Y., Chen, W., Xie, Y.","Neural network transformation under hardware constraints",2016,"Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES 2016",,, 2981122,"","",,,10.1145/2968455.2981122,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84995582877&doi=10.1145%2f2968455.2981122&partnerID=40&md5=ae60fba8642335cb3b16968727efe59f",Conference Paper,Scopus,2-s2.0-84995582877
"Stow, D., Akgun, I., Barnes, R., Gu, P., Xie, Y.","Cost and thermal analysis of high-performance 2.5D and 3D integrated circuit design space",2016,"Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI","2016-September",, 7560272,"637","642",,2,10.1109/ISVLSI.2016.133,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84988926128&doi=10.1109%2fISVLSI.2016.133&partnerID=40&md5=64256b83e8da3868473eb3c993d233a3",Conference Paper,Scopus,2-s2.0-84988926128
"Wu, N., Liu, Z., Qiao, F., Wei, Q., Guo, X., Xie, Y., Yang, H.","A real-time and energy-efficient implementation of difference-of-Gaussian with flexible thin-film transistors",2016,"Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI","2016-September",, 7560240,"455","460",,,10.1109/ISVLSI.2016.87,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84988965985&doi=10.1109%2fISVLSI.2016.87&partnerID=40&md5=2d615f59dd7ca513815d9118781c0372",Conference Paper,Scopus,2-s2.0-84988965985
"Chi, P., Lee, W.-C., Xie, Y.","Adapting B+-Tree for Emerging Nonvolatile Memory-Based Main Memory",2016,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","35","9", 7368150,"1461","1474",,,10.1109/TCAD.2015.2512899,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84983772240&doi=10.1109%2fTCAD.2015.2512899&partnerID=40&md5=6a257f9542e6d1db9a18f2c43c5c3615",Article,Scopus,2-s2.0-84983772240
"Zhang, L., Neely, B., Franklin, D., Strukov, D., Xie, Y., Chong, F.T.","Mellow Writes: Extending Lifetime in Resistive Memories through Selective Slow Write Backs",2016,"Proceedings - 2016 43rd International Symposium on Computer Architecture, ISCA 2016",,, 7551419,"519","531",,4,10.1109/ISCA.2016.52,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84988359605&doi=10.1109%2fISCA.2016.52&partnerID=40&md5=76ad0d4715999c3f55d31c71fb53b985",Conference Paper,Scopus,2-s2.0-84988359605
"Cheng, H.-Y., Zhao, J., Sampson, J., Irwin, M.J., Jaleel, A., Lu, Y., Xie, Y.","LAP: Loop-Block Aware Inclusion Properties for Energy-Efficient Asymmetric Last Level Caches",2016,"Proceedings - 2016 43rd International Symposium on Computer Architecture, ISCA 2016",,, 7551386,"103","114",,2,10.1109/ISCA.2016.19,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84988420030&doi=10.1109%2fISCA.2016.19&partnerID=40&md5=c110f7fe464c05dcf378da6e945870b6",Conference Paper,Scopus,2-s2.0-84988420030
"Chi, P., Li, S., Xu, C., Zhang, T., Zhao, J., Liu, Y., Wang, Y., Xie, Y.","PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory",2016,"Proceedings - 2016 43rd International Symposium on Computer Architecture, ISCA 2016",,, 7551380,"27","39",,24,10.1109/ISCA.2016.13,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84988345727&doi=10.1109%2fISCA.2016.13&partnerID=40&md5=73f6276da04ac58d7d136560bbe6f745",Conference Paper,Scopus,2-s2.0-84988345727
"Liu, S., Du, Z., Tao, J., Han, D., Luo, T., Xie, Y., Chen, Y., Chen, T.","Cambricon: An Instruction Set Architecture for Neural Networks",2016,"Proceedings - 2016 43rd International Symposium on Computer Architecture, ISCA 2016",,, 7551409,"393","405",,8,10.1109/ISCA.2016.42,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84988335986&doi=10.1109%2fISCA.2016.42&partnerID=40&md5=8f42e02d4805968b78b4c8330a0b7531",Conference Paper,Scopus,2-s2.0-84988335986
"Poremba, M., Zhang, T., Xie, Y.","Fine-granularity tile-level parallelism in non-volatile memory architecture with two-dimensional bank subdivision",2016,"Proceedings - Design Automation Conference","05-09-June-2016",, a168,"","",,,10.1145/2897937.2898024,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84977125941&doi=10.1145%2f2897937.2898024&partnerID=40&md5=c875649237921c6932c298542a896596",Conference Paper,Scopus,2-s2.0-84977125941
"Eken, E., Song, L., Bayram, I., Xu, C., Wen, W., Xie, Y., Chen, Y.","NVSim-VXs: An improved NVSim for variation aware STT-RAM simulation",2016,"Proceedings - Design Automation Conference","05-09-June-2016",, a70,"","",,2,10.1145/2897937.2898053,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84977138460&doi=10.1145%2f2897937.2898053&partnerID=40&md5=8fa7ea9c6e5f9506b30c0b47034e42f2",Conference Paper,Scopus,2-s2.0-84977138460
"Li, S., Xu, C., Zou, Q., Zhao, J., Lu, Y., Xie, Y.","Pinatubo: A processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories",2016,"Proceedings - Design Automation Conference","05-09-June-2016",, a173,"","",,6,10.1145/2897937.2898064,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84977138058&doi=10.1145%2f2897937.2898064&partnerID=40&md5=5efe7adc0a0692ed6dd7d4f363e8c510",Conference Paper,Scopus,2-s2.0-84977138058
"Gu, P., Li, S., Stow, D., Barnes, R., Liu, L., Xie, Y., Kursun, E.","Leveraging 3D technologies for hardware security: Opportunities and challenges",2016,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI","18-20-May-2016",,,"347","352",,6,10.1145/2902961.2903512,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84974707472&doi=10.1145%2f2902961.2903512&partnerID=40&md5=17afb6c6629c2f8c11bfdd38c54f6f81",Conference Paper,Scopus,2-s2.0-84974707472
"Ma, K., Li, X., Swaminathan, K., Zheng, Y., Li, S., Liu, Y., Xie, Y., Sampson, J., Narayanan, V.","Nonvolatile Processor Architectures: Efficient, Reliable Progress with Unstable Power",2016,"IEEE Micro","36","3", 7478428,"72","83",,8,10.1109/MM.2016.35,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84976336478&doi=10.1109%2fMM.2016.35&partnerID=40&md5=37bf61a1b951c1714167a3ffd385a00b",Article,Scopus,2-s2.0-84976336478
"Chi, P., Li, S., Cheng, Y., Lu, Y., Kang, S.H., Xie, Y.","Architecture design with STT-RAM: Opportunities and challenges",2016,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","25-28-January-2016",, 7427997,"109","114",,1,10.1109/ASPDAC.2016.7427997,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84996671473&doi=10.1109%2fASPDAC.2016.7427997&partnerID=40&md5=e8d830b583961893cbf2d282b4acbc79",Conference Paper,Scopus,2-s2.0-84996671473
"Ma, K., Li, X., Liu, Y., Sampson, J., Xie, Y., Narayanan, V.","Dynamic machine learning based matching of nonvolatile processor microarchitecture to harvested energy profile",2016,"2015 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2015",,, 7372634,"670","675",,7,10.1109/ICCAD.2015.7372634,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964506908&doi=10.1109%2fICCAD.2015.7372634&partnerID=40&md5=66061eb2ea2fbc62a7e7571bc95d15d2",Conference Paper,Scopus,2-s2.0-84964506908
"Zhao, J., Xu, C., Zhang, T., Xie, Y.","BACH: A Bandwidth-Aware Hybrid Cache Hierarchy Design with Nonvolatile Memories",2016,"Journal of Computer Science and Technology","31","1",,"20","35",,,10.1007/s11390-016-1609-7,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84953391106&doi=10.1007%2fs11390-016-1609-7&partnerID=40&md5=c3c0070f71dcbbd3f5594a8524d0d158",Article,Scopus,2-s2.0-84953391106
"Chen, G., Xu, Y., Hu, X., Guo, X., Ma, J., Hu, Y., Xie, Y.","TSocket: Thermal sustainable power budgeting",2016,"ACM Transactions on Design Automation of Electronic Systems","21","2", 2837023,"","",,1,10.1145/2837023,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84957105168&doi=10.1145%2f2837023&partnerID=40&md5=34cb1bdc51380481f29d37b80ad6903f",Article,Scopus,2-s2.0-84957105168
"Xu, C., Zheng, Y., Niu, D., Zhu, X., Kang, S.H., Xie, Y.","Impact of Write Pulse and Process Variation on 22 nm FinFET-Based STT-RAM Design: A Device-Architecture Co-Optimization Approach",2015,"IEEE Transactions on Multi-Scale Computing Systems","1","4", 7360210,"195","206",,2,10.1109/TMSCS.2015.2509960,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84975263569&doi=10.1109%2fTMSCS.2015.2509960&partnerID=40&md5=4150cc01b1645011aaadece49bfcf317",Article,Scopus,2-s2.0-84975263569
"Liu, Y., Li, H., Li, X., Xue, J.C., Xie, Y., Yang, H.","Self-powered wearable sensor node: Challenges and opportunities",2015,"2015 International Conference on Compilers, Architecture and Synthesis for Embedded Systems, CASES 2015",,, 7324561,"189","",,,10.1109/CASES.2015.7324561,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962315274&doi=10.1109%2fCASES.2015.7324561&partnerID=40&md5=c4c843f946cdbfa723e91192938927e8",Conference Paper,Scopus,2-s2.0-84962315274
"Cheng, H.-Y., Irwin, M.J., Xie, Y.","Adaptive burst-writes (ABW): Memory requests scheduling to reduce write-induced interference",2015,"ACM Transactions on Design Automation of Electronic Systems","21","1", 7,"","",,,10.1145/2753757,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84952019127&doi=10.1145%2f2753757&partnerID=40&md5=d7225f60032912df3bdd968ca25de5d4",Article,Scopus,2-s2.0-84952019127
"Ma, K., Chandramoorthy, N., Li, X., Gupta, S.K., Sampson, J., Xie, Y., Narayanan, V.","Using multiple-input NEMS for parallel A/D conversion and image processing",2015,"Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI","07-10-July-2015",, 7309590,"339","344",,,10.1109/ISVLSI.2015.114,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84957012585&doi=10.1109%2fISVLSI.2015.114&partnerID=40&md5=b43f92d76448a7aa257923e3ded519ff",Conference Paper,Scopus,2-s2.0-84957012585
"Li, S., Chi, P., Zhao, J., Cheng, K.-T., Xie, Y.","Leveraging nonvolatility for architecture design with emerging NVM",2015,"2015 IEEE Non-Volatile Memory Systems and Applications Symposium, NVMSA 2015",,, 7304356,"","",,5,10.1109/NVMSA.2015.7304356,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962128831&doi=10.1109%2fNVMSA.2015.7304356&partnerID=40&md5=3b54eccb7c7c3e82e38ad2eb3627155d",Conference Paper,Scopus,2-s2.0-84962128831
"Jishen, Z., Li, S., Jichuan, C., John, L.B., Laura, L.R., Lim, K., Xie, Y., Paolo, F.","Buri: Scaling big-memory computing with hardware-based memory expansion",2015,"ACM Transactions on Architecture and Code Optimization","12","3", 31,"","",,,10.1145/2808233,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84946118701&doi=10.1145%2f2808233&partnerID=40&md5=cc058525fc2208e6139a2cd855dbb98e",Article,Scopus,2-s2.0-84946118701
"Li, S., Li, A., Zhe, Y., Liu, Y., Li, P., Sun, G., Wang, Y., Yang, H., Xie, Y.","Leveraging emerging nonvolatile memory in high-level synthesis with loop transformations",2015,"Proceedings of the International Symposium on Low Power Electronics and Design","2015-September",, 7273491,"61","66",,2,10.1109/ISLPED.2015.7273491,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84958525292&doi=10.1109%2fISLPED.2015.7273491&partnerID=40&md5=9808c516df82dcb427ca2c5aed609b28",Conference Paper,Scopus,2-s2.0-84958525292
"Liu, W., Wang, Y., Chen, G., Ma, Y., Xie, Y., Yang, H.","Whitespace-aware TSV arrangement in 3-D clock tree synthesis",2015,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","23","9", 6902809,"1842","1853",,,10.1109/TVLSI.2014.2354347,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84940105551&doi=10.1109%2fTVLSI.2014.2354347&partnerID=40&md5=fe63ae25e3fbe523e7863a7f54970982",Article,Scopus,2-s2.0-84940105551
"Ma, K., Li, X., Li, S., Liu, Y., Sampson, J.J., Xie, Y., Narayanan, V.","Nonvolatile Processor Architecture Exploration for Energy-Harvesting Applications",2015,"IEEE Micro","35","5", 7274242,"32","40",,14,10.1109/MM.2015.88,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84946564730&doi=10.1109%2fMM.2015.88&partnerID=40&md5=51eb2a8088fdfade22db2a6e9cd33e8a",Article,Scopus,2-s2.0-84946564730
"Cheng, H.-Y., Poremba, M., Shahidi, N., Stalev, I., Irwin, M.J., Kandemir, M., Sampson, J., Xie, Y.","EECache: A comprehensive study on the architectural design for energy-efficient last-level caches in chip multiprocessors",2015,"ACM Transactions on Architecture and Code Optimization","12","2", 17,"","",,3,10.1145/2756552,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937045161&doi=10.1145%2f2756552&partnerID=40&md5=52edea0b85902f7ee40822a9dda26279",Conference Paper,Scopus,2-s2.0-84937045161
"Chen, K., Li, S., Ahn, J.H., Muralimanohar, N., Zhao, J., Xu, C., O, S., Xie, Y., Brockman, J.B., Jouppi, N.P.","History-Assisted Adaptive-Granularity Caches (HAAG$) for high performance 3D DRAM architectures",2015,"Proceedings of the International Conference on Supercomputing","2015-June",,,"251","261",,1,10.1145/2751205.2751227,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84957554311&doi=10.1145%2f2751205.2751227&partnerID=40&md5=bc047d8639fe6f4871e698ef1ce1859a",Conference Paper,Scopus,2-s2.0-84957554311
"Cheng, H.-Y., Zhan, J., Zhao, J., Xie, Y., Sampson, J., Irwin, M.J.","Core vs. uncore: The heart of darkness",2015,"Proceedings - Design Automation Conference","2015-June",, a121,"","",,2,10.1145/2744769.2747916,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84951858687&doi=10.1145%2f2744769.2747916&partnerID=40&md5=c1abaca49762e71b990cfcf875825af1",Conference Paper,Scopus,2-s2.0-84951858687
"Xie, Y., Zou, Q.","3D integration technology",2015,"More than Moore Technologies for Next Generation Computer Design",,,,"23","48",,,10.1007/978-1-4939-2163-8_2,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944591010&doi=10.1007%2f978-1-4939-2163-8_2&partnerID=40&md5=a39b07645564f963654fdc36aa5096cf",Book Chapter,Scopus,2-s2.0-84944591010
"Xie, Y., Zhao, J.","Die-stacking Architecture",2015,"Synthesis Lectures on Computer Architecture","31",,,"1","127",,,10.2200/S00644ED1V01Y201505CAC031,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84931310011&doi=10.2200%2fS00644ED1V01Y201505CAC031&partnerID=40&md5=e7c2e1bb93764e12f4e23481e88938f8",Review,Scopus,2-s2.0-84931310011
"Wang, J., Xie, Y.","A write-aware STTRAM-based register file architecture for GPGPU",2015,"ACM Journal on Emerging Technologies in Computing Systems","12","1", 6,"","",,4,10.1145/2700230,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84938689946&doi=10.1145%2f2700230&partnerID=40&md5=71c915569d15b855cf91c1fc573a85b1",Article,Scopus,2-s2.0-84938689946
"Ge, F., Zhan, J., Xie, Y., Narayanan, V.","Exploring memory controller configurations for many-core systems with 3D stacked DRAMs",2015,"Proceedings - International Symposium on Quality Electronic Design, ISQED","2015-April",, 7085489,"565","570",,,10.1109/ISQED.2015.7085489,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944314768&doi=10.1109%2fISQED.2015.7085489&partnerID=40&md5=642e982da63163f49eace28da76abc07",Conference Paper,Scopus,2-s2.0-84944314768
"Zhao, J., Xu, C., Chi, P., Xie, Y.","Memory and storage system design with nonvolatile memory technologies",2015,"IPSJ Transactions on System LSI Design Methodology","8",,,"2","11",,3,10.2197/ipsjtsldm.8.2,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84923699550&doi=10.2197%2fipsjtsldm.8.2&partnerID=40&md5=02a92d2334f521eebdd4845d5fd16b14",Article,Scopus,2-s2.0-84923699550
"Zhao, J., Mutlu, O., Xie, Y.","FIRM: Fair and High-Performance Memory Control for Persistent Memory Systems",2015,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","2015-January","January", 7011385,"153","165",,17,10.1109/MICRO.2014.47,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937705685&doi=10.1109%2fMICRO.2014.47&partnerID=40&md5=58e99a4722fec673876d1d36b0b870bb",Conference Paper,Scopus,2-s2.0-84937705685
"Zheng, Y., Xu, C., Xie, Y.","Modeling framework for cross-point resistive memory design emphasizing reliability and variability issues",2015,"20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015",,, 7058990,"112","117",,3,10.1109/ASPDAC.2015.7058990,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84926506226&doi=10.1109%2fASPDAC.2015.7058990&partnerID=40&md5=dccbf633edcc648d7dc023f0b58f1ced",Conference Paper,Scopus,2-s2.0-84926506226
"Zhao, J., Zou, Q., Xie, Y.","Overview of 3D architecture design opportunities and techniques",2015,"IEEE Design and Test","PP","99", 7174528,"","",,3,10.1109/MDAT.2015.2463282,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84974699658&doi=10.1109%2fMDAT.2015.2463282&partnerID=40&md5=b3f7f97746fb9e1dc105110f5c631bfb",Article,Scopus,2-s2.0-84974699658
"Poremba, M., Mittal, S., Li, D., Vetter, J.S., Xie, Y.","DESTINY: A tool for modeling emerging 3D NVM and eDRAM caches",2015,"Proceedings -Design, Automation and Test in Europe, DATE","2015-April",, 7092634,"1543","1546",,17,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84939867922&partnerID=40&md5=84ebf6a7155a8d15751d560b78c73a0b",Conference Paper,Scopus,2-s2.0-84939867922
"Li, S., Li, A., Liu, Y., Xie, Y., Yang, H.","Nonvolatile memory allocation and hierarchy optimization for high-level synthesis",2015,"20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015",,, 7058999,"166","171",,2,10.1109/ASPDAC.2015.7058999,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84926463450&doi=10.1109%2fASPDAC.2015.7058999&partnerID=40&md5=3a33d8b6a760147ca3224c96ecec7f53",Conference Paper,Scopus,2-s2.0-84926463450
"Zhan, J., Ouyang, J., Ge, F., Zhao, J., Xie, Y.","DimNoC: A dim silicon approach towards power-efficient on-chIP network",2015,"Proceedings - Design Automation Conference","2015-July",, 7167193,"","",,13,10.1145/2744769.2744824,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944088561&doi=10.1145%2f2744769.2744824&partnerID=40&md5=de566dc4a26c0e164c237198991bca2d",Conference Paper,Scopus,2-s2.0-84944088561
"Xu, C., Niu, D., Zheng, Y., Yu, S., Xie, Y.","Impact of cell failure on reliable cross-point resistive memory design",2015,"ACM Transactions on Design Automation of Electronic Systems","20","4", A63,"","",,3,10.1145/2753759,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84942929031&doi=10.1145%2f2753759&partnerID=40&md5=927059ffcd110d2f34423082ceaea71b",Conference Paper,Scopus,2-s2.0-84942929031
"Xu, C., Niu, D., Muralimanohar, N., Balasubramonian, R., Zhang, T., Yu, S., Xie, Y.","Overcoming the challenges of crossbar resistive memory architectures",2015,"2015 IEEE 21st International Symposium on High Performance Computer Architecture, HPCA 2015",,, 7056056,"476","488",,36,10.1109/HPCA.2015.7056056,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84934298890&doi=10.1109%2fHPCA.2015.7056056&partnerID=40&md5=d90b6801406a221142df0d306e91cac6",Conference Paper,Scopus,2-s2.0-84934298890
"Zou, Q., Poremba, M., He, R., Yang, W., Zhao, J., Xie, Y.","Heterogeneous architecture design with emerging 3D and non-volatile memory technologies",2015,"20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015",,, 7059106,"785","790",,2,10.1109/ASPDAC.2015.7059106,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84926433454&doi=10.1109%2fASPDAC.2015.7059106&partnerID=40&md5=e40dc2b6c52a16e7a4f6d7b67f88d925",Conference Paper,Scopus,2-s2.0-84926433454
"Cheng, H.-Y., Zhan, J., Zhao, J., Xie, Y., Sampson, J., Irwin, M.J.","Core vs. uncore: The heart of darkness",2015,"Proceedings - Design Automation Conference","2015-July",, 7167305,"","",,5,10.1145/2744769.2647916,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944088466&doi=10.1145%2f2744769.2647916&partnerID=40&md5=27f7f7036bbb9a36f84951e6841ee163",Conference Paper,Scopus,2-s2.0-84944088466
"Ma, K., Zheng, Y., Li, S., Swaminathan, K., Li, X., Liu, Y., Sampson, J., Xie, Y., Narayanan, V.","Architecture exploration for ambient energy harvesting nonvolatile processors",2015,"2015 IEEE 21st International Symposium on High Performance Computer Architecture, HPCA 2015",,, 7056060,"526","537",,44,10.1109/HPCA.2015.7056060,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84934295282&doi=10.1109%2fHPCA.2015.7056060&partnerID=40&md5=f795eea6c0e115528ca0725adac937d1",Conference Paper,Scopus,2-s2.0-84934295282
"Liu, Y., Li, Z., Li, H., Wang, Y., Li, X., Ma, K., Li, S., Chang, M.-F., John, S., Xie, Y., Shu, J., Yang, H.","Ambient energy harvesting nonvolatile processors: From circuit to system",2015,"Proceedings - Design Automation Conference","2015-July",, 7167336,"","",,20,10.1145/2744769.2747910,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944088554&doi=10.1145%2f2744769.2747910&partnerID=40&md5=1437a795db075cd0d71ee80d636fb123",Conference Paper,Scopus,2-s2.0-84944088554
"Zhan, J., Stoimenov, N., Ouyang, J., Thiele, L., Narayanan, V., Xie, Y.","Optimizing the NoC slack through voltage and frequency scaling in hard real-time embedded systems",2014,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","33","11", 6926913,"1632","1643",,5,10.1109/TCAD.2014.2347921,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84908265342&doi=10.1109%2fTCAD.2014.2347921&partnerID=40&md5=aebd3d9f36ccdef8e5c7136eec10617b",Article,Scopus,2-s2.0-84908265342
"Liu, W., Wang, Y., Chen, G., Ma, Y., Xie, Y., Yang, H.","Whitespace-Aware TSV Arrangement in 3-D Clock Tree Synthesis",2014,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems",,,,"","",,,10.1109/TVLSI.2014.2354347,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84908031898&doi=10.1109%2fTVLSI.2014.2354347&partnerID=40&md5=a6c76fd32607f7f043480e5cd1ab266d",Article in Press,Scopus,2-s2.0-84908031898
"Zhan, J., Poremba, M., Xu, Y., Xie, Y.","NoΔ: Leveraging delta compression for end-to-end memory access in NoC based multicores",2014,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 6742954,"586","591",,7,10.1109/ASPDAC.2014.6742954,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84897848652&doi=10.1109%2fASPDAC.2014.6742954&partnerID=40&md5=136164a6301e4f135636f14ffe21a1df",Conference Paper,Scopus,2-s2.0-84897848652
"Zou, Q., Niu, D., Cao, Y., Xie, Y.","3DLAT: TSV-based 3D ICs crosstalk minimization utilizing Less Adjacent Transition code",2014,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 6742982,"762","767",,9,10.1109/ASPDAC.2014.6742982,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84897854787&doi=10.1109%2fASPDAC.2014.6742982&partnerID=40&md5=679973deacb807fd5b7d9b01ebbbe597",Conference Paper,Scopus,2-s2.0-84897854787
"Hu, X., Xu, Y., Hu, Y., Xie, Y.","SwimmingLane: A composite approach to mitigate voltage droop effects in 3D power delivery network",2014,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 6742949,"550","555",,1,10.1109/ASPDAC.2014.6742949,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84897901132&doi=10.1109%2fASPDAC.2014.6742949&partnerID=40&md5=5f8e539923bf9c11efe1c294f0d9640b",Conference Paper,Scopus,2-s2.0-84897901132
"Chen, P.-Y., Xu, C., Xie, Y., Yu, S.","3D RRAM design and benchmark with 3d NAND FLASH",2014,"Proceedings - 2014 IEEE 12th International Conference on Solid-State and Integrated Circuit Technology, ICSICT 2014",,, 7021320,"","",,,10.1109/ICSICT.2014.7021320,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84946692514&doi=10.1109%2fICSICT.2014.7021320&partnerID=40&md5=5a6f8eb58ba6fe7a04d0650271752f0e",Conference Paper,Scopus,2-s2.0-84946692514
"Wang, J., Dong, X., Xie, Y.","Building and optimizing MRAM-based commodity memories",2014,"ACM Transactions on Architecture and Code Optimization","11","4", 36,"","",,2,10.1145/2667105,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84917729858&doi=10.1145%2f2667105&partnerID=40&md5=8159bad9db84aa9d5bf36a66fd94119d",Article,Scopus,2-s2.0-84917729858
"Wang, J., Dong, X., Xie, Y.","ProactiveDRAM: A DRAM-initiated retention management scheme",2014,"2014 32nd IEEE International Conference on Computer Design, ICCD 2014",,, 6974657,"22","27",,7,10.1109/ICCD.2014.6974657,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84919692367&doi=10.1109%2fICCD.2014.6974657&partnerID=40&md5=92e4ed53e3467fbad9a24727ca42e5b8",Conference Paper,Scopus,2-s2.0-84919692367
"Wang, J., Dong, X., Xie, Y., Jouppi, N.P.","Endurance-aware cache line management for non-volatile caches",2014,"Transactions on Architecture and Code Optimization","11","1", 2579671,"","",,6,10.1145/2579671,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84897493054&doi=10.1145%2f2579671&partnerID=40&md5=c4a9221b7524d41f6f92b61d5612bfec",Conference Paper,Scopus,2-s2.0-84897493054
"Zou, Q., Poremba, M., Xie, Y.","A cost benefit analysis: The impact of defect clustering on the necessity of pre-bond tests",2014,"2014 International 3D Systems Integration Conference, 3DIC 2014 - Proceedings",,, 07152176,"","",,,10.1109/3DIC.2014.7152176,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84963804613&doi=10.1109%2f3DIC.2014.7152176&partnerID=40&md5=af71f1a3b59d8e9a2a5ba6b8be7bcacf",Conference Paper,Scopus,2-s2.0-84963804613
"Zou, Q., Zhan, J., Ge, F., Poremba, M., Xie, Y.","Designing vertical bandwidth reconfigurable 3D NoCs for many core systems",2014,"2014 International 3D Systems Integration Conference, 3DIC 2014 - Proceedings",,, 07152186,"","",,,10.1109/3DIC.2014.7152186,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84963811486&doi=10.1109%2f3DIC.2014.7152186&partnerID=40&md5=79025332e1d46d3992fc43507649e07d",Conference Paper,Scopus,2-s2.0-84963811486
"Liu, W., Chen, G., Han, X., Wang, Y., Xie, Y., Yang, H.","Design methodologies for 3D mixed signal integrated circuits: A practical 12-bit SAR ADC design case",2014,"Proceedings - Design Automation Conference",,, 2593122,"","",,2,10.1145/2593069.2593122,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903154130&doi=10.1145%2f2593069.2593122&partnerID=40&md5=843e888379540ee40524432ab9d52bb0",Conference Paper,Scopus,2-s2.0-84903154130
"Yao, S., Chen, X., Wang, Y., Ma, Y., Xie, Y., Yang, H.","Efficient region-aware P/G TSV planning for 3D ICs",2014,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 6783321,"171","178",,4,10.1109/ISQED.2014.6783321,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84899477237&doi=10.1109%2fISQED.2014.6783321&partnerID=40&md5=a0510234c2f754d255396f79cbf561ac",Conference Paper,Scopus,2-s2.0-84899477237
"Liu, W., Chen, G., Wang, Y., Feng, X., Xie, Y., Huang, Y., Yang, H.","Exploration of electrical and novel optical chip-to-chip interconnects",2014,"IEEE Design and Test","31","5", 6849444,"28","35",,5,10.1109/MDAT.2014.2336217,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84908072808&doi=10.1109%2fMDAT.2014.2336217&partnerID=40&md5=f7c830933db3429f2c9da9117db213c0",Article,Scopus,2-s2.0-84908072808
"Dong, X., Jouppi, N.P., Xie, Y.","A circuit-architecture co-optimization framework for exploring nonvolatile memory hierarchies",2013,"Transactions on Architecture and Code Optimization","10","4", 23,"","",,1,10.1145/2541228.2541230,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891761167&doi=10.1145%2f2541228.2541230&partnerID=40&md5=112c819106397d96548ea58d1846acdd",Article,Scopus,2-s2.0-84891761167
"Chen, X., Wang, Y., Cao, Y., Xie, Y., Yang, H.","Assessment of circuit optimization techniques under NBTI",2013,"IEEE Design and Test","30","6", 6525391,"40","49",,9,10.1109/MDAT.2013.2266651,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84900665640&doi=10.1109%2fMDAT.2013.2266651&partnerID=40&md5=a3fb367e7add51086968989ed3d3a90d",Article,Scopus,2-s2.0-84900665640
"Niu, D., Xu, C., Muralimanohar, N., Jouppi, N.P., Xie, Y.","Design of cross-point metal-oxide ReRAM emphasizing reliability and cost",2013,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6691092,"17","23",,6,10.1109/ICCAD.2013.6691092,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893429211&doi=10.1109%2fICCAD.2013.6691092&partnerID=40&md5=990659a61c05f4e0f6eeb4ef8f6bcfe1",Conference Paper,Scopus,2-s2.0-84893429211
"Wang, Z., Shan, S., Cao, T., Gu, J., Xu, Y., Mu, S., Xie, Y., Jiménez, D.A.","WADE: Writeback-Aware Dynamic CachE management for NVM-based main memory system",2013,"Transactions on Architecture and Code Optimization","10","4", 51,"","",,11,10.1145/2555289.2555307,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892456364&doi=10.1145%2f2555289.2555307&partnerID=40&md5=06669ae91d506f6faea57c171c08452a",Article,Scopus,2-s2.0-84892456364
"Wang, J., Dong, X., Xie, Y.","OAP: An obstruction-aware cache management policy for STT-RAM last-level caches",2013,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6513625,"847","852",,26,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885645578&partnerID=40&md5=ab0822cd76540ea47deb32edd7c47f1e",Conference Paper,Scopus,2-s2.0-84885645578
"Sun, G., Kursun, E., Rivers, J.A., Xie, Y.","Exploring the vulnerability of CMPs to soft errors with 3D stacked nonvolatile memory",2013,"ACM Journal on Emerging Technologies in Computing Systems","9","3", 22,"","",,6,10.1145/2491679,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885606724&doi=10.1145%2f2491679&partnerID=40&md5=186215cc8d12e3766de521682df805e1",Article,Scopus,2-s2.0-84885606724
"Zou, Q., Zhang, T., Kursun, E., Xie, Y.","Thermomechanical stress-aware management for 3D IC designs",2013,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6513706,"1255","1258",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885650912&partnerID=40&md5=9de7fe36078cffa199431f6765a494c0",Conference Paper,Scopus,2-s2.0-84885650912
"Zhan, J., Stoimenov, N., Ouyang, J., Thieley, L., Narayanan, V., Xie, Y.","Designing energy-efficient NoC for real-time embedded systems through slack optimization",2013,"Proceedings - Design Automation Conference",,, 37,"","",,16,10.1145/2463209.2488780,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879847596&doi=10.1145%2f2463209.2488780&partnerID=40&md5=1c809f780d28755aa064ca64dbf10cc4",Conference Paper,Scopus,2-s2.0-84879847596
"Zou, Q., Xie, J., Xie, Y.","Cost-driven 3D design optimization with metal layer reduction technique",2013,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 6523625,"294","299",,3,10.1109/ISQED.2013.6523625,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879576273&doi=10.1109%2fISQED.2013.6523625&partnerID=40&md5=c70b240dd1bef03e4189a2786a97a9ca",Conference Paper,Scopus,2-s2.0-84879576273
"Liu, W., Du, H., Wang, Y., Ma, Y., Xie, Y., Quan, J., Huazhong Yang","TSV-aware topology generation for 3D Clock Tree Synthesis",2013,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 6523626,"300","307",,6,10.1109/ISQED.2013.6523626,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879566626&doi=10.1109%2fISQED.2013.6523626&partnerID=40&md5=b35de87377ba19e57be991fbe128ffea",Conference Paper,Scopus,2-s2.0-84879566626
"Li, Z., Ma, Y., Zhou, Q., Cai, Y., Xie, Y., Huang, T.","Thermal-aware P/G TSV planning for IR drop reduction in 3D ICs",2013,"Integration, the VLSI Journal","46","1",,"1","9",,7,10.1016/j.vlsi.2012.05.002,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84867664276&doi=10.1016%2fj.vlsi.2012.05.002&partnerID=40&md5=5f0fedecfd35f714c387f90ccd2533cc",Article,Scopus,2-s2.0-84867664276
"Zhao, J., Xie, Y.","Optimizing bandwidth and power of graphics memory with hybrid memory technologies and adaptive data migration",2012,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6386592,"81","87",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872285369&partnerID=40&md5=601d9b14561b3fe8ddae9e657687c995",Conference Paper,Scopus,2-s2.0-84872285369
"Li, S., Yoon, D.H., Chen, K., Zhao, J., Ahn, J.H., Brockman, J.B., Xie, Y., Jouppi, N.P.","MAGE: Adaptive granularity and ECC for resilient and power efficient memory systems",2012,"International Conference for High Performance Computing, Networking, Storage and Analysis, SC",,, 6468480,"","",,5,10.1109/SC.2012.73,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84877700379&doi=10.1109%2fSC.2012.73&partnerID=40&md5=529457a69d329268e3658cb0191af3be",Conference Paper,Scopus,2-s2.0-84877700379
"Yang, S., Gupta, P., Wolf, M., Serpanos, D., Narayanan, V., Xie, Y.","Power analysis attack resistance engineering by dynamic voltage and frequency scaling",2012,"Transactions on Embedded Computing Systems","11","3", 2345774,"","",,1,10.1145/2345770.2345774,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84870176730&doi=10.1145%2f2345770.2345774&partnerID=40&md5=f9d2909248a445fba0d88e12d7e9e7f8",Article,Scopus,2-s2.0-84870176730
"Li, Z., Ma, Y., Zhou, Q., Cai, Y., Wang, Y., Huang, T., Xie, Y.","Thermal-aware power network design for IR drop reduction in 3D ICs",2012,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 6164995,"47","52",,12,10.1109/ASPDAC.2012.6164995,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859961031&doi=10.1109%2fASPDAC.2012.6164995&partnerID=40&md5=a3ee68fbd3f6b73b262d009766dfcb75",Conference Paper,Scopus,2-s2.0-84859961031
"Sun, G., Yang, H., Xie, Y.","Performance/thermal-aware design of 3D-stacked L2 caches for CMPs",2012,"ACM Transactions on Design Automation of Electronic Systems","17","2", a13,"","",,6,10.1145/2159542.2159545,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84860295519&doi=10.1145%2f2159542.2159545&partnerID=40&md5=fc22a58548754af1dc3be2eaf9ca1fd0",Article,Scopus,2-s2.0-84860295519
"Wu, X., Zhao, W., Nakamoto, M., Nimmagadda, C., Lisk, D., Gu, S., Radojcic, R., Nowak, M., Xie, Y.","Electrical characterization for intertier connections and timing analysis for 3-D ICs",2012,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","20","1", 5658180,"186","191",,28,10.1109/TVLSI.2010.2090049,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-83655169830&doi=10.1109%2fTVLSI.2010.2090049&partnerID=40&md5=38c8719943a98717b7d9e26c645d3653",Article,Scopus,2-s2.0-83655169830
"Xu, C., Niu, D., Zhu, X., Kang, S.H., Nowak, M., Xie, Y.","Device-architecture co-optimization of STT-RAM based memory for low power embedded systems",2011,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6105369,"463","470",,21,10.1109/ICCAD.2011.6105369,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862941634&doi=10.1109%2fICCAD.2011.6105369&partnerID=40&md5=bc277f3b1ef485b9610644b231e81809",Conference Paper,Scopus,2-s2.0-84862941634
"Chen, Y.-C., Eachempati, S., Wang, C.-Y., Datta, S., Xie, Y., Narayanan, V.","Automated mapping for reconfigurable single-electron transistor arrays",2011,"Proceedings - Design Automation Conference",,, 5981877,"878","883",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052647588&partnerID=40&md5=d0747476b795d29532fa85ec5f5f2498",Conference Paper,Scopus,2-s2.0-80052647588
"Dong, X., Xie, Y., Muralimanohar, N., Norman, P.","Hybrid checkpointing using emerging nonvolatile memories for future exascale systems",2011,"Transactions on Architecture and Code Optimization","8","2", 6,"","",,34,10.1145/1970386.1970387,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960768327&doi=10.1145%2f1970386.1970387&partnerID=40&md5=7cd82aac7acba31680758063b9652a87",Article,Scopus,2-s2.0-79960768327
"Ouyang, J., Yang, C., Niu, D., Xie, Y., Liu, Z.","F2BFLY: An on-chip free-space optical network with wavelength-switching",2011,"Proceedings of the International Conference on Supercomputing",,,,"348","358",,3,10.1145/1995896.1995949,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959611534&doi=10.1145%2f1995896.1995949&partnerID=40&md5=546da156685afaaff5d2e74300e49a7e",Conference Paper,Scopus,2-s2.0-79959611534
"Narayanan, V., Saripalli, V., Swaminathan, K., Mukundrajan, R., Sun, G., Xie, Y., Datta, S.","Enabling architectural innovations using non-volatile memory",2011,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"439","444",,4,10.1145/1973009.1973106,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957746523&doi=10.1145%2f1973009.1973106&partnerID=40&md5=4209fee33346c74ee8f2e63b3f01824d",Conference Paper,Scopus,2-s2.0-79957746523
"Saripalli, V., Sun, G., Mishra, A., Xie, Y., Datta, S., Narayanan, V.","Exploiting heterogeneity for energy efficiency in chip multiprocessors",2011,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","1","2", 5961655,"109","119",,35,10.1109/JETCAS.2011.2158343,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052066953&doi=10.1109%2fJETCAS.2011.2158343&partnerID=40&md5=c34e08fafe41aff2c2234ad3f54f6149",Article,Scopus,2-s2.0-80052066953
"Xu, C., Dong, X., Jouppi, N.P., Xie, Y.","Design implications of memristor-based RRAM cross-point structures",2011,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5763125,"734","739",,40,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957568212&partnerID=40&md5=36dba815f2c71cbb5af508b44d2f86a1",Conference Paper,Scopus,2-s2.0-79957568212
"Dong, X., Wu, X., Xie, Y., Chen, Y., Li, H.","Stacking magnetic random access memory atop microprocessors: An architecture-level evaluation",2011,"IET Computers and Digital Techniques","5","3",,"213","220",,8,10.1049/iet-cdt.2009.0091,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959768185&doi=10.1049%2fiet-cdt.2009.0091&partnerID=40&md5=0199539d670da445228c737a882386e8",Article,Scopus,2-s2.0-79959768185
"Wang, Y., Chen, X., Wang, W., Cao, Y., Xie, Y., Yang, H.","Leakage power and circuit aging cooptimization by gate replacement techniques",2011,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","19","4", 5378474,"615","628",,30,10.1109/TVLSI.2009.2037637,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79953078540&doi=10.1109%2fTVLSI.2009.2037637&partnerID=40&md5=eb12c457fef7bf2d0b2a20b515dedb2a",Article,Scopus,2-s2.0-79953078540
"Ouyang, J., Xie, Y.","Enabling quality-of-service in nanophotonic network-on-chip",2011,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 5722212,"351","356",,9,10.1109/ASPDAC.2011.5722212,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952913626&doi=10.1109%2fASPDAC.2011.5722212&partnerID=40&md5=9ffbe0cd1643f2fb605517ce2cc1a199",Conference Paper,Scopus,2-s2.0-79952913626
"Liu, W., Wang, Y., Liu, W., Ma, Y., Xie, Y., Yang, H.","On-chip hybrid power supply system for wireless sensor nodes",2011,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 5722229,"43","48",,3,10.1109/ASPDAC.2011.5722229,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952911283&doi=10.1109%2fASPDAC.2011.5722229&partnerID=40&md5=177d0c7d8a3621cee38e8f3419bbd965",Conference Paper,Scopus,2-s2.0-79952911283
"Zhang, T., Wang, K., Feng, Y., Song, X., Duan, L., Xie, Y., Cheng, X., Lin, Y.-L.","A customized design of DRAM controller for on-chip 3D DRAM stacking",2010,"Proceedings of the Custom Integrated Circuits Conference",,, 5617465,"","",,15,10.1109/CICC.2010.5617465,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78649882774&doi=10.1109%2fCICC.2010.5617465&partnerID=40&md5=e599fe55399d6762b4f35a53068d1d25",Conference Paper,Scopus,2-s2.0-78649882774
"Ouyang, J., Xie, Y.","LOFT: A high performance network-on-chip providing quality-of-service support",2010,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 5695554,"409","420",,20,10.1109/MICRO.2010.21,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951703135&doi=10.1109%2fMICRO.2010.21&partnerID=40&md5=1adbefd672a759c4d63d5e800521b289",Conference Paper,Scopus,2-s2.0-79951703135
"Xie, J., Dong, X., Xie, Y.","3D memory stacking for fast checkpointing/restore applications",2010,"IEEE 3D System Integration Conference 2010, 3DIC 2010",,, 5751466,"","",,4,10.1109/3DIC.2010.5751466,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955975213&doi=10.1109%2f3DIC.2010.5751466&partnerID=40&md5=883146b5689a67d42c457d0ce89a3abc",Conference Paper,Scopus,2-s2.0-79955975213
"Ouyang, J., Xie, J., Poremba, M., Xie, Y.","Evaluation of using inductive/capacitive-coupling vertical interconnects in 3D network-on-chip",2010,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 5653769,"477","482",,15,10.1109/ICCAD.2010.5653769,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650868306&doi=10.1109%2fICCAD.2010.5653769&partnerID=40&md5=aba6052d87f17b16dea22d150966dfa8",Conference Paper,Scopus,2-s2.0-78650868306
"Xie, J., Zhao, J., Dong, X., Xie, Y.","Architectural benefits and design challenges for three-dimensional integrated circuits",2010,"IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS",,, 5775083,"540","543",,5,10.1109/APCCAS.2010.5775083,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959274003&doi=10.1109%2fAPCCAS.2010.5775083&partnerID=40&md5=f22f745edf1de1a164ddc72c38fee9ea",Conference Paper,Scopus,2-s2.0-79959274003
"Zhang, T., Wang, K., Feng, Y., Chen, Y., Li, Q., Shao, B., Xie, J., Song, X., Duan, L., Xie, Y., Cheng, X., Lin, Y.-L.","A 3D SoC design for H.264 application with on-chip DRAM stacking",2010,"IEEE 3D System Integration Conference 2010, 3DIC 2010",,, 5751446,"","",,14,10.1109/3DIC.2010.5751446,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955973964&doi=10.1109%2f3DIC.2010.5751446&partnerID=40&md5=e33e12c78c5644a0abee2d59f6723006",Conference Paper,Scopus,2-s2.0-79955973964
"Tao, S., Wang, Y., Xu, J., Ma, Y., Xie, Y., Yang, H.","Simulation and analysis of P/G noise in TSV based 3D MPSoC",2010,"1st International Conference on Green Circuits and Systems, ICGCS 2010",,, 5542998,"573","577",,4,10.1109/ICGCS.2010.5542998,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77956609685&doi=10.1109%2fICGCS.2010.5542998&partnerID=40&md5=3b29a0bca6697d0d13c549738f79c614",Conference Paper,Scopus,2-s2.0-77956609685
"Wu, X., Sun, G., Dong, X., Das, R., Xie, Y., Das, C., Li, J.","Cost-driven 3D integration with interconnect layers",2010,"Proceedings - Design Automation Conference",,,,"150","155",,11,10.1145/1837274.1837313,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77956194147&doi=10.1145%2f1837274.1837313&partnerID=40&md5=527883707ac0b3104cd6e8c9db6203ae",Conference Paper,Scopus,2-s2.0-77956194147
"Falkenstern, P., Xie, Y., Chang, Y.-W., Wang, Y.","Three-dimensional integrated circuits (3D IC) floorplan and power/ground network co-synthesis",2010,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 5419899,"169","174",,42,10.1109/ASPDAC.2010.5419899,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951248373&doi=10.1109%2fASPDAC.2010.5419899&partnerID=40&md5=fd956e7ba34ae57d1511f0c0eb2b6457",Conference Paper,Scopus,2-s2.0-77951248373
"Hollosi, B., Zhang, T., Nair, R.S.P., Xie, Y., Di, J., Smith, S.","Investigation and comparison of thermal distribution in synchronous and asynchronous 3D ICs",2009,"2009 IEEE International Conference on 3D System Integration, 3DIC 2009",,, 5306544,"","",,2,10.1109/3DIC.2009.5306544,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70549101078&doi=10.1109%2f3DIC.2009.5306544&partnerID=40&md5=ccd666810689df5b6e072a989abaea63",Conference Paper,Scopus,2-s2.0-70549101078
"Ouyang, J., Sun, G., Chen, Y., Duan, L., Zhang, T., Xie, Y., Irwin, M.J.","Arithmetic unit design using 180nm TSV-based 3D stacking technology",2009,"2009 IEEE International Conference on 3D System Integration, 3DIC 2009",,, 5306565,"","",,17,10.1109/3DIC.2009.5306565,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70549092211&doi=10.1109%2f3DIC.2009.5306565&partnerID=40&md5=9edfb7222c390e05e23ab71a71d11c00",Conference Paper,Scopus,2-s2.0-70549092211
"Ye, Y., Duan, L., Xu, J., Ouyang, J., Hung, M.K., Xie, Y.","3D Optical Networks-on-chip (NoC) for multiprocessor Systems-on-chip (MPSoC)",2009,"2009 IEEE International Conference on 3D System Integration, 3DIC 2009",,, 5306588,"","",,22,10.1109/3DIC.2009.5306588,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70549095279&doi=10.1109%2f3DIC.2009.5306588&partnerID=40&md5=7b13a65087adf90fc0a48e7dc59f72cb",Conference Paper,Scopus,2-s2.0-70549095279
"Wang, Y., Chen, X., Wang, W., Balakrishnan, V., Cao, Y., Xie, Y., Yang, H.","On the efficacy of input vector control to mitigate NBTI effects and leakage power",2009,"Proceedings of the 10th International Symposium on Quality Electronic Design, ISQED 2009",,, 4810264,"19","26",,51,10.1109/ISQED.2009.4810264,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67649663718&doi=10.1109%2fISQED.2009.4810264&partnerID=40&md5=cce4a02b3a074a569dda9c32c74f23ec",Conference Paper,Scopus,2-s2.0-67649663718
"Sridharan, S., Debole, M., Sun, G., Xie, Y., Narayanan, V.","A criticality-driven microarchitectural three dimensional (3D) floorplanner",2009,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4796572,"763","768",,7,10.1109/ASPDAC.2009.4796572,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-64549094592&doi=10.1109%2fASPDAC.2009.4796572&partnerID=40&md5=f6139cb56bb5a6dfd18361c48a9d0032",Conference Paper,Scopus,2-s2.0-64549094592
"Mangalagiri, P., Bae, S., Krishnan, R., Xie, Y., Narayanan, V.","Thermal-aware reliability analysis for platform FPGAs",2008,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4681656,"722","727",,16,10.1109/ICCAD.2008.4681656,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57849146681&doi=10.1109%2fICCAD.2008.4681656&partnerID=40&md5=510c1bd1f2bc90a0d2365c082a0ede90",Conference Paper,Scopus,2-s2.0-57849146681
"Luo, R., Luo, H., Yang, H., Xie, Y.","An instruction-level analytical power model for designing the low power systems on a chip",2005,"ASICON 2005: 2005 6th International Conference on ASIC, Proceedings","2",, 1611515,"1070","1073",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847291951&partnerID=40&md5=7ced3efe74da68ad2da302578c10fc44",Conference Paper,Scopus,2-s2.0-33847291951
