  **** HLS Build v2025.1 6135595
Sourcing Tcl script 'C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/tb.tcl'
INFO: [HLS 200-1510] Running: open_project llama_layer_prj 
WARNING: [HLS 200-2182] The 'llama_layer_prj' project will not automatically appear within Vitis IDE workspaces and is meant only for TCL batch use.  Please use open_component instead of open_project/open_solution to generate Vitis IDE compatible component files and directory structure.
Resolution: For help on HLS 200-2182 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-2182.html
INFO: [HLS 200-10] Opening solution 'C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj'.
INFO: [HLS 200-1510] Running: set_top llama_layer 
INFO: [HLS 200-1510] Running: add_files llama_layer.cpp 
INFO: [HLS 200-10] Adding design file 'llama_layer.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_MHSA.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_MHSA.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_MHSA.hpp 
INFO: [HLS 200-10] Adding design file 'kernel_MHSA.hpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_Rope.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_Rope.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_Rope.hpp 
INFO: [HLS 200-10] Adding design file 'kernel_Rope.hpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_MatMul.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_MatMul.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_MatMul.hpp 
INFO: [HLS 200-10] Adding design file 'kernel_MatMul.hpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_Softmax.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_Softmax.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_Softmax.hpp 
INFO: [HLS 200-10] Adding design file 'kernel_Softmax.hpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_RMS_Norm.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_RMS_Norm.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_RMS_Norm.hpp 
INFO: [HLS 200-10] Adding design file 'kernel_RMS_Norm.hpp' to the project
INFO: [HLS 200-1510] Running: add_files tensor.hpp 
INFO: [HLS 200-10] Adding design file 'tensor.hpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_FFN.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_FFN.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_FFN.hpp 
INFO: [HLS 200-10] Adding design file 'kernel_FFN.hpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution 'C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../tb.cpp in debug mode
csim.mk:88: recipe for target 'obj/tb.o' failed
../../../../tb.cpp:79:38: error: unknown type name 'vocab_size'
    std::vector<float> output_logits(vocab_size);
                                     ^
../../../../tb.cpp:79:37: warning: parentheses were disambiguated as a function declaration [-Wvexing-parse]
    std::vector<float> output_logits(vocab_size);
                                    ^~~~~~~~~~~~
../../../../tb.cpp:79:38: note: add a pair of parentheses to declare a variable
    std::vector<float> output_logits(vocab_size);
                                     ^
                                     (
../../../../tb.cpp:80:42: error: use of undeclared identifier 'LAYERS'
    std::vector<float> key_cache((size_t)LAYERS * MAX_SEQ_LEN * dim, 0.0f);
                                         ^
../../../../tb.cpp:80:51: error: use of undeclared identifier 'MAX_SEQ_LEN'
    std::vector<float> key_cache((size_t)LAYERS * MAX_SEQ_LEN * dim, 0.0f);
                                                  ^
../../../../tb.cpp:80:65: error: use of undeclared identifier 'dim'
    std::vector<float> key_cache((size_t)LAYERS * MAX_SEQ_LEN * dim, 0.0f);
                                                                ^
../../../../tb.cpp:81:44: error: use of undeclared identifier 'LAYERS'
    std::vector<float> value_cache((size_t)LAYERS * MAX_SEQ_LEN * dim, 0.0f);
                                           ^
../../../../tb.cpp:81:53: error: use of undeclared identifier 'MAX_SEQ_LEN'
    std::vector<float> value_cache((size_t)LAYERS * MAX_SEQ_LEN * dim, 0.0f);
                                                    ^
../../../../tb.cpp:81:67: error: use of undeclared identifier 'dim'
    std::vector<float> value_cache((size_t)LAYERS * MAX_SEQ_LEN * dim, 0.0f);
                                                                  ^
../../../../tb.cpp:96:18: error: use of undeclared identifier 'vocab_size'
    for (int i = vocab_size - 10; i < vocab_size; ++i) {
                 ^
../../../../tb.cpp:96:39: error: use of undeclared identifier 'vocab_size'
    for (int i = vocab_size - 10; i < vocab_size; ++i) {
                                      ^
1 warning and 9 errors generated.
make: *** [obj/tb.o] Error 1
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.371 MB.
4
    while executing
"source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/tb.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 [list source $tclfile] "

INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 4.507 seconds; peak allocated memory: 583.422 MB.
INFO: [vitis-run 60-1662] Stopping dispatch session having empty uuid.
