#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x7fffc91cac40 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -10;
v0x7fffc923a610_0 .var "CLK", 0 0;
v0x7fffc923a6d0_0 .net "INSTRUCTION", 31 0, L_0x7fffc92518e0;  1 drivers
v0x7fffc923a7e0_0 .net "PC", 31 0, v0x7fffc9238850_0;  1 drivers
v0x7fffc923a880_0 .var "RESET", 0 0;
v0x7fffc923a920_0 .net "busywait", 0 0, v0x7fffc9223d80_0;  1 drivers
v0x7fffc923aa60_0 .net "inst_address", 5 0, v0x7fffc9224240_0;  1 drivers
v0x7fffc923ab70_0 .net "inst_busywait", 0 0, v0x7fffc9225dc0_0;  1 drivers
v0x7fffc923ac60_0 .net "inst_read", 0 0, v0x7fffc92245a0_0;  1 drivers
v0x7fffc923ad50_0 .net "inst_readdata", 127 0, v0x7fffc92260e0_0;  1 drivers
S_0x7fffc91f0b00 .scope module, "instrcache" "instruction_cache" 2 19, 3 3 0, S_0x7fffc91cac40;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 128 "inst_readdata";
    .port_info 4 /INPUT 1 "inst_busywait";
    .port_info 5 /OUTPUT 1 "inst_read";
    .port_info 6 /OUTPUT 32 "instruction";
    .port_info 7 /OUTPUT 6 "inst_address";
    .port_info 8 /OUTPUT 1 "busywait";
P_0x7fffc91cc640 .param/l "CACHE_UPDATE" 0 3 64, C4<10>;
P_0x7fffc91cc680 .param/l "IDLE" 0 3 64, C4<00>;
P_0x7fffc91cc6c0 .param/l "MEM_READ" 0 3 64, C4<01>;
L_0x7fffc924f3a0/d .functor BUFZ 1, L_0x7fffc924f970, C4<0>, C4<0>, C4<0>;
L_0x7fffc924f3a0 .delay 1 (10,10,10) L_0x7fffc924f3a0/d;
L_0x7fffc9250090/d .functor BUFZ 3, L_0x7fffc924fd30, C4<000>, C4<000>, C4<000>;
L_0x7fffc9250090 .delay 3 (10,10,10) L_0x7fffc9250090/d;
L_0x7fffc92507a0 .functor AND 1, L_0x7fffc92505b0, L_0x7fffc924f3a0, C4<1>, C4<1>;
L_0x7fffc9250af0 .functor AND 1, L_0x7fffc9250990, L_0x7fffc92507a0, C4<1>, C4<1>;
L_0x7fffc9250a80 .functor AND 1, L_0x7fffc9250dc0, L_0x7fffc92507a0, C4<1>, C4<1>;
L_0x7fffc9251350 .functor AND 1, L_0x7fffc9251170, L_0x7fffc92507a0, C4<1>, C4<1>;
v0x7fffc91cc0e0_0 .net "PC", 31 0, v0x7fffc9238850_0;  alias, 1 drivers
v0x7fffc91e9390_0 .net *"_ivl_0", 0 0, L_0x7fffc924f970;  1 drivers
v0x7fffc91ea090_0 .net *"_ivl_10", 2 0, L_0x7fffc924fd30;  1 drivers
v0x7fffc91fb6a0_0 .net *"_ivl_13", 2 0, L_0x7fffc924fdd0;  1 drivers
v0x7fffc91f7280_0 .net *"_ivl_14", 4 0, L_0x7fffc924fec0;  1 drivers
L_0x7f59282b0378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc91f7320_0 .net *"_ivl_17", 1 0, L_0x7f59282b0378;  1 drivers
v0x7fffc92168f0_0 .net *"_ivl_21", 2 0, L_0x7fffc92501f0;  1 drivers
v0x7fffc92227a0_0 .net *"_ivl_22", 0 0, L_0x7fffc9250290;  1 drivers
L_0x7f59282b03c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fffc9222860_0 .net/2s *"_ivl_24", 1 0, L_0x7f59282b03c0;  1 drivers
L_0x7f59282b0408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc9222940_0 .net/2s *"_ivl_26", 1 0, L_0x7f59282b0408;  1 drivers
v0x7fffc9222a20_0 .net *"_ivl_28", 1 0, L_0x7fffc9250420;  1 drivers
v0x7fffc9222b00_0 .net *"_ivl_3", 2 0, L_0x7fffc924fa10;  1 drivers
v0x7fffc9222be0_0 .net *"_ivl_35", 1 0, L_0x7fffc9250860;  1 drivers
L_0x7f59282b0450 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fffc9222cc0_0 .net/2u *"_ivl_36", 1 0, L_0x7f59282b0450;  1 drivers
v0x7fffc9222da0_0 .net *"_ivl_38", 0 0, L_0x7fffc9250990;  1 drivers
v0x7fffc9222e60_0 .net *"_ivl_4", 4 0, L_0x7fffc924fab0;  1 drivers
v0x7fffc9222f40_0 .net *"_ivl_41", 0 0, L_0x7fffc9250af0;  1 drivers
v0x7fffc9223000_0 .net *"_ivl_43", 31 0, L_0x7fffc9250c00;  1 drivers
v0x7fffc92230e0_0 .net *"_ivl_45", 1 0, L_0x7fffc9250ca0;  1 drivers
L_0x7f59282b0498 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fffc92231c0_0 .net/2u *"_ivl_46", 1 0, L_0x7f59282b0498;  1 drivers
v0x7fffc92232a0_0 .net *"_ivl_48", 0 0, L_0x7fffc9250dc0;  1 drivers
v0x7fffc9223360_0 .net *"_ivl_51", 0 0, L_0x7fffc9250a80;  1 drivers
v0x7fffc9223420_0 .net *"_ivl_53", 31 0, L_0x7fffc9250f50;  1 drivers
v0x7fffc9223500_0 .net *"_ivl_55", 1 0, L_0x7fffc92510d0;  1 drivers
L_0x7f59282b04e0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7fffc92235e0_0 .net/2u *"_ivl_56", 1 0, L_0x7f59282b04e0;  1 drivers
v0x7fffc92236c0_0 .net *"_ivl_58", 0 0, L_0x7fffc9251170;  1 drivers
v0x7fffc9223780_0 .net *"_ivl_61", 0 0, L_0x7fffc9251350;  1 drivers
v0x7fffc9223840_0 .net *"_ivl_63", 31 0, L_0x7fffc9251450;  1 drivers
v0x7fffc9223920_0 .net *"_ivl_65", 31 0, L_0x7fffc92514f0;  1 drivers
v0x7fffc9223a00_0 .net *"_ivl_66", 31 0, L_0x7fffc92512b0;  1 drivers
v0x7fffc9223ae0_0 .net *"_ivl_68", 31 0, L_0x7fffc9251690;  1 drivers
L_0x7f59282b0330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc9223bc0_0 .net *"_ivl_7", 1 0, L_0x7f59282b0330;  1 drivers
v0x7fffc9223ca0_0 .var "address", 9 0;
v0x7fffc9223d80_0 .var "busywait", 0 0;
v0x7fffc9223e40_0 .net "clock", 0 0, v0x7fffc923a610_0;  1 drivers
v0x7fffc9223f00_0 .net "comparatorsignal", 0 0, L_0x7fffc92505b0;  1 drivers
v0x7fffc9223fc0_0 .var "data", 127 0;
v0x7fffc92240a0_0 .net "hitsignal", 0 0, L_0x7fffc92507a0;  1 drivers
v0x7fffc9224160_0 .var/i "i", 31 0;
v0x7fffc9224240_0 .var "inst_address", 5 0;
v0x7fffc9224320_0 .net "inst_busywait", 0 0, v0x7fffc9225dc0_0;  alias, 1 drivers
v0x7fffc92243e0 .array "inst_data", 0 7, 127 0;
v0x7fffc92245a0_0 .var "inst_read", 0 0;
v0x7fffc9224660_0 .net "inst_readdata", 127 0, v0x7fffc92260e0_0;  alias, 1 drivers
v0x7fffc9224740 .array "inst_tag", 0 7, 2 0;
v0x7fffc9224800 .array "inst_valid", 0 7, 0 0;
v0x7fffc92248a0_0 .net "instruction", 31 0, L_0x7fffc92518e0;  alias, 1 drivers
v0x7fffc9224980_0 .var "next_state", 1 0;
v0x7fffc9224a60_0 .net "reset", 0 0, v0x7fffc923a880_0;  1 drivers
v0x7fffc9224b20_0 .var "state", 1 0;
v0x7fffc9224c00_0 .net "tag", 2 0, L_0x7fffc9250090;  1 drivers
v0x7fffc9224ce0_0 .net "valid", 0 0, L_0x7fffc924f3a0;  1 drivers
E_0x7fffc9105340 .event edge, v0x7fffc9224a60_0;
E_0x7fffc9105600/0 .event edge, v0x7fffc9224a60_0;
E_0x7fffc9105600/1 .event posedge, v0x7fffc9223e40_0;
E_0x7fffc9105600 .event/or E_0x7fffc9105600/0, E_0x7fffc9105600/1;
E_0x7fffc90ebf70 .event edge, v0x7fffc9224b20_0;
E_0x7fffc9216eb0 .event edge, v0x7fffc9224b20_0, v0x7fffc92240a0_0, v0x7fffc9224320_0;
E_0x7fffc92171c0 .event posedge, v0x7fffc9223e40_0;
v0x7fffc92243e0_0 .array/port v0x7fffc92243e0, 0;
v0x7fffc92243e0_1 .array/port v0x7fffc92243e0, 1;
v0x7fffc92243e0_2 .array/port v0x7fffc92243e0, 2;
E_0x7fffc9217400/0 .event edge, v0x7fffc9223ca0_0, v0x7fffc92243e0_0, v0x7fffc92243e0_1, v0x7fffc92243e0_2;
v0x7fffc92243e0_3 .array/port v0x7fffc92243e0, 3;
v0x7fffc92243e0_4 .array/port v0x7fffc92243e0, 4;
v0x7fffc92243e0_5 .array/port v0x7fffc92243e0, 5;
v0x7fffc92243e0_6 .array/port v0x7fffc92243e0, 6;
E_0x7fffc9217400/1 .event edge, v0x7fffc92243e0_3, v0x7fffc92243e0_4, v0x7fffc92243e0_5, v0x7fffc92243e0_6;
v0x7fffc92243e0_7 .array/port v0x7fffc92243e0, 7;
E_0x7fffc9217400/2 .event edge, v0x7fffc92243e0_7;
E_0x7fffc9217400 .event/or E_0x7fffc9217400/0, E_0x7fffc9217400/1, E_0x7fffc9217400/2;
E_0x7fffc91c6a00 .event edge, v0x7fffc91cc0e0_0;
L_0x7fffc924f970 .array/port v0x7fffc9224800, L_0x7fffc924fab0;
L_0x7fffc924fa10 .part v0x7fffc9223ca0_0, 4, 3;
L_0x7fffc924fab0 .concat [ 3 2 0 0], L_0x7fffc924fa10, L_0x7f59282b0330;
L_0x7fffc924fd30 .array/port v0x7fffc9224740, L_0x7fffc924fec0;
L_0x7fffc924fdd0 .part v0x7fffc9223ca0_0, 4, 3;
L_0x7fffc924fec0 .concat [ 3 2 0 0], L_0x7fffc924fdd0, L_0x7f59282b0378;
L_0x7fffc92501f0 .part v0x7fffc9223ca0_0, 7, 3;
L_0x7fffc9250290 .cmp/eq 3, L_0x7fffc9250090, L_0x7fffc92501f0;
L_0x7fffc9250420 .functor MUXZ 2, L_0x7f59282b0408, L_0x7f59282b03c0, L_0x7fffc9250290, C4<>;
L_0x7fffc92505b0 .delay 1 (9,9,9) L_0x7fffc92505b0/d;
L_0x7fffc92505b0/d .part L_0x7fffc9250420, 0, 1;
L_0x7fffc9250860 .part v0x7fffc9223ca0_0, 2, 2;
L_0x7fffc9250990 .cmp/eq 2, L_0x7fffc9250860, L_0x7f59282b0450;
L_0x7fffc9250c00 .part v0x7fffc9223fc0_0, 32, 32;
L_0x7fffc9250ca0 .part v0x7fffc9223ca0_0, 2, 2;
L_0x7fffc9250dc0 .cmp/eq 2, L_0x7fffc9250ca0, L_0x7f59282b0498;
L_0x7fffc9250f50 .part v0x7fffc9223fc0_0, 64, 32;
L_0x7fffc92510d0 .part v0x7fffc9223ca0_0, 2, 2;
L_0x7fffc9251170 .cmp/eq 2, L_0x7fffc92510d0, L_0x7f59282b04e0;
L_0x7fffc9251450 .part v0x7fffc9223fc0_0, 96, 32;
L_0x7fffc92514f0 .part v0x7fffc9223fc0_0, 0, 32;
L_0x7fffc92512b0 .functor MUXZ 32, L_0x7fffc92514f0, L_0x7fffc9251450, L_0x7fffc9251350, C4<>;
L_0x7fffc9251690 .functor MUXZ 32, L_0x7fffc92512b0, L_0x7fffc9250f50, L_0x7fffc9250a80, C4<>;
L_0x7fffc92518e0 .delay 32 (10,10,10) L_0x7fffc92518e0/d;
L_0x7fffc92518e0/d .functor MUXZ 32, L_0x7fffc9251690, L_0x7fffc9250c00, L_0x7fffc9250af0, C4<>;
S_0x7fffc91f3660 .scope module, "instrmem" "instruction_memory" 2 20, 4 3 0, S_0x7fffc91cac40;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "read";
    .port_info 2 /INPUT 6 "address";
    .port_info 3 /OUTPUT 128 "readinst";
    .port_info 4 /OUTPUT 1 "busywait";
v0x7fffc9224f00_0 .var *"_ivl_10", 7 0; Local signal
v0x7fffc9225000_0 .var *"_ivl_11", 7 0; Local signal
v0x7fffc92250e0_0 .var *"_ivl_12", 7 0; Local signal
v0x7fffc92251a0_0 .var *"_ivl_13", 7 0; Local signal
v0x7fffc9225280_0 .var *"_ivl_14", 7 0; Local signal
v0x7fffc9225360_0 .var *"_ivl_15", 7 0; Local signal
v0x7fffc9225440_0 .var *"_ivl_16", 7 0; Local signal
v0x7fffc9225520_0 .var *"_ivl_17", 7 0; Local signal
v0x7fffc9225600_0 .var *"_ivl_2", 7 0; Local signal
v0x7fffc92256e0_0 .var *"_ivl_3", 7 0; Local signal
v0x7fffc92257c0_0 .var *"_ivl_4", 7 0; Local signal
v0x7fffc92258a0_0 .var *"_ivl_5", 7 0; Local signal
v0x7fffc9225980_0 .var *"_ivl_6", 7 0; Local signal
v0x7fffc9225a60_0 .var *"_ivl_7", 7 0; Local signal
v0x7fffc9225b40_0 .var *"_ivl_8", 7 0; Local signal
v0x7fffc9225c20_0 .var *"_ivl_9", 7 0; Local signal
v0x7fffc9225d00_0 .net "address", 5 0, v0x7fffc9224240_0;  alias, 1 drivers
v0x7fffc9225dc0_0 .var "busywait", 0 0;
v0x7fffc9225e60_0 .net "clock", 0 0, v0x7fffc923a610_0;  alias, 1 drivers
v0x7fffc9225f00 .array "memory_array", 0 1023, 7 0;
v0x7fffc9225fa0_0 .net "read", 0 0, v0x7fffc92245a0_0;  alias, 1 drivers
v0x7fffc9226040_0 .var "readaccess", 0 0;
v0x7fffc92260e0_0 .var "readinst", 127 0;
E_0x7fffc91c5b60 .event edge, v0x7fffc92245a0_0;
S_0x7fffc91eae80 .scope module, "mycpu" "cpu" 2 18, 5 313 0, S_0x7fffc91cac40;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
    .port_info 4 /INPUT 1 "busywaitinstr";
v0x7fffc9238510_0 .net "ALUopcode", 2 0, v0x7fffc92266c0_0;  1 drivers
v0x7fffc9238620_0 .net "ALUres", 7 0, v0x7fffc9234f00_0;  1 drivers
v0x7fffc92386e0_0 .net "CLK", 0 0, v0x7fffc923a610_0;  alias, 1 drivers
v0x7fffc9238780_0 .net "INSTRUCTION", 31 0, L_0x7fffc92518e0;  alias, 1 drivers
v0x7fffc9238850_0 .var "PC", 31 0;
v0x7fffc9238940_0 .net "PCout", 31 0, L_0x7fffc924c750;  1 drivers
v0x7fffc9238a00_0 .net "RESET", 0 0, v0x7fffc923a880_0;  alias, 1 drivers
v0x7fffc9238aa0_0 .net "Zero", 0 0, v0x7fffc9235090_0;  1 drivers
v0x7fffc9238b90_0 .net "busyWait", 0 0, L_0x7fffc924f7b0;  1 drivers
v0x7fffc9238cc0_0 .net "busywaitinstr", 0 0, v0x7fffc9223d80_0;  alias, 1 drivers
v0x7fffc9238d60_0 .net "dmout", 7 0, L_0x7fffc924f410;  1 drivers
v0x7fffc9238e00_0 .net "eqSelect", 0 0, v0x7fffc92267c0_0;  1 drivers
v0x7fffc9238ef0_0 .net "extendedValue", 31 0, L_0x7fffc924cf60;  1 drivers
v0x7fffc9238fe0_0 .net "finalPC", 31 0, v0x7fffc922f1e0_0;  1 drivers
v0x7fffc92390a0_0 .net "jumpSelect", 0 0, v0x7fffc9226880_0;  1 drivers
v0x7fffc9239190_0 .net "jumpedPC", 31 0, L_0x7fffc924c880;  1 drivers
v0x7fffc9239280_0 .net "mem_address", 5 0, v0x7fffc92280b0_0;  1 drivers
v0x7fffc9239450_0 .net "mem_busywait", 0 0, v0x7fffc922df90_0;  1 drivers
v0x7fffc92394f0_0 .net "mem_read", 0 0, v0x7fffc9228190_0;  1 drivers
v0x7fffc9239590_0 .net "mem_readdata", 31 0, v0x7fffc922e4b0_0;  1 drivers
v0x7fffc92396a0_0 .net "mem_write", 0 0, v0x7fffc9228250_0;  1 drivers
v0x7fffc9239740_0 .net "mem_writedata", 31 0, v0x7fffc9228310_0;  1 drivers
v0x7fffc9239800_0 .net "muxNegOut", 7 0, v0x7fffc922f740_0;  1 drivers
v0x7fffc9239910_0 .net "muxSourceOut", 7 0, v0x7fffc922fd90_0;  1 drivers
v0x7fffc92399d0_0 .net "negOut", 7 0, L_0x7fffc923c450;  1 drivers
v0x7fffc9239ae0_0 .net "neqSelect", 0 0, v0x7fffc9226950_0;  1 drivers
v0x7fffc9239bd0_0 .net "readSelect", 0 0, v0x7fffc9226b40_0;  1 drivers
v0x7fffc9239c70_0 .net "regin", 7 0, v0x7fffc9236620_0;  1 drivers
v0x7fffc9239d80_0 .net "regout1", 7 0, L_0x7fffc91fb580;  1 drivers
v0x7fffc9239e40_0 .net "regout2", 7 0, L_0x7fffc91f7160;  1 drivers
v0x7fffc9239f00_0 .net "signSelect", 0 0, v0x7fffc9226c00_0;  1 drivers
v0x7fffc9239ff0_0 .net "sourceSelect", 0 0, v0x7fffc9226cc0_0;  1 drivers
v0x7fffc923a0e0_0 .net "writeEn", 0 0, v0x7fffc9226d80_0;  1 drivers
v0x7fffc923a3e0_0 .net "writeSelect", 0 0, v0x7fffc9226e40_0;  1 drivers
v0x7fffc923a480_0 .net "writeSourceSelect", 0 0, v0x7fffc9226f00_0;  1 drivers
L_0x7fffc923ae10 .part L_0x7fffc92518e0, 24, 8;
L_0x7fffc923b4b0 .part L_0x7fffc92518e0, 16, 3;
L_0x7fffc923b5e0 .part L_0x7fffc92518e0, 8, 3;
L_0x7fffc923b680 .part L_0x7fffc92518e0, 0, 3;
L_0x7fffc923c6a0 .part L_0x7fffc92518e0, 0, 8;
L_0x7fffc924d050 .part L_0x7fffc92518e0, 16, 8;
S_0x7fffc91ccad0 .scope module, "badder" "branchAdder" 5 364, 5 286 0, S_0x7fffc91eae80;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "currPC";
    .port_info 1 /INPUT 32 "offset";
    .port_info 2 /OUTPUT 32 "finalPC";
v0x7fffc9226300_0 .net "currPC", 31 0, L_0x7fffc924c750;  alias, 1 drivers
v0x7fffc9226400_0 .net "finalPC", 31 0, L_0x7fffc924c880;  alias, 1 drivers
v0x7fffc92264e0_0 .net "offset", 31 0, L_0x7fffc924cf60;  alias, 1 drivers
L_0x7fffc924c880 .arith/sum 32, L_0x7fffc924c750, L_0x7fffc924cf60;
S_0x7fffc90fd330 .scope module, "control" "ControlUnit" 5 356, 5 4 0, S_0x7fffc91eae80;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "opcode";
    .port_info 1 /OUTPUT 1 "signSelect";
    .port_info 2 /OUTPUT 1 "sourceSelect";
    .port_info 3 /OUTPUT 1 "jumpSelect";
    .port_info 4 /OUTPUT 1 "eqSelect";
    .port_info 5 /OUTPUT 1 "neqSelect";
    .port_info 6 /OUTPUT 1 "writeSelect";
    .port_info 7 /OUTPUT 1 "readSelect";
    .port_info 8 /OUTPUT 1 "writeSourceSelect";
    .port_info 9 /OUTPUT 3 "ALUOP";
    .port_info 10 /OUTPUT 1 "writeEn";
v0x7fffc92266c0_0 .var "ALUOP", 2 0;
v0x7fffc92267c0_0 .var "eqSelect", 0 0;
v0x7fffc9226880_0 .var "jumpSelect", 0 0;
v0x7fffc9226950_0 .var "neqSelect", 0 0;
v0x7fffc9226a10_0 .net "opcode", 7 0, L_0x7fffc923ae10;  1 drivers
v0x7fffc9226b40_0 .var "readSelect", 0 0;
v0x7fffc9226c00_0 .var "signSelect", 0 0;
v0x7fffc9226cc0_0 .var "sourceSelect", 0 0;
v0x7fffc9226d80_0 .var "writeEn", 0 0;
v0x7fffc9226e40_0 .var "writeSelect", 0 0;
v0x7fffc9226f00_0 .var "writeSourceSelect", 0 0;
E_0x7fffc91c4770 .event edge, v0x7fffc9226a10_0;
S_0x7fffc91c73a0 .scope module, "dcache" "data_cache" 5 368, 6 113 0, S_0x7fffc91eae80;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 8 "address";
    .port_info 5 /INPUT 8 "writedata";
    .port_info 6 /OUTPUT 8 "readdata";
    .port_info 7 /OUTPUT 1 "busywait";
    .port_info 8 /OUTPUT 1 "mem_Read";
    .port_info 9 /OUTPUT 1 "mem_Write";
    .port_info 10 /OUTPUT 6 "mem_Address";
    .port_info 11 /OUTPUT 32 "mem_Writedata";
    .port_info 12 /INPUT 32 "mem_Readdata";
    .port_info 13 /INPUT 1 "mem_BusyWait";
L_0x7fffc923c4f0 .functor BUFZ 3, L_0x7fffc924d130, C4<000>, C4<000>, C4<000>;
L_0x7fffc924e120 .functor AND 1, L_0x7fffc924df40, L_0x7fffc924dc30, C4<1>, C4<1>;
L_0x7fffc924e490 .functor BUFZ 1, L_0x7fffc924e230, C4<0>, C4<0>, C4<0>;
L_0x7fffc924e860 .functor BUFZ 32, L_0x7fffc924e5a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fffc924f410/d .functor BUFZ 8, L_0x7fffc924ed20, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffc924f410 .delay 8 (10,10,10) L_0x7fffc924f410/d;
L_0x7fffc924f520 .functor OR 1, v0x7fffc922a760_0, v0x7fffc9227c70_0, C4<0>, C4<0>;
v0x7fffc922a760_0 .var "Busywait", 0 0;
v0x7fffc922a840_0 .var "Index", 2 0;
v0x7fffc922a900_0 .var "Offset", 1 0;
v0x7fffc922aa00_0 .var "READACCESS", 0 0;
v0x7fffc922aaa0_0 .var "Tag", 2 0;
v0x7fffc922ab90_0 .var "Tag1", 2 0;
v0x7fffc922ac50_0 .var "WRITEACCESS", 0 0;
v0x7fffc922acf0_0 .net *"_ivl_0", 2 0, L_0x7fffc924d130;  1 drivers
v0x7fffc922add0_0 .net *"_ivl_10", 4 0, L_0x7fffc924dfe0;  1 drivers
L_0x7f59282b01c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc922af40_0 .net *"_ivl_13", 1 0, L_0x7f59282b01c8;  1 drivers
v0x7fffc922b020_0 .net *"_ivl_16", 0 0, L_0x7fffc924e230;  1 drivers
v0x7fffc922b100_0 .net *"_ivl_18", 4 0, L_0x7fffc924e2d0;  1 drivers
v0x7fffc922b1e0_0 .net *"_ivl_2", 4 0, L_0x7fffc924d1d0;  1 drivers
L_0x7f59282b0210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc922b2c0_0 .net *"_ivl_21", 1 0, L_0x7f59282b0210;  1 drivers
v0x7fffc922b3a0_0 .net *"_ivl_24", 31 0, L_0x7fffc924e5a0;  1 drivers
v0x7fffc922b480_0 .net *"_ivl_26", 4 0, L_0x7fffc924e640;  1 drivers
L_0x7f59282b0258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc922b560_0 .net *"_ivl_29", 1 0, L_0x7f59282b0258;  1 drivers
v0x7fffc922b750_0 .net *"_ivl_43", 0 0, L_0x7fffc924f520;  1 drivers
L_0x7f59282b02a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fffc922b810_0 .net/2s *"_ivl_44", 1 0, L_0x7f59282b02a0;  1 drivers
L_0x7f59282b02e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc922b8f0_0 .net/2s *"_ivl_46", 1 0, L_0x7f59282b02e8;  1 drivers
v0x7fffc922b9d0_0 .net *"_ivl_48", 1 0, L_0x7fffc924f620;  1 drivers
L_0x7f59282b0180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc922bab0_0 .net *"_ivl_5", 1 0, L_0x7f59282b0180;  1 drivers
v0x7fffc922bb90_0 .net *"_ivl_8", 0 0, L_0x7fffc924df40;  1 drivers
v0x7fffc922bc70_0 .net "address", 7 0, v0x7fffc9234f00_0;  alias, 1 drivers
v0x7fffc922bd30_0 .net "busywait", 0 0, L_0x7fffc924f7b0;  alias, 1 drivers
v0x7fffc922bdd0 .array "cache", 0 7, 31 0;
v0x7fffc922be90 .array "cacheDirty", 7 0, 0 0;
v0x7fffc922bf30 .array "cacheTag", 7 0, 2 0;
v0x7fffc922bff0 .array "cacheValid", 7 0, 0 0;
v0x7fffc922c090_0 .net "clock", 0 0, v0x7fffc923a610_0;  alias, 1 drivers
v0x7fffc922c130_0 .net "comparatorOut", 0 0, L_0x7fffc924dc30;  1 drivers
v0x7fffc922c200_0 .net "comparatorTagIN", 2 0, L_0x7fffc923c4f0;  1 drivers
v0x7fffc922c2d0_0 .net "controllerBusywait", 0 0, v0x7fffc9227c70_0;  1 drivers
v0x7fffc922c5b0_0 .net "data", 31 0, L_0x7fffc924e860;  1 drivers
v0x7fffc922c650_0 .net "dataExtractMuxOut", 7 0, L_0x7fffc924ed20;  1 drivers
v0x7fffc922c740_0 .net "dirty", 0 0, L_0x7fffc924e490;  1 drivers
v0x7fffc922c810_0 .net "hit", 0 0, L_0x7fffc924e120;  1 drivers
v0x7fffc922c8e0_0 .var/i "i", 31 0;
v0x7fffc922c980_0 .net "mem_Address", 5 0, v0x7fffc92280b0_0;  alias, 1 drivers
v0x7fffc922ca50_0 .net "mem_BusyWait", 0 0, v0x7fffc922df90_0;  alias, 1 drivers
v0x7fffc922cb20_0 .net "mem_Read", 0 0, v0x7fffc9228190_0;  alias, 1 drivers
v0x7fffc922cbf0_0 .net "mem_Readdata", 31 0, v0x7fffc922e4b0_0;  alias, 1 drivers
v0x7fffc922cc90_0 .net "mem_Write", 0 0, v0x7fffc9228250_0;  alias, 1 drivers
v0x7fffc922cd60_0 .net "mem_Writedata", 31 0, v0x7fffc9228310_0;  alias, 1 drivers
v0x7fffc922ce30_0 .net "read", 0 0, v0x7fffc9226b40_0;  alias, 1 drivers
v0x7fffc922ced0_0 .net "readdata", 7 0, L_0x7fffc924f410;  alias, 1 drivers
v0x7fffc922cf70_0 .net "reset", 0 0, v0x7fffc923a880_0;  alias, 1 drivers
v0x7fffc922d060_0 .net "write", 0 0, v0x7fffc9226e40_0;  alias, 1 drivers
v0x7fffc922d150_0 .net "writedata", 7 0, L_0x7fffc91fb580;  alias, 1 drivers
v0x7fffc922d230_0 .var "writedata1", 31 0;
E_0x7fffc91e33c0 .event posedge, v0x7fffc9224a60_0;
E_0x7fffc91c82b0 .event edge, v0x7fffc9227f30_0;
E_0x7fffc91defa0 .event edge, v0x7fffc9227ff0_0;
E_0x7fffc90f7c00 .event edge, v0x7fffc9226e40_0, v0x7fffc9226b40_0;
E_0x7fffc9227410 .event edge, v0x7fffc9227b90_0;
L_0x7fffc924d130 .array/port v0x7fffc922bf30, L_0x7fffc924d1d0;
L_0x7fffc924d1d0 .concat [ 3 2 0 0], v0x7fffc922a840_0, L_0x7f59282b0180;
L_0x7fffc924df40 .array/port v0x7fffc922bff0, L_0x7fffc924dfe0;
L_0x7fffc924dfe0 .concat [ 3 2 0 0], v0x7fffc922a840_0, L_0x7f59282b01c8;
L_0x7fffc924e230 .array/port v0x7fffc922be90, L_0x7fffc924e2d0;
L_0x7fffc924e2d0 .concat [ 3 2 0 0], v0x7fffc922a840_0, L_0x7f59282b0210;
L_0x7fffc924e5a0 .array/port v0x7fffc922bdd0, L_0x7fffc924e640;
L_0x7fffc924e640 .concat [ 3 2 0 0], v0x7fffc922a840_0, L_0x7f59282b0258;
L_0x7fffc924ef40 .part L_0x7fffc924e860, 0, 8;
L_0x7fffc924f080 .part L_0x7fffc924e860, 8, 8;
L_0x7fffc924f1d0 .part L_0x7fffc924e860, 16, 8;
L_0x7fffc924f300 .part L_0x7fffc924e860, 24, 8;
L_0x7fffc924f620 .functor MUXZ 2, L_0x7f59282b02e8, L_0x7f59282b02a0, L_0x7fffc924f520, C4<>;
L_0x7fffc924f7b0 .part L_0x7fffc924f620, 0, 1;
S_0x7fffc91c6430 .scope module, "cachectrl" "cache_controller" 6 225, 6 3 0, S_0x7fffc91c73a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 8 "address";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /OUTPUT 1 "busywait";
    .port_info 7 /INPUT 1 "mem_Busywait";
    .port_info 8 /INPUT 3 "Tag";
    .port_info 9 /INPUT 3 "Tag1";
    .port_info 10 /INPUT 3 "Index";
    .port_info 11 /INPUT 1 "hit";
    .port_info 12 /INPUT 1 "dirty";
    .port_info 13 /OUTPUT 1 "mem_read";
    .port_info 14 /OUTPUT 1 "mem_write";
    .port_info 15 /OUTPUT 32 "mem_writedata";
    .port_info 16 /OUTPUT 6 "mem_address";
P_0x7fffc91cbfe0 .param/l "IDLE" 0 6 28, C4<000>;
P_0x7fffc91cc020 .param/l "MEM_READ" 0 6 28, C4<001>;
P_0x7fffc91cc060 .param/l "MEM_WRITE" 0 6 28, C4<010>;
v0x7fffc92278c0_0 .net "Index", 2 0, v0x7fffc922a840_0;  1 drivers
v0x7fffc92279c0_0 .net "Tag", 2 0, v0x7fffc922aaa0_0;  1 drivers
v0x7fffc9227aa0_0 .net "Tag1", 2 0, v0x7fffc922ab90_0;  1 drivers
v0x7fffc9227b90_0 .net "address", 7 0, v0x7fffc9234f00_0;  alias, 1 drivers
v0x7fffc9227c70_0 .var "busywait", 0 0;
v0x7fffc9227d80_0 .net "clock", 0 0, v0x7fffc923a610_0;  alias, 1 drivers
v0x7fffc9227e70_0 .net "dirty", 0 0, L_0x7fffc924e490;  alias, 1 drivers
v0x7fffc9227f30_0 .net "hit", 0 0, L_0x7fffc924e120;  alias, 1 drivers
v0x7fffc9227ff0_0 .net "mem_Busywait", 0 0, v0x7fffc922df90_0;  alias, 1 drivers
v0x7fffc92280b0_0 .var "mem_address", 5 0;
v0x7fffc9228190_0 .var "mem_read", 0 0;
v0x7fffc9228250_0 .var "mem_write", 0 0;
v0x7fffc9228310_0 .var "mem_writedata", 31 0;
v0x7fffc92283f0_0 .var "next_state", 2 0;
v0x7fffc92284d0_0 .net "read", 0 0, v0x7fffc9226b40_0;  alias, 1 drivers
v0x7fffc9228570_0 .net "reset", 0 0, v0x7fffc923a880_0;  alias, 1 drivers
v0x7fffc9228610_0 .var "state", 2 0;
v0x7fffc92287c0_0 .net "write", 0 0, v0x7fffc9226e40_0;  alias, 1 drivers
v0x7fffc9228890_0 .net "writedata", 31 0, v0x7fffc922d230_0;  1 drivers
E_0x7fffc92277d0/0 .event edge, v0x7fffc9228610_0, v0x7fffc92279c0_0, v0x7fffc92278c0_0, v0x7fffc9227aa0_0;
E_0x7fffc92277d0/1 .event edge, v0x7fffc9228890_0;
E_0x7fffc92277d0 .event/or E_0x7fffc92277d0/0, E_0x7fffc92277d0/1;
E_0x7fffc9227840/0 .event edge, v0x7fffc9228610_0, v0x7fffc9226b40_0, v0x7fffc9226e40_0, v0x7fffc9227e70_0;
E_0x7fffc9227840/1 .event edge, v0x7fffc9227f30_0, v0x7fffc9227ff0_0;
E_0x7fffc9227840 .event/or E_0x7fffc9227840/0, E_0x7fffc9227840/1;
S_0x7fffc9228b70 .scope module, "comparator" "comparator" 6 156, 6 96 0, S_0x7fffc91c73a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 3 "IN1";
    .port_info 1 /INPUT 3 "IN2";
    .port_info 2 /OUTPUT 1 "OUT";
L_0x7fffc924d540 .functor XNOR 1, L_0x7fffc924d400, L_0x7fffc924d4a0, C4<0>, C4<0>;
L_0x7fffc924d820 .functor XNOR 1, L_0x7fffc924d650, L_0x7fffc924d6f0, C4<0>, C4<0>;
L_0x7fffc924d890 .functor AND 1, L_0x7fffc924d540, L_0x7fffc924d820, C4<1>, C4<1>;
L_0x7fffc924db20 .functor XNOR 1, L_0x7fffc924d9a0, L_0x7fffc924da40, C4<0>, C4<0>;
L_0x7fffc924dc30/d .functor AND 1, L_0x7fffc924d890, L_0x7fffc924db20, C4<1>, C4<1>;
L_0x7fffc924dc30 .delay 1 (9,9,9) L_0x7fffc924dc30/d;
v0x7fffc9228d70_0 .net "IN1", 0 2, v0x7fffc922aaa0_0;  alias, 1 drivers
v0x7fffc9228e80_0 .net "IN2", 0 2, L_0x7fffc923c4f0;  alias, 1 drivers
v0x7fffc9228f40_0 .net "OUT", 0 0, L_0x7fffc924dc30;  alias, 1 drivers
v0x7fffc9229010_0 .net *"_ivl_1", 0 0, L_0x7fffc924d400;  1 drivers
v0x7fffc92290f0_0 .net *"_ivl_10", 0 0, L_0x7fffc924d820;  1 drivers
v0x7fffc9229220_0 .net *"_ivl_13", 0 0, L_0x7fffc924d890;  1 drivers
v0x7fffc92292e0_0 .net *"_ivl_15", 0 0, L_0x7fffc924d9a0;  1 drivers
v0x7fffc92293c0_0 .net *"_ivl_17", 0 0, L_0x7fffc924da40;  1 drivers
v0x7fffc92294a0_0 .net *"_ivl_18", 0 0, L_0x7fffc924db20;  1 drivers
v0x7fffc9229580_0 .net *"_ivl_3", 0 0, L_0x7fffc924d4a0;  1 drivers
v0x7fffc9229660_0 .net *"_ivl_4", 0 0, L_0x7fffc924d540;  1 drivers
v0x7fffc9229740_0 .net *"_ivl_7", 0 0, L_0x7fffc924d650;  1 drivers
v0x7fffc9229820_0 .net *"_ivl_9", 0 0, L_0x7fffc924d6f0;  1 drivers
L_0x7fffc924d400 .part v0x7fffc922aaa0_0, 2, 1;
L_0x7fffc924d4a0 .part L_0x7fffc923c4f0, 2, 1;
L_0x7fffc924d650 .part v0x7fffc922aaa0_0, 1, 1;
L_0x7fffc924d6f0 .part L_0x7fffc923c4f0, 1, 1;
L_0x7fffc924d9a0 .part v0x7fffc922aaa0_0, 0, 1;
L_0x7fffc924da40 .part L_0x7fffc923c4f0, 0, 1;
S_0x7fffc9229980 .scope module, "dataExtractMux" "mux4to1" 6 165, 6 104 0, S_0x7fffc91c73a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 8 "IN3";
    .port_info 3 /INPUT 8 "IN4";
    .port_info 4 /OUTPUT 8 "OUT";
    .port_info 5 /INPUT 2 "SELECT";
v0x7fffc9229bf0_0 .net "IN1", 7 0, L_0x7fffc924ef40;  1 drivers
v0x7fffc9229cb0_0 .net "IN2", 7 0, L_0x7fffc924f080;  1 drivers
v0x7fffc9229d90_0 .net "IN3", 7 0, L_0x7fffc924f1d0;  1 drivers
v0x7fffc9229e80_0 .net "IN4", 7 0, L_0x7fffc924f300;  1 drivers
v0x7fffc9229f60_0 .net "OUT", 7 0, L_0x7fffc924ed20;  alias, 1 drivers
v0x7fffc922a090_0 .net "SELECT", 1 0, v0x7fffc922a900_0;  1 drivers
v0x7fffc922a170_0 .net *"_ivl_1", 0 0, L_0x7fffc924e8d0;  1 drivers
v0x7fffc922a250_0 .net *"_ivl_3", 0 0, L_0x7fffc924e9c0;  1 drivers
v0x7fffc922a330_0 .net *"_ivl_4", 7 0, L_0x7fffc924ea60;  1 drivers
v0x7fffc922a4a0_0 .net *"_ivl_7", 0 0, L_0x7fffc924eb50;  1 drivers
v0x7fffc922a580_0 .net *"_ivl_8", 7 0, L_0x7fffc924ec80;  1 drivers
L_0x7fffc924e8d0 .part v0x7fffc922a900_0, 1, 1;
L_0x7fffc924e9c0 .part v0x7fffc922a900_0, 0, 1;
L_0x7fffc924ea60 .functor MUXZ 8, L_0x7fffc924f1d0, L_0x7fffc924f300, L_0x7fffc924e9c0, C4<>;
L_0x7fffc924eb50 .part v0x7fffc922a900_0, 0, 1;
L_0x7fffc924ec80 .functor MUXZ 8, L_0x7fffc924ef40, L_0x7fffc924f080, L_0x7fffc924eb50, C4<>;
L_0x7fffc924ed20 .functor MUXZ 8, L_0x7fffc924ec80, L_0x7fffc924ea60, L_0x7fffc924e8d0, C4<>;
S_0x7fffc922d510 .scope module, "dmem" "data_memory" 5 367, 7 3 0, S_0x7fffc91eae80;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 6 "address";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /OUTPUT 32 "readdata";
    .port_info 7 /OUTPUT 1 "busywait";
v0x7fffc922d780_0 .var *"_ivl_10", 7 0; Local signal
v0x7fffc922d880_0 .var *"_ivl_3", 7 0; Local signal
v0x7fffc922d960_0 .var *"_ivl_4", 7 0; Local signal
v0x7fffc922da20_0 .var *"_ivl_5", 7 0; Local signal
v0x7fffc922db00_0 .var *"_ivl_6", 7 0; Local signal
v0x7fffc922dc30_0 .var *"_ivl_7", 7 0; Local signal
v0x7fffc922dd10_0 .var *"_ivl_8", 7 0; Local signal
v0x7fffc922ddf0_0 .var *"_ivl_9", 7 0; Local signal
v0x7fffc922ded0_0 .net "address", 5 0, v0x7fffc92280b0_0;  alias, 1 drivers
v0x7fffc922df90_0 .var "busywait", 0 0;
v0x7fffc922e080_0 .net "clock", 0 0, v0x7fffc923a610_0;  alias, 1 drivers
v0x7fffc922e1b0_0 .var/i "i", 31 0;
v0x7fffc922e290 .array "memory_array", 0 255, 7 0;
v0x7fffc922e350_0 .net "read", 0 0, v0x7fffc9228190_0;  alias, 1 drivers
v0x7fffc922e3f0_0 .var "readaccess", 0 0;
v0x7fffc922e4b0_0 .var "readdata", 31 0;
v0x7fffc922e570_0 .net "reset", 0 0, v0x7fffc923a880_0;  alias, 1 drivers
v0x7fffc922e610_0 .net "write", 0 0, v0x7fffc9228250_0;  alias, 1 drivers
v0x7fffc922e700_0 .var "writeaccess", 0 0;
v0x7fffc922e7a0_0 .net "writedata", 31 0, v0x7fffc9228310_0;  alias, 1 drivers
E_0x7fffc9229b10 .event edge, v0x7fffc9228250_0, v0x7fffc9228190_0;
S_0x7fffc922ea00 .scope module, "jump" "muxPC" 5 366, 5 261 0, S_0x7fffc91eae80;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "input1";
    .port_info 1 /INPUT 32 "input2";
    .port_info 2 /OUTPUT 32 "result";
    .port_info 3 /INPUT 1 "jumpSelect";
    .port_info 4 /INPUT 1 "Zero";
    .port_info 5 /INPUT 1 "eqSelect";
    .port_info 6 /INPUT 1 "neqselect";
v0x7fffc922ed70_0 .net "Zero", 0 0, v0x7fffc9235090_0;  alias, 1 drivers
v0x7fffc922ee50_0 .net "eqSelect", 0 0, v0x7fffc92267c0_0;  alias, 1 drivers
v0x7fffc922ef10_0 .net "input1", 31 0, L_0x7fffc924c750;  alias, 1 drivers
v0x7fffc922efb0_0 .net "input2", 31 0, L_0x7fffc924c880;  alias, 1 drivers
v0x7fffc922f050_0 .net "jumpSelect", 0 0, v0x7fffc9226880_0;  alias, 1 drivers
v0x7fffc922f140_0 .net "neqselect", 0 0, v0x7fffc9226950_0;  alias, 1 drivers
v0x7fffc922f1e0_0 .var "result", 31 0;
E_0x7fffc922ecd0/0 .event edge, v0x7fffc9226880_0, v0x7fffc922ed70_0, v0x7fffc92267c0_0, v0x7fffc9226950_0;
E_0x7fffc922ecd0/1 .event edge, v0x7fffc9226400_0, v0x7fffc9226300_0;
E_0x7fffc922ecd0 .event/or E_0x7fffc922ecd0/0, E_0x7fffc922ecd0/1;
S_0x7fffc922f340 .scope module, "muxNeg" "mux" 5 362, 5 240 0, S_0x7fffc91eae80;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /OUTPUT 8 "result";
    .port_info 3 /INPUT 1 "select";
v0x7fffc922f560_0 .net "input1", 7 0, L_0x7fffc91f7160;  alias, 1 drivers
v0x7fffc922f660_0 .net "input2", 7 0, L_0x7fffc923c450;  alias, 1 drivers
v0x7fffc922f740_0 .var "result", 7 0;
v0x7fffc922f800_0 .net "select", 0 0, v0x7fffc9226c00_0;  alias, 1 drivers
E_0x7fffc922ebe0 .event edge, v0x7fffc9226c00_0, v0x7fffc922f660_0, v0x7fffc922f560_0;
S_0x7fffc922f960 .scope module, "muxSrc" "mux" 5 361, 5 240 0, S_0x7fffc91eae80;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /OUTPUT 8 "result";
    .port_info 3 /INPUT 1 "select";
v0x7fffc922fbc0_0 .net "input1", 7 0, v0x7fffc922f740_0;  alias, 1 drivers
v0x7fffc922fcd0_0 .net "input2", 7 0, L_0x7fffc923c6a0;  1 drivers
v0x7fffc922fd90_0 .var "result", 7 0;
v0x7fffc922fe80_0 .net "select", 0 0, v0x7fffc9226cc0_0;  alias, 1 drivers
E_0x7fffc922fb40 .event edge, v0x7fffc9226cc0_0, v0x7fffc922fcd0_0, v0x7fffc922f740_0;
S_0x7fffc922ffe0 .scope module, "myalu" "ALU" 5 358, 8 297 0, S_0x7fffc91eae80;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
    .port_info 4 /OUTPUT 1 "ZERO";
v0x7fffc9234d80_0 .net "DATA1", 7 0, L_0x7fffc91fb580;  alias, 1 drivers
v0x7fffc9234e40_0 .net "DATA2", 7 0, v0x7fffc922fd90_0;  alias, 1 drivers
v0x7fffc9234f00_0 .var "RESULT", 7 0;
v0x7fffc9234fd0_0 .net "SELECT", 2 0, v0x7fffc92266c0_0;  alias, 1 drivers
v0x7fffc9235090_0 .var "ZERO", 0 0;
v0x7fffc9235180_0 .net "wire1", 7 0, v0x7fffc9231220_0;  1 drivers
v0x7fffc9235250_0 .net "wire2", 7 0, v0x7fffc9230770_0;  1 drivers
v0x7fffc9235320_0 .net "wire3", 7 0, v0x7fffc9230d30_0;  1 drivers
v0x7fffc92353f0_0 .net "wire4", 7 0, v0x7fffc92317f0_0;  1 drivers
v0x7fffc9235550_0 .net "wire5", 7 0, v0x7fffc92349d0_0;  1 drivers
E_0x7fffc92301c0 .event edge, v0x7fffc9230770_0;
E_0x7fffc9230240 .event edge, v0x7fffc92266c0_0;
S_0x7fffc92302a0 .scope module, "add1" "ADD" 8 313, 8 61 0, S_0x7fffc922ffe0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v0x7fffc9230590_0 .net "DATA1", 7 0, L_0x7fffc91fb580;  alias, 1 drivers
v0x7fffc92306a0_0 .net "DATA2", 7 0, v0x7fffc922fd90_0;  alias, 1 drivers
v0x7fffc9230770_0 .var "RESULT", 7 0;
E_0x7fffc9230510 .event edge, v0x7fffc922fd90_0, v0x7fffc922d150_0;
S_0x7fffc92308c0 .scope module, "and1" "AND" 8 314, 8 23 0, S_0x7fffc922ffe0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v0x7fffc9230af0_0 .net "DATA1", 7 0, L_0x7fffc91fb580;  alias, 1 drivers
v0x7fffc9230c20_0 .net "DATA2", 7 0, v0x7fffc922fd90_0;  alias, 1 drivers
v0x7fffc9230d30_0 .var "RESULT", 7 0;
S_0x7fffc9230e70 .scope module, "forward1" "FORWARD" 8 312, 8 4 0, S_0x7fffc922ffe0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v0x7fffc92310a0_0 .net "DATA1", 7 0, L_0x7fffc91fb580;  alias, 1 drivers
v0x7fffc9231160_0 .net "DATA2", 7 0, v0x7fffc922fd90_0;  alias, 1 drivers
v0x7fffc9231220_0 .var "RESULT", 7 0;
S_0x7fffc9231390 .scope module, "or1" "OR" 8 315, 8 42 0, S_0x7fffc922ffe0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v0x7fffc92315c0_0 .net "DATA1", 7 0, L_0x7fffc91fb580;  alias, 1 drivers
v0x7fffc92316a0_0 .net "DATA2", 7 0, v0x7fffc922fd90_0;  alias, 1 drivers
v0x7fffc92317f0_0 .var "RESULT", 7 0;
S_0x7fffc9231960 .scope module, "shift" "Shifter" 8 316, 8 265 0, S_0x7fffc922ffe0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 8 "out";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /INPUT 8 "im";
v0x7fffc9234590_0 .net "im", 7 0, v0x7fffc922fd90_0;  alias, 1 drivers
v0x7fffc9234650_0 .net "in", 7 0, L_0x7fffc91fb580;  alias, 1 drivers
v0x7fffc9234710_0 .net "lrotate", 7 0, L_0x7fffc923bfa0;  1 drivers
v0x7fffc9234810_0 .net "lshift", 7 0, L_0x7fffc9216790;  1 drivers
v0x7fffc92348e0_0 .net "lshiftA", 7 0, L_0x7fffc923bba0;  1 drivers
v0x7fffc92349d0_0 .var "out", 7 0;
v0x7fffc9234a90_0 .net "rrotate", 7 0, L_0x7fffc923c1a0;  1 drivers
v0x7fffc9234b80_0 .net "rshift", 7 0, L_0x7fffc9126070;  1 drivers
v0x7fffc9234c50_0 .net "rshiftA", 7 0, L_0x7fffc923bda0;  1 drivers
E_0x7fffc9231b40 .event edge, v0x7fffc922fd90_0;
L_0x7fffc923b860 .part v0x7fffc922fd90_0, 0, 3;
L_0x7fffc923bb00 .part v0x7fffc922fd90_0, 0, 3;
L_0x7fffc923bd00 .part v0x7fffc922fd90_0, 0, 3;
L_0x7fffc923bf00 .part v0x7fffc922fd90_0, 0, 3;
L_0x7fffc923c100 .part v0x7fffc922fd90_0, 0, 3;
L_0x7fffc923c300 .part v0x7fffc922fd90_0, 0, 3;
S_0x7fffc9231bc0 .scope module, "lr" "LeftRotate" 8 280, 8 203 0, S_0x7fffc9231960;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
    .port_info 2 /INPUT 3 "shift";
L_0x7fffc923bfa0/d .functor BUFZ 8, v0x7fffc9232070_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffc923bfa0 .delay 8 (30,30,30) L_0x7fffc923bfa0/d;
v0x7fffc9231eb0_0 .net "in", 7 0, L_0x7fffc91fb580;  alias, 1 drivers
v0x7fffc9231f90_0 .net "out", 7 0, L_0x7fffc923bfa0;  alias, 1 drivers
v0x7fffc9232070_0 .var "result", 7 0;
v0x7fffc9232130_0 .net "shift", 2 0, L_0x7fffc923c100;  1 drivers
E_0x7fffc9231e30 .event edge, v0x7fffc9232130_0, v0x7fffc922d150_0;
S_0x7fffc9232290 .scope module, "ls" "LeftShift" 8 276, 8 79 0, S_0x7fffc9231960;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
    .port_info 2 /INPUT 3 "shift";
L_0x7fffc9216790/d .functor BUFZ 8, v0x7fffc9232700_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffc9216790 .delay 8 (30,30,30) L_0x7fffc9216790/d;
v0x7fffc9232540_0 .net "in", 7 0, L_0x7fffc91fb580;  alias, 1 drivers
v0x7fffc9232620_0 .net "out", 7 0, L_0x7fffc9216790;  alias, 1 drivers
v0x7fffc9232700_0 .var "result", 7 0;
v0x7fffc92327f0_0 .net "shift", 2 0, L_0x7fffc923b860;  1 drivers
E_0x7fffc92324c0 .event edge, v0x7fffc92327f0_0, v0x7fffc922d150_0;
S_0x7fffc9232950 .scope module, "lsa" "LeftShiftArith" 8 278, 8 141 0, S_0x7fffc9231960;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
    .port_info 2 /INPUT 3 "shift";
L_0x7fffc923bba0/d .functor BUFZ 8, v0x7fffc9232dd0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffc923bba0 .delay 8 (30,30,30) L_0x7fffc923bba0/d;
v0x7fffc9232c10_0 .net "in", 7 0, L_0x7fffc91fb580;  alias, 1 drivers
v0x7fffc9232cf0_0 .net "out", 7 0, L_0x7fffc923bba0;  alias, 1 drivers
v0x7fffc9232dd0_0 .var "result", 7 0;
v0x7fffc9232ec0_0 .net "shift", 2 0, L_0x7fffc923bd00;  1 drivers
E_0x7fffc9232bb0 .event edge, v0x7fffc9232ec0_0, v0x7fffc922d150_0;
S_0x7fffc9233020 .scope module, "rr" "RightRotate" 8 281, 8 234 0, S_0x7fffc9231960;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
    .port_info 2 /INPUT 3 "shift";
L_0x7fffc923c1a0/d .functor BUFZ 8, v0x7fffc92335a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffc923c1a0 .delay 8 (30,30,30) L_0x7fffc923c1a0/d;
v0x7fffc92332d0_0 .net "in", 7 0, L_0x7fffc91fb580;  alias, 1 drivers
v0x7fffc92334c0_0 .net "out", 7 0, L_0x7fffc923c1a0;  alias, 1 drivers
v0x7fffc92335a0_0 .var "result", 7 0;
v0x7fffc9233690_0 .net "shift", 2 0, L_0x7fffc923c300;  1 drivers
E_0x7fffc9233250 .event edge, v0x7fffc9233690_0, v0x7fffc922d150_0;
S_0x7fffc92337f0 .scope module, "rs" "RightShift" 8 277, 8 110 0, S_0x7fffc9231960;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
    .port_info 2 /INPUT 3 "shift";
L_0x7fffc9126070/d .functor BUFZ 8, v0x7fffc9233cb0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffc9126070 .delay 8 (30,30,30) L_0x7fffc9126070/d;
v0x7fffc9233af0_0 .net "in", 7 0, L_0x7fffc91fb580;  alias, 1 drivers
v0x7fffc9233bd0_0 .net "out", 7 0, L_0x7fffc9126070;  alias, 1 drivers
v0x7fffc9233cb0_0 .var "result", 7 0;
v0x7fffc9233d70_0 .net "shift", 2 0, L_0x7fffc923bb00;  1 drivers
E_0x7fffc9233a70 .event edge, v0x7fffc9233d70_0, v0x7fffc922d150_0;
S_0x7fffc9233ed0 .scope module, "rsa" "RightShiftArith" 8 279, 8 172 0, S_0x7fffc9231960;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
    .port_info 2 /INPUT 3 "shift";
L_0x7fffc923bda0/d .functor BUFZ 8, v0x7fffc9234340_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffc923bda0 .delay 8 (30,30,30) L_0x7fffc923bda0/d;
v0x7fffc9234180_0 .net "in", 7 0, L_0x7fffc91fb580;  alias, 1 drivers
v0x7fffc9234260_0 .net "out", 7 0, L_0x7fffc923bda0;  alias, 1 drivers
v0x7fffc9234340_0 .var "result", 7 0;
v0x7fffc9234430_0 .net "shift", 2 0, L_0x7fffc923bf00;  1 drivers
E_0x7fffc9234100 .event edge, v0x7fffc9234430_0, v0x7fffc922d150_0;
S_0x7fffc92356b0 .scope module, "neg" "Negator" 5 359, 5 228 0, S_0x7fffc91eae80;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "Input";
    .port_info 1 /OUTPUT 8 "Output";
L_0x7fffc923c3e0 .functor NOT 8, L_0x7fffc91f7160, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fffc9235930_0 .net "Input", 7 0, L_0x7fffc91f7160;  alias, 1 drivers
v0x7fffc9235a10_0 .net "Output", 7 0, L_0x7fffc923c450;  alias, 1 drivers
v0x7fffc9235ae0_0 .net *"_ivl_0", 7 0, L_0x7fffc923c3e0;  1 drivers
L_0x7f59282b00a8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x7fffc9235bb0_0 .net/2u *"_ivl_2", 7 0, L_0x7f59282b00a8;  1 drivers
L_0x7fffc923c450 .delay 8 (10,10,10) L_0x7fffc923c450/d;
L_0x7fffc923c450/d .arith/sum 8, L_0x7fffc923c3e0, L_0x7f59282b00a8;
S_0x7fffc9235cf0 .scope module, "pcadd" "pcAdder" 5 363, 5 216 0, S_0x7fffc91eae80;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "PCplus4";
v0x7fffc9235ec0_0 .net "PC", 31 0, v0x7fffc9238850_0;  alias, 1 drivers
v0x7fffc9235fd0_0 .net "PCplus4", 31 0, L_0x7fffc924c750;  alias, 1 drivers
L_0x7f59282b00f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffc92360c0_0 .net/2u *"_ivl_0", 31 0, L_0x7f59282b00f0;  1 drivers
L_0x7fffc924c750 .arith/sum 32, v0x7fffc9238850_0, L_0x7f59282b00f0;
S_0x7fffc92361e0 .scope module, "reginSrc" "mux" 5 360, 5 240 0, S_0x7fffc91eae80;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /OUTPUT 8 "result";
    .port_info 3 /INPUT 1 "select";
v0x7fffc9236450_0 .net "input1", 7 0, v0x7fffc9234f00_0;  alias, 1 drivers
v0x7fffc9236530_0 .net "input2", 7 0, L_0x7fffc924f410;  alias, 1 drivers
v0x7fffc9236620_0 .var "result", 7 0;
v0x7fffc92366f0_0 .net "select", 0 0, v0x7fffc9226f00_0;  alias, 1 drivers
E_0x7fffc92363f0 .event edge, v0x7fffc9226f00_0, v0x7fffc922ced0_0, v0x7fffc9227b90_0;
S_0x7fffc9236850 .scope module, "register" "reg_file" 5 357, 9 3 0, S_0x7fffc91eae80;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_0x7fffc91fb580/d .functor BUFZ 8, L_0x7fffc923aeb0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffc91fb580 .delay 8 (20,20,20) L_0x7fffc91fb580/d;
L_0x7fffc91f7160/d .functor BUFZ 8, L_0x7fffc923b1a0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffc91f7160 .delay 8 (20,20,20) L_0x7fffc91f7160/d;
v0x7fffc9236b60_0 .net "CLK", 0 0, v0x7fffc923a610_0;  alias, 1 drivers
v0x7fffc9236c20_0 .net "IN", 7 0, v0x7fffc9236620_0;  alias, 1 drivers
v0x7fffc9236ce0_0 .net "INADDRESS", 2 0, L_0x7fffc923b4b0;  1 drivers
v0x7fffc9236db0_0 .net "OUT1", 7 0, L_0x7fffc91fb580;  alias, 1 drivers
v0x7fffc9236e70_0 .net "OUT1ADDRESS", 2 0, L_0x7fffc923b5e0;  1 drivers
v0x7fffc9236fa0_0 .net "OUT2", 7 0, L_0x7fffc91f7160;  alias, 1 drivers
v0x7fffc92370b0_0 .net "OUT2ADDRESS", 2 0, L_0x7fffc923b680;  1 drivers
v0x7fffc9237190 .array "REGISTER", 0 7, 7 0;
v0x7fffc9237250_0 .net "RESET", 0 0, v0x7fffc923a880_0;  alias, 1 drivers
v0x7fffc9237410_0 .net "WRITE", 0 0, v0x7fffc9226d80_0;  alias, 1 drivers
v0x7fffc92374b0_0 .net *"_ivl_0", 7 0, L_0x7fffc923aeb0;  1 drivers
v0x7fffc9237570_0 .net *"_ivl_10", 4 0, L_0x7fffc923b240;  1 drivers
L_0x7f59282b0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc9237650_0 .net *"_ivl_13", 1 0, L_0x7f59282b0060;  1 drivers
v0x7fffc9237730_0 .net *"_ivl_2", 4 0, L_0x7fffc923af70;  1 drivers
L_0x7f59282b0018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc9237810_0 .net *"_ivl_5", 1 0, L_0x7f59282b0018;  1 drivers
v0x7fffc92378f0_0 .net *"_ivl_8", 7 0, L_0x7fffc923b1a0;  1 drivers
v0x7fffc92379d0_0 .var/i "i", 31 0;
L_0x7fffc923aeb0 .array/port v0x7fffc9237190, L_0x7fffc923af70;
L_0x7fffc923af70 .concat [ 3 2 0 0], L_0x7fffc923b5e0, L_0x7f59282b0018;
L_0x7fffc923b1a0 .array/port v0x7fffc9237190, L_0x7fffc923b240;
L_0x7fffc923b240 .concat [ 3 2 0 0], L_0x7fffc923b680, L_0x7f59282b0060;
S_0x7fffc9237ce0 .scope module, "signext" "SignExtender" 5 365, 5 300 0, S_0x7fffc91eae80;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "short";
    .port_info 1 /OUTPUT 32 "long";
v0x7fffc9237ed0_0 .net *"_ivl_1", 0 0, L_0x7fffc924c920;  1 drivers
L_0x7f59282b0138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc9237fd0_0 .net *"_ivl_10", 1 0, L_0x7f59282b0138;  1 drivers
v0x7fffc92380b0_0 .net *"_ivl_2", 23 0, L_0x7fffc924c9c0;  1 drivers
v0x7fffc9238170_0 .net *"_ivl_4", 31 0, L_0x7fffc924cd00;  1 drivers
v0x7fffc9238250_0 .net *"_ivl_8", 29 0, L_0x7fffc924cdf0;  1 drivers
v0x7fffc9238330_0 .net "long", 31 0, L_0x7fffc924cf60;  alias, 1 drivers
v0x7fffc92383f0_0 .net "short", 7 0, L_0x7fffc924d050;  1 drivers
L_0x7fffc924c920 .part L_0x7fffc924d050, 7, 1;
LS_0x7fffc924c9c0_0_0 .concat [ 1 1 1 1], L_0x7fffc924c920, L_0x7fffc924c920, L_0x7fffc924c920, L_0x7fffc924c920;
LS_0x7fffc924c9c0_0_4 .concat [ 1 1 1 1], L_0x7fffc924c920, L_0x7fffc924c920, L_0x7fffc924c920, L_0x7fffc924c920;
LS_0x7fffc924c9c0_0_8 .concat [ 1 1 1 1], L_0x7fffc924c920, L_0x7fffc924c920, L_0x7fffc924c920, L_0x7fffc924c920;
LS_0x7fffc924c9c0_0_12 .concat [ 1 1 1 1], L_0x7fffc924c920, L_0x7fffc924c920, L_0x7fffc924c920, L_0x7fffc924c920;
LS_0x7fffc924c9c0_0_16 .concat [ 1 1 1 1], L_0x7fffc924c920, L_0x7fffc924c920, L_0x7fffc924c920, L_0x7fffc924c920;
LS_0x7fffc924c9c0_0_20 .concat [ 1 1 1 1], L_0x7fffc924c920, L_0x7fffc924c920, L_0x7fffc924c920, L_0x7fffc924c920;
LS_0x7fffc924c9c0_1_0 .concat [ 4 4 4 4], LS_0x7fffc924c9c0_0_0, LS_0x7fffc924c9c0_0_4, LS_0x7fffc924c9c0_0_8, LS_0x7fffc924c9c0_0_12;
LS_0x7fffc924c9c0_1_4 .concat [ 4 4 0 0], LS_0x7fffc924c9c0_0_16, LS_0x7fffc924c9c0_0_20;
L_0x7fffc924c9c0 .concat [ 16 8 0 0], LS_0x7fffc924c9c0_1_0, LS_0x7fffc924c9c0_1_4;
L_0x7fffc924cd00 .concat [ 8 24 0 0], L_0x7fffc924d050, L_0x7fffc924c9c0;
L_0x7fffc924cdf0 .part L_0x7fffc924cd00, 0, 30;
L_0x7fffc924cf60 .concat [ 2 30 0 0], L_0x7f59282b0138, L_0x7fffc924cdf0;
    .scope S_0x7fffc90fd330;
T_0 ;
    %wait E_0x7fffc91c4770;
    %load/vec4 v0x7fffc9226a10_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_0.0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc92266c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9226cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9226d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc92267c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226f00_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffc9226a10_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_0.2, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc92266c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9226d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc92267c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226f00_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fffc9226a10_0;
    %cmpi/e 2, 0, 8;
    %jmp/0xz  T_0.4, 4;
    %delay 10, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffc92266c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9226d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc92267c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226f00_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x7fffc9226a10_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_0.6, 4;
    %delay 10, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffc92266c0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9226c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9226d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc92267c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226f00_0, 0, 1;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x7fffc9226a10_0;
    %cmpi/e 4, 0, 8;
    %jmp/0xz  T_0.8, 4;
    %delay 10, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffc92266c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9226d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc92267c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226f00_0, 0, 1;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x7fffc9226a10_0;
    %cmpi/e 5, 0, 8;
    %jmp/0xz  T_0.10, 4;
    %delay 10, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fffc92266c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9226d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc92267c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226f00_0, 0, 1;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x7fffc9226a10_0;
    %cmpi/e 6, 0, 8;
    %jmp/0xz  T_0.12, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc92266c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9226880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc92267c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226f00_0, 0, 1;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x7fffc9226a10_0;
    %cmpi/e 7, 0, 8;
    %jmp/0xz  T_0.14, 4;
    %delay 10, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fffc92266c0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9226c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc92267c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226f00_0, 0, 1;
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v0x7fffc9226a10_0;
    %cmpi/e 8, 0, 8;
    %jmp/0xz  T_0.16, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc92266c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9226d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc92267c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9226b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9226f00_0, 0, 1;
    %jmp T_0.17;
T_0.16 ;
    %load/vec4 v0x7fffc9226a10_0;
    %cmpi/e 9, 0, 8;
    %jmp/0xz  T_0.18, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc92266c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9226cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9226d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc92267c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9226b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9226f00_0, 0, 1;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v0x7fffc9226a10_0;
    %cmpi/e 10, 0, 8;
    %jmp/0xz  T_0.20, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc92266c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc92267c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9226e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226f00_0, 0, 1;
    %jmp T_0.21;
T_0.20 ;
    %load/vec4 v0x7fffc9226a10_0;
    %cmpi/e 11, 0, 8;
    %jmp/0xz  T_0.22, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc92266c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9226cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc92267c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9226e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226f00_0, 0, 1;
    %jmp T_0.23;
T_0.22 ;
    %load/vec4 v0x7fffc9226a10_0;
    %cmpi/e 15, 0, 8;
    %jmp/0xz  T_0.24, 4;
    %delay 10, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fffc92266c0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9226c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc92267c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9226950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226f00_0, 0, 1;
    %jmp T_0.25;
T_0.24 ;
    %load/vec4 v0x7fffc9226a10_0;
    %cmpi/e 14, 0, 8;
    %jmp/0xz  T_0.26, 4;
    %delay 10, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fffc92266c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9226cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9226d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc92267c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226f00_0, 0, 1;
T_0.26 ;
T_0.25 ;
T_0.23 ;
T_0.21 ;
T_0.19 ;
T_0.17 ;
T_0.15 ;
T_0.13 ;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffc9236850;
T_1 ;
    %wait E_0x7fffc92171c0;
    %load/vec4 v0x7fffc9237250_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc92379d0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7fffc92379d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7fffc92379d0_0;
    %store/vec4a v0x7fffc9237190, 4, 0;
    %load/vec4 v0x7fffc92379d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffc92379d0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffc9237410_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.4, 4;
    %delay 10, 0;
    %load/vec4 v0x7fffc9236c20_0;
    %load/vec4 v0x7fffc9236ce0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fffc9237190, 4, 0;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffc9236850;
T_2 ;
    %vpi_call 9 40 "$monitor", $time, "\011%d\011%d\011%d\011%d\011%d\011%d\011%d\011%d", &A<v0x7fffc9237190, 0>, &A<v0x7fffc9237190, 1>, &A<v0x7fffc9237190, 2>, &A<v0x7fffc9237190, 3>, &A<v0x7fffc9237190, 4>, &A<v0x7fffc9237190, 5>, &A<v0x7fffc9237190, 6>, &A<v0x7fffc9237190, 7> {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fffc9230e70;
T_3 ;
    %wait E_0x7fffc9230510;
    %delay 10, 0;
    %load/vec4 v0x7fffc9231160_0;
    %store/vec4 v0x7fffc9231220_0, 0, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fffc92302a0;
T_4 ;
    %wait E_0x7fffc9230510;
    %delay 20, 0;
    %load/vec4 v0x7fffc9230590_0;
    %load/vec4 v0x7fffc92306a0_0;
    %add;
    %store/vec4 v0x7fffc9230770_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffc92308c0;
T_5 ;
    %wait E_0x7fffc9230510;
    %delay 10, 0;
    %load/vec4 v0x7fffc9230af0_0;
    %load/vec4 v0x7fffc9230c20_0;
    %and;
    %store/vec4 v0x7fffc9230d30_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fffc9231390;
T_6 ;
    %wait E_0x7fffc9230510;
    %delay 10, 0;
    %load/vec4 v0x7fffc92315c0_0;
    %load/vec4 v0x7fffc92316a0_0;
    %or;
    %store/vec4 v0x7fffc92317f0_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffc9232290;
T_7 ;
    %wait E_0x7fffc92324c0;
    %load/vec4 v0x7fffc92327f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %load/vec4 v0x7fffc9232540_0;
    %store/vec4 v0x7fffc9232700_0, 0, 8;
    %jmp T_7.9;
T_7.0 ;
    %load/vec4 v0x7fffc9232540_0;
    %store/vec4 v0x7fffc9232700_0, 0, 8;
    %jmp T_7.9;
T_7.1 ;
    %load/vec4 v0x7fffc9232540_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9232700_0, 0, 8;
    %jmp T_7.9;
T_7.2 ;
    %load/vec4 v0x7fffc9232540_0;
    %parti/s 6, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x7fffc9232700_0, 0, 8;
    %jmp T_7.9;
T_7.3 ;
    %load/vec4 v0x7fffc9232540_0;
    %parti/s 5, 0, 2;
    %concati/vec4 0, 0, 3;
    %store/vec4 v0x7fffc9232700_0, 0, 8;
    %jmp T_7.9;
T_7.4 ;
    %load/vec4 v0x7fffc9232540_0;
    %parti/s 4, 0, 2;
    %concati/vec4 0, 0, 4;
    %store/vec4 v0x7fffc9232700_0, 0, 8;
    %jmp T_7.9;
T_7.5 ;
    %load/vec4 v0x7fffc9232540_0;
    %parti/s 3, 0, 2;
    %concati/vec4 0, 0, 5;
    %store/vec4 v0x7fffc9232700_0, 0, 8;
    %jmp T_7.9;
T_7.6 ;
    %load/vec4 v0x7fffc9232540_0;
    %parti/s 2, 0, 2;
    %concati/vec4 0, 0, 6;
    %store/vec4 v0x7fffc9232700_0, 0, 8;
    %jmp T_7.9;
T_7.7 ;
    %load/vec4 v0x7fffc9232540_0;
    %parti/s 1, 0, 2;
    %concati/vec4 0, 0, 7;
    %store/vec4 v0x7fffc9232700_0, 0, 8;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fffc92337f0;
T_8 ;
    %wait E_0x7fffc9233a70;
    %load/vec4 v0x7fffc9233d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %load/vec4 v0x7fffc9233af0_0;
    %store/vec4 v0x7fffc9233cb0_0, 0, 8;
    %jmp T_8.9;
T_8.0 ;
    %load/vec4 v0x7fffc9233af0_0;
    %store/vec4 v0x7fffc9233cb0_0, 0, 8;
    %jmp T_8.9;
T_8.1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fffc9233af0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc9233cb0_0, 0, 8;
    %jmp T_8.9;
T_8.2 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x7fffc9233af0_0;
    %parti/s 6, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc9233cb0_0, 0, 8;
    %jmp T_8.9;
T_8.3 ;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x7fffc9233af0_0;
    %parti/s 5, 3, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc9233cb0_0, 0, 8;
    %jmp T_8.9;
T_8.4 ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x7fffc9233af0_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc9233cb0_0, 0, 8;
    %jmp T_8.9;
T_8.5 ;
    %pushi/vec4 0, 0, 5;
    %load/vec4 v0x7fffc9233af0_0;
    %parti/s 3, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc9233cb0_0, 0, 8;
    %jmp T_8.9;
T_8.6 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x7fffc9233af0_0;
    %parti/s 2, 6, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc9233cb0_0, 0, 8;
    %jmp T_8.9;
T_8.7 ;
    %pushi/vec4 0, 0, 7;
    %load/vec4 v0x7fffc9233af0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc9233cb0_0, 0, 8;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffc9232950;
T_9 ;
    %wait E_0x7fffc9232bb0;
    %load/vec4 v0x7fffc9232ec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %load/vec4 v0x7fffc9232c10_0;
    %store/vec4 v0x7fffc9232dd0_0, 0, 8;
    %jmp T_9.9;
T_9.0 ;
    %load/vec4 v0x7fffc9232c10_0;
    %store/vec4 v0x7fffc9232dd0_0, 0, 8;
    %jmp T_9.9;
T_9.1 ;
    %load/vec4 v0x7fffc9232c10_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x7fffc9232c10_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9232dd0_0, 0, 8;
    %jmp T_9.9;
T_9.2 ;
    %load/vec4 v0x7fffc9232c10_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x7fffc9232c10_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x7fffc9232dd0_0, 0, 8;
    %jmp T_9.9;
T_9.3 ;
    %load/vec4 v0x7fffc9232c10_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x7fffc9232c10_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 3;
    %store/vec4 v0x7fffc9232dd0_0, 0, 8;
    %jmp T_9.9;
T_9.4 ;
    %load/vec4 v0x7fffc9232c10_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x7fffc9232c10_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %store/vec4 v0x7fffc9232dd0_0, 0, 8;
    %jmp T_9.9;
T_9.5 ;
    %load/vec4 v0x7fffc9232c10_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x7fffc9232c10_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 5;
    %store/vec4 v0x7fffc9232dd0_0, 0, 8;
    %jmp T_9.9;
T_9.6 ;
    %load/vec4 v0x7fffc9232c10_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x7fffc9232c10_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 6;
    %store/vec4 v0x7fffc9232dd0_0, 0, 8;
    %jmp T_9.9;
T_9.7 ;
    %load/vec4 v0x7fffc9232c10_0;
    %parti/s 1, 7, 4;
    %concati/vec4 0, 0, 7;
    %store/vec4 v0x7fffc9232dd0_0, 0, 8;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fffc9233ed0;
T_10 ;
    %wait E_0x7fffc9234100;
    %load/vec4 v0x7fffc9234430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %load/vec4 v0x7fffc9234180_0;
    %store/vec4 v0x7fffc9234340_0, 0, 8;
    %jmp T_10.9;
T_10.0 ;
    %load/vec4 v0x7fffc9234180_0;
    %store/vec4 v0x7fffc9234340_0, 0, 8;
    %jmp T_10.9;
T_10.1 ;
    %load/vec4 v0x7fffc9234180_0;
    %parti/s 1, 7, 4;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x7fffc9234180_0;
    %parti/s 6, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc9234340_0, 0, 8;
    %jmp T_10.9;
T_10.2 ;
    %load/vec4 v0x7fffc9234180_0;
    %parti/s 1, 7, 4;
    %concati/vec4 0, 0, 2;
    %load/vec4 v0x7fffc9234180_0;
    %parti/s 5, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc9234340_0, 0, 8;
    %jmp T_10.9;
T_10.3 ;
    %load/vec4 v0x7fffc9234180_0;
    %parti/s 1, 7, 4;
    %concati/vec4 0, 0, 3;
    %load/vec4 v0x7fffc9234180_0;
    %parti/s 4, 3, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc9234340_0, 0, 8;
    %jmp T_10.9;
T_10.4 ;
    %load/vec4 v0x7fffc9234180_0;
    %parti/s 1, 7, 4;
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x7fffc9234180_0;
    %parti/s 3, 4, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc9234340_0, 0, 8;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v0x7fffc9234180_0;
    %parti/s 1, 7, 4;
    %concati/vec4 0, 0, 5;
    %load/vec4 v0x7fffc9234180_0;
    %parti/s 2, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc9234340_0, 0, 8;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v0x7fffc9234180_0;
    %parti/s 1, 7, 4;
    %concati/vec4 0, 0, 6;
    %load/vec4 v0x7fffc9234180_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc9234340_0, 0, 8;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v0x7fffc9234180_0;
    %parti/s 1, 7, 4;
    %concati/vec4 0, 0, 7;
    %store/vec4 v0x7fffc9234340_0, 0, 8;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fffc9231bc0;
T_11 ;
    %wait E_0x7fffc9231e30;
    %load/vec4 v0x7fffc9232130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %load/vec4 v0x7fffc9231eb0_0;
    %store/vec4 v0x7fffc9232070_0, 0, 8;
    %jmp T_11.9;
T_11.0 ;
    %load/vec4 v0x7fffc9231eb0_0;
    %store/vec4 v0x7fffc9232070_0, 0, 8;
    %jmp T_11.9;
T_11.1 ;
    %load/vec4 v0x7fffc9231eb0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x7fffc9231eb0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc9232070_0, 0, 8;
    %jmp T_11.9;
T_11.2 ;
    %load/vec4 v0x7fffc9231eb0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x7fffc9231eb0_0;
    %parti/s 2, 6, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc9232070_0, 0, 8;
    %jmp T_11.9;
T_11.3 ;
    %load/vec4 v0x7fffc9231eb0_0;
    %parti/s 5, 0, 2;
    %load/vec4 v0x7fffc9231eb0_0;
    %parti/s 3, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc9232070_0, 0, 8;
    %jmp T_11.9;
T_11.4 ;
    %load/vec4 v0x7fffc9231eb0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x7fffc9231eb0_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc9232070_0, 0, 8;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v0x7fffc9231eb0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x7fffc9231eb0_0;
    %parti/s 5, 3, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc9232070_0, 0, 8;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v0x7fffc9231eb0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x7fffc9231eb0_0;
    %parti/s 6, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc9232070_0, 0, 8;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v0x7fffc9231eb0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7fffc9231eb0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc9232070_0, 0, 8;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fffc9233020;
T_12 ;
    %wait E_0x7fffc9233250;
    %load/vec4 v0x7fffc9233690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %load/vec4 v0x7fffc92332d0_0;
    %store/vec4 v0x7fffc92335a0_0, 0, 8;
    %jmp T_12.9;
T_12.0 ;
    %load/vec4 v0x7fffc92332d0_0;
    %store/vec4 v0x7fffc92335a0_0, 0, 8;
    %jmp T_12.9;
T_12.1 ;
    %load/vec4 v0x7fffc92332d0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7fffc92332d0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc92335a0_0, 0, 8;
    %jmp T_12.9;
T_12.2 ;
    %load/vec4 v0x7fffc92332d0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x7fffc92332d0_0;
    %parti/s 6, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc92335a0_0, 0, 8;
    %jmp T_12.9;
T_12.3 ;
    %load/vec4 v0x7fffc92332d0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x7fffc92332d0_0;
    %parti/s 5, 3, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc92335a0_0, 0, 8;
    %jmp T_12.9;
T_12.4 ;
    %load/vec4 v0x7fffc92332d0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x7fffc92332d0_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc92335a0_0, 0, 8;
    %jmp T_12.9;
T_12.5 ;
    %load/vec4 v0x7fffc92332d0_0;
    %parti/s 5, 0, 2;
    %load/vec4 v0x7fffc92332d0_0;
    %parti/s 3, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc92335a0_0, 0, 8;
    %jmp T_12.9;
T_12.6 ;
    %load/vec4 v0x7fffc92332d0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x7fffc92332d0_0;
    %parti/s 2, 6, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc92335a0_0, 0, 8;
    %jmp T_12.9;
T_12.7 ;
    %load/vec4 v0x7fffc92332d0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x7fffc92332d0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc92335a0_0, 0, 8;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fffc9231960;
T_13 ;
    %wait E_0x7fffc9231b40;
    %load/vec4 v0x7fffc9234590_0;
    %parti/s 3, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %load/vec4 v0x7fffc9234590_0;
    %cassign/vec4 v0x7fffc92349d0_0;
    %cassign/link v0x7fffc92349d0_0, v0x7fffc9234590_0;
    %jmp T_13.7;
T_13.0 ;
    %load/vec4 v0x7fffc9234810_0;
    %cassign/vec4 v0x7fffc92349d0_0;
    %cassign/link v0x7fffc92349d0_0, v0x7fffc9234810_0;
    %jmp T_13.7;
T_13.1 ;
    %load/vec4 v0x7fffc9234b80_0;
    %cassign/vec4 v0x7fffc92349d0_0;
    %cassign/link v0x7fffc92349d0_0, v0x7fffc9234b80_0;
    %jmp T_13.7;
T_13.2 ;
    %load/vec4 v0x7fffc92348e0_0;
    %cassign/vec4 v0x7fffc92349d0_0;
    %cassign/link v0x7fffc92349d0_0, v0x7fffc92348e0_0;
    %jmp T_13.7;
T_13.3 ;
    %load/vec4 v0x7fffc9234c50_0;
    %cassign/vec4 v0x7fffc92349d0_0;
    %cassign/link v0x7fffc92349d0_0, v0x7fffc9234c50_0;
    %jmp T_13.7;
T_13.4 ;
    %load/vec4 v0x7fffc9234710_0;
    %cassign/vec4 v0x7fffc92349d0_0;
    %cassign/link v0x7fffc92349d0_0, v0x7fffc9234710_0;
    %jmp T_13.7;
T_13.5 ;
    %load/vec4 v0x7fffc9234a90_0;
    %cassign/vec4 v0x7fffc92349d0_0;
    %cassign/link v0x7fffc92349d0_0, v0x7fffc9234a90_0;
    %jmp T_13.7;
T_13.7 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fffc922ffe0;
T_14 ;
    %wait E_0x7fffc9230240;
    %load/vec4 v0x7fffc9234fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %jmp T_14.5;
T_14.0 ;
    %load/vec4 v0x7fffc9235180_0;
    %cassign/vec4 v0x7fffc9234f00_0;
    %cassign/link v0x7fffc9234f00_0, v0x7fffc9235180_0;
    %jmp T_14.5;
T_14.1 ;
    %load/vec4 v0x7fffc9235250_0;
    %cassign/vec4 v0x7fffc9234f00_0;
    %cassign/link v0x7fffc9234f00_0, v0x7fffc9235250_0;
    %jmp T_14.5;
T_14.2 ;
    %load/vec4 v0x7fffc9235320_0;
    %cassign/vec4 v0x7fffc9234f00_0;
    %cassign/link v0x7fffc9234f00_0, v0x7fffc9235320_0;
    %jmp T_14.5;
T_14.3 ;
    %load/vec4 v0x7fffc92353f0_0;
    %cassign/vec4 v0x7fffc9234f00_0;
    %cassign/link v0x7fffc9234f00_0, v0x7fffc92353f0_0;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x7fffc9235550_0;
    %cassign/vec4 v0x7fffc9234f00_0;
    %cassign/link v0x7fffc9234f00_0, v0x7fffc9235550_0;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fffc922ffe0;
T_15 ;
    %wait E_0x7fffc92301c0;
    %load/vec4 v0x7fffc9235250_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9235090_0, 0, 1;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9235090_0, 0, 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fffc92361e0;
T_16 ;
    %wait E_0x7fffc92363f0;
    %load/vec4 v0x7fffc92366f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x7fffc9236530_0;
    %store/vec4 v0x7fffc9236620_0, 0, 8;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fffc9236450_0;
    %store/vec4 v0x7fffc9236620_0, 0, 8;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fffc922f960;
T_17 ;
    %wait E_0x7fffc922fb40;
    %load/vec4 v0x7fffc922fe80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x7fffc922fcd0_0;
    %store/vec4 v0x7fffc922fd90_0, 0, 8;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7fffc922fbc0_0;
    %store/vec4 v0x7fffc922fd90_0, 0, 8;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fffc922f340;
T_18 ;
    %wait E_0x7fffc922ebe0;
    %load/vec4 v0x7fffc922f800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x7fffc922f660_0;
    %store/vec4 v0x7fffc922f740_0, 0, 8;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7fffc922f560_0;
    %store/vec4 v0x7fffc922f740_0, 0, 8;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fffc922ea00;
T_19 ;
    %wait E_0x7fffc922ecd0;
    %load/vec4 v0x7fffc922f050_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fffc922ed70_0;
    %load/vec4 v0x7fffc922ee50_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7fffc922ed70_0;
    %inv;
    %load/vec4 v0x7fffc922f140_0;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x7fffc922efb0_0;
    %store/vec4 v0x7fffc922f1e0_0, 0, 32;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7fffc922ef10_0;
    %store/vec4 v0x7fffc922f1e0_0, 0, 32;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7fffc922d510;
T_20 ;
    %wait E_0x7fffc9229b10;
    %load/vec4 v0x7fffc922e350_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fffc922e610_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_20.0, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_20.1, 9;
T_20.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_20.1, 9;
 ; End of false expr.
    %blend;
T_20.1;
    %pad/s 1;
    %store/vec4 v0x7fffc922df90_0, 0, 1;
    %load/vec4 v0x7fffc922e350_0;
    %load/vec4 v0x7fffc922e610_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %pad/s 1;
    %store/vec4 v0x7fffc922e3f0_0, 0, 1;
    %load/vec4 v0x7fffc922e350_0;
    %nor/r;
    %load/vec4 v0x7fffc922e610_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_20.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_20.5, 8;
T_20.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_20.5, 8;
 ; End of false expr.
    %blend;
T_20.5;
    %pad/s 1;
    %store/vec4 v0x7fffc922e700_0, 0, 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7fffc922d510;
T_21 ;
    %wait E_0x7fffc92171c0;
    %load/vec4 v0x7fffc922e3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x7fffc922ded0_0;
    %concati/vec4 0, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fffc922e290, 4;
    %store/vec4 v0x7fffc922d880_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc922d880_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc922e4b0_0, 4, 8;
    %load/vec4 v0x7fffc922ded0_0;
    %concati/vec4 1, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fffc922e290, 4;
    %store/vec4 v0x7fffc922d960_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc922d960_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc922e4b0_0, 4, 8;
    %load/vec4 v0x7fffc922ded0_0;
    %concati/vec4 2, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fffc922e290, 4;
    %store/vec4 v0x7fffc922da20_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc922da20_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc922e4b0_0, 4, 8;
    %load/vec4 v0x7fffc922ded0_0;
    %concati/vec4 3, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fffc922e290, 4;
    %store/vec4 v0x7fffc922db00_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc922db00_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc922e4b0_0, 4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc922df90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc922e3f0_0, 0, 1;
T_21.0 ;
    %load/vec4 v0x7fffc922e700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x7fffc922e7a0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fffc922dc30_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc922dc30_0;
    %load/vec4 v0x7fffc922ded0_0;
    %concati/vec4 0, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x7fffc922e290, 4, 0;
    %load/vec4 v0x7fffc922e7a0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x7fffc922dd10_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc922dd10_0;
    %load/vec4 v0x7fffc922ded0_0;
    %concati/vec4 1, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x7fffc922e290, 4, 0;
    %load/vec4 v0x7fffc922e7a0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x7fffc922ddf0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc922ddf0_0;
    %load/vec4 v0x7fffc922ded0_0;
    %concati/vec4 2, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x7fffc922e290, 4, 0;
    %load/vec4 v0x7fffc922e7a0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x7fffc922d780_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc922d780_0;
    %load/vec4 v0x7fffc922ded0_0;
    %concati/vec4 3, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x7fffc922e290, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc922df90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc922e700_0, 0, 1;
T_21.2 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fffc922d510;
T_22 ;
    %wait E_0x7fffc91e33c0;
    %load/vec4 v0x7fffc922e570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc922e1b0_0, 0, 32;
T_22.2 ;
    %load/vec4 v0x7fffc922e1b0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_22.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7fffc922e1b0_0;
    %store/vec4a v0x7fffc922e290, 4, 0;
    %load/vec4 v0x7fffc922e1b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffc922e1b0_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc922df90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc922e3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc922e700_0, 0, 1;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7fffc91c6430;
T_23 ;
    %wait E_0x7fffc9227840;
    %load/vec4 v0x7fffc9228610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %jmp T_23.3;
T_23.0 ;
    %load/vec4 v0x7fffc92284d0_0;
    %load/vec4 v0x7fffc92287c0_0;
    %or;
    %load/vec4 v0x7fffc9227e70_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fffc9227f30_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffc92283f0_0, 0, 3;
    %jmp T_23.5;
T_23.4 ;
    %load/vec4 v0x7fffc92284d0_0;
    %load/vec4 v0x7fffc92287c0_0;
    %or;
    %load/vec4 v0x7fffc9227e70_0;
    %and;
    %load/vec4 v0x7fffc9227f30_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffc92283f0_0, 0, 3;
    %jmp T_23.7;
T_23.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc92283f0_0, 0, 3;
T_23.7 ;
T_23.5 ;
    %jmp T_23.3;
T_23.1 ;
    %load/vec4 v0x7fffc9227ff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc92283f0_0, 0, 3;
    %jmp T_23.9;
T_23.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffc92283f0_0, 0, 3;
T_23.9 ;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x7fffc9227ff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffc92283f0_0, 0, 3;
    %jmp T_23.11;
T_23.10 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffc92283f0_0, 0, 3;
T_23.11 ;
    %jmp T_23.3;
T_23.3 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7fffc91c6430;
T_24 ;
    %wait E_0x7fffc92277d0;
    %load/vec4 v0x7fffc9228610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %jmp T_24.3;
T_24.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9228190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9228250_0, 0, 1;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0x7fffc92280b0_0, 0, 6;
    %pushi/vec4 255, 255, 32;
    %store/vec4 v0x7fffc9228310_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9227c70_0, 0, 1;
    %jmp T_24.3;
T_24.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9228190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9228250_0, 0, 1;
    %load/vec4 v0x7fffc92279c0_0;
    %load/vec4 v0x7fffc92278c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc92280b0_0, 0, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7fffc9228310_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9227c70_0, 0, 1;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9228190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9228250_0, 0, 1;
    %load/vec4 v0x7fffc9227aa0_0;
    %load/vec4 v0x7fffc92278c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc92280b0_0, 0, 6;
    %load/vec4 v0x7fffc9228890_0;
    %store/vec4 v0x7fffc9228310_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9227c70_0, 0, 1;
    %jmp T_24.3;
T_24.3 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x7fffc91c6430;
T_25 ;
    %wait E_0x7fffc9105600;
    %load/vec4 v0x7fffc9228570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc9228610_0, 0, 3;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x7fffc92283f0_0;
    %store/vec4 v0x7fffc9228610_0, 0, 3;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7fffc91c73a0;
T_26 ;
    %wait E_0x7fffc9227410;
    %load/vec4 v0x7fffc922ce30_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fffc922d060_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_26.0, 9;
    %delay 10, 0;
    %load/vec4 v0x7fffc922bc70_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x7fffc922a900_0, 0, 2;
    %load/vec4 v0x7fffc922bc70_0;
    %parti/s 3, 2, 3;
    %store/vec4 v0x7fffc922a840_0, 0, 3;
    %load/vec4 v0x7fffc922bc70_0;
    %parti/s 3, 5, 4;
    %store/vec4 v0x7fffc922aaa0_0, 0, 3;
T_26.0 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x7fffc91c73a0;
T_27 ;
    %wait E_0x7fffc90f7c00;
    %load/vec4 v0x7fffc922ce30_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fffc922d060_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_27.0, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_27.1, 9;
T_27.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_27.1, 9;
 ; End of false expr.
    %blend;
T_27.1;
    %pad/s 1;
    %store/vec4 v0x7fffc922a760_0, 0, 1;
    %load/vec4 v0x7fffc922ce30_0;
    %load/vec4 v0x7fffc922d060_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_27.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_27.3, 8;
T_27.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_27.3, 8;
 ; End of false expr.
    %blend;
T_27.3;
    %pad/s 1;
    %store/vec4 v0x7fffc922aa00_0, 0, 1;
    %load/vec4 v0x7fffc922ce30_0;
    %nor/r;
    %load/vec4 v0x7fffc922d060_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_27.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_27.5, 8;
T_27.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_27.5, 8;
 ; End of false expr.
    %blend;
T_27.5;
    %pad/s 1;
    %store/vec4 v0x7fffc922ac50_0, 0, 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x7fffc91c73a0;
T_28 ;
    %wait E_0x7fffc92171c0;
    %load/vec4 v0x7fffc922aa00_0;
    %load/vec4 v0x7fffc922c810_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc922a760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc922aa00_0, 0, 1;
T_28.0 ;
    %load/vec4 v0x7fffc922ac50_0;
    %load/vec4 v0x7fffc922c810_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc922a760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc922ac50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffc922a840_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fffc922be90, 4, 0;
    %load/vec4 v0x7fffc922a900_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.7, 6;
    %jmp T_28.8;
T_28.4 ;
    %load/vec4 v0x7fffc922d150_0;
    %load/vec4 v0x7fffc922a840_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7fffc922bdd0, 4, 5;
    %jmp T_28.8;
T_28.5 ;
    %load/vec4 v0x7fffc922d150_0;
    %load/vec4 v0x7fffc922a840_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7fffc922bdd0, 4, 5;
    %jmp T_28.8;
T_28.6 ;
    %load/vec4 v0x7fffc922d150_0;
    %load/vec4 v0x7fffc922a840_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7fffc922bdd0, 4, 5;
    %jmp T_28.8;
T_28.7 ;
    %load/vec4 v0x7fffc922d150_0;
    %load/vec4 v0x7fffc922a840_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7fffc922bdd0, 4, 5;
    %jmp T_28.8;
T_28.8 ;
    %pop/vec4 1;
T_28.2 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7fffc91c73a0;
T_29 ;
    %wait E_0x7fffc91defa0;
    %load/vec4 v0x7fffc922ca50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %delay 10, 0;
    %load/vec4 v0x7fffc922cbf0_0;
    %load/vec4 v0x7fffc922a840_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fffc922bdd0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffc922a840_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fffc922bff0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fffc922a840_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fffc922be90, 4, 0;
    %load/vec4 v0x7fffc922aaa0_0;
    %load/vec4 v0x7fffc922a840_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fffc922bf30, 4, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x7fffc91c73a0;
T_30 ;
    %wait E_0x7fffc91c82b0;
    %load/vec4 v0x7fffc922c810_0;
    %nor/r;
    %load/vec4 v0x7fffc922c740_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x7fffc922a840_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffc922bdd0, 4;
    %store/vec4 v0x7fffc922d230_0, 0, 32;
    %load/vec4 v0x7fffc922a840_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffc922bf30, 4;
    %store/vec4 v0x7fffc922ab90_0, 0, 3;
T_30.0 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x7fffc91c73a0;
T_31 ;
    %wait E_0x7fffc91e33c0;
    %load/vec4 v0x7fffc922cf70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc922c8e0_0, 0, 32;
T_31.2 ;
    %load/vec4 v0x7fffc922c8e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_31.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fffc922c8e0_0;
    %store/vec4a v0x7fffc922bdd0, 4, 0;
    %pushi/vec4 0, 0, 3;
    %ix/getv/s 4, v0x7fffc922c8e0_0;
    %store/vec4a v0x7fffc922bf30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x7fffc922c8e0_0;
    %store/vec4a v0x7fffc922be90, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x7fffc922c8e0_0;
    %store/vec4a v0x7fffc922bff0, 4, 0;
    %load/vec4 v0x7fffc922c8e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffc922c8e0_0, 0, 32;
    %jmp T_31.2;
T_31.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc922a760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc922aa00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc922ac50_0, 0, 1;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7fffc91eae80;
T_32 ;
    %wait E_0x7fffc92171c0;
    %load/vec4 v0x7fffc9238a00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_32.0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc9238850_0, 0, 32;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x7fffc9238b90_0;
    %load/vec4 v0x7fffc9238cc0_0;
    %or;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_32.2, 4;
    %delay 10, 0;
    %load/vec4 v0x7fffc9238fe0_0;
    %store/vec4 v0x7fffc9238850_0, 0, 32;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x7fffc9238850_0;
    %store/vec4 v0x7fffc9238850_0, 0, 32;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x7fffc91f0b00;
T_33 ;
    %wait E_0x7fffc91c6a00;
    %load/vec4 v0x7fffc91cc0e0_0;
    %parti/s 10, 0, 2;
    %store/vec4 v0x7fffc9223ca0_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9223d80_0, 0, 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x7fffc91f0b00;
T_34 ;
    %wait E_0x7fffc9217400;
    %delay 10, 0;
    %load/vec4 v0x7fffc9223ca0_0;
    %parti/s 3, 4, 4;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffc92243e0, 4;
    %store/vec4 v0x7fffc9223fc0_0, 0, 128;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x7fffc91f0b00;
T_35 ;
    %wait E_0x7fffc92171c0;
    %load/vec4 v0x7fffc92240a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9223d80_0, 0, 1;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x7fffc91f0b00;
T_36 ;
    %wait E_0x7fffc9216eb0;
    %load/vec4 v0x7fffc9224b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %jmp T_36.3;
T_36.0 ;
    %load/vec4 v0x7fffc92240a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffc9224980_0, 0, 2;
    %jmp T_36.5;
T_36.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffc9224980_0, 0, 2;
T_36.5 ;
    %jmp T_36.3;
T_36.1 ;
    %load/vec4 v0x7fffc9224320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffc9224980_0, 0, 2;
    %jmp T_36.7;
T_36.6 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffc9224980_0, 0, 2;
T_36.7 ;
    %jmp T_36.3;
T_36.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffc9224980_0, 0, 2;
    %jmp T_36.3;
T_36.3 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x7fffc91f0b00;
T_37 ;
    %wait E_0x7fffc90ebf70;
    %load/vec4 v0x7fffc9224b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %jmp T_37.3;
T_37.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc92245a0_0, 0, 1;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0x7fffc9224240_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9223d80_0, 0, 1;
    %jmp T_37.3;
T_37.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc92245a0_0, 0, 1;
    %load/vec4 v0x7fffc9223ca0_0;
    %parti/s 6, 4, 4;
    %store/vec4 v0x7fffc9224240_0, 0, 6;
    %jmp T_37.3;
T_37.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc92245a0_0, 0, 1;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0x7fffc9224240_0, 0, 6;
    %delay 10, 0;
    %load/vec4 v0x7fffc9224660_0;
    %load/vec4 v0x7fffc9223ca0_0;
    %parti/s 3, 4, 4;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fffc92243e0, 4, 0;
    %load/vec4 v0x7fffc9223ca0_0;
    %parti/s 3, 7, 4;
    %load/vec4 v0x7fffc9223ca0_0;
    %parti/s 3, 4, 4;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fffc9224740, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffc9223ca0_0;
    %parti/s 3, 4, 4;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fffc9224800, 4, 0;
    %jmp T_37.3;
T_37.3 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x7fffc91f0b00;
T_38 ;
    %wait E_0x7fffc9105600;
    %load/vec4 v0x7fffc9224a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffc9224b20_0, 0, 2;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x7fffc9224980_0;
    %store/vec4 v0x7fffc9224b20_0, 0, 2;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x7fffc91f0b00;
T_39 ;
    %wait E_0x7fffc9105340;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc9224160_0, 0, 32;
T_39.0 ;
    %load/vec4 v0x7fffc9224160_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_39.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x7fffc9224160_0;
    %store/vec4a v0x7fffc9224800, 4, 0;
    %pushi/vec4 7, 7, 3;
    %ix/getv/s 4, v0x7fffc9224160_0;
    %store/vec4a v0x7fffc9224740, 4, 0;
    %pushi/vec4 4294967295, 4294967295, 128;
    %ix/getv/s 4, v0x7fffc9224160_0;
    %store/vec4a v0x7fffc92243e0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fffc9224160_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffc9224160_0, 0, 32;
    %jmp T_39.0;
T_39.1 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x7fffc91f3660;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9225dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226040_0, 0, 1;
    %pushi/vec4 262169, 0, 32;
    %split/vec4 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc9225f00, 4, 0;
    %split/vec4 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc9225f00, 4, 0;
    %split/vec4 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc9225f00, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc9225f00, 4, 0;
    %pushi/vec4 327715, 0, 32;
    %split/vec4 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc9225f00, 4, 0;
    %split/vec4 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc9225f00, 4, 0;
    %split/vec4 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc9225f00, 4, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc9225f00, 4, 0;
    %pushi/vec4 33948677, 0, 32;
    %split/vec4 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc9225f00, 4, 0;
    %split/vec4 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc9225f00, 4, 0;
    %split/vec4 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc9225f00, 4, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc9225f00, 4, 0;
    %pushi/vec4 65626, 0, 32;
    %split/vec4 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc9225f00, 4, 0;
    %split/vec4 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc9225f00, 4, 0;
    %split/vec4 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc9225f00, 4, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc9225f00, 4, 0;
    %pushi/vec4 50397444, 0, 32;
    %split/vec4 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc9225f00, 4, 0;
    %split/vec4 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc9225f00, 4, 0;
    %split/vec4 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc9225f00, 4, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc9225f00, 4, 0;
    %end;
    .thread T_40;
    .scope S_0x7fffc91f3660;
T_41 ;
    %wait E_0x7fffc91c5b60;
    %load/vec4 v0x7fffc9225fa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_41.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_41.1, 8;
T_41.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_41.1, 8;
 ; End of false expr.
    %blend;
T_41.1;
    %pad/s 1;
    %store/vec4 v0x7fffc9225dc0_0, 0, 1;
    %load/vec4 v0x7fffc9225fa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_41.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_41.3, 8;
T_41.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_41.3, 8;
 ; End of false expr.
    %blend;
T_41.3;
    %pad/s 1;
    %store/vec4 v0x7fffc9226040_0, 0, 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x7fffc91f3660;
T_42 ;
    %wait E_0x7fffc92171c0;
    %load/vec4 v0x7fffc9226040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x7fffc9225d00_0;
    %concati/vec4 0, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffc9225f00, 4;
    %store/vec4 v0x7fffc9225600_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc9225600_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc92260e0_0, 4, 8;
    %load/vec4 v0x7fffc9225d00_0;
    %concati/vec4 1, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffc9225f00, 4;
    %store/vec4 v0x7fffc92256e0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc92256e0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc92260e0_0, 4, 8;
    %load/vec4 v0x7fffc9225d00_0;
    %concati/vec4 2, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffc9225f00, 4;
    %store/vec4 v0x7fffc92257c0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc92257c0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc92260e0_0, 4, 8;
    %load/vec4 v0x7fffc9225d00_0;
    %concati/vec4 3, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffc9225f00, 4;
    %store/vec4 v0x7fffc92258a0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc92258a0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc92260e0_0, 4, 8;
    %load/vec4 v0x7fffc9225d00_0;
    %concati/vec4 4, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffc9225f00, 4;
    %store/vec4 v0x7fffc9225980_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc9225980_0;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc92260e0_0, 4, 8;
    %load/vec4 v0x7fffc9225d00_0;
    %concati/vec4 5, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffc9225f00, 4;
    %store/vec4 v0x7fffc9225a60_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc9225a60_0;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc92260e0_0, 4, 8;
    %load/vec4 v0x7fffc9225d00_0;
    %concati/vec4 6, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffc9225f00, 4;
    %store/vec4 v0x7fffc9225b40_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc9225b40_0;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc92260e0_0, 4, 8;
    %load/vec4 v0x7fffc9225d00_0;
    %concati/vec4 7, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffc9225f00, 4;
    %store/vec4 v0x7fffc9225c20_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc9225c20_0;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc92260e0_0, 4, 8;
    %load/vec4 v0x7fffc9225d00_0;
    %concati/vec4 8, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffc9225f00, 4;
    %store/vec4 v0x7fffc9224f00_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc9224f00_0;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc92260e0_0, 4, 8;
    %load/vec4 v0x7fffc9225d00_0;
    %concati/vec4 9, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffc9225f00, 4;
    %store/vec4 v0x7fffc9225000_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc9225000_0;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc92260e0_0, 4, 8;
    %load/vec4 v0x7fffc9225d00_0;
    %concati/vec4 10, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffc9225f00, 4;
    %store/vec4 v0x7fffc92250e0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc92250e0_0;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc92260e0_0, 4, 8;
    %load/vec4 v0x7fffc9225d00_0;
    %concati/vec4 11, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffc9225f00, 4;
    %store/vec4 v0x7fffc92251a0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc92251a0_0;
    %ix/load 4, 88, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc92260e0_0, 4, 8;
    %load/vec4 v0x7fffc9225d00_0;
    %concati/vec4 12, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffc9225f00, 4;
    %store/vec4 v0x7fffc9225280_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc9225280_0;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc92260e0_0, 4, 8;
    %load/vec4 v0x7fffc9225d00_0;
    %concati/vec4 13, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffc9225f00, 4;
    %store/vec4 v0x7fffc9225360_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc9225360_0;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc92260e0_0, 4, 8;
    %load/vec4 v0x7fffc9225d00_0;
    %concati/vec4 14, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffc9225f00, 4;
    %store/vec4 v0x7fffc9225440_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc9225440_0;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc92260e0_0, 4, 8;
    %load/vec4 v0x7fffc9225d00_0;
    %concati/vec4 15, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffc9225f00, 4;
    %store/vec4 v0x7fffc9225520_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc9225520_0;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc92260e0_0, 4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9225dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9226040_0, 0, 1;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x7fffc91cac40;
T_43 ;
    %vpi_call 2 26 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffc91cac40 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc923a610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc923a880_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc923a880_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_43;
    .scope S_0x7fffc91cac40;
T_44 ;
    %delay 40, 0;
    %load/vec4 v0x7fffc923a610_0;
    %inv;
    %store/vec4 v0x7fffc923a610_0, 0, 1;
    %jmp T_44;
    .thread T_44;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "instruction_cache.v";
    "instruction_memory.v";
    "cpu.v";
    "data_cache.v";
    "data_memory.v";
    "alu.v";
    "reg.v";
