/**
 *
 * @file NVIC_RegisterDefines_Set0_ICER.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 21 jun. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 21 jun. 2020     vyldram    1.0         initial Version@endverbatim
 */
#ifndef XDRIVER_MCU_DRIVER_HEADER_NVIC_NVIC_PERIPHERAL_NVIC_REGISTER_NVIC_REGISTERDEFINES_NVIC_REGISTERDEFINES_SET0_NVIC_REGISTERDEFINES_SET0_ICER_H_
#define XDRIVER_MCU_DRIVER_HEADER_NVIC_NVIC_PERIPHERAL_NVIC_REGISTER_NVIC_REGISTERDEFINES_NVIC_REGISTERDEFINES_SET0_NVIC_REGISTERDEFINES_SET0_ICER_H_

#include <xUtils/Standard/Standard.h>

/********************************************************************************************/
/************************************* ICER0 ***********************************************/
/********************************************************************************************/

/*----------*/
#define NVIC_ICER0_R_NVIC_GPIOA_MASK    ((uint32_t)0x00000001U)
#define NVIC_ICER0_R_NVIC_GPIOA_BIT     (0U)
#define NVIC_ICER0_R_NVIC_GPIOA_DIS     ((uint32_t)0x00000000U)
#define NVIC_ICER0_R_NVIC_GPIOA_EN      ((uint32_t)0x00000001U)

#define NVIC_ICER0_NVIC_GPIOA_MASK      ((uint32_t)0x00000001U)
#define NVIC_ICER0_NVIC_GPIOA_DIS       ((uint32_t)0x00000000U)
#define NVIC_ICER0_NVIC_GPIOA_EN        ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_GPIOB_MASK    ((uint32_t)0x00000002U)
#define NVIC_ICER0_R_NVIC_GPIOB_BIT     (1U)
#define NVIC_ICER0_R_NVIC_GPIOB_DIS     ((uint32_t)0x00000000U)
#define NVIC_ICER0_R_NVIC_GPIOB_EN      ((uint32_t)0x00000002U)

#define NVIC_ICER0_NVIC_GPIOB_MASK      ((uint32_t)0x00000001U)
#define NVIC_ICER0_NVIC_GPIOB_DIS       ((uint32_t)0x00000000U)
#define NVIC_ICER0_NVIC_GPIOB_EN        ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_GPIOC_MASK    ((uint32_t)0x00000004U)
#define NVIC_ICER0_R_NVIC_GPIOC_BIT     (2U)
#define NVIC_ICER0_R_NVIC_GPIOC_DIS     ((uint32_t)0x00000000U)
#define NVIC_ICER0_R_NVIC_GPIOC_EN      ((uint32_t)0x00000004U)

#define NVIC_ICER0_NVIC_GPIOC_MASK      ((uint32_t)0x00000001U)
#define NVIC_ICER0_NVIC_GPIOC_DIS       ((uint32_t)0x00000000U)
#define NVIC_ICER0_NVIC_GPIOC_EN        ((uint32_t)0x00000001U)
/*----------*/


/*----------*/
#define NVIC_ICER0_R_NVIC_GPIOD_MASK    ((uint32_t)0x00000008U)
#define NVIC_ICER0_R_NVIC_GPIOD_BIT     (3U)
#define NVIC_ICER0_R_NVIC_GPIOD_DIS     ((uint32_t)0x00000000U)
#define NVIC_ICER0_R_NVIC_GPIOD_EN      ((uint32_t)0x00000008U)

#define NVIC_ICER0_NVIC_GPIOD_MASK      ((uint32_t)0x00000001U)
#define NVIC_ICER0_NVIC_GPIOD_DIS       ((uint32_t)0x00000000U)
#define NVIC_ICER0_NVIC_GPIOD_EN        ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_GPIOE_MASK    ((uint32_t)0x00000010U)
#define NVIC_ICER0_R_NVIC_GPIOE_BIT     (4U)
#define NVIC_ICER0_R_NVIC_GPIOE_DIS     ((uint32_t)0x00000000U)
#define NVIC_ICER0_R_NVIC_GPIOE_EN      ((uint32_t)0x00000010U)

#define NVIC_ICER0_NVIC_GPIOE_MASK      ((uint32_t)0x00000001U)
#define NVIC_ICER0_NVIC_GPIOE_DIS       ((uint32_t)0x00000000U)
#define NVIC_ICER0_NVIC_GPIOE_EN        ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_UART0_MASK    ((uint32_t)0x00000020U)
#define NVIC_ICER0_R_NVIC_UART0_BIT     (5U)
#define NVIC_ICER0_R_NVIC_UART0_DIS     ((uint32_t)0x00000000U)
#define NVIC_ICER0_R_NVIC_UART0_EN      ((uint32_t)0x00000020U)

#define NVIC_ICER0_NVIC_UART0_MASK      ((uint32_t)0x00000001U)
#define NVIC_ICER0_NVIC_UART0_DIS       ((uint32_t)0x00000000U)
#define NVIC_ICER0_NVIC_UART0_EN        ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_UART1_MASK    ((uint32_t)0x00000040U)
#define NVIC_ICER0_R_NVIC_UART1_BIT     (6U)
#define NVIC_ICER0_R_NVIC_UART1_DIS     ((uint32_t)0x00000000U)
#define NVIC_ICER0_R_NVIC_UART1_EN      ((uint32_t)0x00000040U)

#define NVIC_ICER0_NVIC_UART1_MASK      ((uint32_t)0x00000001U)
#define NVIC_ICER0_NVIC_UART1_DIS       ((uint32_t)0x00000000U)
#define NVIC_ICER0_NVIC_UART1_EN        ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_SSI0_MASK     ((uint32_t)0x00000080U)
#define NVIC_ICER0_R_NVIC_SSI0_BIT      (7U)
#define NVIC_ICER0_R_NVIC_SSI0_DIS      ((uint32_t)0x00000000U)
#define NVIC_ICER0_R_NVIC_SSI0_EN       ((uint32_t)0x00000080U)

#define NVIC_ICER0_NVIC_SSI0_MASK       ((uint32_t)0x00000001U)
#define NVIC_ICER0_NVIC_SSI0_DIS        ((uint32_t)0x00000000U)
#define NVIC_ICER0_NVIC_SSI0_EN         ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_I2C0_MASK     ((uint32_t)0x00000100U)
#define NVIC_ICER0_R_NVIC_I2C0_BIT      (8U)
#define NVIC_ICER0_R_NVIC_I2C0_DIS      ((uint32_t)0x00000000U)
#define NVIC_ICER0_R_NVIC_I2C0_EN       ((uint32_t)0x00000100U)

#define NVIC_ICER0_NVIC_I2C0_MASK       ((uint32_t)0x00000001U)
#define NVIC_ICER0_NVIC_I2C0_DIS        ((uint32_t)0x00000000U)
#define NVIC_ICER0_NVIC_I2C0_EN         ((uint32_t)0x00000001U)
/*----------*/


/*----------*/
#define NVIC_ICER0_R_NVIC_PWM0FAULT_MASK ((uint32_t)0x00000200U)
#define NVIC_ICER0_R_NVIC_PWM0FAULT_BIT  (9U)
#define NVIC_ICER0_R_NVIC_PWM0FAULT_DIS  ((uint32_t)0x00000000U)
#define NVIC_ICER0_R_NVIC_PWM0FAULT_EN   ((uint32_t)0x00000200U)

#define NVIC_ICER0_NVIC_PWM0FAULT_MASK   ((uint32_t)0x00000001U)
#define NVIC_ICER0_NVIC_PWM0FAULT_DIS    ((uint32_t)0x00000000U)
#define NVIC_ICER0_NVIC_PWM0FAULT_EN     ((uint32_t)0x00000001U)
/*----------*/


/*----------*/
#define NVIC_ICER0_R_NVIC_PWM0GEN0_MASK  ((uint32_t)0x00000400U)
#define NVIC_ICER0_R_NVIC_PWM0GEN0_BIT   (10U)
#define NVIC_ICER0_R_NVIC_PWM0GEN0_DIS   ((uint32_t)0x00000000U)
#define NVIC_ICER0_R_NVIC_PWM0GEN0_EN    ((uint32_t)0x00000400U)

#define NVIC_ICER0_NVIC_PWM0GEN0_MASK    ((uint32_t)0x00000001U)
#define NVIC_ICER0_NVIC_PWM0GEN0_DIS     ((uint32_t)0x00000000U)
#define NVIC_ICER0_NVIC_PWM0GEN0_EN      ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_PWM0GEN1_MASK  ((uint32_t)0x00000800U)
#define NVIC_ICER0_R_NVIC_PWM0GEN1_BIT   (11U)
#define NVIC_ICER0_R_NVIC_PWM0GEN1_DIS   ((uint32_t)0x00000000U)
#define NVIC_ICER0_R_NVIC_PWM0GEN1_EN    ((uint32_t)0x00000800U)

#define NVIC_ICER0_NVIC_PWM0GEN1_MASK    ((uint32_t)0x00000001U)
#define NVIC_ICER0_NVIC_PWM0GEN1_DIS     ((uint32_t)0x00000000U)
#define NVIC_ICER0_NVIC_PWM0GEN1_EN      ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_PWM0GEN2_MASK  ((uint32_t)0x00001000U)
#define NVIC_ICER0_R_NVIC_PWM0GEN2_BIT   (12U)
#define NVIC_ICER0_R_NVIC_PWM0GEN2_DIS   ((uint32_t)0x00000000U)
#define NVIC_ICER0_R_NVIC_PWM0GEN2_EN    ((uint32_t)0x00001000U)

#define NVIC_ICER0_NVIC_PWM0GEN2_MASK    ((uint32_t)0x00000001U)
#define NVIC_ICER0_NVIC_PWM0GEN2_DIS     ((uint32_t)0x00000000U)
#define NVIC_ICER0_NVIC_PWM0GEN2_EN      ((uint32_t)0x00000001U)
/*----------*/


/*----------*/
#define NVIC_ICER0_R_NVIC_QEI0_MASK     ((uint32_t)0x00002000U)
#define NVIC_ICER0_R_NVIC_QEI0_BIT      (13U)
#define NVIC_ICER0_R_NVIC_QEI0_DIS      ((uint32_t)0x00000000U)
#define NVIC_ICER0_R_NVIC_QEI0_EN       ((uint32_t)0x00002000U)

#define NVIC_ICER0_NVIC_QEI0_MASK       ((uint32_t)0x00000001U)
#define NVIC_ICER0_NVIC_QEI0_DIS        ((uint32_t)0x00000000U)
#define NVIC_ICER0_NVIC_QEI0_EN         ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_ADC0SEQ0_MASK ((uint32_t)0x00004000U)
#define NVIC_ICER0_R_NVIC_ADC0SEQ0_BIT  (14U)
#define NVIC_ICER0_R_NVIC_ADC0SEQ0_DIS  ((uint32_t)0x00000000U)
#define NVIC_ICER0_R_NVIC_ADC0SEQ0_EN   ((uint32_t)0x00004000U)

#define NVIC_ICER0_NVIC_ADC0SEQ0_MASK   ((uint32_t)0x00000001U)
#define NVIC_ICER0_NVIC_ADC0SEQ0_DIS    ((uint32_t)0x00000000U)
#define NVIC_ICER0_NVIC_ADC0SEQ0_EN ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_ADC0SEQ1_MASK ((uint32_t)0x00008000U)
#define NVIC_ICER0_R_NVIC_ADC0SEQ1_BIT  (15U)
#define NVIC_ICER0_R_NVIC_ADC0SEQ1_DIS  ((uint32_t)0x00000000U)
#define NVIC_ICER0_R_NVIC_ADC0SEQ1_EN   ((uint32_t)0x00008000U)

#define NVIC_ICER0_NVIC_ADC0SEQ1_MASK   ((uint32_t)0x00000001U)
#define NVIC_ICER0_NVIC_ADC0SEQ1_DIS    ((uint32_t)0x00000000U)
#define NVIC_ICER0_NVIC_ADC0SEQ1_EN     ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_ADC0SEQ2_MASK ((uint32_t)0x00010000U)
#define NVIC_ICER0_R_NVIC_ADC0SEQ2_BIT  (16U)
#define NVIC_ICER0_R_NVIC_ADC0SEQ2_DIS  ((uint32_t)0x00000000U)
#define NVIC_ICER0_R_NVIC_ADC0SEQ2_EN   ((uint32_t)0x00010000U)

#define NVIC_ICER0_NVIC_ADC0SEQ2_MASK   ((uint32_t)0x00000001U)
#define NVIC_ICER0_NVIC_ADC0SEQ2_DIS    ((uint32_t)0x00000000U)
#define NVIC_ICER0_NVIC_ADC0SEQ2_EN ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_ADC0SEQ3_MASK ((uint32_t)0x00020000U)
#define NVIC_ICER0_R_NVIC_ADC0SEQ3_BIT  (17U)
#define NVIC_ICER0_R_NVIC_ADC0SEQ3_DIS  ((uint32_t)0x00000000U)
#define NVIC_ICER0_R_NVIC_ADC0SEQ3_EN   ((uint32_t)0x00020000U)

#define NVIC_ICER0_NVIC_ADC0SEQ3_MASK   ((uint32_t)0x00000001U)
#define NVIC_ICER0_NVIC_ADC0SEQ3_DIS    ((uint32_t)0x00000000U)
#define NVIC_ICER0_NVIC_ADC0SEQ3_EN     ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_WDT01_MASK    ((uint32_t)0x00040000U)
#define NVIC_ICER0_R_NVIC_WDT01_BIT     (18U)
#define NVIC_ICER0_R_NVIC_WDT01_DIS     ((uint32_t)0x00000000U)
#define NVIC_ICER0_R_NVIC_WDT01_EN      ((uint32_t)0x00040000U)

#define NVIC_ICER0_NVIC_WDT01_MASK      ((uint32_t)0x00000001U)
#define NVIC_ICER0_NVIC_WDT01_DIS       ((uint32_t)0x00000000U)
#define NVIC_ICER0_NVIC_WDT01_EN        ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_TIMER0A_MASK  ((uint32_t)0x00080000U)
#define NVIC_ICER0_R_NVIC_TIMER0A_BIT   (19U)
#define NVIC_ICER0_R_NVIC_TIMER0A_DIS   ((uint32_t)0x00000000U)
#define NVIC_ICER0_R_NVIC_TIMER0A_EN    ((uint32_t)0x00080000U)

#define NVIC_ICER0_NVIC_TIMER0A_MASK    ((uint32_t)0x00000001U)
#define NVIC_ICER0_NVIC_TIMER0A_DIS     ((uint32_t)0x00000000U)
#define NVIC_ICER0_NVIC_TIMER0A_EN      ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_TIMER0B_MASK  ((uint32_t)0x00100000U)
#define NVIC_ICER0_R_NVIC_TIMER0B_BIT   (20U)
#define NVIC_ICER0_R_NVIC_TIMER0B_DI    ((uint32_t)0x00000000U)
#define NVIC_ICER0_R_NVIC_TIMER0B_EN    ((uint32_t)0x00100000U)

#define NVIC_ICER0_NVIC_TIMER0B_MASK    ((uint32_t)0x00000001U)
#define NVIC_ICER0_NVIC_TIMER0B_DIS     ((uint32_t)0x00000000U)
#define NVIC_ICER0_NVIC_TIMER0B_EN      ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_TIMER1A_MASK  ((uint32_t)0x00200000U)
#define NVIC_ICER0_R_NVIC_TIMER1A_BIT   (21U)
#define NVIC_ICER0_R_NVIC_TIMER1A_DIS   ((uint32_t)0x00000000U)
#define NVIC_ICER0_R_NVIC_TIMER1A_EN    ((uint32_t)0x00200000U)

#define NVIC_ICER0_NVIC_TIMER1A_MASK    ((uint32_t)0x00000001U)
#define NVIC_ICER0_NVIC_TIMER1A_DIS     ((uint32_t)0x00000000U)
#define NVIC_ICER0_NVIC_TIMER1A_EN      ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_TIMER1B_MASK  ((uint32_t)0x00400000U)
#define NVIC_ICER0_R_NVIC_TIMER1B_BIT   (22U)
#define NVIC_ICER0_R_NVIC_TIMER1B_DIS   ((uint32_t)0x00000000U)
#define NVIC_ICER0_R_NVIC_TIMER1B_EN    ((uint32_t)0x00400000U)

#define NVIC_ICER0_NVIC_TIMER1B_MASK    ((uint32_t)0x00000001U)
#define NVIC_ICER0_NVIC_TIMER1B_DIS     ((uint32_t)0x00000000U)
#define NVIC_ICER0_NVIC_TIMER1B_EN      ((uint32_t)0x00000001U)
/*----------*/


/*----------*/
#define NVIC_ICER0_R_NVIC_TIMER2A_MASK  ((uint32_t)0x00800000U)
#define NVIC_ICER0_R_NVIC_TIMER2A_BIT   (23U)
#define NVIC_ICER0_R_NVIC_TIMER2A_DIS   ((uint32_t)0x00000000U)
#define NVIC_ICER0_R_NVIC_TIMER2A_EN    ((uint32_t)0x00800000U)

#define NVIC_ICER0_NVIC_TIMER2A_MASK    ((uint32_t)0x00000001U)
#define NVIC_ICER0_NVIC_TIMER2A_DIS     ((uint32_t)0x00000000U)
#define NVIC_ICER0_NVIC_TIMER2A_EN      ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_TIMER2B_MASK  ((uint32_t)0x01000000U)
#define NVIC_ICER0_R_NVIC_TIMER2B_BIT   (24U)
#define NVIC_ICER0_R_NVIC_TIMER2B_DIS   ((uint32_t)0x00000000U)
#define NVIC_ICER0_R_NVIC_TIMER2B_EN    ((uint32_t)0x01000000U)

#define NVIC_ICER0_NVIC_TIMER2B_MASK    ((uint32_t)0x00000001U)
#define NVIC_ICER0_NVIC_TIMER2B_DIS     ((uint32_t)0x00000000U)
#define NVIC_ICER0_NVIC_TIMER2B_EN      ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_ACOMP0_MASK   ((uint32_t)0x02000000U)
#define NVIC_ICER0_R_NVIC_ACOMP0_BIT    (25U)
#define NVIC_ICER0_R_NVIC_ACOMP0_DIS    ((uint32_t)0x00000000U)
#define NVIC_ICER0_R_NVIC_ACOMP0_EN     ((uint32_t)0x02000000U)

#define NVIC_ICER0_NVIC_ACOMP0_MASK     ((uint32_t)0x00000001U)
#define NVIC_ICER0_NVIC_ACOMP0_DIS      ((uint32_t)0x00000000U)
#define NVIC_ICER0_NVIC_ACOMP0_EN       ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_ACOMP1_MASK   ((uint32_t)0x04000000U)
#define NVIC_ICER0_R_NVIC_ACOMP1_BIT    (26U)
#define NVIC_ICER0_R_NVIC_ACOMP1_DIS    ((uint32_t)0x00000000U)
#define NVIC_ICER0_R_NVIC_ACOMP1_EN     ((uint32_t)0x04000000U)

#define NVIC_ICER0_NVIC_ACOMP1_MASK     ((uint32_t)0x00000001U)
#define NVIC_ICER0_NVIC_ACOMP1_DIS      ((uint32_t)0x00000000U)
#define NVIC_ICER0_NVIC_ACOMP1_EN       ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_RES43_MASK    ((uint32_t)0x08000000U)
#define NVIC_ICER0_R_NVIC_RES43_BIT     (27U)
#define NVIC_ICER0_R_NVIC_RES43_DIS     ((uint32_t)0x00000000U)
#define NVIC_ICER0_R_NVIC_RES43_EN      ((uint32_t)0x08000000U)

#define NVIC_ICER0_NVIC_RES43_MASK      ((uint32_t)0x00000001U)
#define NVIC_ICER0_NVIC_RES43_DIS       ((uint32_t)0x00000000U)
#define NVIC_ICER0_NVIC_RES43_EN        ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_SYSCTL_MASK   ((uint32_t)0x10000000U)
#define NVIC_ICER0_R_NVIC_SYSCTL_BIT    (28U)
#define NVIC_ICER0_R_NVIC_SYSCTL_DIS    ((uint32_t)0x00000000U)
#define NVIC_ICER0_R_NVIC_SYSCTL_EN     ((uint32_t)0x10000000U)

#define NVIC_ICER0_NVIC_SYSCTL_MASK     ((uint32_t)0x00000001U)
#define NVIC_ICER0_NVIC_SYSCTL_DIS      ((uint32_t)0x00000000U)
#define NVIC_ICER0_NVIC_SYSCTL_EN       ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_FLASH_MASK    ((uint32_t)0x20000000U)
#define NVIC_ICER0_R_NVIC_FLASH_BIT     (29U)
#define NVIC_ICER0_R_NVIC_FLASH_DIS     ((uint32_t)0x00000000U)
#define NVIC_ICER0_R_NVIC_FLASH_EN      ((uint32_t)0x20000000U)

#define NVIC_ICER0_NVIC_FLASH_MASK      ((uint32_t)0x00000001U)
#define NVIC_ICER0_NVIC_FLASH_DIS       ((uint32_t)0x00000000U)
#define NVIC_ICER0_NVIC_FLASH_EN        ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_GPIOF_MASK    ((uint32_t)0x40000000U)
#define NVIC_ICER0_R_NVIC_GPIOF_BIT     (30U)
#define NVIC_ICER0_R_NVIC_GPIOF_DIS     ((uint32_t)0x00000000U)
#define NVIC_ICER0_R_NVIC_GPIOF_EN      ((uint32_t)0x40000000U)

#define NVIC_ICER0_NVIC_GPIOF_MASK      ((uint32_t)0x00000001U)
#define NVIC_ICER0_NVIC_GPIOF_DIS       ((uint32_t)0x00000000U)
#define NVIC_ICER0_NVIC_GPIOF_EN        ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_RES47_MASK    ((uint32_t)0x80000000U)
#define NVIC_ICER0_R_NVIC_RES47_BIT     (31U)
#define NVIC_ICER0_R_NVIC_RES47_DIS     ((uint32_t)0x00000000U)
#define NVIC_ICER0_R_NVIC_RES47_EN      ((uint32_t)0x80000000U)

#define NVIC_ICER0_NVIC_RES47_MASK      ((uint32_t)0x00000001U)
#define NVIC_ICER0_NVIC_RES47_DIS       ((uint32_t)0x00000000U)
#define NVIC_ICER0_NVIC_RES47_EN        ((uint32_t)0x00000001U)
/*----------*/

#endif /* XDRIVER_MCU_DRIVER_HEADER_NVIC_NVIC_PERIPHERAL_NVIC_REGISTER_NVIC_REGISTERDEFINES_NVIC_REGISTERDEFINES_SET0_NVIC_REGISTERDEFINES_SET0_ICER_H_ */
