module pool(/*AUTOARG*/);
`include "parameters.vh"
<%- load "parameters.rb" -%>

  /*AUTOINPUT*/
  input clk;
  input xrst;
  input o_we;
  <%- for i in 0...$psize**2 -%>
  input signed [DWIDTH-1:0] pixel_feat<%=i%>;
  <%- end -%>

  /*AUTOOUTPUT*/
  output signed [DWIDTH-1:0] pmap;

  /*AUTOWIRE*/
  wire signed [DWIDTH-1:0] max_0;
  wire signed [DWIDTH-1:0] max_1;
  wire signed [DWIDTH-1:0] max;

  /*AUTOREG*/
  reg signed [DWIDTH-1:0] r_max;
  <%- for i in 0...$psize**2 -%>
  reg signed [DWIDTH-1:0] r_pixel_feat<%=i%>;
  <%- end -%>

  assign max_0  = (r_pixel_feat0 > r_pixel_feat1)
                ? r_pixel_feat0
                : r_pixel_feat1;

  assign max_1  = (r_pixel_feat2 > r_pixel_feat3)
                ? r_pixel_feat2
                : r_pixel_feat3;

  assign max  = (max_0 > max_1)
              ? max_0
              : max_1;

  assign pmap = r_max;

  always @(posedge clk)
    if (!xrst)
      r_max <= 0;
    else if (o_we)
      r_max <= max;

  <%- for i in 0...$psize**2 -%>
  always @(posedge clk)
    if (!xrst)
      r_pixel_feat<%=i%> <= 0;
    else
      r_pixel_feat<%=i%> <= pixel_feat<%=i%>;
  <%- end -%>
endmodule
