Analysis & Synthesis report for radioberry
Fri Sep 15 19:02:34 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|rstate
 12. State Machine - |radioberry|ad9866:ad9866_inst|dut2_state
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ca91:auto_generated
 20. Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated
 21. Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_da91:auto_generated
 22. Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated
 23. Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated
 24. Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated
 25. Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_fa91:auto_generated
 26. Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated
 27. Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_ga91:auto_generated
 28. Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated
 29. Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated
 30. Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated
 31. Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated
 32. Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated
 33. Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated
 34. Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated
 35. Source assignments for receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ca91:auto_generated
 36. Source assignments for receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated
 37. Source assignments for receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_da91:auto_generated
 38. Source assignments for receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated
 39. Source assignments for receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated
 40. Source assignments for receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated
 41. Source assignments for receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_fa91:auto_generated
 42. Source assignments for receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated
 43. Source assignments for receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_ga91:auto_generated
 44. Source assignments for receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated
 45. Source assignments for receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated
 46. Source assignments for receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated
 47. Source assignments for receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated
 48. Source assignments for receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated
 49. Source assignments for receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated
 50. Source assignments for receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated
 51. Source assignments for rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component
 52. Source assignments for rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated
 53. Source assignments for rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p
 54. Source assignments for rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_ijc:wrptr_g1p
 55. Source assignments for rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|altsyncram_hs61:fifo_ram
 56. Source assignments for rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 57. Source assignments for rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe10
 58. Source assignments for rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp
 59. Source assignments for rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10
 60. Source assignments for rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component
 61. Source assignments for rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated
 62. Source assignments for rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p
 63. Source assignments for rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_ijc:wrptr_g1p
 64. Source assignments for rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|altsyncram_hs61:fifo_ram
 65. Source assignments for rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 66. Source assignments for rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe10
 67. Source assignments for rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp
 68. Source assignments for rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10
 69. Source assignments for txFIFO:txFIFO_inst|dcfifo:dcfifo_component
 70. Source assignments for txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated
 71. Source assignments for txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p
 72. Source assignments for txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p
 73. Source assignments for txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram
 74. Source assignments for txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_bpl:rs_dgwp
 75. Source assignments for txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe3
 76. Source assignments for txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_apl:ws_dgrp
 77. Source assignments for txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe10
 78. Source assignments for transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_3fb1:auto_generated
 79. Source assignments for transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated
 80. Parameter Settings for User Entity Instance: ad9866:ad9866_inst
 81. Parameter Settings for User Entity Instance: spi_slave:spi_slave_rx_inst
 82. Parameter Settings for User Entity Instance: spi_slave:spi_slave_rx2_inst
 83. Parameter Settings for User Entity Instance: receiver:receiver_inst
 84. Parameter Settings for User Entity Instance: receiver:receiver_inst|cordic:cordic_inst
 85. Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_I2
 86. Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst
 87. Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst
 88. Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst
 89. Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst
 90. Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst
 91. Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst
 92. Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_Q2
 93. Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst
 94. Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst
 95. Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst
 96. Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst
 97. Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst
 98. Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst
 99. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1
100. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst
101. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst
102. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst
103. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst
104. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst
105. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst
106. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst
107. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst
108. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst
109. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst
110. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1
111. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst
112. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst
113. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst
114. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst
115. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst
116. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst
117. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst
118. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst
119. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst
120. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst
121. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2
122. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:A
123. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom
124. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component
125. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component
126. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:B
127. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom
128. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component
129. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component
130. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:C
131. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom
132. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component
133. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component
134. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:D
135. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom
136. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component
137. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component
138. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:E
139. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom
140. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component
141. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component
142. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:F
143. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom
144. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component
145. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component
146. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:G
147. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom
148. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component
149. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component
150. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:H
151. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom
152. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component
153. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component
154. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst
155. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|cordic:cordic_inst
156. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|cic:cic_inst_I2
157. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst
158. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst
159. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst
160. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst
161. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst
162. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst
163. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|cic:cic_inst_Q2
164. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst
165. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst
166. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst
167. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst
168. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst
169. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst
170. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_I1
171. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst
172. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst
173. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst
174. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst
175. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst
176. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst
177. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst
178. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst
179. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst
180. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst
181. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_Q1
182. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst
183. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst
184. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst
185. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst
186. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst
187. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst
188. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst
189. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst
190. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst
191. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst
192. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2
193. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A
194. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firromH:rom
195. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component
196. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component
197. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B
198. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firromH:rom
199. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component
200. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component
201. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C
202. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firromH:rom
203. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component
204. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component
205. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D
206. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firromH:rom
207. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component
208. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component
209. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E
210. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firromH:rom
211. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component
212. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component
213. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F
214. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firromH:rom
215. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component
216. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component
217. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G
218. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firromH:rom
219. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component
220. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component
221. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H
222. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firromH:rom
223. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component
224. Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component
225. Parameter Settings for User Entity Instance: rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component
226. Parameter Settings for User Entity Instance: rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component
227. Parameter Settings for User Entity Instance: txFIFO:txFIFO_inst|dcfifo:dcfifo_component
228. Parameter Settings for User Entity Instance: transmitter:transmitter_inst|pulsegen:pulse_inst
229. Parameter Settings for User Entity Instance: transmitter:transmitter_inst|FirInterp8_1024:fi
230. Parameter Settings for User Entity Instance: transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component
231. Parameter Settings for User Entity Instance: transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component
232. Parameter Settings for User Entity Instance: transmitter:transmitter_inst|CicInterpM5:in2
233. Parameter Settings for User Entity Instance: transmitter:transmitter_inst|cpl_cordic:cordic_inst
234. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
235. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2
236. Parameter Settings for Inferred Entity Instance: transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0
237. Parameter Settings for Inferred Entity Instance: transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1
238. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1
239. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1
240. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1
241. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1
242. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1
243. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1
244. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1
245. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1
246. Parameter Settings for Inferred Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1
247. Parameter Settings for Inferred Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1
248. Parameter Settings for Inferred Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1
249. Parameter Settings for Inferred Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1
250. Parameter Settings for Inferred Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1
251. Parameter Settings for Inferred Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1
252. Parameter Settings for Inferred Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1
253. Parameter Settings for Inferred Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1
254. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1
255. altsyncram Parameter Settings by Entity Instance
256. dcfifo Parameter Settings by Entity Instance
257. lpm_mult Parameter Settings by Entity Instance
258. Port Connectivity Checks: "transmitter:transmitter_inst|cpl_cordic:cordic_inst"
259. Port Connectivity Checks: "transmitter:transmitter_inst|CicInterpM5:in2"
260. Port Connectivity Checks: "transmitter:transmitter_inst"
261. Port Connectivity Checks: "rxFIFO:rx2_FIFO_inst"
262. Port Connectivity Checks: "rxFIFO:rxFIFO_inst"
263. Port Connectivity Checks: "receiver:receiver_rx2_inst"
264. Port Connectivity Checks: "receiver:receiver_inst|varcic:varcic_inst_Q1"
265. Port Connectivity Checks: "receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst"
266. Port Connectivity Checks: "receiver:receiver_inst|cic:cic_inst_Q2"
267. Port Connectivity Checks: "receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst"
268. Port Connectivity Checks: "receiver:receiver_inst|cic:cic_inst_I2"
269. Port Connectivity Checks: "receiver:receiver_inst"
270. Port Connectivity Checks: "spi_slave:spi_slave_rx2_inst"
271. Port Connectivity Checks: "spi_slave:spi_slave_rx_inst"
272. Port Connectivity Checks: "ad9866:ad9866_inst"
273. Post-Synthesis Netlist Statistics for Top Partition
274. Elapsed Time Per Partition
275. Analysis & Synthesis Messages
276. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Sep 15 19:02:33 2017       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; radioberry                                  ;
; Top-level Entity Name              ; radioberry                                  ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; 9,774                                       ;
;     Total combinational functions  ; 7,591                                       ;
;     Dedicated logic registers      ; 7,355                                       ;
; Total registers                    ; 7355                                        ;
; Total pins                         ; 45                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 240,128                                     ;
; Embedded Multiplier 9-bit elements ; 60                                          ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10CL016YE144C8G    ;                    ;
; Top-level entity name                                                      ; radioberry         ; radioberry         ;
; Family name                                                                ; Cyclone 10 LP      ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.3%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+-------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+-------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; rtl/ad9866.v                        ; yes             ; User Verilog HDL File                  ; C:/dev/git/Radioberry-2.x/firmware/rtl/ad9866.v                              ;         ;
; rtl/cpl_cordic.v                    ; yes             ; User Verilog HDL File                  ; C:/dev/git/Radioberry-2.x/firmware/rtl/cpl_cordic.v                          ;         ;
; rtl/varcic.v                        ; yes             ; User Verilog HDL File                  ; C:/dev/git/Radioberry-2.x/firmware/rtl/varcic.v                              ;         ;
; rtl/transmitter.v                   ; yes             ; User Verilog HDL File                  ; C:/dev/git/Radioberry-2.x/firmware/rtl/transmitter.v                         ;         ;
; rtl/spi_slave.v                     ; yes             ; User Verilog HDL File                  ; C:/dev/git/Radioberry-2.x/firmware/rtl/spi_slave.v                           ;         ;
; rtl/reset_handler.v                 ; yes             ; User Verilog HDL File                  ; C:/dev/git/Radioberry-2.x/firmware/rtl/reset_handler.v                       ;         ;
; rtl/pulsegen.v                      ; yes             ; User Verilog HDL File                  ; C:/dev/git/Radioberry-2.x/firmware/rtl/pulsegen.v                            ;         ;
; rtl/filter.v                        ; yes             ; User Verilog HDL File                  ; C:/dev/git/Radioberry-2.x/firmware/rtl/filter.v                              ;         ;
; rtl/cic_integrator.v                ; yes             ; User Verilog HDL File                  ; C:/dev/git/Radioberry-2.x/firmware/rtl/cic_integrator.v                      ;         ;
; rtl/cic_comb.v                      ; yes             ; User Verilog HDL File                  ; C:/dev/git/Radioberry-2.x/firmware/rtl/cic_comb.v                            ;         ;
; rtl/cic.v                           ; yes             ; User Verilog HDL File                  ; C:/dev/git/Radioberry-2.x/firmware/rtl/cic.v                                 ;         ;
; rtl/Polyphase_FIR/FirInterp8_1024.v ; yes             ; User Verilog HDL File                  ; C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/FirInterp8_1024.v       ;         ;
; rtl/Polyphase_FIR/firfilt.v         ; yes             ; User Verilog HDL File                  ; C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v               ;         ;
; rtl/Polyphase_FIR/CicInterpM5.v     ; yes             ; User Verilog HDL File                  ; C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/CicInterpM5.v           ;         ;
; rtl/Polyphase_FIR/firromH.v         ; yes             ; User Wizard-Generated File             ; C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firromH.v               ;         ;
; rtl/receiver.v                      ; yes             ; User Verilog HDL File                  ; C:/dev/git/Radioberry-2.x/firmware/rtl/receiver.v                            ;         ;
; rtl/cordic.v                        ; yes             ; User Verilog HDL File                  ; C:/dev/git/Radioberry-2.x/firmware/rtl/cordic.v                              ;         ;
; rtl/timescale.v                     ; yes             ; User Verilog HDL File                  ; C:/dev/git/Radioberry-2.x/firmware/rtl/timescale.v                           ;         ;
; rtl/radioberry.v                    ; yes             ; User Verilog HDL File                  ; C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v                          ;         ;
; rtl/Polyphase_FIR/firromI_1024.v    ; yes             ; User Wizard-Generated File             ; C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firromI_1024.v          ;         ;
; rtl/Polyphase_FIR/firram36.v        ; yes             ; User Wizard-Generated File             ; C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firram36.v              ;         ;
; rtl/Polyphase_FIR/firram36I_1024.v  ; yes             ; User Wizard-Generated File             ; C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firram36I_1024.v        ;         ;
; cyclone_ip/txFIFO.v                 ; yes             ; User Wizard-Generated File             ; C:/dev/git/Radioberry-2.x/firmware/cyclone_ip/txFIFO.v                       ;         ;
; cyclone_ip/rxFIFO.v                 ; yes             ; User Wizard-Generated File             ; C:/dev/git/Radioberry-2.x/firmware/cyclone_ip/rxFIFO.v                       ;         ;
; altsyncram.tdf                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc               ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal170.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc        ;         ;
; a_rdenreg.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_ca91.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_ca91.tdf                    ;         ;
; db/altsyncram_pin1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf                    ;         ;
; db/altsyncram_da91.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_da91.tdf                    ;         ;
; db/altsyncram_ea91.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_ea91.tdf                    ;         ;
; db/altsyncram_fa91.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_fa91.tdf                    ;         ;
; db/altsyncram_ga91.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_ga91.tdf                    ;         ;
; db/altsyncram_ha91.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_ha91.tdf                    ;         ;
; db/altsyncram_ia91.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_ia91.tdf                    ;         ;
; db/altsyncram_ja91.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_ja91.tdf                    ;         ;
; dcfifo.tdf                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf            ;         ;
; lpm_counter.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_counter.inc       ;         ;
; lpm_add_sub.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; a_graycounter.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_graycounter.inc     ;         ;
; a_fefifo.inc                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_fefifo.inc          ;         ;
; a_gray2bin.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_gray2bin.inc        ;         ;
; dffpipe.inc                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dffpipe.inc           ;         ;
; alt_sync_fifo.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_sync_fifo.inc     ;         ;
; lpm_compare.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_compare.inc       ;         ;
; altsyncram_fifo.inc                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram_fifo.inc   ;         ;
; db/dcfifo_9ek1.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/dev/git/Radioberry-2.x/firmware/db/dcfifo_9ek1.tdf                        ;         ;
; db/a_graycounter_m57.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/dev/git/Radioberry-2.x/firmware/db/a_graycounter_m57.tdf                  ;         ;
; db/a_graycounter_ijc.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/dev/git/Radioberry-2.x/firmware/db/a_graycounter_ijc.tdf                  ;         ;
; db/altsyncram_hs61.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_hs61.tdf                    ;         ;
; db/alt_synch_pipe_0ol.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/dev/git/Radioberry-2.x/firmware/db/alt_synch_pipe_0ol.tdf                 ;         ;
; db/dffpipe_hd9.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/dev/git/Radioberry-2.x/firmware/db/dffpipe_hd9.tdf                        ;         ;
; db/cmpr_466.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/dev/git/Radioberry-2.x/firmware/db/cmpr_466.tdf                           ;         ;
; db/cmpr_366.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/dev/git/Radioberry-2.x/firmware/db/cmpr_366.tdf                           ;         ;
; db/cmpr_866.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/dev/git/Radioberry-2.x/firmware/db/cmpr_866.tdf                           ;         ;
; db/mux_c28.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/dev/git/Radioberry-2.x/firmware/db/mux_c28.tdf                            ;         ;
; db/dcfifo_ngk1.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/dev/git/Radioberry-2.x/firmware/db/dcfifo_ngk1.tdf                        ;         ;
; db/a_graycounter_077.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/dev/git/Radioberry-2.x/firmware/db/a_graycounter_077.tdf                  ;         ;
; db/a_graycounter_skc.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/dev/git/Radioberry-2.x/firmware/db/a_graycounter_skc.tdf                  ;         ;
; db/altsyncram_v171.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_v171.tdf                    ;         ;
; db/alt_synch_pipe_bpl.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/dev/git/Radioberry-2.x/firmware/db/alt_synch_pipe_bpl.tdf                 ;         ;
; db/dffpipe_se9.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/dev/git/Radioberry-2.x/firmware/db/dffpipe_se9.tdf                        ;         ;
; db/alt_synch_pipe_apl.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/dev/git/Radioberry-2.x/firmware/db/alt_synch_pipe_apl.tdf                 ;         ;
; db/dffpipe_re9.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/dev/git/Radioberry-2.x/firmware/db/dffpipe_re9.tdf                        ;         ;
; db/cmpr_i76.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/dev/git/Radioberry-2.x/firmware/db/cmpr_i76.tdf                           ;         ;
; db/altsyncram_3fb1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_3fb1.tdf                    ;         ;
; rtl/polyphase_fir/coefi8_1024.mif   ; yes             ; Auto-Found Memory Initialization File  ; C:/dev/git/Radioberry-2.x/firmware/rtl/polyphase_fir/coefi8_1024.mif         ;         ;
; db/altsyncram_jin1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_jin1.tdf                    ;         ;
; lpm_mult.tdf                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; multcore.inc                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_igt.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/dev/git/Radioberry-2.x/firmware/db/mult_igt.tdf                           ;         ;
; db/mult_56t.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/dev/git/Radioberry-2.x/firmware/db/mult_56t.tdf                           ;         ;
+-------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimated Total logic elements              ; 9,774            ;
;                                             ;                  ;
; Total combinational functions               ; 7591             ;
; Logic element usage by number of LUT inputs ;                  ;
;     -- 4 input functions                    ; 502              ;
;     -- 3 input functions                    ; 4575             ;
;     -- <=2 input functions                  ; 2514             ;
;                                             ;                  ;
; Logic elements by mode                      ;                  ;
;     -- normal mode                          ; 2042             ;
;     -- arithmetic mode                      ; 5549             ;
;                                             ;                  ;
; Total registers                             ; 7355             ;
;     -- Dedicated logic registers            ; 7355             ;
;     -- I/O registers                        ; 0                ;
;                                             ;                  ;
; I/O pins                                    ; 45               ;
; Total memory bits                           ; 240128           ;
;                                             ;                  ;
; Embedded Multiplier 9-bit elements          ; 60               ;
;                                             ;                  ;
; Maximum fan-out node                        ; ad9866_clk~input ;
; Maximum fan-out                             ; 7486             ;
; Total fan-out                               ; 52973            ;
; Average fan-out                             ; 3.36             ;
+---------------------------------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                           ; Entity Name        ; Library Name ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |radioberry                                                 ; 7591 (136)          ; 7355 (160)                ; 240128      ; 60           ; 0       ; 30        ; 45   ; 0            ; |radioberry                                                                                                                                   ; radioberry         ; work         ;
;    |ad9866:ad9866_inst|                                     ; 47 (47)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|ad9866:ad9866_inst                                                                                                                ; ad9866             ; work         ;
;    |filter:filter_inst|                                     ; 59 (59)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|filter:filter_inst                                                                                                                ; filter             ; work         ;
;    |lpm_mult:Mult0|                                         ; 72 (0)              ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |radioberry|lpm_mult:Mult0                                                                                                                    ; lpm_mult           ; work         ;
;       |mult_igt:auto_generated|                             ; 72 (72)             ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |radioberry|lpm_mult:Mult0|mult_igt:auto_generated                                                                                            ; mult_igt           ; work         ;
;    |lpm_mult:Mult1|                                         ; 72 (0)              ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |radioberry|lpm_mult:Mult1                                                                                                                    ; lpm_mult           ; work         ;
;       |mult_igt:auto_generated|                             ; 72 (72)             ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |radioberry|lpm_mult:Mult1|mult_igt:auto_generated                                                                                            ; mult_igt           ; work         ;
;    |lpm_mult:Mult2|                                         ; 72 (0)              ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |radioberry|lpm_mult:Mult2                                                                                                                    ; lpm_mult           ; work         ;
;       |mult_igt:auto_generated|                             ; 72 (72)             ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |radioberry|lpm_mult:Mult2|mult_igt:auto_generated                                                                                            ; mult_igt           ; work         ;
;    |receiver:receiver_inst|                                 ; 2077 (0)            ; 2146 (0)                  ; 73728       ; 16           ; 0       ; 8         ; 0    ; 0            ; |radioberry|receiver:receiver_inst                                                                                                            ; receiver           ; work         ;
;       |cic:cic_inst_I2|                                     ; 21 (21)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|cic:cic_inst_I2                                                                                            ; cic                ; work         ;
;       |cic:cic_inst_Q2|                                     ; 178 (16)            ; 233 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|cic:cic_inst_Q2                                                                                            ; cic                ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 27 (27)             ; 54 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst                                                       ; cic_comb           ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 27 (27)             ; 54 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst                                                       ; cic_comb           ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 27 (27)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst                                                       ; cic_comb           ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 27 (27)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst                                           ; cic_integrator     ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 27 (27)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst                                           ; cic_integrator     ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 27 (27)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst                                           ; cic_integrator     ; work         ;
;       |cordic:cordic_inst|                                  ; 1013 (1013)         ; 649 (649)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|cordic:cordic_inst                                                                                         ; cordic             ; work         ;
;       |firX8R8:fir2|                                        ; 400 (72)            ; 637 (21)                  ; 73728       ; 16           ; 0       ; 8         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2                                                                                               ; firX8R8            ; work         ;
;          |fir256:A|                                         ; 41 (41)             ; 77 (77)                   ; 9216        ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A                                                                                      ; fir256             ; work         ;
;             |firram36:ram|                                  ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram                                                                         ; firram36           ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component                                         ; altsyncram         ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated          ; altsyncram_pin1    ; work         ;
;             |firromH:rom|                                   ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom                                                                          ; firromH            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component                                          ; altsyncram         ; work         ;
;                   |altsyncram_ca91:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ca91:auto_generated           ; altsyncram_ca91    ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1                                                                       ; lpm_mult           ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated                                               ; mult_56t           ; work         ;
;          |fir256:B|                                         ; 41 (41)             ; 77 (77)                   ; 9216        ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B                                                                                      ; fir256             ; work         ;
;             |firram36:ram|                                  ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram                                                                         ; firram36           ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component                                         ; altsyncram         ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated          ; altsyncram_pin1    ; work         ;
;             |firromH:rom|                                   ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom                                                                          ; firromH            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component                                          ; altsyncram         ; work         ;
;                   |altsyncram_da91:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_da91:auto_generated           ; altsyncram_da91    ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1                                                                       ; lpm_mult           ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated                                               ; mult_56t           ; work         ;
;          |fir256:C|                                         ; 41 (41)             ; 77 (77)                   ; 9216        ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C                                                                                      ; fir256             ; work         ;
;             |firram36:ram|                                  ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram                                                                         ; firram36           ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component                                         ; altsyncram         ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated          ; altsyncram_pin1    ; work         ;
;             |firromH:rom|                                   ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom                                                                          ; firromH            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component                                          ; altsyncram         ; work         ;
;                   |altsyncram_ea91:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated           ; altsyncram_ea91    ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1                                                                       ; lpm_mult           ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated                                               ; mult_56t           ; work         ;
;          |fir256:D|                                         ; 41 (41)             ; 77 (77)                   ; 9216        ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D                                                                                      ; fir256             ; work         ;
;             |firram36:ram|                                  ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram                                                                         ; firram36           ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component                                         ; altsyncram         ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated          ; altsyncram_pin1    ; work         ;
;             |firromH:rom|                                   ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom                                                                          ; firromH            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component                                          ; altsyncram         ; work         ;
;                   |altsyncram_fa91:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_fa91:auto_generated           ; altsyncram_fa91    ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1                                                                       ; lpm_mult           ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated                                               ; mult_56t           ; work         ;
;          |fir256:E|                                         ; 41 (41)             ; 77 (77)                   ; 9216        ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E                                                                                      ; fir256             ; work         ;
;             |firram36:ram|                                  ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram                                                                         ; firram36           ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component                                         ; altsyncram         ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated          ; altsyncram_pin1    ; work         ;
;             |firromH:rom|                                   ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom                                                                          ; firromH            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component                                          ; altsyncram         ; work         ;
;                   |altsyncram_ga91:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_ga91:auto_generated           ; altsyncram_ga91    ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1                                                                       ; lpm_mult           ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated                                               ; mult_56t           ; work         ;
;          |fir256:F|                                         ; 41 (41)             ; 77 (77)                   ; 9216        ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F                                                                                      ; fir256             ; work         ;
;             |firram36:ram|                                  ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram                                                                         ; firram36           ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component                                         ; altsyncram         ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated          ; altsyncram_pin1    ; work         ;
;             |firromH:rom|                                   ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom                                                                          ; firromH            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component                                          ; altsyncram         ; work         ;
;                   |altsyncram_ha91:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated           ; altsyncram_ha91    ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1                                                                       ; lpm_mult           ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated                                               ; mult_56t           ; work         ;
;          |fir256:G|                                         ; 41 (41)             ; 77 (77)                   ; 9216        ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G                                                                                      ; fir256             ; work         ;
;             |firram36:ram|                                  ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram                                                                         ; firram36           ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component                                         ; altsyncram         ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated          ; altsyncram_pin1    ; work         ;
;             |firromH:rom|                                   ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom                                                                          ; firromH            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component                                          ; altsyncram         ; work         ;
;                   |altsyncram_ia91:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated           ; altsyncram_ia91    ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1                                                                       ; lpm_mult           ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated                                               ; mult_56t           ; work         ;
;          |fir256:H|                                         ; 41 (41)             ; 77 (77)                   ; 9216        ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H                                                                                      ; fir256             ; work         ;
;             |firram36:ram|                                  ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram                                                                         ; firram36           ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component                                         ; altsyncram         ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated          ; altsyncram_pin1    ; work         ;
;             |firromH:rom|                                   ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom                                                                          ; firromH            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component                                          ; altsyncram         ; work         ;
;                   |altsyncram_ja91:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated           ; altsyncram_ja91    ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1                                                                       ; lpm_mult           ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated                                               ; mult_56t           ; work         ;
;       |varcic:varcic_inst_I1|                               ; 24 (24)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_I1                                                                                      ; varcic             ; work         ;
;       |varcic:varcic_inst_Q1|                               ; 441 (51)            ; 594 (16)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1                                                                                      ; varcic             ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 39 (39)             ; 78 (78)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                 ; cic_comb           ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 39 (39)             ; 78 (78)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                                 ; cic_comb           ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 39 (39)             ; 78 (78)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                                 ; cic_comb           ; work         ;
;          |cic_comb:cic_stages[3].cic_comb_inst|             ; 39 (39)             ; 78 (78)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst                                                 ; cic_comb           ; work         ;
;          |cic_comb:cic_stages[4].cic_comb_inst|             ; 39 (39)             ; 71 (71)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst                                                 ; cic_comb           ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 39 (39)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                     ; cic_integrator     ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 39 (39)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                     ; cic_integrator     ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 39 (39)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                     ; cic_integrator     ; work         ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst| ; 39 (39)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst                                     ; cic_integrator     ; work         ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst| ; 39 (39)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst                                     ; cic_integrator     ; work         ;
;    |receiver:receiver_rx2_inst|                             ; 2056 (0)            ; 2130 (0)                  ; 73728       ; 16           ; 0       ; 8         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst                                                                                                        ; receiver           ; work         ;
;       |cic:cic_inst_Q2|                                     ; 178 (16)            ; 233 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_Q2                                                                                        ; cic                ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 27 (27)             ; 54 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst                                                   ; cic_comb           ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 27 (27)             ; 54 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst                                                   ; cic_comb           ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 27 (27)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst                                                   ; cic_comb           ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 27 (27)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst                                       ; cic_integrator     ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 27 (27)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst                                       ; cic_integrator     ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 27 (27)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst                                       ; cic_integrator     ; work         ;
;       |cordic:cordic_inst|                                  ; 1013 (1013)         ; 649 (649)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|cordic:cordic_inst                                                                                     ; cordic             ; work         ;
;       |firX8R8:fir2|                                        ; 400 (72)            ; 637 (21)                  ; 73728       ; 16           ; 0       ; 8         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2                                                                                           ; firX8R8            ; work         ;
;          |fir256:A|                                         ; 41 (41)             ; 77 (77)                   ; 9216        ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A                                                                                  ; fir256             ; work         ;
;             |firram36:ram|                                  ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram                                                                     ; firram36           ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component                                     ; altsyncram         ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated      ; altsyncram_pin1    ; work         ;
;             |firromH:rom|                                   ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firromH:rom                                                                      ; firromH            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component                                      ; altsyncram         ; work         ;
;                   |altsyncram_ca91:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ca91:auto_generated       ; altsyncram_ca91    ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1                                                                   ; lpm_mult           ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated                                           ; mult_56t           ; work         ;
;          |fir256:B|                                         ; 41 (41)             ; 77 (77)                   ; 9216        ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B                                                                                  ; fir256             ; work         ;
;             |firram36:ram|                                  ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram                                                                     ; firram36           ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component                                     ; altsyncram         ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated      ; altsyncram_pin1    ; work         ;
;             |firromH:rom|                                   ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firromH:rom                                                                      ; firromH            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component                                      ; altsyncram         ; work         ;
;                   |altsyncram_da91:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_da91:auto_generated       ; altsyncram_da91    ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1                                                                   ; lpm_mult           ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated                                           ; mult_56t           ; work         ;
;          |fir256:C|                                         ; 41 (41)             ; 77 (77)                   ; 9216        ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C                                                                                  ; fir256             ; work         ;
;             |firram36:ram|                                  ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram                                                                     ; firram36           ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component                                     ; altsyncram         ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated      ; altsyncram_pin1    ; work         ;
;             |firromH:rom|                                   ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firromH:rom                                                                      ; firromH            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component                                      ; altsyncram         ; work         ;
;                   |altsyncram_ea91:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated       ; altsyncram_ea91    ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1                                                                   ; lpm_mult           ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated                                           ; mult_56t           ; work         ;
;          |fir256:D|                                         ; 41 (41)             ; 77 (77)                   ; 9216        ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D                                                                                  ; fir256             ; work         ;
;             |firram36:ram|                                  ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram                                                                     ; firram36           ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component                                     ; altsyncram         ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated      ; altsyncram_pin1    ; work         ;
;             |firromH:rom|                                   ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firromH:rom                                                                      ; firromH            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component                                      ; altsyncram         ; work         ;
;                   |altsyncram_fa91:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_fa91:auto_generated       ; altsyncram_fa91    ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1                                                                   ; lpm_mult           ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated                                           ; mult_56t           ; work         ;
;          |fir256:E|                                         ; 41 (41)             ; 77 (77)                   ; 9216        ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E                                                                                  ; fir256             ; work         ;
;             |firram36:ram|                                  ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram                                                                     ; firram36           ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component                                     ; altsyncram         ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated      ; altsyncram_pin1    ; work         ;
;             |firromH:rom|                                   ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firromH:rom                                                                      ; firromH            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component                                      ; altsyncram         ; work         ;
;                   |altsyncram_ga91:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_ga91:auto_generated       ; altsyncram_ga91    ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1                                                                   ; lpm_mult           ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated                                           ; mult_56t           ; work         ;
;          |fir256:F|                                         ; 41 (41)             ; 77 (77)                   ; 9216        ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F                                                                                  ; fir256             ; work         ;
;             |firram36:ram|                                  ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram                                                                     ; firram36           ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component                                     ; altsyncram         ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated      ; altsyncram_pin1    ; work         ;
;             |firromH:rom|                                   ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firromH:rom                                                                      ; firromH            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component                                      ; altsyncram         ; work         ;
;                   |altsyncram_ha91:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated       ; altsyncram_ha91    ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1                                                                   ; lpm_mult           ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated                                           ; mult_56t           ; work         ;
;          |fir256:G|                                         ; 41 (41)             ; 77 (77)                   ; 9216        ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G                                                                                  ; fir256             ; work         ;
;             |firram36:ram|                                  ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram                                                                     ; firram36           ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component                                     ; altsyncram         ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated      ; altsyncram_pin1    ; work         ;
;             |firromH:rom|                                   ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firromH:rom                                                                      ; firromH            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component                                      ; altsyncram         ; work         ;
;                   |altsyncram_ia91:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated       ; altsyncram_ia91    ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1                                                                   ; lpm_mult           ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated                                           ; mult_56t           ; work         ;
;          |fir256:H|                                         ; 41 (41)             ; 77 (77)                   ; 9216        ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H                                                                                  ; fir256             ; work         ;
;             |firram36:ram|                                  ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram                                                                     ; firram36           ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component                                     ; altsyncram         ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated      ; altsyncram_pin1    ; work         ;
;             |firromH:rom|                                   ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firromH:rom                                                                      ; firromH            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component                                      ; altsyncram         ; work         ;
;                   |altsyncram_ja91:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated       ; altsyncram_ja91    ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1                                                                   ; lpm_mult           ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated                                           ; mult_56t           ; work         ;
;       |varcic:varcic_inst_I1|                               ; 24 (24)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_I1                                                                                  ; varcic             ; work         ;
;       |varcic:varcic_inst_Q1|                               ; 441 (51)            ; 594 (16)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1                                                                                  ; varcic             ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 39 (39)             ; 78 (78)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                             ; cic_comb           ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 39 (39)             ; 78 (78)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                             ; cic_comb           ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 39 (39)             ; 78 (78)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                             ; cic_comb           ; work         ;
;          |cic_comb:cic_stages[3].cic_comb_inst|             ; 39 (39)             ; 78 (78)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst                                             ; cic_comb           ; work         ;
;          |cic_comb:cic_stages[4].cic_comb_inst|             ; 39 (39)             ; 71 (71)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst                                             ; cic_comb           ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 39 (39)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                 ; cic_integrator     ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 39 (39)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                 ; cic_integrator     ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 39 (39)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                 ; cic_integrator     ; work         ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst| ; 39 (39)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst                                 ; cic_integrator     ; work         ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst| ; 39 (39)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst                                 ; cic_integrator     ; work         ;
;    |reset_handler:reset_handler_inst|                       ; 32 (32)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|reset_handler:reset_handler_inst                                                                                                  ; reset_handler      ; work         ;
;    |rxFIFO:rx2_FIFO_inst|                                   ; 43 (0)              ; 71 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|rxFIFO:rx2_FIFO_inst                                                                                                              ; rxFIFO             ; work         ;
;       |dcfifo:dcfifo_component|                             ; 43 (0)              ; 71 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component                                                                                      ; dcfifo             ; work         ;
;          |dcfifo_9ek1:auto_generated|                       ; 43 (4)              ; 71 (27)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated                                                           ; dcfifo_9ek1        ; work         ;
;             |a_graycounter_ijc:wrptr_g1p|                   ; 16 (16)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_ijc:wrptr_g1p                               ; a_graycounter_ijc  ; work         ;
;             |a_graycounter_m57:rdptr_g1p|                   ; 17 (17)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p                               ; a_graycounter_m57  ; work         ;
;             |alt_synch_pipe_0ol:ws_dgrp|                    ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp                                ; alt_synch_pipe_0ol ; work         ;
;                |dffpipe_hd9:dffpipe10|                      ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10          ; dffpipe_hd9        ; work         ;
;             |altsyncram_hs61:fifo_ram|                      ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|altsyncram_hs61:fifo_ram                                  ; altsyncram_hs61    ; work         ;
;             |cmpr_866:wrempty_eq_comp|                      ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|cmpr_866:wrempty_eq_comp                                  ; cmpr_866           ; work         ;
;    |rxFIFO:rxFIFO_inst|                                     ; 43 (0)              ; 71 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|rxFIFO:rxFIFO_inst                                                                                                                ; rxFIFO             ; work         ;
;       |dcfifo:dcfifo_component|                             ; 43 (0)              ; 71 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component                                                                                        ; dcfifo             ; work         ;
;          |dcfifo_9ek1:auto_generated|                       ; 43 (4)              ; 71 (27)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated                                                             ; dcfifo_9ek1        ; work         ;
;             |a_graycounter_ijc:wrptr_g1p|                   ; 16 (16)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_ijc:wrptr_g1p                                 ; a_graycounter_ijc  ; work         ;
;             |a_graycounter_m57:rdptr_g1p|                   ; 17 (17)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p                                 ; a_graycounter_m57  ; work         ;
;             |alt_synch_pipe_0ol:ws_dgrp|                    ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp                                  ; alt_synch_pipe_0ol ; work         ;
;                |dffpipe_hd9:dffpipe10|                      ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10            ; dffpipe_hd9        ; work         ;
;             |altsyncram_hs61:fifo_ram|                      ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|altsyncram_hs61:fifo_ram                                    ; altsyncram_hs61    ; work         ;
;             |cmpr_866:wrempty_eq_comp|                      ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|cmpr_866:wrempty_eq_comp                                    ; cmpr_866           ; work         ;
;    |spi_slave:spi_slave_rx2_inst|                           ; 63 (63)             ; 131 (131)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|spi_slave:spi_slave_rx2_inst                                                                                                      ; spi_slave          ; work         ;
;    |spi_slave:spi_slave_rx_inst|                            ; 65 (65)             ; 137 (137)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|spi_slave:spi_slave_rx_inst                                                                                                       ; spi_slave          ; work         ;
;    |transmitter:transmitter_inst|                           ; 2696 (75)           ; 2356 (103)                ; 23040       ; 4            ; 0       ; 2         ; 0    ; 0            ; |radioberry|transmitter:transmitter_inst                                                                                                      ; transmitter        ; work         ;
;       |CicInterpM5:in2|                                     ; 765 (765)           ; 975 (975)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|transmitter:transmitter_inst|CicInterpM5:in2                                                                                      ; CicInterpM5        ; work         ;
;       |FirInterp8_1024:fi|                                  ; 131 (131)           ; 227 (227)                 ; 23040       ; 4            ; 0       ; 2         ; 0    ; 0            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi                                                                                   ; FirInterp8_1024    ; work         ;
;          |firram36I_1024:ram|                               ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram                                                                ; firram36I_1024     ; work         ;
;             |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component                                ; altsyncram         ; work         ;
;                |altsyncram_jin1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated ; altsyncram_jin1    ; work         ;
;          |firromI_1024:rom|                                 ; 0 (0)               ; 0 (0)                     ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom                                                                  ; firromI_1024       ; work         ;
;             |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component                                  ; altsyncram         ; work         ;
;                |altsyncram_3fb1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_3fb1:auto_generated   ; altsyncram_3fb1    ; work         ;
;          |lpm_mult:Mult0|                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0                                                                    ; lpm_mult           ; work         ;
;             |mult_56t:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated                                            ; mult_56t           ; work         ;
;          |lpm_mult:Mult1|                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1                                                                    ; lpm_mult           ; work         ;
;             |mult_56t:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated                                            ; mult_56t           ; work         ;
;       |cpl_cordic:cordic_inst|                              ; 1724 (1724)         ; 1050 (1050)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|transmitter:transmitter_inst|cpl_cordic:cordic_inst                                                                               ; cpl_cordic         ; work         ;
;       |pulsegen:pulse_inst|                                 ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|transmitter:transmitter_inst|pulsegen:pulse_inst                                                                                  ; pulsegen           ; work         ;
;    |txFIFO:txFIFO_inst|                                     ; 58 (0)              ; 92 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|txFIFO:txFIFO_inst                                                                                                                ; txFIFO             ; work         ;
;       |dcfifo:dcfifo_component|                             ; 58 (0)              ; 92 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component                                                                                        ; dcfifo             ; work         ;
;          |dcfifo_ngk1:auto_generated|                       ; 58 (3)              ; 92 (36)                   ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated                                                             ; dcfifo_ngk1        ; work         ;
;             |a_graycounter_077:rdptr_g1p|                   ; 24 (24)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p                                 ; a_graycounter_077  ; work         ;
;             |a_graycounter_skc:wrptr_g1p|                   ; 22 (22)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p                                 ; a_graycounter_skc  ; work         ;
;             |alt_synch_pipe_bpl:rs_dgwp|                    ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_bpl:rs_dgwp                                  ; alt_synch_pipe_bpl ; work         ;
;                |dffpipe_se9:dffpipe3|                       ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe3             ; dffpipe_se9        ; work         ;
;             |altsyncram_v171:fifo_ram|                      ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram                                    ; altsyncram_v171    ; work         ;
;             |cmpr_i76:rdempty_eq_comp|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|cmpr_i76:rdempty_eq_comp                                    ; cmpr_i76           ; work         ;
;             |cmpr_i76:rdfull_eq_comp|                       ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|cmpr_i76:rdfull_eq_comp                                     ; cmpr_i76           ; work         ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------+
; Name                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------+
; receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216  ; None                                ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ca91:auto_generated|ALTSYNCRAM           ; AUTO ; ROM              ; 256          ; 18           ; --           ; --           ; 4608  ; coefL8A.mif                         ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216  ; None                                ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_da91:auto_generated|ALTSYNCRAM           ; AUTO ; ROM              ; 256          ; 18           ; --           ; --           ; 4608  ; coefL8B.mif                         ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216  ; None                                ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated|ALTSYNCRAM           ; AUTO ; ROM              ; 256          ; 18           ; --           ; --           ; 4608  ; coefL8C.mif                         ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216  ; None                                ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_fa91:auto_generated|ALTSYNCRAM           ; AUTO ; ROM              ; 256          ; 18           ; --           ; --           ; 4608  ; coefL8D.mif                         ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216  ; None                                ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_ga91:auto_generated|ALTSYNCRAM           ; AUTO ; ROM              ; 256          ; 18           ; --           ; --           ; 4608  ; coefL8E.mif                         ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216  ; None                                ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated|ALTSYNCRAM           ; AUTO ; ROM              ; 256          ; 18           ; --           ; --           ; 4608  ; coefL8F.mif                         ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216  ; None                                ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|ALTSYNCRAM           ; AUTO ; ROM              ; 256          ; 18           ; --           ; --           ; 4608  ; coefL8G.mif                         ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216  ; None                                ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ALTSYNCRAM           ; AUTO ; ROM              ; 256          ; 18           ; --           ; --           ; 4608  ; coefL8H.mif                         ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216  ; None                                ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ca91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 256          ; 18           ; --           ; --           ; 4608  ; coefL8A.mif                         ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216  ; None                                ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_da91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 256          ; 18           ; --           ; --           ; 4608  ; coefL8B.mif                         ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216  ; None                                ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 256          ; 18           ; --           ; --           ; 4608  ; coefL8C.mif                         ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216  ; None                                ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_fa91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 256          ; 18           ; --           ; --           ; 4608  ; coefL8D.mif                         ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216  ; None                                ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_ga91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 256          ; 18           ; --           ; --           ; 4608  ; coefL8E.mif                         ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216  ; None                                ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 256          ; 18           ; --           ; --           ; 4608  ; coefL8F.mif                         ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216  ; None                                ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 256          ; 18           ; --           ; --           ; 4608  ; coefL8G.mif                         ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216  ; None                                ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 256          ; 18           ; --           ; --           ; 4608  ; coefL8H.mif                         ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|altsyncram_hs61:fifo_ram|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; None                                ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|altsyncram_hs61:fifo_ram|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; None                                ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 36           ; 128          ; 36           ; 4608  ; None                                ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_3fb1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM              ; 1024         ; 18           ; --           ; --           ; 18432 ; ./rtl/Polyphase_FIR/coefI8_1024.mif ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; None                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 30          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 60          ;
; Signed Embedded Multipliers           ; 18          ;
; Unsigned Embedded Multipliers         ; 12          ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------+------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                ; IP Include File                    ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------+------------------------------------+
; Altera ; RAM: 2-PORT  ; 17.0    ; N/A          ; N/A          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram          ; rtl/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom           ; rtl/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT  ; 17.0    ; N/A          ; N/A          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram          ; rtl/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom           ; rtl/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT  ; 17.0    ; N/A          ; N/A          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram          ; rtl/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom           ; rtl/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT  ; 17.0    ; N/A          ; N/A          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram          ; rtl/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom           ; rtl/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT  ; 17.0    ; N/A          ; N/A          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram          ; rtl/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom           ; rtl/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT  ; 17.0    ; N/A          ; N/A          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram          ; rtl/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom           ; rtl/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT  ; 17.0    ; N/A          ; N/A          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram          ; rtl/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom           ; rtl/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT  ; 17.0    ; N/A          ; N/A          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram          ; rtl/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom           ; rtl/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT  ; 17.0    ; N/A          ; N/A          ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram      ; rtl/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firromH:rom       ; rtl/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT  ; 17.0    ; N/A          ; N/A          ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram      ; rtl/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firromH:rom       ; rtl/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT  ; 17.0    ; N/A          ; N/A          ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram      ; rtl/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firromH:rom       ; rtl/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT  ; 17.0    ; N/A          ; N/A          ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram      ; rtl/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firromH:rom       ; rtl/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT  ; 17.0    ; N/A          ; N/A          ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram      ; rtl/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firromH:rom       ; rtl/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT  ; 17.0    ; N/A          ; N/A          ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram      ; rtl/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firromH:rom       ; rtl/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT  ; 17.0    ; N/A          ; N/A          ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram      ; rtl/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firromH:rom       ; rtl/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT  ; 17.0    ; N/A          ; N/A          ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram      ; rtl/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firromH:rom       ; rtl/Polyphase_FIR/firromH.v        ;
; Altera ; FIFO         ; 17.0    ; N/A          ; N/A          ; |radioberry|rxFIFO:rx2_FIFO_inst                                               ; cyclone_ip/rxFIFO.v                ;
; Altera ; FIFO         ; 17.0    ; N/A          ; N/A          ; |radioberry|rxFIFO:rxFIFO_inst                                                 ; cyclone_ip/rxFIFO.v                ;
; Altera ; RAM: 2-PORT  ; 17.0    ; N/A          ; N/A          ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram ; rtl/Polyphase_FIR/firram36I_1024.v ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom   ; rtl/Polyphase_FIR/firromI_1024.v   ;
; Altera ; FIFO         ; 17.0    ; N/A          ; N/A          ; |radioberry|txFIFO:txFIFO_inst                                                 ; cyclone_ip/txFIFO.v                ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|rstate                                                                                   ;
+---------------+--------------+--------------+--------------+--------------+--------------+-------------+---------------+---------------+--------------+--------------+
; Name          ; rstate.rEnd4 ; rstate.rEnd3 ; rstate.rEnd2 ; rstate.rEnd1 ; rstate.rDone ; rstate.rRun ; rstate.rAddrB ; rstate.rAddrA ; rstate.rAddr ; rstate.rWait ;
+---------------+--------------+--------------+--------------+--------------+--------------+-------------+---------------+---------------+--------------+--------------+
; rstate.rWait  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0             ; 0             ; 0            ; 0            ;
; rstate.rAddr  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0             ; 0             ; 1            ; 1            ;
; rstate.rAddrA ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0             ; 1             ; 0            ; 1            ;
; rstate.rAddrB ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 1             ; 0             ; 0            ; 1            ;
; rstate.rRun   ; 0            ; 0            ; 0            ; 0            ; 0            ; 1           ; 0             ; 0             ; 0            ; 1            ;
; rstate.rDone  ; 0            ; 0            ; 0            ; 0            ; 1            ; 0           ; 0             ; 0             ; 0            ; 1            ;
; rstate.rEnd1  ; 0            ; 0            ; 0            ; 1            ; 0            ; 0           ; 0             ; 0             ; 0            ; 1            ;
; rstate.rEnd2  ; 0            ; 0            ; 1            ; 0            ; 0            ; 0           ; 0             ; 0             ; 0            ; 1            ;
; rstate.rEnd3  ; 0            ; 1            ; 0            ; 0            ; 0            ; 0           ; 0             ; 0             ; 0            ; 1            ;
; rstate.rEnd4  ; 1            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0             ; 0             ; 0            ; 1            ;
+---------------+--------------+--------------+--------------+--------------+--------------+-------------+---------------+---------------+--------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------+
; State Machine - |radioberry|ad9866:ad9866_inst|dut2_state ;
+--------------+--------------------------------------------+
; Name         ; dut2_state.1                               ;
+--------------+--------------------------------------------+
; dut2_state.0 ; 0                                          ;
; dut2_state.1 ; 1                                          ;
+--------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                       ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|ws_dgrp_reg[8]                                                ; yes                                                              ; yes                                        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|ws_dgrp_reg[6]                                                ; yes                                                              ; yes                                        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|ws_dgrp_reg[7]                                                ; yes                                                              ; yes                                        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|ws_dgrp_reg[4]                                                ; yes                                                              ; yes                                        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|ws_dgrp_reg[5]                                                ; yes                                                              ; yes                                        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|ws_dgrp_reg[2]                                                ; yes                                                              ; yes                                        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|ws_dgrp_reg[3]                                                ; yes                                                              ; yes                                        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|ws_dgrp_reg[0]                                                ; yes                                                              ; yes                                        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|ws_dgrp_reg[1]                                                ; yes                                                              ; yes                                        ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|ws_dgrp_reg[8]                                              ; yes                                                              ; yes                                        ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|ws_dgrp_reg[6]                                              ; yes                                                              ; yes                                        ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|ws_dgrp_reg[7]                                              ; yes                                                              ; yes                                        ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|ws_dgrp_reg[4]                                              ; yes                                                              ; yes                                        ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|ws_dgrp_reg[5]                                              ; yes                                                              ; yes                                        ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|ws_dgrp_reg[2]                                              ; yes                                                              ; yes                                        ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|ws_dgrp_reg[3]                                              ; yes                                                              ; yes                                        ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|ws_dgrp_reg[0]                                              ; yes                                                              ; yes                                        ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|ws_dgrp_reg[1]                                              ; yes                                                              ; yes                                        ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe3|dffe5a[10]    ; yes                                                              ; yes                                        ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe3|dffe5a[11]    ; yes                                                              ; yes                                        ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe3|dffe5a[8]     ; yes                                                              ; yes                                        ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe3|dffe5a[9]     ; yes                                                              ; yes                                        ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe3|dffe5a[6]     ; yes                                                              ; yes                                        ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe3|dffe5a[7]     ; yes                                                              ; yes                                        ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe3|dffe5a[4]     ; yes                                                              ; yes                                        ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe3|dffe5a[5]     ; yes                                                              ; yes                                        ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe3|dffe5a[2]     ; yes                                                              ; yes                                        ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe3|dffe5a[3]     ; yes                                                              ; yes                                        ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe3|dffe5a[0]     ; yes                                                              ; yes                                        ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe3|dffe5a[1]     ; yes                                                              ; yes                                        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10|dffe12a[8]   ; yes                                                              ; yes                                        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10|dffe12a[6]   ; yes                                                              ; yes                                        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10|dffe12a[7]   ; yes                                                              ; yes                                        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10|dffe12a[4]   ; yes                                                              ; yes                                        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10|dffe12a[5]   ; yes                                                              ; yes                                        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10|dffe12a[2]   ; yes                                                              ; yes                                        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10|dffe12a[3]   ; yes                                                              ; yes                                        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10|dffe12a[0]   ; yes                                                              ; yes                                        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10|dffe12a[1]   ; yes                                                              ; yes                                        ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10|dffe12a[8] ; yes                                                              ; yes                                        ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10|dffe12a[6] ; yes                                                              ; yes                                        ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10|dffe12a[7] ; yes                                                              ; yes                                        ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10|dffe12a[4] ; yes                                                              ; yes                                        ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10|dffe12a[5] ; yes                                                              ; yes                                        ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10|dffe12a[2] ; yes                                                              ; yes                                        ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10|dffe12a[3] ; yes                                                              ; yes                                        ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10|dffe12a[0] ; yes                                                              ; yes                                        ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10|dffe12a[1] ; yes                                                              ; yes                                        ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[10]    ; yes                                                              ; yes                                        ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[11]    ; yes                                                              ; yes                                        ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[8]     ; yes                                                              ; yes                                        ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[9]     ; yes                                                              ; yes                                        ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[6]     ; yes                                                              ; yes                                        ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[7]     ; yes                                                              ; yes                                        ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[4]     ; yes                                                              ; yes                                        ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[5]     ; yes                                                              ; yes                                        ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[2]     ; yes                                                              ; yes                                        ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[3]     ; yes                                                              ; yes                                        ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[0]     ; yes                                                              ; yes                                        ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[1]     ; yes                                                              ; yes                                        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10|dffe11a[8]   ; yes                                                              ; yes                                        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10|dffe11a[6]   ; yes                                                              ; yes                                        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10|dffe11a[7]   ; yes                                                              ; yes                                        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10|dffe11a[4]   ; yes                                                              ; yes                                        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10|dffe11a[5]   ; yes                                                              ; yes                                        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10|dffe11a[2]   ; yes                                                              ; yes                                        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10|dffe11a[3]   ; yes                                                              ; yes                                        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10|dffe11a[0]   ; yes                                                              ; yes                                        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10|dffe11a[1]   ; yes                                                              ; yes                                        ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10|dffe11a[8] ; yes                                                              ; yes                                        ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10|dffe11a[6] ; yes                                                              ; yes                                        ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10|dffe11a[7] ; yes                                                              ; yes                                        ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10|dffe11a[4] ; yes                                                              ; yes                                        ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10|dffe11a[5] ; yes                                                              ; yes                                        ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10|dffe11a[2] ; yes                                                              ; yes                                        ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10|dffe11a[3] ; yes                                                              ; yes                                        ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10|dffe11a[0] ; yes                                                              ; yes                                        ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10|dffe11a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 78                                                                                           ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; Register name                                                                                                     ; Reason for Removal                                                         ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; transmitter:transmitter_inst|FirInterp8_1024:fi|y_real[0]                                                         ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|y_imag[0]                                                         ; Stuck at GND due to stuck port data_in                                     ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|out_data[0..15]                                                  ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[7..38]             ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[0..38]            ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[0..38]             ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[0..38]            ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[0..38]             ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[0..38]            ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[0..38]             ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[0..38]            ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[0..38]             ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[0..38]            ; Lost fanout                                                                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[0..15]                                                      ; Lost fanout                                                                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[7..38]                 ; Lost fanout                                                                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[0..38]                ; Lost fanout                                                                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[0..38]                 ; Lost fanout                                                                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[0..38]                ; Lost fanout                                                                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[0..38]                 ; Lost fanout                                                                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[0..38]                ; Lost fanout                                                                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[0..38]                 ; Lost fanout                                                                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[0..38]                ; Lost fanout                                                                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[0..38]                 ; Lost fanout                                                                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[0..38]                ; Lost fanout                                                                ;
; spi_slave:spi_slave_rx2_inst|rreg[41..47]                                                                         ; Lost fanout                                                                ;
; spi_slave:spi_slave_rx_inst|rreg[41..47]                                                                          ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[0..38] ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[0..38] ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[0..38] ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[0..38] ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[0..38] ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[0..26]                  ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10..26]                  ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[0..26]       ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[0..26]                  ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[0..26]                   ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[0..26]       ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[0..26]                  ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[0..26]                   ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[0..26]       ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[13][12]                                                           ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[13][11]                                                           ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[13][10]                                                           ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[13][9]                                                            ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[13][8]                                                            ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[13][7]                                                            ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[13][6]                                                            ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[13][5]                                                            ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[13][4]                                                            ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[13][3]                                                            ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[13][2]                                                            ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[13][1]                                                            ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[13][0]                                                            ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[14][17]                                                           ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[14][16]                                                           ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[14][15]                                                           ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[14][14]                                                           ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[14][13]                                                           ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[14][12]                                                           ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[14][11]                                                           ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[14][10]                                                           ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[14][9]                                                            ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[14][8]                                                            ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[14][7]                                                            ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[14][6]                                                            ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[14][5]                                                            ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[14][4]                                                            ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[14][3]                                                            ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[14][2]                                                            ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[14][1]                                                            ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[14][0]                                                            ; Lost fanout                                                                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[0..38]     ; Lost fanout                                                                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[0..38]     ; Lost fanout                                                                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[0..38]     ; Lost fanout                                                                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[0..38]     ; Lost fanout                                                                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[0..38]     ; Lost fanout                                                                ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[0..26]                      ; Lost fanout                                                                ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10..26]                      ; Lost fanout                                                                ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[0..26]           ; Lost fanout                                                                ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[0..26]                      ; Lost fanout                                                                ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[0..26]                       ; Lost fanout                                                                ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[0..26]           ; Lost fanout                                                                ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[0..26]                      ; Lost fanout                                                                ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[0..26]                       ; Lost fanout                                                                ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[0..26]           ; Lost fanout                                                                ;
; receiver:receiver_inst|cordic:cordic_inst|X[13][12]                                                               ; Lost fanout                                                                ;
; receiver:receiver_inst|cordic:cordic_inst|X[13][11]                                                               ; Lost fanout                                                                ;
; receiver:receiver_inst|cordic:cordic_inst|X[13][10]                                                               ; Lost fanout                                                                ;
; receiver:receiver_inst|cordic:cordic_inst|X[13][9]                                                                ; Lost fanout                                                                ;
; receiver:receiver_inst|cordic:cordic_inst|X[13][8]                                                                ; Lost fanout                                                                ;
; receiver:receiver_inst|cordic:cordic_inst|X[13][7]                                                                ; Lost fanout                                                                ;
; receiver:receiver_inst|cordic:cordic_inst|X[13][6]                                                                ; Lost fanout                                                                ;
; receiver:receiver_inst|cordic:cordic_inst|X[13][5]                                                                ; Lost fanout                                                                ;
; receiver:receiver_inst|cordic:cordic_inst|X[13][4]                                                                ; Lost fanout                                                                ;
; receiver:receiver_inst|cordic:cordic_inst|X[13][3]                                                                ; Lost fanout                                                                ;
; receiver:receiver_inst|cordic:cordic_inst|X[13][2]                                                                ; Lost fanout                                                                ;
; receiver:receiver_inst|cordic:cordic_inst|X[13][1]                                                                ; Lost fanout                                                                ;
; receiver:receiver_inst|cordic:cordic_inst|X[13][0]                                                                ; Lost fanout                                                                ;
; receiver:receiver_inst|cordic:cordic_inst|X[14][17]                                                               ; Lost fanout                                                                ;
; receiver:receiver_inst|cordic:cordic_inst|X[14][16]                                                               ; Lost fanout                                                                ;
; receiver:receiver_inst|cordic:cordic_inst|X[14][15]                                                               ; Lost fanout                                                                ;
; receiver:receiver_inst|cordic:cordic_inst|X[14][14]                                                               ; Lost fanout                                                                ;
; receiver:receiver_inst|cordic:cordic_inst|X[14][13]                                                               ; Lost fanout                                                                ;
; receiver:receiver_inst|cordic:cordic_inst|X[14][12]                                                               ; Lost fanout                                                                ;
; receiver:receiver_inst|cordic:cordic_inst|X[14][11]                                                               ; Lost fanout                                                                ;
; receiver:receiver_inst|cordic:cordic_inst|X[14][10]                                                               ; Lost fanout                                                                ;
; receiver:receiver_inst|cordic:cordic_inst|X[14][9]                                                                ; Lost fanout                                                                ;
; receiver:receiver_inst|cordic:cordic_inst|X[14][8]                                                                ; Lost fanout                                                                ;
; receiver:receiver_inst|cordic:cordic_inst|X[14][7]                                                                ; Lost fanout                                                                ;
; receiver:receiver_inst|cordic:cordic_inst|X[14][6]                                                                ; Lost fanout                                                                ;
; receiver:receiver_inst|cordic:cordic_inst|X[14][5]                                                                ; Lost fanout                                                                ;
; receiver:receiver_inst|cordic:cordic_inst|X[14][4]                                                                ; Lost fanout                                                                ;
; receiver:receiver_inst|cordic:cordic_inst|X[14][3]                                                                ; Lost fanout                                                                ;
; receiver:receiver_inst|cordic:cordic_inst|X[14][2]                                                                ; Lost fanout                                                                ;
; receiver:receiver_inst|cordic:cordic_inst|X[14][1]                                                                ; Lost fanout                                                                ;
; receiver:receiver_inst|cordic:cordic_inst|X[14][0]                                                                ; Lost fanout                                                                ;
; transmitter:transmitter_inst|CicInterpM5:in2|q0[0]                                                                ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|CicInterpM5:in2|x0[0]                                                                ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|CicInterpM5:in2|dq0[0]                                                               ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|CicInterpM5:in2|dx0[0]                                                               ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[18][22]                                                     ; Lost fanout                                                                ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[18][21]                                                     ; Lost fanout                                                                ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[17][22]                                                     ; Lost fanout                                                                ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[17][21]                                                     ; Lost fanout                                                                ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[0][19]                                                      ; Merged with transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[0][18]   ;
; transmitter:transmitter_inst|CicInterpM5:in2|q0[20..50]                                                           ; Merged with transmitter:transmitter_inst|CicInterpM5:in2|q0[19]            ;
; transmitter:transmitter_inst|CicInterpM5:in2|x0[20..50]                                                           ; Merged with transmitter:transmitter_inst|CicInterpM5:in2|x0[19]            ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[0][14]                                                            ; Merged with receiver:receiver_rx2_inst|cordic:cordic_inst|Z[0][15]         ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][14]                                                                ; Merged with receiver:receiver_inst|cordic:cordic_inst|Z[0][15]             ;
; transmitter:transmitter_inst|CicInterpM5:in2|dq0[20..50]                                                          ; Merged with transmitter:transmitter_inst|CicInterpM5:in2|dq0[19]           ;
; transmitter:transmitter_inst|CicInterpM5:in2|dx0[20..50]                                                          ; Merged with transmitter:transmitter_inst|CicInterpM5:in2|dx0[19]           ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|out_strobe                                                           ; Merged with receiver:receiver_inst|varcic:varcic_inst_I1|out_strobe        ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|out_strobe                                                       ; Merged with receiver:receiver_rx2_inst|varcic:varcic_inst_I1|out_strobe    ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|sample_no[15]                                                        ; Merged with receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[15]     ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|sample_no[14]                                                        ; Merged with receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[14]     ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|sample_no[13]                                                        ; Merged with receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[13]     ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|sample_no[12]                                                        ; Merged with receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[12]     ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|sample_no[11]                                                        ; Merged with receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[11]     ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|sample_no[10]                                                        ; Merged with receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[10]     ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|sample_no[9]                                                         ; Merged with receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[9]      ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|sample_no[8]                                                         ; Merged with receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[8]      ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|sample_no[7]                                                         ; Merged with receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[7]      ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|sample_no[6]                                                         ; Merged with receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[6]      ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|sample_no[5]                                                         ; Merged with receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[5]      ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|sample_no[4]                                                         ; Merged with receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[4]      ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|sample_no[3]                                                         ; Merged with receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[3]      ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|sample_no[2]                                                         ; Merged with receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[2]      ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|sample_no[1]                                                         ; Merged with receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[1]      ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|sample_no[0]                                                         ; Merged with receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[0]      ;
; receiver:receiver_inst|cic:cic_inst_Q2|out_strobe                                                                 ; Merged with receiver:receiver_inst|cic:cic_inst_I2|out_strobe              ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|out_strobe                                                             ; Merged with receiver:receiver_inst|cic:cic_inst_I2|out_strobe              ;
; receiver:receiver_rx2_inst|cic:cic_inst_Q2|out_strobe                                                             ; Merged with receiver:receiver_inst|cic:cic_inst_I2|out_strobe              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|sample_no[15]                                                    ; Merged with receiver:receiver_rx2_inst|varcic:varcic_inst_I1|sample_no[15] ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|sample_no[14]                                                    ; Merged with receiver:receiver_rx2_inst|varcic:varcic_inst_I1|sample_no[14] ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|sample_no[13]                                                    ; Merged with receiver:receiver_rx2_inst|varcic:varcic_inst_I1|sample_no[13] ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|sample_no[12]                                                    ; Merged with receiver:receiver_rx2_inst|varcic:varcic_inst_I1|sample_no[12] ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|sample_no[11]                                                    ; Merged with receiver:receiver_rx2_inst|varcic:varcic_inst_I1|sample_no[11] ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|sample_no[10]                                                    ; Merged with receiver:receiver_rx2_inst|varcic:varcic_inst_I1|sample_no[10] ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|sample_no[9]                                                     ; Merged with receiver:receiver_rx2_inst|varcic:varcic_inst_I1|sample_no[9]  ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|sample_no[8]                                                     ; Merged with receiver:receiver_rx2_inst|varcic:varcic_inst_I1|sample_no[8]  ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|sample_no[7]                                                     ; Merged with receiver:receiver_rx2_inst|varcic:varcic_inst_I1|sample_no[7]  ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|sample_no[6]                                                     ; Merged with receiver:receiver_rx2_inst|varcic:varcic_inst_I1|sample_no[6]  ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|sample_no[5]                                                     ; Merged with receiver:receiver_rx2_inst|varcic:varcic_inst_I1|sample_no[5]  ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|sample_no[4]                                                     ; Merged with receiver:receiver_rx2_inst|varcic:varcic_inst_I1|sample_no[4]  ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|sample_no[3]                                                     ; Merged with receiver:receiver_rx2_inst|varcic:varcic_inst_I1|sample_no[3]  ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|sample_no[2]                                                     ; Merged with receiver:receiver_rx2_inst|varcic:varcic_inst_I1|sample_no[2]  ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|sample_no[1]                                                     ; Merged with receiver:receiver_rx2_inst|varcic:varcic_inst_I1|sample_no[1]  ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|sample_no[0]                                                     ; Merged with receiver:receiver_rx2_inst|varcic:varcic_inst_I1|sample_no[0]  ;
; receiver:receiver_inst|cic:cic_inst_Q2|sample_no[2]                                                               ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[2]            ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|sample_no[2]                                                           ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[2]            ;
; receiver:receiver_rx2_inst|cic:cic_inst_Q2|sample_no[2]                                                           ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[2]            ;
; receiver:receiver_inst|cic:cic_inst_Q2|sample_no[1]                                                               ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[1]            ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|sample_no[1]                                                           ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[1]            ;
; receiver:receiver_rx2_inst|cic:cic_inst_Q2|sample_no[1]                                                           ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[1]            ;
; receiver:receiver_inst|cic:cic_inst_Q2|sample_no[0]                                                               ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[0]            ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|sample_no[0]                                                           ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[0]            ;
; receiver:receiver_rx2_inst|cic:cic_inst_Q2|sample_no[0]                                                           ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[0]            ;
; receiver:receiver_inst|cic:cic_inst_Q2|sample_no[15]                                                              ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[15]           ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|sample_no[15]                                                          ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[15]           ;
; receiver:receiver_rx2_inst|cic:cic_inst_Q2|sample_no[15]                                                          ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[15]           ;
; receiver:receiver_inst|cic:cic_inst_Q2|sample_no[14]                                                              ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[14]           ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|sample_no[14]                                                          ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[14]           ;
; receiver:receiver_rx2_inst|cic:cic_inst_Q2|sample_no[14]                                                          ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[14]           ;
; receiver:receiver_inst|cic:cic_inst_Q2|sample_no[13]                                                              ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[13]           ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|sample_no[13]                                                          ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[13]           ;
; receiver:receiver_rx2_inst|cic:cic_inst_Q2|sample_no[13]                                                          ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[13]           ;
; receiver:receiver_inst|cic:cic_inst_Q2|sample_no[12]                                                              ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[12]           ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|sample_no[12]                                                          ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[12]           ;
; receiver:receiver_rx2_inst|cic:cic_inst_Q2|sample_no[12]                                                          ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[12]           ;
; receiver:receiver_inst|cic:cic_inst_Q2|sample_no[11]                                                              ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[11]           ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|sample_no[11]                                                          ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[11]           ;
; receiver:receiver_rx2_inst|cic:cic_inst_Q2|sample_no[11]                                                          ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[11]           ;
; receiver:receiver_inst|cic:cic_inst_Q2|sample_no[10]                                                              ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[10]           ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|sample_no[10]                                                          ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[10]           ;
; receiver:receiver_rx2_inst|cic:cic_inst_Q2|sample_no[10]                                                          ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[10]           ;
; receiver:receiver_inst|cic:cic_inst_Q2|sample_no[9]                                                               ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[9]            ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|sample_no[9]                                                           ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[9]            ;
; receiver:receiver_rx2_inst|cic:cic_inst_Q2|sample_no[9]                                                           ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[9]            ;
; receiver:receiver_inst|cic:cic_inst_Q2|sample_no[8]                                                               ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[8]            ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|sample_no[8]                                                           ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[8]            ;
; receiver:receiver_rx2_inst|cic:cic_inst_Q2|sample_no[8]                                                           ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[8]            ;
; receiver:receiver_inst|cic:cic_inst_Q2|sample_no[7]                                                               ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[7]            ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|sample_no[7]                                                           ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[7]            ;
; receiver:receiver_rx2_inst|cic:cic_inst_Q2|sample_no[7]                                                           ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[7]            ;
; receiver:receiver_inst|cic:cic_inst_Q2|sample_no[6]                                                               ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[6]            ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|sample_no[6]                                                           ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[6]            ;
; receiver:receiver_rx2_inst|cic:cic_inst_Q2|sample_no[6]                                                           ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[6]            ;
; receiver:receiver_inst|cic:cic_inst_Q2|sample_no[5]                                                               ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[5]            ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|sample_no[5]                                                           ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[5]            ;
; receiver:receiver_rx2_inst|cic:cic_inst_Q2|sample_no[5]                                                           ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[5]            ;
; receiver:receiver_inst|cic:cic_inst_Q2|sample_no[4]                                                               ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[4]            ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|sample_no[4]                                                           ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[4]            ;
; receiver:receiver_rx2_inst|cic:cic_inst_Q2|sample_no[4]                                                           ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[4]            ;
; receiver:receiver_inst|cic:cic_inst_Q2|sample_no[3]                                                               ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[3]            ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|sample_no[3]                                                           ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[3]            ;
; receiver:receiver_rx2_inst|cic:cic_inst_Q2|sample_no[3]                                                           ; Merged with receiver:receiver_inst|cic:cic_inst_I2|sample_no[3]            ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][1]                                                       ; Merged with transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][0]    ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][2]                                                       ; Merged with transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][0]    ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][0]                                                       ; Merged with transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][0]    ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][1]                                                       ; Merged with transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][0]    ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][2]                                                       ; Merged with transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][0]    ;
; receiver:receiver_inst|cordic:cordic_inst|X[0][1]                                                                 ; Merged with receiver:receiver_inst|cordic:cordic_inst|X[0][0]              ;
; receiver:receiver_inst|cordic:cordic_inst|X[0][2]                                                                 ; Merged with receiver:receiver_inst|cordic:cordic_inst|X[0][0]              ;
; receiver:receiver_inst|cordic:cordic_inst|X[0][3]                                                                 ; Merged with receiver:receiver_inst|cordic:cordic_inst|X[0][0]              ;
; receiver:receiver_inst|cordic:cordic_inst|X[0][4]                                                                 ; Merged with receiver:receiver_inst|cordic:cordic_inst|X[0][0]              ;
; receiver:receiver_inst|cordic:cordic_inst|Y[0][0]                                                                 ; Merged with receiver:receiver_inst|cordic:cordic_inst|X[0][0]              ;
; receiver:receiver_inst|cordic:cordic_inst|Y[0][1]                                                                 ; Merged with receiver:receiver_inst|cordic:cordic_inst|X[0][0]              ;
; receiver:receiver_inst|cordic:cordic_inst|Y[0][2]                                                                 ; Merged with receiver:receiver_inst|cordic:cordic_inst|X[0][0]              ;
; receiver:receiver_inst|cordic:cordic_inst|Y[0][3]                                                                 ; Merged with receiver:receiver_inst|cordic:cordic_inst|X[0][0]              ;
; receiver:receiver_inst|cordic:cordic_inst|Y[0][4]                                                                 ; Merged with receiver:receiver_inst|cordic:cordic_inst|X[0][0]              ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[0][1]                                                             ; Merged with receiver:receiver_rx2_inst|cordic:cordic_inst|X[0][0]          ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[0][2]                                                             ; Merged with receiver:receiver_rx2_inst|cordic:cordic_inst|X[0][0]          ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[0][3]                                                             ; Merged with receiver:receiver_rx2_inst|cordic:cordic_inst|X[0][0]          ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[0][4]                                                             ; Merged with receiver:receiver_rx2_inst|cordic:cordic_inst|X[0][0]          ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|Y[0][0]                                                             ; Merged with receiver:receiver_rx2_inst|cordic:cordic_inst|X[0][0]          ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|Y[0][1]                                                             ; Merged with receiver:receiver_rx2_inst|cordic:cordic_inst|X[0][0]          ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|Y[0][2]                                                             ; Merged with receiver:receiver_rx2_inst|cordic:cordic_inst|X[0][0]          ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|Y[0][3]                                                             ; Merged with receiver:receiver_rx2_inst|cordic:cordic_inst|X[0][0]          ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|Y[0][4]                                                             ; Merged with receiver:receiver_rx2_inst|cordic:cordic_inst|X[0][0]          ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][3]                                                       ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][0]                                                       ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][3]                                                       ; Stuck at GND due to stuck port data_in                                     ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[0][0]                                                             ; Stuck at GND due to stuck port data_in                                     ;
; receiver:receiver_inst|cordic:cordic_inst|X[0][0]                                                                 ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|CicInterpM5:in2|q1[0]                                                                ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|CicInterpM5:in2|x1[0]                                                                ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[1][0]                                                       ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[1][1]                                                       ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[1][2]                                                       ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[1][0]                                                       ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[1][1]                                                       ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[1][2]                                                       ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|CicInterpM5:in2|dq1[0]                                                               ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|CicInterpM5:in2|q2[0]                                                                ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|CicInterpM5:in2|dx1[0]                                                               ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|CicInterpM5:in2|x2[0]                                                                ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[2][0]                                                       ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[2][0]                                                       ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][4]                                                       ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][4]                                                       ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|CicInterpM5:in2|dq2[0]                                                               ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|CicInterpM5:in2|q3[0]                                                                ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|CicInterpM5:in2|dx2[0]                                                               ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|CicInterpM5:in2|x3[0]                                                                ; Stuck at GND due to stuck port data_in                                     ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[1][3]                                                             ; Stuck at GND due to stuck port data_in                                     ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[1][2]                                                             ; Stuck at GND due to stuck port data_in                                     ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[1][1]                                                             ; Stuck at GND due to stuck port data_in                                     ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[1][0]                                                             ; Stuck at GND due to stuck port data_in                                     ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|Y[1][3]                                                             ; Stuck at GND due to stuck port data_in                                     ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|Y[1][2]                                                             ; Stuck at GND due to stuck port data_in                                     ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|Y[1][1]                                                             ; Stuck at GND due to stuck port data_in                                     ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|Y[1][0]                                                             ; Stuck at GND due to stuck port data_in                                     ;
; receiver:receiver_inst|cordic:cordic_inst|X[1][3]                                                                 ; Stuck at GND due to stuck port data_in                                     ;
; receiver:receiver_inst|cordic:cordic_inst|X[1][2]                                                                 ; Stuck at GND due to stuck port data_in                                     ;
; receiver:receiver_inst|cordic:cordic_inst|X[1][1]                                                                 ; Stuck at GND due to stuck port data_in                                     ;
; receiver:receiver_inst|cordic:cordic_inst|X[1][0]                                                                 ; Stuck at GND due to stuck port data_in                                     ;
; receiver:receiver_inst|cordic:cordic_inst|Y[1][3]                                                                 ; Stuck at GND due to stuck port data_in                                     ;
; receiver:receiver_inst|cordic:cordic_inst|Y[1][2]                                                                 ; Stuck at GND due to stuck port data_in                                     ;
; receiver:receiver_inst|cordic:cordic_inst|Y[1][1]                                                                 ; Stuck at GND due to stuck port data_in                                     ;
; receiver:receiver_inst|cordic:cordic_inst|Y[1][0]                                                                 ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[1][3]                                                       ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[1][3]                                                       ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|CicInterpM5:in2|dq3[0]                                                               ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|CicInterpM5:in2|q4[0]                                                                ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|CicInterpM5:in2|dx3[0]                                                               ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|CicInterpM5:in2|x4[0]                                                                ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[2][1]                                                       ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[2][1]                                                       ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|CicInterpM5:in2|dq4[0]                                                               ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|CicInterpM5:in2|dx4[0]                                                               ; Stuck at GND due to stuck port data_in                                     ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[2][0]                                                             ; Stuck at GND due to stuck port data_in                                     ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|Y[2][0]                                                             ; Stuck at GND due to stuck port data_in                                     ;
; receiver:receiver_inst|cordic:cordic_inst|X[2][0]                                                                 ; Stuck at GND due to stuck port data_in                                     ;
; receiver:receiver_inst|cordic:cordic_inst|Y[2][0]                                                                 ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|CicInterpM5:in2|q5[0]                                                                ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|CicInterpM5:in2|x5[0]                                                                ; Stuck at GND due to stuck port data_in                                     ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[2][1]                                                             ; Stuck at GND due to stuck port data_in                                     ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|Y[2][1]                                                             ; Stuck at GND due to stuck port data_in                                     ;
; receiver:receiver_inst|cordic:cordic_inst|X[2][1]                                                                 ; Stuck at GND due to stuck port data_in                                     ;
; receiver:receiver_inst|cordic:cordic_inst|Y[2][1]                                                                 ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|CicInterpM5:in2|s1[0]                                                                ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|CicInterpM5:in2|y1[0]                                                                ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|CicInterpM5:in2|s2[0]                                                                ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|CicInterpM5:in2|y2[0]                                                                ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|CicInterpM5:in2|s3[0]                                                                ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|CicInterpM5:in2|y3[0]                                                                ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|CicInterpM5:in2|s4[0]                                                                ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|CicInterpM5:in2|y4[0]                                                                ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|CicInterpM5:in2|s5[0]                                                                ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|CicInterpM5:in2|y5[0]                                                                ; Stuck at GND due to stuck port data_in                                     ;
; transmitter:transmitter_inst|CicInterpM5:in2|q1[21..50]                                                           ; Merged with transmitter:transmitter_inst|CicInterpM5:in2|q1[20]            ;
; transmitter:transmitter_inst|CicInterpM5:in2|x1[21..50]                                                           ; Merged with transmitter:transmitter_inst|CicInterpM5:in2|x1[20]            ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|counter[0]                                                       ; Merged with receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|caddr[0]      ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|counter[0]                                                       ; Merged with receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|caddr[0]      ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|counter[0]                                                       ; Merged with receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|caddr[0]      ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|counter[0]                                                       ; Merged with receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|caddr[0]      ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|counter[0]                                                       ; Merged with receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|caddr[0]      ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|counter[0]                                                       ; Merged with receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|caddr[0]      ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|counter[0]                                                       ; Merged with receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|caddr[0]      ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|counter[0]                                                       ; Merged with receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|caddr[0]      ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|counter[0]                                                           ; Merged with receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[0]          ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|counter[0]                                                           ; Merged with receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[0]          ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|counter[0]                                                           ; Merged with receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[0]          ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|counter[0]                                                           ; Merged with receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[0]          ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|counter[0]                                                           ; Merged with receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[0]          ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|counter[0]                                                           ; Merged with receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[0]          ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|counter[0]                                                           ; Merged with receiver:receiver_inst|firX8R8:fir2|fir256:A|caddr[0]          ;
; transmitter:transmitter_inst|CicInterpM5:in2|dq1[21..50]                                                          ; Merged with transmitter:transmitter_inst|CicInterpM5:in2|dq1[20]           ;
; transmitter:transmitter_inst|CicInterpM5:in2|dx1[21..50]                                                          ; Merged with transmitter:transmitter_inst|CicInterpM5:in2|dx1[20]           ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|counter[0]                                                           ; Merged with receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[0]          ;
; transmitter:transmitter_inst|CicInterpM5:in2|q2[22..50]                                                           ; Merged with transmitter:transmitter_inst|CicInterpM5:in2|q2[21]            ;
; transmitter:transmitter_inst|CicInterpM5:in2|x2[22..50]                                                           ; Merged with transmitter:transmitter_inst|CicInterpM5:in2|x2[21]            ;
; transmitter:transmitter_inst|CicInterpM5:in2|dq2[22..50]                                                          ; Merged with transmitter:transmitter_inst|CicInterpM5:in2|dq2[21]           ;
; transmitter:transmitter_inst|CicInterpM5:in2|dx2[22..50]                                                          ; Merged with transmitter:transmitter_inst|CicInterpM5:in2|dx2[21]           ;
; transmitter:transmitter_inst|CicInterpM5:in2|q3[23..50]                                                           ; Merged with transmitter:transmitter_inst|CicInterpM5:in2|q3[22]            ;
; transmitter:transmitter_inst|CicInterpM5:in2|x3[23..50]                                                           ; Merged with transmitter:transmitter_inst|CicInterpM5:in2|x3[22]            ;
; transmitter:transmitter_inst|CicInterpM5:in2|dq3[23..50]                                                          ; Merged with transmitter:transmitter_inst|CicInterpM5:in2|dq3[22]           ;
; transmitter:transmitter_inst|CicInterpM5:in2|dx3[23..50]                                                          ; Merged with transmitter:transmitter_inst|CicInterpM5:in2|dx3[22]           ;
; transmitter:transmitter_inst|CicInterpM5:in2|q4[24..50]                                                           ; Merged with transmitter:transmitter_inst|CicInterpM5:in2|q4[23]            ;
; transmitter:transmitter_inst|CicInterpM5:in2|x4[24..50]                                                           ; Merged with transmitter:transmitter_inst|CicInterpM5:in2|x4[23]            ;
; transmitter:transmitter_inst|CicInterpM5:in2|dq4[24..50]                                                          ; Merged with transmitter:transmitter_inst|CicInterpM5:in2|dq4[23]           ;
; transmitter:transmitter_inst|CicInterpM5:in2|dx4[24..50]                                                          ; Merged with transmitter:transmitter_inst|CicInterpM5:in2|dx4[23]           ;
; transmitter:transmitter_inst|CicInterpM5:in2|q5[25..50]                                                           ; Merged with transmitter:transmitter_inst|CicInterpM5:in2|q5[24]            ;
; transmitter:transmitter_inst|CicInterpM5:in2|x5[25..50]                                                           ; Merged with transmitter:transmitter_inst|CicInterpM5:in2|x5[24]            ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate~12                                                         ; Lost fanout                                                                ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate~13                                                         ; Lost fanout                                                                ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate~14                                                         ; Lost fanout                                                                ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate~15                                                         ; Lost fanout                                                                ;
; transmitter:transmitter_inst|CicInterpM5:in2|counter[0]                                                           ; Merged with transmitter:transmitter_inst|counter[0]                        ;
; receiver:receiver_inst|cic:cic_inst_I2|sample_no[0]                                                               ; Merged with transmitter:transmitter_inst|counter[0]                        ;
; transmitter:transmitter_inst|CicInterpM5:in2|counter[1]                                                           ; Merged with transmitter:transmitter_inst|counter[1]                        ;
; transmitter:transmitter_inst|CicInterpM5:in2|counter[2]                                                           ; Merged with transmitter:transmitter_inst|counter[2]                        ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|Imult[33..35]                                                     ; Lost fanout                                                                ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|Rmult[33..35]                                                     ; Lost fanout                                                                ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|Imult[20..35]                                                        ; Lost fanout                                                                ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|Imult[20..35]                                                        ; Lost fanout                                                                ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|Imult[20..35]                                                        ; Lost fanout                                                                ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|Imult[20..35]                                                        ; Lost fanout                                                                ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|Imult[20..35]                                                        ; Lost fanout                                                                ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|Imult[20..35]                                                        ; Lost fanout                                                                ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|Imult[20..35]                                                        ; Lost fanout                                                                ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|Imult[20..35]                                                        ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Imult[20..35]                                                    ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Imult[20..35]                                                    ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Imult[20..35]                                                    ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Imult[20..35]                                                    ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Imult[20..35]                                                    ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[20..35]                                                    ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Imult[20..35]                                                    ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Imult[20..35]                                                    ; Lost fanout                                                                ;
; counter[24..26]                                                                                                   ; Lost fanout                                                                ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|Iaccum[21..23]                                                    ; Lost fanout                                                                ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|Raccum[21..23]                                                    ; Lost fanout                                                                ;
; receiver:receiver_inst|firX8R8:fir2|Iacc[8..23]                                                                   ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[8..23]                                                               ; Lost fanout                                                                ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[8..23]                                                        ; Lost fanout                                                                ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|Iaccum[8..23]                                                        ; Lost fanout                                                                ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|Iaccum[8..23]                                                        ; Lost fanout                                                                ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|Iaccum[8..23]                                                        ; Lost fanout                                                                ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|Iaccum[8..23]                                                        ; Lost fanout                                                                ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|Iaccum[8..23]                                                        ; Lost fanout                                                                ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|Iaccum[8..23]                                                        ; Lost fanout                                                                ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|Iaccum[8..23]                                                        ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[8..23]                                                    ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Iaccum[8..23]                                                    ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[8..23]                                                    ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Iaccum[8..23]                                                    ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[8..23]                                                    ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Iaccum[8..23]                                                    ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Iaccum[8..23]                                                    ; Lost fanout                                                                ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Iaccum[8..23]                                                    ; Lost fanout                                                                ;
; Total Number of Removed Registers = 3137                                                                          ;                                                                            ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------+
; Register name                                                                                       ; Reason for Removal        ; Registers Removed due to This Register                                                                          ;
+-----------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------+
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[38]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[38],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[37],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[36],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[35],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[34],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[33],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[32],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[31],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[38],             ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[37],             ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[36],             ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[35],             ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[34],             ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[33],             ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[32],             ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[31],             ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[38],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[37],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[36],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[35],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[34],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[33],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[32],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[31],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[38],             ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[37],             ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[36],             ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[35],             ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[34],             ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[33],             ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[32],             ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[31],             ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[38],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[37],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[36],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[35],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[34],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[33],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[32],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[31],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[38],             ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[37],             ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[36],             ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[35],             ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[34],             ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[33],             ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[32],             ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[31],             ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[38],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[37],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[36],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[35],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[34],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[33],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[32],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[31],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[38],             ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[37],             ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[36],             ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[35],             ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[34],             ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[33],             ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[32],             ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[31],             ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[38],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[37],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[36],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[35],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[34],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[33],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[32],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[31],            ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[31], ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[32], ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[33], ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[34], ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[35], ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[36], ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[37], ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[38]  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[38]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[38],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[37],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[36],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[35],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[34],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[33],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[32],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[31],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[38],                 ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[37],                 ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[36],                 ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[35],                 ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[34],                 ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[33],                 ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[32],                 ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[31],                 ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[38],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[37],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[36],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[35],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[34],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[33],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[32],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[31],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[38],                 ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[37],                 ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[36],                 ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[35],                 ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[34],                 ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[33],                 ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[32],                 ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[31],                 ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[38],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[37],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[36],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[35],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[34],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[33],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[32],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[31],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[38],                 ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[37],                 ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[36],                 ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[35],                 ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[34],                 ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[33],                 ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[32],                 ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[31],                 ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[38],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[37],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[36],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[35],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[34],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[33],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[32],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[31],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[38],                 ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[37],                 ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[36],                 ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[35],                 ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[34],                 ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[33],                 ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[32],                 ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[31],                 ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[38],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[37],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[36],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[35],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[34],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[33],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[32],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[31],                ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[31],     ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[32],     ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[33],     ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[34],     ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[35],     ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[36],     ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[37],     ;
;                                                                                                     ;                           ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[38]      ;
; transmitter:transmitter_inst|CicInterpM5:in2|q1[0]                                                  ; Stuck at GND              ; transmitter:transmitter_inst|CicInterpM5:in2|dq1[0],                                                            ;
;                                                                                                     ; due to stuck port data_in ; transmitter:transmitter_inst|CicInterpM5:in2|q2[0],                                                             ;
;                                                                                                     ;                           ; transmitter:transmitter_inst|CicInterpM5:in2|dq2[0],                                                            ;
;                                                                                                     ;                           ; transmitter:transmitter_inst|CicInterpM5:in2|q3[0],                                                             ;
;                                                                                                     ;                           ; transmitter:transmitter_inst|CicInterpM5:in2|dq3[0],                                                            ;
;                                                                                                     ;                           ; transmitter:transmitter_inst|CicInterpM5:in2|q4[0],                                                             ;
;                                                                                                     ;                           ; transmitter:transmitter_inst|CicInterpM5:in2|dq4[0],                                                            ;
;                                                                                                     ;                           ; transmitter:transmitter_inst|CicInterpM5:in2|q5[0],                                                             ;
;                                                                                                     ;                           ; transmitter:transmitter_inst|CicInterpM5:in2|s1[0],                                                             ;
;                                                                                                     ;                           ; transmitter:transmitter_inst|CicInterpM5:in2|s2[0],                                                             ;
;                                                                                                     ;                           ; transmitter:transmitter_inst|CicInterpM5:in2|s3[0],                                                             ;
;                                                                                                     ;                           ; transmitter:transmitter_inst|CicInterpM5:in2|s4[0],                                                             ;
;                                                                                                     ;                           ; transmitter:transmitter_inst|CicInterpM5:in2|s5[0]                                                              ;
; transmitter:transmitter_inst|CicInterpM5:in2|x1[0]                                                  ; Stuck at GND              ; transmitter:transmitter_inst|CicInterpM5:in2|dx1[0],                                                            ;
;                                                                                                     ; due to stuck port data_in ; transmitter:transmitter_inst|CicInterpM5:in2|x2[0],                                                             ;
;                                                                                                     ;                           ; transmitter:transmitter_inst|CicInterpM5:in2|dx2[0],                                                            ;
;                                                                                                     ;                           ; transmitter:transmitter_inst|CicInterpM5:in2|x3[0],                                                             ;
;                                                                                                     ;                           ; transmitter:transmitter_inst|CicInterpM5:in2|dx3[0],                                                            ;
;                                                                                                     ;                           ; transmitter:transmitter_inst|CicInterpM5:in2|x4[0],                                                             ;
;                                                                                                     ;                           ; transmitter:transmitter_inst|CicInterpM5:in2|dx4[0],                                                            ;
;                                                                                                     ;                           ; transmitter:transmitter_inst|CicInterpM5:in2|x5[0],                                                             ;
;                                                                                                     ;                           ; transmitter:transmitter_inst|CicInterpM5:in2|y1[0],                                                             ;
;                                                                                                     ;                           ; transmitter:transmitter_inst|CicInterpM5:in2|y2[0],                                                             ;
;                                                                                                     ;                           ; transmitter:transmitter_inst|CicInterpM5:in2|y3[0],                                                             ;
;                                                                                                     ;                           ; transmitter:transmitter_inst|CicInterpM5:in2|y4[0],                                                             ;
;                                                                                                     ;                           ; transmitter:transmitter_inst|CicInterpM5:in2|y5[0]                                                              ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][0]                                         ; Stuck at GND              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[1][0],                                                    ;
;                                                                                                     ; due to stuck port data_in ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[1][1],                                                    ;
;                                                                                                     ;                           ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[1][2],                                                    ;
;                                                                                                     ;                           ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[2][0],                                                    ;
;                                                                                                     ;                           ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[2][0],                                                    ;
;                                                                                                     ;                           ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[1][3],                                                    ;
;                                                                                                     ;                           ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[2][1],                                                    ;
;                                                                                                     ;                           ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[2][1]                                                     ;
; spi_slave:spi_slave_rx2_inst|rreg[47]                                                               ; Lost Fanouts              ; spi_slave:spi_slave_rx2_inst|rreg[46], spi_slave:spi_slave_rx2_inst|rreg[45],                                   ;
;                                                                                                     ;                           ; spi_slave:spi_slave_rx2_inst|rreg[44], spi_slave:spi_slave_rx2_inst|rreg[43],                                   ;
;                                                                                                     ;                           ; spi_slave:spi_slave_rx2_inst|rreg[42], spi_slave:spi_slave_rx2_inst|rreg[41]                                    ;
; spi_slave:spi_slave_rx_inst|rreg[47]                                                                ; Lost Fanouts              ; spi_slave:spi_slave_rx_inst|rreg[46], spi_slave:spi_slave_rx_inst|rreg[45],                                     ;
;                                                                                                     ;                           ; spi_slave:spi_slave_rx_inst|rreg[44], spi_slave:spi_slave_rx_inst|rreg[43],                                     ;
;                                                                                                     ;                           ; spi_slave:spi_slave_rx_inst|rreg[42], spi_slave:spi_slave_rx_inst|rreg[41]                                      ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[0][0]                                               ; Stuck at GND              ; receiver:receiver_rx2_inst|cordic:cordic_inst|Y[1][3],                                                          ;
;                                                                                                     ; due to stuck port data_in ; receiver:receiver_rx2_inst|cordic:cordic_inst|Y[1][2],                                                          ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|cordic:cordic_inst|Y[1][1],                                                          ;
;                                                                                                     ;                           ; receiver:receiver_rx2_inst|cordic:cordic_inst|Y[1][0]                                                           ;
; receiver:receiver_inst|cordic:cordic_inst|X[0][0]                                                   ; Stuck at GND              ; receiver:receiver_inst|cordic:cordic_inst|Y[1][3],                                                              ;
;                                                                                                     ; due to stuck port data_in ; receiver:receiver_inst|cordic:cordic_inst|Y[1][2],                                                              ;
;                                                                                                     ;                           ; receiver:receiver_inst|cordic:cordic_inst|Y[1][1],                                                              ;
;                                                                                                     ;                           ; receiver:receiver_inst|cordic:cordic_inst|Y[1][0]                                                               ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|y_real[0]                                           ; Stuck at GND              ; transmitter:transmitter_inst|CicInterpM5:in2|x0[0],                                                             ;
;                                                                                                     ; due to stuck port data_in ; transmitter:transmitter_inst|CicInterpM5:in2|dx0[0]                                                             ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|y_imag[0]                                           ; Stuck at GND              ; transmitter:transmitter_inst|CicInterpM5:in2|q0[0],                                                             ;
;                                                                                                     ; due to stuck port data_in ; transmitter:transmitter_inst|CicInterpM5:in2|dq0[0]                                                             ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[23] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[23]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[22] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[22]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[21] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[21]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[20] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[20]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[19] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[19]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[18] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[18]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[17] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[17]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[16] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[16]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[15] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[15]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[14] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[14]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[13] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[13]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[12] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[12]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[11] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[11]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[10] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[10]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[9]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[9]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[8]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[8]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[7]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[7]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[6]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[6]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[5]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[5]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[4]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[4]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[3]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[3]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[2]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[2]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[1]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[1]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[0]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[0]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[30] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[30]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[29] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[29]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[28] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[28]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[27] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[27]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[26] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[26]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[25] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[25]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[24] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[24]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[23] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[23]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[22] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[22]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[21] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[21]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[20] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[20]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[19] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[19]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[18] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[18]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[17] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[17]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[16] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[16]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[15] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[15]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[14] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[14]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[13] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[13]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[12] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[11] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[11]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[10] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[10]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[9]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[9]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[8]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[8]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[7]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[7]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[6]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[6]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[5]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[5]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[4]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[4]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[3]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[3]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[2]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[2]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[1]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[1]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[0]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[0]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[30] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[30]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[29] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[29]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[28] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[28]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[27] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[27]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[26] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[26]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[25] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[25]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[24] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[24]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[23] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[23]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[22] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[22]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[21] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[21]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[20] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[20]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[19] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[19]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[18] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[18]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[17] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[17]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[16] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[16]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[15] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[15]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[14] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[14]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[13] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[13]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[12] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[12]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[11] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[11]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[10] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[10]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[9]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[9]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[8]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[8]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[7]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[7]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[6]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[6]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[5]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[5]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[4]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[4]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[3]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[3]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[2]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[2]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[1]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[1]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[0]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[0]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[30] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[30]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[29] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[29]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[28] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[28]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[27] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[27]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[26] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[26]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[25] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[25]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[24] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[24]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[23] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[23]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[22] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[22]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[21] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[21]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[20] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[20]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[19] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[19]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[18] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[18]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[17] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[17]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[16] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[16]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[15] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[15]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[14] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[14]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[13] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[13]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[12] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[12]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[11] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[11]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[10] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[10]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[9]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[9]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[8]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[8]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[7]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[7]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[6]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[6]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[5]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[5]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[4]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[4]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[3]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[3]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[2]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[2]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[1]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[1]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[0]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[0]               ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[30] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[30]  ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[29] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[29]  ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[28] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[28]  ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[27] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[27]  ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[26] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[26]  ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[25] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[25]  ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[24] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[24]  ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[23] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[23]  ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[22] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[22]  ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[21] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[21]  ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[20] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[20]  ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[19] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[19]  ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[18] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[18]  ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[17] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[17]  ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[16] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[16]  ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[15] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[15]  ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[14] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[14]  ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[13] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[13]  ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[12] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[12]  ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[11] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[11]  ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[10] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[10]  ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[9]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[9]   ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[8]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[8]   ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[7]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[7]   ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[6]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[6]   ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[5]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[5]   ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[4]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[4]   ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[3]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[3]   ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[2]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[2]   ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[1]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[1]   ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[0]  ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[0]   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[30]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[30]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[29]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[29]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[28]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[28]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[27]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[27]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[26]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[26]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[25]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[25]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[24]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[24]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[23]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[23]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[22]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[22]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[21]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[21]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[20]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[20]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[19]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[19]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[18]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[18]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[17]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[17]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[16]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[16]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[15]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[15]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[14]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[14]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[13]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[13]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[12]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[12]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[11]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[11]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[10]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[10]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[9]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[9]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[8]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[8]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[7]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[7]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[6]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[6]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[5]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[5]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[4]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[4]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[3]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[3]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[2]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[2]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[1]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[1]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[0]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[0]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[30]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[30]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[29]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[29]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[28]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[28]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[27]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[27]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[26]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[26]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[25]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[25]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[24]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[24]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[23]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[23]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[22]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[22]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[21]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[21]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[20]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[20]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[19]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[19]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[18]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[18]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[17]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[17]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[16]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[16]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[15]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[15]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[14]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[14]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[13]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[13]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[12]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[11]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[11]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[10]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[10]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[9]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[9]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[8]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[8]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[7]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[7]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[6]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[6]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[5]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[5]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[4]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[4]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[3]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[3]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[2]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[2]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[1]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[1]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[0]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[0]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[30]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[30]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[29]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[29]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[28]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[28]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[27]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[27]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[26]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[26]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[25]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[25]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[24]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[24]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[23]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[23]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[22]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[22]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[21]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[21]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[20]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[20]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[19]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[19]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[18]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[18]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[17]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[17]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[16]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[16]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[15]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[15]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[14]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[14]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[13]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[13]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[12]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[12]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[11]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[11]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[10]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[10]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[9]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[9]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[8]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[8]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[7]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[7]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[6]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[6]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[5]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[5]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[4]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[4]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[3]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[3]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[2]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[2]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[1]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[1]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[0]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[0]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[30]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[30]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[29]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[29]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[28]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[28]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[27]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[27]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[26]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[26]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[25]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[25]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[24]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[24]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[23]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[23]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[22]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[22]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[21]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[21]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[20]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[20]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[19]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[19]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[18]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[18]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[17]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[17]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[16]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[16]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[15]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[15]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[14]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[14]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[13]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[13]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[12]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[12]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[11]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[11]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[10]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[10]                  ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[9]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[9]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[8]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[8]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[7]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[7]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[6]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[6]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[5]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[5]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[4]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[4]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[3]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[3]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[2]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[2]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[1]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[1]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[0]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[0]                   ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[30]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[30]      ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[29]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[29]      ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[28]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[28]      ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[27]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[27]      ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[26]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[26]      ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[25]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[25]      ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[24]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[24]      ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[23]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[23]      ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[22]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[22]      ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[21]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[21]      ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[20]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[20]      ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[19]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[19]      ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[18]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[18]      ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[17]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[17]      ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[16]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[16]      ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[15]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[15]      ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[14]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[14]      ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[13]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[13]      ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[12]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[12]      ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[11]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[11]      ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[10]     ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[10]      ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[9]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[9]       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[8]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[8]       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[7]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[7]       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[6]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[6]       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[5]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[5]       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[4]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[4]       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[3]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[3]       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[2]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[2]       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[1]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[1]       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[0]      ; Lost Fanouts              ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[0]       ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[30] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[30]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[29] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[29]              ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[0]        ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[0]                     ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[1]        ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[1]                     ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[2]        ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[2]                     ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[3]        ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[3]                     ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[4]        ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[4]                     ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[5]        ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[5]                     ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[6]        ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[6]                     ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[7]        ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[7]                     ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[8]        ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[8]                     ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[9]        ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[9]                     ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[10]       ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[10]                    ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[11]       ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[11]                    ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[12]       ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[12]                    ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[13]       ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[13]                    ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[14]       ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[14]                    ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[15]       ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[15]                    ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[16]       ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[16]                    ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[17]       ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[17]                    ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[18]       ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[18]                    ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[19]       ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[19]                    ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[20]       ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[20]                    ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[21]       ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[21]                    ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[22]       ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[22]                    ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[23]       ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[23]                    ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[24]       ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[24]                    ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[25]       ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[25]                    ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[26]       ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[26]                    ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[0]        ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[0]                     ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[1]        ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[1]                     ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[2]        ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[2]                     ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[3]        ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[3]                     ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[4]        ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[4]                     ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[5]        ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[5]                     ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[6]        ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[6]                     ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[7]        ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[7]                     ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[8]        ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[8]                     ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[9]        ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[9]                     ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[10]       ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[10]                    ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[11]       ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[11]                    ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[12]       ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[12]                    ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[13]       ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[13]                    ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[14]       ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[14]                    ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[15]       ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[15]                    ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[16]       ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[16]                    ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[17]       ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[17]                    ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[18]       ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[18]                    ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[19]       ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[19]                    ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[20]       ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[20]                    ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[21]       ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[21]                    ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[22]       ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[22]                    ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[23]       ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[23]                    ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[24]       ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[24]                    ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[25]       ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[25]                    ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[26]       ; Lost Fanouts              ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[26]                    ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[0]            ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[0]                         ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[1]            ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[1]                         ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[2]            ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[2]                         ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[3]            ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[3]                         ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[4]            ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[4]                         ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[5]            ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[5]                         ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[6]            ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[6]                         ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[7]            ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[7]                         ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[8]            ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[8]                         ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[9]            ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[9]                         ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[10]           ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[10]                        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[11]           ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[11]                        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[12]           ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[12]                        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[13]           ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[13]                        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[14]           ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[14]                        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[15]           ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[15]                        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[16]           ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[16]                        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[17]           ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[17]                        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[18]           ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[18]                        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[19]           ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[19]                        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[20]           ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[20]                        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[21]           ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[21]                        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[22]           ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[22]                        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[23]           ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[23]                        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[24]           ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[24]                        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[25]           ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[25]                        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[26]           ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[26]                        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[0]            ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[0]                         ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[1]            ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[1]                         ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[2]            ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[2]                         ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[3]            ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[3]                         ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[4]            ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[4]                         ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[5]            ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[5]                         ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[6]            ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[6]                         ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[7]            ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[7]                         ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[8]            ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[8]                         ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[9]            ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[9]                         ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[10]           ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[10]                        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[11]           ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[11]                        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[12]           ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[12]                        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[13]           ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[13]                        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[14]           ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[14]                        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[15]           ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[15]                        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[16]           ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[16]                        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[17]           ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[17]                        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[18]           ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[18]                        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[19]           ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[19]                        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[20]           ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[20]                        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[21]           ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[21]                        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[22]           ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[22]                        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[23]           ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[23]                        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[24]           ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[24]                        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[25]           ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[25]                        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[26]           ; Lost Fanouts              ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[26]                        ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[28] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[28]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[27] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[27]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[26] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[26]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[25] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[25]              ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[24] ; Lost Fanouts              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[24]              ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][4]                                         ; Stuck at GND              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[1][3]                                                     ;
;                                                                                                     ; due to stuck port data_in ;                                                                                                                 ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[1][3]                                               ; Stuck at GND              ; receiver:receiver_rx2_inst|cordic:cordic_inst|Y[2][1]                                                           ;
;                                                                                                     ; due to stuck port data_in ;                                                                                                                 ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[1][2]                                               ; Stuck at GND              ; receiver:receiver_rx2_inst|cordic:cordic_inst|Y[2][0]                                                           ;
;                                                                                                     ; due to stuck port data_in ;                                                                                                                 ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[1][1]                                               ; Stuck at GND              ; receiver:receiver_rx2_inst|cordic:cordic_inst|X[2][1]                                                           ;
;                                                                                                     ; due to stuck port data_in ;                                                                                                                 ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|X[1][0]                                               ; Stuck at GND              ; receiver:receiver_rx2_inst|cordic:cordic_inst|X[2][0]                                                           ;
;                                                                                                     ; due to stuck port data_in ;                                                                                                                 ;
; receiver:receiver_inst|cordic:cordic_inst|X[1][3]                                                   ; Stuck at GND              ; receiver:receiver_inst|cordic:cordic_inst|Y[2][1]                                                               ;
;                                                                                                     ; due to stuck port data_in ;                                                                                                                 ;
; receiver:receiver_inst|cordic:cordic_inst|X[1][2]                                                   ; Stuck at GND              ; receiver:receiver_inst|cordic:cordic_inst|Y[2][0]                                                               ;
;                                                                                                     ; due to stuck port data_in ;                                                                                                                 ;
; receiver:receiver_inst|cordic:cordic_inst|X[1][1]                                                   ; Stuck at GND              ; receiver:receiver_inst|cordic:cordic_inst|X[2][1]                                                               ;
;                                                                                                     ; due to stuck port data_in ;                                                                                                                 ;
; receiver:receiver_inst|cordic:cordic_inst|X[1][0]                                                   ; Stuck at GND              ; receiver:receiver_inst|cordic:cordic_inst|X[2][0]                                                               ;
;                                                                                                     ; due to stuck port data_in ;                                                                                                                 ;
; receiver:receiver_inst|firX8R8:fir2|Iacc[8]                                                         ; Lost Fanouts              ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[8]                                                          ;
; receiver:receiver_inst|firX8R8:fir2|Iacc[9]                                                         ; Lost Fanouts              ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[9]                                                          ;
; receiver:receiver_inst|firX8R8:fir2|Iacc[10]                                                        ; Lost Fanouts              ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[10]                                                         ;
; receiver:receiver_inst|firX8R8:fir2|Iacc[11]                                                        ; Lost Fanouts              ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[11]                                                         ;
; receiver:receiver_inst|firX8R8:fir2|Iacc[12]                                                        ; Lost Fanouts              ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[12]                                                         ;
; receiver:receiver_inst|firX8R8:fir2|Iacc[13]                                                        ; Lost Fanouts              ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[13]                                                         ;
; receiver:receiver_inst|firX8R8:fir2|Iacc[14]                                                        ; Lost Fanouts              ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[14]                                                         ;
; receiver:receiver_inst|firX8R8:fir2|Iacc[15]                                                        ; Lost Fanouts              ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[15]                                                         ;
; receiver:receiver_inst|firX8R8:fir2|Iacc[16]                                                        ; Lost Fanouts              ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[16]                                                         ;
; receiver:receiver_inst|firX8R8:fir2|Iacc[17]                                                        ; Lost Fanouts              ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[17]                                                         ;
; receiver:receiver_inst|firX8R8:fir2|Iacc[18]                                                        ; Lost Fanouts              ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[18]                                                         ;
; receiver:receiver_inst|firX8R8:fir2|Iacc[19]                                                        ; Lost Fanouts              ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[19]                                                         ;
; receiver:receiver_inst|firX8R8:fir2|Iacc[20]                                                        ; Lost Fanouts              ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[20]                                                         ;
; receiver:receiver_inst|firX8R8:fir2|Iacc[21]                                                        ; Lost Fanouts              ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[21]                                                         ;
; receiver:receiver_inst|firX8R8:fir2|Iacc[22]                                                        ; Lost Fanouts              ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[22]                                                         ;
; receiver:receiver_inst|firX8R8:fir2|Iacc[23]                                                        ; Lost Fanouts              ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[23]                                                         ;
; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[8]                                                     ; Lost Fanouts              ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[8]                                                      ;
; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[9]                                                     ; Lost Fanouts              ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[9]                                                      ;
; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[10]                                                    ; Lost Fanouts              ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[10]                                                     ;
; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[11]                                                    ; Lost Fanouts              ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[11]                                                     ;
; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[12]                                                    ; Lost Fanouts              ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[12]                                                     ;
; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[13]                                                    ; Lost Fanouts              ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[13]                                                     ;
; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[14]                                                    ; Lost Fanouts              ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[14]                                                     ;
; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[15]                                                    ; Lost Fanouts              ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[15]                                                     ;
; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[16]                                                    ; Lost Fanouts              ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[16]                                                     ;
; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[17]                                                    ; Lost Fanouts              ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[17]                                                     ;
; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[18]                                                    ; Lost Fanouts              ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[18]                                                     ;
; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[19]                                                    ; Lost Fanouts              ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[19]                                                     ;
; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[20]                                                    ; Lost Fanouts              ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[20]                                                     ;
; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[21]                                                    ; Lost Fanouts              ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[21]                                                     ;
; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[22]                                                    ; Lost Fanouts              ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[22]                                                     ;
; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[23]                                                    ; Lost Fanouts              ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[23]                                                     ;
+-----------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 7355  ;
; Number of registers using Synchronous Clear  ; 597   ;
; Number of registers using Synchronous Load   ; 778   ;
; Number of registers using Asynchronous Clear ; 531   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3968  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                             ;
+----------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                              ; Fan out ;
+----------------------------------------------------------------------------------------------------------------+---------+
; ad9866:ad9866_inst|sen_n                                                                                       ; 17      ;
; reset_handler:reset_handler_inst|reset                                                                         ; 606     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_ijc:wrptr_g1p|counter6a0   ; 6       ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_ijc:wrptr_g1p|counter6a0 ; 6       ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0   ; 7       ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_ijc:wrptr_g1p|parity7      ; 4       ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_ijc:wrptr_g1p|parity7    ; 4       ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4      ; 4       ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|counter3a0   ; 7       ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|counter3a0 ; 7       ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0   ; 6       ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|parity4      ; 4       ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|parity4    ; 4       ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7      ; 4       ;
; spi_slave:spi_slave_rx2_inst|treg[7]                                                                           ; 1       ;
; spi_slave:spi_slave_rx_inst|treg[7]                                                                            ; 1       ;
; spi_slave:spi_slave_rx2_inst|treg[6]                                                                           ; 1       ;
; spi_slave:spi_slave_rx_inst|treg[6]                                                                            ; 1       ;
; spi_slave:spi_slave_rx2_inst|treg[5]                                                                           ; 1       ;
; spi_slave:spi_slave_rx_inst|treg[5]                                                                            ; 1       ;
; spi_slave:spi_slave_rx2_inst|treg[4]                                                                           ; 1       ;
; spi_slave:spi_slave_rx_inst|treg[4]                                                                            ; 1       ;
; spi_slave:spi_slave_rx2_inst|treg[3]                                                                           ; 1       ;
; spi_slave:spi_slave_rx_inst|treg[3]                                                                            ; 1       ;
; spi_slave:spi_slave_rx2_inst|treg[2]                                                                           ; 1       ;
; spi_slave:spi_slave_rx_inst|treg[2]                                                                            ; 1       ;
; spi_slave:spi_slave_rx2_inst|treg[1]                                                                           ; 1       ;
; spi_slave:spi_slave_rx_inst|treg[1]                                                                            ; 1       ;
; spi_slave:spi_slave_rx2_inst|treg[0]                                                                           ; 1       ;
; spi_slave:spi_slave_rx_inst|treg[0]                                                                            ; 1       ;
; Total number of inverted registers = 30                                                                        ;         ;
+----------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |radioberry|ad9866:ad9866_inst|dut2_data[14]                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |radioberry|transmitter:transmitter_inst|tx_IQ_data[8]                   ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |radioberry|transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |radioberry|transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14] ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |radioberry|receiver:receiver_inst|cordic:cordic_inst|X[0][12]           ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |radioberry|receiver:receiver_rx2_inst|cordic:cordic_inst|X[0][17]       ;
; 3:1                ; 49 bits   ; 98 LEs        ; 49 LEs               ; 49 LEs                 ; Yes        ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[23]      ;
; 3:1                ; 49 bits   ; 98 LEs        ; 49 LEs               ; 49 LEs                 ; Yes        ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|Iaccum[6]       ;
; 3:1                ; 49 bits   ; 98 LEs        ; 49 LEs               ; 49 LEs                 ; Yes        ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|Imult[19]       ;
; 3:1                ; 49 bits   ; 98 LEs        ; 49 LEs               ; 49 LEs                 ; Yes        ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|Imult[35]       ;
; 3:1                ; 49 bits   ; 98 LEs        ; 49 LEs               ; 49 LEs                 ; Yes        ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|Iaccum[15]      ;
; 3:1                ; 49 bits   ; 98 LEs        ; 49 LEs               ; 49 LEs                 ; Yes        ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|Iaccum[0]       ;
; 3:1                ; 49 bits   ; 98 LEs        ; 49 LEs               ; 49 LEs                 ; Yes        ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|Iaccum[9]       ;
; 3:1                ; 49 bits   ; 98 LEs        ; 49 LEs               ; 49 LEs                 ; Yes        ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|Imult[19]       ;
; 3:1                ; 49 bits   ; 98 LEs        ; 49 LEs               ; 49 LEs                 ; Yes        ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Imult[11]   ;
; 3:1                ; 49 bits   ; 98 LEs        ; 49 LEs               ; 49 LEs                 ; Yes        ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Imult[16]   ;
; 3:1                ; 49 bits   ; 98 LEs        ; 49 LEs               ; 49 LEs                 ; Yes        ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Imult[24]   ;
; 3:1                ; 49 bits   ; 98 LEs        ; 49 LEs               ; 49 LEs                 ; Yes        ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Iaccum[16]  ;
; 3:1                ; 49 bits   ; 98 LEs        ; 49 LEs               ; 49 LEs                 ; Yes        ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[16]  ;
; 3:1                ; 49 bits   ; 98 LEs        ; 49 LEs               ; 49 LEs                 ; Yes        ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Imult[35]   ;
; 3:1                ; 49 bits   ; 98 LEs        ; 49 LEs               ; 49 LEs                 ; Yes        ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Imult[33]   ;
; 3:1                ; 49 bits   ; 98 LEs        ; 49 LEs               ; 49 LEs                 ; Yes        ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[35]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|counter[4]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|raddr[7]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|counter[6]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|raddr[0]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[0]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|raddr[2]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[3]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|raddr[1]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[1]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|raddr[0]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[3]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|raddr[0]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[6]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|raddr[6]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[3]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|raddr[2]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|caddr[0]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|raddr[0]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|counter[4]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|raddr[3]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|counter[4]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|raddr[3]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|counter[2]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|raddr[1]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|caddr[0]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|raddr[0]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|counter[7]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|raddr[7]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|caddr[0]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|raddr[4]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|caddr[1]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|raddr[7]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |radioberry|ad9866:ad9866_inst|dut2_bitcount[2]                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |radioberry|receiver:receiver_inst|firX8R8:fir2|wstate[0]                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |radioberry|ad9866:ad9866_inst|dut1_pc[1]                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |radioberry|ad9866:ad9866_inst|dut2_data[2]                              ;
; 4:1                ; 108 bits  ; 216 LEs       ; 108 LEs              ; 108 LEs                ; Yes        ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|Imult[15]    ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |radioberry|receiver:receiver_inst|firX8R8:fir2|Iacc[17]                 ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[5]              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |radioberry|filter:filter_inst|selected_filter[6]                        ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |radioberry|ad9866:ad9866_inst|dut2_data[10]                             ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[7]     ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|raddr[0]     ;
; 8:1                ; 17 bits   ; 85 LEs        ; 34 LEs               ; 51 LEs                 ; No         ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|Selector14      ;
; 8:1                ; 17 bits   ; 85 LEs        ; 34 LEs               ; 51 LEs                 ; No         ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|Selector12  ;
; 7:1                ; 24 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |radioberry|receiver:receiver_inst|firX8R8:fir2|Add3                     ;
; 7:1                ; 24 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|Add3                 ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; No         ; |radioberry|receiver:receiver_inst|firX8R8:fir2|Add3                     ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; No         ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|Add3                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ca91:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_da91:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_fa91:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_ga91:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ca91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_da91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_fa91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_ga91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------+
; Assignment                      ; Value ; From ; To               ;
+---------------------------------+-------+------+------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                ;
+---------------------------------+-------+------+------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated       ;
+---------------------------------------+------------------------+------+----------------------------+
; Assignment                            ; Value                  ; From ; To                         ;
+---------------------------------------+------------------------+------+----------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb      ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb      ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                ;
+---------------------------------------+------------------------+------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                  ;
+----------------+-------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_ijc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                  ;
+----------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|altsyncram_hs61:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe10 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------+
; Assignment                      ; Value ; From ; To                 ;
+---------------------------------+-------+------+--------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                  ;
+---------------------------------+-------+------+--------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated     ;
+---------------------------------------+------------------------+------+----------------------------+
; Assignment                            ; Value                  ; From ; To                         ;
+---------------------------------------+------------------------+------+----------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb      ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb      ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                ;
+---------------------------------------+------------------------+------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_ijc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|altsyncram_hs61:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe10 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for txFIFO:txFIFO_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------+
; Assignment                      ; Value ; From ; To               ;
+---------------------------------+-------+------+------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                ;
+---------------------------------+-------+------+------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------+
; Assignment                            ; Value ; From ; To                                    ;
+---------------------------------------+-------+------+---------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                     ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                               ;
+---------------------------------------+-------+------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                  ;
+----------------+-------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                  ;
+----------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_bpl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe3 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_apl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe10 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_3fb1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ad9866:ad9866_inst                                                  ;
+----------------+----------------------------------------------------------------------------------+--------------+
; Parameter Name ; Value                                                                            ; Type         ;
+----------------+----------------------------------------------------------------------------------+--------------+
; initarray      ; (110000000,000000000,000000000,000000000,000000000,000000000,000000100,100100001 ; Array/Record ;
; initarray      ; ,101001011,000000000,000000000,100100000,101000001,100000001,000000001,000000000 ;              ;
;                ; ,010000100,100000000,000000000,000000000)                                        ;              ;
+----------------+----------------------------------------------------------------------------------+--------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_slave:spi_slave_rx_inst ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; WIDTH          ; 48    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_slave:spi_slave_rx2_inst ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 48    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst ;
+----------------+--------+-------------------------------------------+
; Parameter Name ; Value  ; Type                                      ;
+----------------+--------+-------------------------------------------+
; CICRATE        ; 001000 ; Unsigned Binary                           ;
+----------------+--------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|cordic:cordic_inst ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; IN_WIDTH       ; 12    ; Signed Integer                                                ;
; EXTRA_BITS     ; 5     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_I2 ;
+----------------+--------+-----------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                      ;
+----------------+--------+-----------------------------------------------------------+
; STAGES         ; 3      ; Signed Integer                                            ;
; DECIMATION     ; 001000 ; Unsigned Binary                                           ;
; IN_WIDTH       ; 18     ; Signed Integer                                            ;
; ACC_WIDTH      ; 27     ; Signed Integer                                            ;
; OUT_WIDTH      ; 16     ; Signed Integer                                            ;
+----------------+--------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 27    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; WIDTH          ; 27    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 27    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; WIDTH          ; 27    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 27    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; WIDTH          ; 27    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_Q2 ;
+----------------+--------+-----------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                      ;
+----------------+--------+-----------------------------------------------------------+
; STAGES         ; 3      ; Signed Integer                                            ;
; DECIMATION     ; 001000 ; Unsigned Binary                                           ;
; IN_WIDTH       ; 18     ; Signed Integer                                            ;
; ACC_WIDTH      ; 27     ; Signed Integer                                            ;
; OUT_WIDTH      ; 16     ; Signed Integer                                            ;
+----------------+--------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 27    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; WIDTH          ; 27    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 27    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; WIDTH          ; 27    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 27    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; WIDTH          ; 27    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1 ;
+----------------+--------+-----------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                            ;
+----------------+--------+-----------------------------------------------------------------+
; STAGES         ; 5      ; Signed Integer                                                  ;
; IN_WIDTH       ; 16     ; Signed Integer                                                  ;
; ACC_WIDTH      ; 39     ; Signed Integer                                                  ;
; OUT_WIDTH      ; 16     ; Signed Integer                                                  ;
; CICRATE        ; 001000 ; Unsigned Binary                                                 ;
+----------------+--------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1 ;
+----------------+--------+-----------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                            ;
+----------------+--------+-----------------------------------------------------------------+
; STAGES         ; 5      ; Signed Integer                                                  ;
; IN_WIDTH       ; 16     ; Signed Integer                                                  ;
; ACC_WIDTH      ; 39     ; Signed Integer                                                  ;
; OUT_WIDTH      ; 16     ; Signed Integer                                                  ;
; CICRATE        ; 001000 ; Unsigned Binary                                                 ;
+----------------+--------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; TAPS           ; 122   ; Signed Integer                                          ;
; ABITS          ; 24    ; Signed Integer                                          ;
; OBITS          ; 24    ; Signed Integer                                          ;
; NTAPS          ; 976   ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:A ;
+----------------+-------------+------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                       ;
+----------------+-------------+------------------------------------------------------------+
; MifFile        ; coefL8A.mif ; String                                                     ;
; ABITS          ; 24          ; Signed Integer                                             ;
; TAPS           ; 122         ; Signed Integer                                             ;
+----------------+-------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom ;
+----------------+-------------+------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                   ;
+----------------+-------------+------------------------------------------------------------------------+
; MifFile        ; coefL8A.mif ; String                                                                 ;
+----------------+-------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                   ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; coefL8A.mif          ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ca91      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                             ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_pin1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:B ;
+----------------+-------------+------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                       ;
+----------------+-------------+------------------------------------------------------------+
; MifFile        ; coefL8B.mif ; String                                                     ;
; ABITS          ; 24          ; Signed Integer                                             ;
; TAPS           ; 122         ; Signed Integer                                             ;
+----------------+-------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom ;
+----------------+-------------+------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                   ;
+----------------+-------------+------------------------------------------------------------------------+
; MifFile        ; coefL8B.mif ; String                                                                 ;
+----------------+-------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                   ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; coefL8B.mif          ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_da91      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                             ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_pin1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:C ;
+----------------+-------------+------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                       ;
+----------------+-------------+------------------------------------------------------------+
; MifFile        ; coefL8C.mif ; String                                                     ;
; ABITS          ; 24          ; Signed Integer                                             ;
; TAPS           ; 122         ; Signed Integer                                             ;
+----------------+-------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom ;
+----------------+-------------+------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                   ;
+----------------+-------------+------------------------------------------------------------------------+
; MifFile        ; coefL8C.mif ; String                                                                 ;
+----------------+-------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                   ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; coefL8C.mif          ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ea91      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                             ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_pin1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:D ;
+----------------+-------------+------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                       ;
+----------------+-------------+------------------------------------------------------------+
; MifFile        ; coefL8D.mif ; String                                                     ;
; ABITS          ; 24          ; Signed Integer                                             ;
; TAPS           ; 122         ; Signed Integer                                             ;
+----------------+-------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom ;
+----------------+-------------+------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                   ;
+----------------+-------------+------------------------------------------------------------------------+
; MifFile        ; coefL8D.mif ; String                                                                 ;
+----------------+-------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                   ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; coefL8D.mif          ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_fa91      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                             ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_pin1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:E ;
+----------------+-------------+------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                       ;
+----------------+-------------+------------------------------------------------------------+
; MifFile        ; coefL8E.mif ; String                                                     ;
; ABITS          ; 24          ; Signed Integer                                             ;
; TAPS           ; 122         ; Signed Integer                                             ;
+----------------+-------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom ;
+----------------+-------------+------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                   ;
+----------------+-------------+------------------------------------------------------------------------+
; MifFile        ; coefL8E.mif ; String                                                                 ;
+----------------+-------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                   ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; coefL8E.mif          ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ga91      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                             ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_pin1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:F ;
+----------------+-------------+------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                       ;
+----------------+-------------+------------------------------------------------------------+
; MifFile        ; coefL8F.mif ; String                                                     ;
; ABITS          ; 24          ; Signed Integer                                             ;
; TAPS           ; 122         ; Signed Integer                                             ;
+----------------+-------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom ;
+----------------+-------------+------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                   ;
+----------------+-------------+------------------------------------------------------------------------+
; MifFile        ; coefL8F.mif ; String                                                                 ;
+----------------+-------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                   ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; coefL8F.mif          ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ha91      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                             ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_pin1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:G ;
+----------------+-------------+------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                       ;
+----------------+-------------+------------------------------------------------------------+
; MifFile        ; coefL8G.mif ; String                                                     ;
; ABITS          ; 24          ; Signed Integer                                             ;
; TAPS           ; 122         ; Signed Integer                                             ;
+----------------+-------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom ;
+----------------+-------------+------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                   ;
+----------------+-------------+------------------------------------------------------------------------+
; MifFile        ; coefL8G.mif ; String                                                                 ;
+----------------+-------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                   ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; coefL8G.mif          ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ia91      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                             ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_pin1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:H ;
+----------------+-------------+------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                       ;
+----------------+-------------+------------------------------------------------------------+
; MifFile        ; coefL8H.mif ; String                                                     ;
; ABITS          ; 24          ; Signed Integer                                             ;
; TAPS           ; 122         ; Signed Integer                                             ;
+----------------+-------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom ;
+----------------+-------------+------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                   ;
+----------------+-------------+------------------------------------------------------------------------+
; MifFile        ; coefL8H.mif ; String                                                                 ;
+----------------+-------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                   ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; coefL8H.mif          ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ja91      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                             ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_pin1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst ;
+----------------+--------+-----------------------------------------------+
; Parameter Name ; Value  ; Type                                          ;
+----------------+--------+-----------------------------------------------+
; CICRATE        ; 001000 ; Unsigned Binary                               ;
+----------------+--------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|cordic:cordic_inst ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; IN_WIDTH       ; 12    ; Signed Integer                                                    ;
; EXTRA_BITS     ; 5     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|cic:cic_inst_I2 ;
+----------------+--------+---------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                          ;
+----------------+--------+---------------------------------------------------------------+
; STAGES         ; 3      ; Signed Integer                                                ;
; DECIMATION     ; 001000 ; Unsigned Binary                                               ;
; IN_WIDTH       ; 18     ; Signed Integer                                                ;
; ACC_WIDTH      ; 27     ; Signed Integer                                                ;
; OUT_WIDTH      ; 16     ; Signed Integer                                                ;
+----------------+--------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 27    ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; WIDTH          ; 27    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 27    ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; WIDTH          ; 27    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 27    ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; WIDTH          ; 27    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|cic:cic_inst_Q2 ;
+----------------+--------+---------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                          ;
+----------------+--------+---------------------------------------------------------------+
; STAGES         ; 3      ; Signed Integer                                                ;
; DECIMATION     ; 001000 ; Unsigned Binary                                               ;
; IN_WIDTH       ; 18     ; Signed Integer                                                ;
; ACC_WIDTH      ; 27     ; Signed Integer                                                ;
; OUT_WIDTH      ; 16     ; Signed Integer                                                ;
+----------------+--------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 27    ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; WIDTH          ; 27    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 27    ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; WIDTH          ; 27    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 27    ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; WIDTH          ; 27    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_I1 ;
+----------------+--------+---------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                ;
+----------------+--------+---------------------------------------------------------------------+
; STAGES         ; 5      ; Signed Integer                                                      ;
; IN_WIDTH       ; 16     ; Signed Integer                                                      ;
; ACC_WIDTH      ; 39     ; Signed Integer                                                      ;
; OUT_WIDTH      ; 16     ; Signed Integer                                                      ;
; CICRATE        ; 001000 ; Unsigned Binary                                                     ;
+----------------+--------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_Q1 ;
+----------------+--------+---------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                ;
+----------------+--------+---------------------------------------------------------------------+
; STAGES         ; 5      ; Signed Integer                                                      ;
; IN_WIDTH       ; 16     ; Signed Integer                                                      ;
; ACC_WIDTH      ; 39     ; Signed Integer                                                      ;
; OUT_WIDTH      ; 16     ; Signed Integer                                                      ;
; CICRATE        ; 001000 ; Unsigned Binary                                                     ;
+----------------+--------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; TAPS           ; 122   ; Signed Integer                                              ;
; ABITS          ; 24    ; Signed Integer                                              ;
; OBITS          ; 24    ; Signed Integer                                              ;
; NTAPS          ; 976   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A ;
+----------------+-------------+----------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                           ;
+----------------+-------------+----------------------------------------------------------------+
; MifFile        ; coefL8A.mif ; String                                                         ;
; ABITS          ; 24          ; Signed Integer                                                 ;
; TAPS           ; 122         ; Signed Integer                                                 ;
+----------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firromH:rom ;
+----------------+-------------+----------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                       ;
+----------------+-------------+----------------------------------------------------------------------------+
; MifFile        ; coefL8A.mif ; String                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                       ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; coefL8A.mif          ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_ca91      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                        ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_pin1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B ;
+----------------+-------------+----------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                           ;
+----------------+-------------+----------------------------------------------------------------+
; MifFile        ; coefL8B.mif ; String                                                         ;
; ABITS          ; 24          ; Signed Integer                                                 ;
; TAPS           ; 122         ; Signed Integer                                                 ;
+----------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firromH:rom ;
+----------------+-------------+----------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                       ;
+----------------+-------------+----------------------------------------------------------------------------+
; MifFile        ; coefL8B.mif ; String                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                       ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; coefL8B.mif          ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_da91      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                        ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_pin1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C ;
+----------------+-------------+----------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                           ;
+----------------+-------------+----------------------------------------------------------------+
; MifFile        ; coefL8C.mif ; String                                                         ;
; ABITS          ; 24          ; Signed Integer                                                 ;
; TAPS           ; 122         ; Signed Integer                                                 ;
+----------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firromH:rom ;
+----------------+-------------+----------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                       ;
+----------------+-------------+----------------------------------------------------------------------------+
; MifFile        ; coefL8C.mif ; String                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                       ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; coefL8C.mif          ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_ea91      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                        ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_pin1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D ;
+----------------+-------------+----------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                           ;
+----------------+-------------+----------------------------------------------------------------+
; MifFile        ; coefL8D.mif ; String                                                         ;
; ABITS          ; 24          ; Signed Integer                                                 ;
; TAPS           ; 122         ; Signed Integer                                                 ;
+----------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firromH:rom ;
+----------------+-------------+----------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                       ;
+----------------+-------------+----------------------------------------------------------------------------+
; MifFile        ; coefL8D.mif ; String                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                       ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; coefL8D.mif          ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_fa91      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                        ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_pin1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E ;
+----------------+-------------+----------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                           ;
+----------------+-------------+----------------------------------------------------------------+
; MifFile        ; coefL8E.mif ; String                                                         ;
; ABITS          ; 24          ; Signed Integer                                                 ;
; TAPS           ; 122         ; Signed Integer                                                 ;
+----------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firromH:rom ;
+----------------+-------------+----------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                       ;
+----------------+-------------+----------------------------------------------------------------------------+
; MifFile        ; coefL8E.mif ; String                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                       ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; coefL8E.mif          ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_ga91      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                        ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_pin1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F ;
+----------------+-------------+----------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                           ;
+----------------+-------------+----------------------------------------------------------------+
; MifFile        ; coefL8F.mif ; String                                                         ;
; ABITS          ; 24          ; Signed Integer                                                 ;
; TAPS           ; 122         ; Signed Integer                                                 ;
+----------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firromH:rom ;
+----------------+-------------+----------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                       ;
+----------------+-------------+----------------------------------------------------------------------------+
; MifFile        ; coefL8F.mif ; String                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                       ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; coefL8F.mif          ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_ha91      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                        ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_pin1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G ;
+----------------+-------------+----------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                           ;
+----------------+-------------+----------------------------------------------------------------+
; MifFile        ; coefL8G.mif ; String                                                         ;
; ABITS          ; 24          ; Signed Integer                                                 ;
; TAPS           ; 122         ; Signed Integer                                                 ;
+----------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firromH:rom ;
+----------------+-------------+----------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                       ;
+----------------+-------------+----------------------------------------------------------------------------+
; MifFile        ; coefL8G.mif ; String                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                       ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; coefL8G.mif          ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_ia91      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                        ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_pin1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H ;
+----------------+-------------+----------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                           ;
+----------------+-------------+----------------------------------------------------------------+
; MifFile        ; coefL8H.mif ; String                                                         ;
; ABITS          ; 24          ; Signed Integer                                                 ;
; TAPS           ; 122         ; Signed Integer                                                 ;
+----------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firromH:rom ;
+----------------+-------------+----------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                       ;
+----------------+-------------+----------------------------------------------------------------------------+
; MifFile        ; coefL8H.mif ; String                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                       ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; coefL8H.mif          ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_ja91      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                        ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_pin1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component ;
+-------------------------+---------------+-----------------------------------------------+
; Parameter Name          ; Value         ; Type                                          ;
+-------------------------+---------------+-----------------------------------------------+
; WIDTH_BYTEENA           ; 1             ; Untyped                                       ;
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                ;
; LPM_WIDTH               ; 8             ; Signed Integer                                ;
; LPM_NUMWORDS            ; 256           ; Signed Integer                                ;
; LPM_WIDTHU              ; 8             ; Signed Integer                                ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                       ;
; UNDERFLOW_CHECKING      ; OFF           ; Untyped                                       ;
; OVERFLOW_CHECKING       ; OFF           ; Untyped                                       ;
; USE_EAB                 ; ON            ; Untyped                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                       ;
; ENABLE_ECC              ; FALSE         ; Untyped                                       ;
; DELAY_RDUSEDW           ; 1             ; Untyped                                       ;
; DELAY_WRUSEDW           ; 1             ; Untyped                                       ;
; RDSYNC_DELAYPIPE        ; 5             ; Signed Integer                                ;
; WRSYNC_DELAYPIPE        ; 5             ; Signed Integer                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE         ; Untyped                                       ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                       ;
; DEVICE_FAMILY           ; Cyclone 10 LP ; Untyped                                       ;
; ADD_USEDW_MSB_BIT       ; OFF           ; Untyped                                       ;
; WRITE_ACLR_SYNCH        ; OFF           ; Untyped                                       ;
; READ_ACLR_SYNCH         ; OFF           ; Untyped                                       ;
; CBXI_PARAMETER          ; dcfifo_9ek1   ; Untyped                                       ;
+-------------------------+---------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component ;
+-------------------------+---------------+-------------------------------------------------+
; Parameter Name          ; Value         ; Type                                            ;
+-------------------------+---------------+-------------------------------------------------+
; WIDTH_BYTEENA           ; 1             ; Untyped                                         ;
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                  ;
; LPM_WIDTH               ; 8             ; Signed Integer                                  ;
; LPM_NUMWORDS            ; 256           ; Signed Integer                                  ;
; LPM_WIDTHU              ; 8             ; Signed Integer                                  ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                         ;
; UNDERFLOW_CHECKING      ; OFF           ; Untyped                                         ;
; OVERFLOW_CHECKING       ; OFF           ; Untyped                                         ;
; USE_EAB                 ; ON            ; Untyped                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                         ;
; ENABLE_ECC              ; FALSE         ; Untyped                                         ;
; DELAY_RDUSEDW           ; 1             ; Untyped                                         ;
; DELAY_WRUSEDW           ; 1             ; Untyped                                         ;
; RDSYNC_DELAYPIPE        ; 5             ; Signed Integer                                  ;
; WRSYNC_DELAYPIPE        ; 5             ; Signed Integer                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE         ; Untyped                                         ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                         ;
; DEVICE_FAMILY           ; Cyclone 10 LP ; Untyped                                         ;
; ADD_USEDW_MSB_BIT       ; OFF           ; Untyped                                         ;
; WRITE_ACLR_SYNCH        ; OFF           ; Untyped                                         ;
; READ_ACLR_SYNCH         ; OFF           ; Untyped                                         ;
; CBXI_PARAMETER          ; dcfifo_9ek1   ; Untyped                                         ;
+-------------------------+---------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txFIFO:txFIFO_inst|dcfifo:dcfifo_component ;
+-------------------------+---------------+-----------------------------------------------+
; Parameter Name          ; Value         ; Type                                          ;
+-------------------------+---------------+-----------------------------------------------+
; WIDTH_BYTEENA           ; 1             ; Untyped                                       ;
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                ;
; LPM_WIDTH               ; 32            ; Signed Integer                                ;
; LPM_NUMWORDS            ; 2048          ; Signed Integer                                ;
; LPM_WIDTHU              ; 11            ; Signed Integer                                ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                       ;
; UNDERFLOW_CHECKING      ; OFF           ; Untyped                                       ;
; OVERFLOW_CHECKING       ; OFF           ; Untyped                                       ;
; USE_EAB                 ; ON            ; Untyped                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                       ;
; ENABLE_ECC              ; FALSE         ; Untyped                                       ;
; DELAY_RDUSEDW           ; 1             ; Untyped                                       ;
; DELAY_WRUSEDW           ; 1             ; Untyped                                       ;
; RDSYNC_DELAYPIPE        ; 4             ; Signed Integer                                ;
; WRSYNC_DELAYPIPE        ; 4             ; Signed Integer                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE         ; Untyped                                       ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                       ;
; DEVICE_FAMILY           ; Cyclone 10 LP ; Untyped                                       ;
; ADD_USEDW_MSB_BIT       ; OFF           ; Untyped                                       ;
; WRITE_ACLR_SYNCH        ; OFF           ; Untyped                                       ;
; READ_ACLR_SYNCH         ; OFF           ; Untyped                                       ;
; CBXI_PARAMETER          ; dcfifo_ngk1   ; Untyped                                       ;
+-------------------------+---------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transmitter:transmitter_inst|pulsegen:pulse_inst ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; TPD            ; 0.7   ; Signed Float                                                         ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transmitter:transmitter_inst|FirInterp8_1024:fi ;
+----------------+-------------+---------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                          ;
+----------------+-------------+---------------------------------------------------------------+
; OBITS          ; 20          ; Signed Integer                                                ;
; ABITS          ; 24          ; Signed Integer                                                ;
; NTAPS          ; 10000000000 ; Unsigned Binary                                               ;
; NTAPS_BITS     ; 10          ; Signed Integer                                                ;
; rWait          ; 0           ; Signed Integer                                                ;
; rAddr          ; 1           ; Signed Integer                                                ;
; rAddrA         ; 2           ; Signed Integer                                                ;
; rAddrB         ; 3           ; Signed Integer                                                ;
; rRun           ; 4           ; Signed Integer                                                ;
; rDone          ; 5           ; Signed Integer                                                ;
; rEnd1          ; 6           ; Signed Integer                                                ;
; rEnd2          ; 7           ; Signed Integer                                                ;
; rEnd3          ; 8           ; Signed Integer                                                ;
; rEnd4          ; 9           ; Signed Integer                                                ;
+----------------+-------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                               ; Type                                                               ;
+------------------------------------+-------------------------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped                                                            ;
; OPERATION_MODE                     ; ROM                                 ; Untyped                                                            ;
; WIDTH_A                            ; 18                                  ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 10                                  ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 1024                                ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; CLOCK0                              ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped                                                            ;
; WIDTH_B                            ; 1                                   ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                                   ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                                   ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                                   ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                            ;
; INIT_FILE                          ; ./rtl/Polyphase_FIR/coefI8_1024.mif ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                              ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                              ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                               ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone 10 LP                       ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_3fb1                     ; Untyped                                                            ;
+------------------------------------+-------------------------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                             ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                      ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                      ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                      ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                      ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                             ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                             ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_jin1      ; Untyped                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transmitter:transmitter_inst|CicInterpM5:in2 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; RRRR           ; 192   ; Signed Integer                                                   ;
; IBITS          ; 20    ; Signed Integer                                                   ;
; OBITS          ; 16    ; Signed Integer                                                   ;
; GBITS          ; 31    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transmitter:transmitter_inst|cpl_cordic:cordic_inst ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                                                          ;
; EXTRA_BITS     ; 5     ; Signed Integer                                                          ;
; OUT_WIDTH      ; 16    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                      ;
+------------------------------------------------+---------------+---------------------+
; Parameter Name                                 ; Value         ; Type                ;
+------------------------------------------------+---------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32            ; Untyped             ;
; LPM_WIDTHB                                     ; 31            ; Untyped             ;
; LPM_WIDTHP                                     ; 63            ; Untyped             ;
; LPM_WIDTHR                                     ; 63            ; Untyped             ;
; LPM_WIDTHS                                     ; 1             ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0             ; Untyped             ;
; LATENCY                                        ; 0             ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES           ; Untyped             ;
; USE_EAB                                        ; OFF           ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_igt      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped             ;
+------------------------------------------------+---------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2                      ;
+------------------------------------------------+---------------+---------------------+
; Parameter Name                                 ; Value         ; Type                ;
+------------------------------------------------+---------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32            ; Untyped             ;
; LPM_WIDTHB                                     ; 31            ; Untyped             ;
; LPM_WIDTHP                                     ; 63            ; Untyped             ;
; LPM_WIDTHR                                     ; 63            ; Untyped             ;
; LPM_WIDTHS                                     ; 1             ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0             ; Untyped             ;
; LATENCY                                        ; 0             ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES           ; Untyped             ;
; USE_EAB                                        ; OFF           ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_igt      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped             ;
+------------------------------------------------+---------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+------------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                           ;
+------------------------------------------------+---------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18            ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18            ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36            ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36            ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                        ;
; LATENCY                                        ; 0             ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                        ;
; USE_EAB                                        ; OFF           ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6             ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_56t      ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                        ;
+------------------------------------------------+---------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1 ;
+------------------------------------------------+---------------+------------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                           ;
+------------------------------------------------+---------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18            ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18            ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36            ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36            ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                        ;
; LATENCY                                        ; 0             ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                        ;
; USE_EAB                                        ; OFF           ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6             ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_56t      ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                        ;
+------------------------------------------------+---------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1 ;
+------------------------------------------------+---------------+---------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                        ;
+------------------------------------------------+---------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 18            ; Untyped                                     ;
; LPM_WIDTHB                                     ; 18            ; Untyped                                     ;
; LPM_WIDTHP                                     ; 36            ; Untyped                                     ;
; LPM_WIDTHR                                     ; 36            ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                     ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                     ;
; LATENCY                                        ; 0             ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                     ;
; USE_EAB                                        ; OFF           ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 6             ; Untyped                                     ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                     ;
; CBXI_PARAMETER                                 ; mult_56t      ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                     ;
+------------------------------------------------+---------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1 ;
+------------------------------------------------+---------------+---------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                        ;
+------------------------------------------------+---------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 18            ; Untyped                                     ;
; LPM_WIDTHB                                     ; 18            ; Untyped                                     ;
; LPM_WIDTHP                                     ; 36            ; Untyped                                     ;
; LPM_WIDTHR                                     ; 36            ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                     ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                     ;
; LATENCY                                        ; 0             ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                     ;
; USE_EAB                                        ; OFF           ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 6             ; Untyped                                     ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                     ;
; CBXI_PARAMETER                                 ; mult_56t      ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                     ;
+------------------------------------------------+---------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1 ;
+------------------------------------------------+---------------+---------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                        ;
+------------------------------------------------+---------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 18            ; Untyped                                     ;
; LPM_WIDTHB                                     ; 18            ; Untyped                                     ;
; LPM_WIDTHP                                     ; 36            ; Untyped                                     ;
; LPM_WIDTHR                                     ; 36            ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                     ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                     ;
; LATENCY                                        ; 0             ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                     ;
; USE_EAB                                        ; OFF           ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 6             ; Untyped                                     ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                     ;
; CBXI_PARAMETER                                 ; mult_56t      ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                     ;
+------------------------------------------------+---------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1 ;
+------------------------------------------------+---------------+---------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                        ;
+------------------------------------------------+---------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 18            ; Untyped                                     ;
; LPM_WIDTHB                                     ; 18            ; Untyped                                     ;
; LPM_WIDTHP                                     ; 36            ; Untyped                                     ;
; LPM_WIDTHR                                     ; 36            ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                     ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                     ;
; LATENCY                                        ; 0             ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                     ;
; USE_EAB                                        ; OFF           ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 6             ; Untyped                                     ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                     ;
; CBXI_PARAMETER                                 ; mult_56t      ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                     ;
+------------------------------------------------+---------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1 ;
+------------------------------------------------+---------------+---------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                        ;
+------------------------------------------------+---------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 18            ; Untyped                                     ;
; LPM_WIDTHB                                     ; 18            ; Untyped                                     ;
; LPM_WIDTHP                                     ; 36            ; Untyped                                     ;
; LPM_WIDTHR                                     ; 36            ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                     ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                     ;
; LATENCY                                        ; 0             ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                     ;
; USE_EAB                                        ; OFF           ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 6             ; Untyped                                     ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                     ;
; CBXI_PARAMETER                                 ; mult_56t      ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                     ;
+------------------------------------------------+---------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1 ;
+------------------------------------------------+---------------+---------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                        ;
+------------------------------------------------+---------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 18            ; Untyped                                     ;
; LPM_WIDTHB                                     ; 18            ; Untyped                                     ;
; LPM_WIDTHP                                     ; 36            ; Untyped                                     ;
; LPM_WIDTHR                                     ; 36            ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                     ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                     ;
; LATENCY                                        ; 0             ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                     ;
; USE_EAB                                        ; OFF           ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 6             ; Untyped                                     ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                     ;
; CBXI_PARAMETER                                 ; mult_56t      ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                     ;
+------------------------------------------------+---------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1 ;
+------------------------------------------------+---------------+---------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                        ;
+------------------------------------------------+---------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 18            ; Untyped                                     ;
; LPM_WIDTHB                                     ; 18            ; Untyped                                     ;
; LPM_WIDTHP                                     ; 36            ; Untyped                                     ;
; LPM_WIDTHR                                     ; 36            ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                     ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                     ;
; LATENCY                                        ; 0             ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                     ;
; USE_EAB                                        ; OFF           ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 6             ; Untyped                                     ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                     ;
; CBXI_PARAMETER                                 ; mult_56t      ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                     ;
+------------------------------------------------+---------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1 ;
+------------------------------------------------+---------------+---------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                        ;
+------------------------------------------------+---------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 18            ; Untyped                                     ;
; LPM_WIDTHB                                     ; 18            ; Untyped                                     ;
; LPM_WIDTHP                                     ; 36            ; Untyped                                     ;
; LPM_WIDTHR                                     ; 36            ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                     ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                     ;
; LATENCY                                        ; 0             ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                     ;
; USE_EAB                                        ; OFF           ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 6             ; Untyped                                     ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                     ;
; CBXI_PARAMETER                                 ; mult_56t      ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                     ;
+------------------------------------------------+---------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1 ;
+------------------------------------------------+---------------+-------------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                            ;
+------------------------------------------------+---------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 18            ; Untyped                                         ;
; LPM_WIDTHB                                     ; 18            ; Untyped                                         ;
; LPM_WIDTHP                                     ; 36            ; Untyped                                         ;
; LPM_WIDTHR                                     ; 36            ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                         ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                         ;
; LATENCY                                        ; 0             ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                         ;
; USE_EAB                                        ; OFF           ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 6             ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_56t      ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                         ;
+------------------------------------------------+---------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1 ;
+------------------------------------------------+---------------+-------------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                            ;
+------------------------------------------------+---------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 18            ; Untyped                                         ;
; LPM_WIDTHB                                     ; 18            ; Untyped                                         ;
; LPM_WIDTHP                                     ; 36            ; Untyped                                         ;
; LPM_WIDTHR                                     ; 36            ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                         ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                         ;
; LATENCY                                        ; 0             ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                         ;
; USE_EAB                                        ; OFF           ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 6             ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_56t      ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                         ;
+------------------------------------------------+---------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1 ;
+------------------------------------------------+---------------+-------------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                            ;
+------------------------------------------------+---------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 18            ; Untyped                                         ;
; LPM_WIDTHB                                     ; 18            ; Untyped                                         ;
; LPM_WIDTHP                                     ; 36            ; Untyped                                         ;
; LPM_WIDTHR                                     ; 36            ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                         ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                         ;
; LATENCY                                        ; 0             ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                         ;
; USE_EAB                                        ; OFF           ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 6             ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_56t      ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                         ;
+------------------------------------------------+---------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1 ;
+------------------------------------------------+---------------+-------------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                            ;
+------------------------------------------------+---------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 18            ; Untyped                                         ;
; LPM_WIDTHB                                     ; 18            ; Untyped                                         ;
; LPM_WIDTHP                                     ; 36            ; Untyped                                         ;
; LPM_WIDTHR                                     ; 36            ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                         ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                         ;
; LATENCY                                        ; 0             ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                         ;
; USE_EAB                                        ; OFF           ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 6             ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_56t      ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                         ;
+------------------------------------------------+---------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1 ;
+------------------------------------------------+---------------+-------------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                            ;
+------------------------------------------------+---------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 18            ; Untyped                                         ;
; LPM_WIDTHB                                     ; 18            ; Untyped                                         ;
; LPM_WIDTHP                                     ; 36            ; Untyped                                         ;
; LPM_WIDTHR                                     ; 36            ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                         ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                         ;
; LATENCY                                        ; 0             ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                         ;
; USE_EAB                                        ; OFF           ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 6             ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_56t      ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                         ;
+------------------------------------------------+---------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1 ;
+------------------------------------------------+---------------+-------------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                            ;
+------------------------------------------------+---------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 18            ; Untyped                                         ;
; LPM_WIDTHB                                     ; 18            ; Untyped                                         ;
; LPM_WIDTHP                                     ; 36            ; Untyped                                         ;
; LPM_WIDTHR                                     ; 36            ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                         ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                         ;
; LATENCY                                        ; 0             ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                         ;
; USE_EAB                                        ; OFF           ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 6             ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_56t      ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                         ;
+------------------------------------------------+---------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1 ;
+------------------------------------------------+---------------+-------------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                            ;
+------------------------------------------------+---------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 18            ; Untyped                                         ;
; LPM_WIDTHB                                     ; 18            ; Untyped                                         ;
; LPM_WIDTHP                                     ; 36            ; Untyped                                         ;
; LPM_WIDTHR                                     ; 36            ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                         ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                         ;
; LATENCY                                        ; 0             ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                         ;
; USE_EAB                                        ; OFF           ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 6             ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_56t      ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                         ;
+------------------------------------------------+---------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1 ;
+------------------------------------------------+---------------+-------------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                            ;
+------------------------------------------------+---------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 18            ; Untyped                                         ;
; LPM_WIDTHB                                     ; 18            ; Untyped                                         ;
; LPM_WIDTHP                                     ; 36            ; Untyped                                         ;
; LPM_WIDTHR                                     ; 36            ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                         ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                         ;
; LATENCY                                        ; 0             ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                         ;
; USE_EAB                                        ; OFF           ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 6             ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_56t      ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                         ;
+------------------------------------------------+---------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1                      ;
+------------------------------------------------+---------------+---------------------+
; Parameter Name                                 ; Value         ; Type                ;
+------------------------------------------------+---------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32            ; Untyped             ;
; LPM_WIDTHB                                     ; 31            ; Untyped             ;
; LPM_WIDTHP                                     ; 63            ; Untyped             ;
; LPM_WIDTHR                                     ; 63            ; Untyped             ;
; LPM_WIDTHS                                     ; 1             ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0             ; Untyped             ;
; LATENCY                                        ; 0             ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES           ; Untyped             ;
; USE_EAB                                        ; OFF           ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_igt      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped             ;
+------------------------------------------------+---------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                               ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 34                                                                                                 ;
; Entity Instance                           ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                ;
;     -- WIDTH_A                            ; 18                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                          ;
;     -- WIDTH_A                            ; 36                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 36                                                                                                 ;
;     -- NUMWORDS_B                         ; 256                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                ;
;     -- WIDTH_A                            ; 18                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                          ;
;     -- WIDTH_A                            ; 36                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 36                                                                                                 ;
;     -- NUMWORDS_B                         ; 256                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                ;
;     -- WIDTH_A                            ; 18                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                          ;
;     -- WIDTH_A                            ; 36                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 36                                                                                                 ;
;     -- NUMWORDS_B                         ; 256                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                ;
;     -- WIDTH_A                            ; 18                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                          ;
;     -- WIDTH_A                            ; 36                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 36                                                                                                 ;
;     -- NUMWORDS_B                         ; 256                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                ;
;     -- WIDTH_A                            ; 18                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                          ;
;     -- WIDTH_A                            ; 36                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 36                                                                                                 ;
;     -- NUMWORDS_B                         ; 256                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                ;
;     -- WIDTH_A                            ; 18                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                          ;
;     -- WIDTH_A                            ; 36                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 36                                                                                                 ;
;     -- NUMWORDS_B                         ; 256                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                ;
;     -- WIDTH_A                            ; 18                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                          ;
;     -- WIDTH_A                            ; 36                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 36                                                                                                 ;
;     -- NUMWORDS_B                         ; 256                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                ;
;     -- WIDTH_A                            ; 18                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                          ;
;     -- WIDTH_A                            ; 36                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 36                                                                                                 ;
;     -- NUMWORDS_B                         ; 256                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                                                                ;
;     -- WIDTH_A                            ; 18                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                          ;
;     -- WIDTH_A                            ; 36                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 36                                                                                                 ;
;     -- NUMWORDS_B                         ; 256                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                                                                ;
;     -- WIDTH_A                            ; 18                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                          ;
;     -- WIDTH_A                            ; 36                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 36                                                                                                 ;
;     -- NUMWORDS_B                         ; 256                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                                                                ;
;     -- WIDTH_A                            ; 18                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                          ;
;     -- WIDTH_A                            ; 36                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 36                                                                                                 ;
;     -- NUMWORDS_B                         ; 256                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                                                                ;
;     -- WIDTH_A                            ; 18                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                          ;
;     -- WIDTH_A                            ; 36                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 36                                                                                                 ;
;     -- NUMWORDS_B                         ; 256                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                                                                ;
;     -- WIDTH_A                            ; 18                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                          ;
;     -- WIDTH_A                            ; 36                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 36                                                                                                 ;
;     -- NUMWORDS_B                         ; 256                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                                                                ;
;     -- WIDTH_A                            ; 18                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                          ;
;     -- WIDTH_A                            ; 36                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 36                                                                                                 ;
;     -- NUMWORDS_B                         ; 256                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                                                                ;
;     -- WIDTH_A                            ; 18                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                          ;
;     -- WIDTH_A                            ; 36                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 36                                                                                                 ;
;     -- NUMWORDS_B                         ; 256                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                                                                ;
;     -- WIDTH_A                            ; 18                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                          ;
;     -- WIDTH_A                            ; 36                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 36                                                                                                 ;
;     -- NUMWORDS_B                         ; 256                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                ;
;     -- WIDTH_A                            ; 18                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                          ;
;     -- WIDTH_A                            ; 36                                                                                                 ;
;     -- NUMWORDS_A                         ; 128                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 36                                                                                                 ;
;     -- NUMWORDS_B                         ; 128                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                              ;
+----------------------------+----------------------------------------------+
; Name                       ; Value                                        ;
+----------------------------+----------------------------------------------+
; Number of entity instances ; 3                                            ;
; Entity Instance            ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component   ;
;     -- FIFO Type           ; Dual Clock                                   ;
;     -- LPM_WIDTH           ; 8                                            ;
;     -- LPM_NUMWORDS        ; 256                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                          ;
;     -- USE_EAB             ; ON                                           ;
; Entity Instance            ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                   ;
;     -- LPM_WIDTH           ; 8                                            ;
;     -- LPM_NUMWORDS        ; 256                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                          ;
;     -- USE_EAB             ; ON                                           ;
; Entity Instance            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component   ;
;     -- FIFO Type           ; Dual Clock                                   ;
;     -- LPM_WIDTH           ; 32                                           ;
;     -- LPM_NUMWORDS        ; 2048                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                          ;
;     -- USE_EAB             ; ON                                           ;
+----------------------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                          ;
+---------------------------------------+-----------------------------------------------------------------+
; Name                                  ; Value                                                           ;
+---------------------------------------+-----------------------------------------------------------------+
; Number of entity instances            ; 21                                                              ;
; Entity Instance                       ; lpm_mult:Mult0                                                  ;
;     -- LPM_WIDTHA                     ; 32                                                              ;
;     -- LPM_WIDTHB                     ; 31                                                              ;
;     -- LPM_WIDTHP                     ; 63                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                             ;
;     -- USE_EAB                        ; OFF                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                              ;
; Entity Instance                       ; lpm_mult:Mult2                                                  ;
;     -- LPM_WIDTHA                     ; 32                                                              ;
;     -- LPM_WIDTHB                     ; 31                                                              ;
;     -- LPM_WIDTHP                     ; 63                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                             ;
;     -- USE_EAB                        ; OFF                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                              ;
; Entity Instance                       ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0  ;
;     -- LPM_WIDTHA                     ; 18                                                              ;
;     -- LPM_WIDTHB                     ; 18                                                              ;
;     -- LPM_WIDTHP                     ; 36                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                              ;
;     -- USE_EAB                        ; OFF                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                              ;
; Entity Instance                       ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1  ;
;     -- LPM_WIDTHA                     ; 18                                                              ;
;     -- LPM_WIDTHB                     ; 18                                                              ;
;     -- LPM_WIDTHP                     ; 36                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                              ;
;     -- USE_EAB                        ; OFF                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                              ;
; Entity Instance                       ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1     ;
;     -- LPM_WIDTHA                     ; 18                                                              ;
;     -- LPM_WIDTHB                     ; 18                                                              ;
;     -- LPM_WIDTHP                     ; 36                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                              ;
;     -- USE_EAB                        ; OFF                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                              ;
; Entity Instance                       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1     ;
;     -- LPM_WIDTHA                     ; 18                                                              ;
;     -- LPM_WIDTHB                     ; 18                                                              ;
;     -- LPM_WIDTHP                     ; 36                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                              ;
;     -- USE_EAB                        ; OFF                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                              ;
; Entity Instance                       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1     ;
;     -- LPM_WIDTHA                     ; 18                                                              ;
;     -- LPM_WIDTHB                     ; 18                                                              ;
;     -- LPM_WIDTHP                     ; 36                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                              ;
;     -- USE_EAB                        ; OFF                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                              ;
; Entity Instance                       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1     ;
;     -- LPM_WIDTHA                     ; 18                                                              ;
;     -- LPM_WIDTHB                     ; 18                                                              ;
;     -- LPM_WIDTHP                     ; 36                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                              ;
;     -- USE_EAB                        ; OFF                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                              ;
; Entity Instance                       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1     ;
;     -- LPM_WIDTHA                     ; 18                                                              ;
;     -- LPM_WIDTHB                     ; 18                                                              ;
;     -- LPM_WIDTHP                     ; 36                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                              ;
;     -- USE_EAB                        ; OFF                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                              ;
; Entity Instance                       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1     ;
;     -- LPM_WIDTHA                     ; 18                                                              ;
;     -- LPM_WIDTHB                     ; 18                                                              ;
;     -- LPM_WIDTHP                     ; 36                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                              ;
;     -- USE_EAB                        ; OFF                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                              ;
; Entity Instance                       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1     ;
;     -- LPM_WIDTHA                     ; 18                                                              ;
;     -- LPM_WIDTHB                     ; 18                                                              ;
;     -- LPM_WIDTHP                     ; 36                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                              ;
;     -- USE_EAB                        ; OFF                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                              ;
; Entity Instance                       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1     ;
;     -- LPM_WIDTHA                     ; 18                                                              ;
;     -- LPM_WIDTHB                     ; 18                                                              ;
;     -- LPM_WIDTHP                     ; 36                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                              ;
;     -- USE_EAB                        ; OFF                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                              ;
; Entity Instance                       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 18                                                              ;
;     -- LPM_WIDTHB                     ; 18                                                              ;
;     -- LPM_WIDTHP                     ; 36                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                              ;
;     -- USE_EAB                        ; OFF                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                              ;
; Entity Instance                       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 18                                                              ;
;     -- LPM_WIDTHB                     ; 18                                                              ;
;     -- LPM_WIDTHP                     ; 36                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                              ;
;     -- USE_EAB                        ; OFF                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                              ;
; Entity Instance                       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 18                                                              ;
;     -- LPM_WIDTHB                     ; 18                                                              ;
;     -- LPM_WIDTHP                     ; 36                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                              ;
;     -- USE_EAB                        ; OFF                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                              ;
; Entity Instance                       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 18                                                              ;
;     -- LPM_WIDTHB                     ; 18                                                              ;
;     -- LPM_WIDTHP                     ; 36                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                              ;
;     -- USE_EAB                        ; OFF                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                              ;
; Entity Instance                       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 18                                                              ;
;     -- LPM_WIDTHB                     ; 18                                                              ;
;     -- LPM_WIDTHP                     ; 36                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                              ;
;     -- USE_EAB                        ; OFF                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                              ;
; Entity Instance                       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 18                                                              ;
;     -- LPM_WIDTHB                     ; 18                                                              ;
;     -- LPM_WIDTHP                     ; 36                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                              ;
;     -- USE_EAB                        ; OFF                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                              ;
; Entity Instance                       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 18                                                              ;
;     -- LPM_WIDTHB                     ; 18                                                              ;
;     -- LPM_WIDTHP                     ; 36                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                              ;
;     -- USE_EAB                        ; OFF                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                              ;
; Entity Instance                       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 18                                                              ;
;     -- LPM_WIDTHB                     ; 18                                                              ;
;     -- LPM_WIDTHP                     ; 36                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                              ;
;     -- USE_EAB                        ; OFF                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                              ;
; Entity Instance                       ; lpm_mult:Mult1                                                  ;
;     -- LPM_WIDTHA                     ; 32                                                              ;
;     -- LPM_WIDTHB                     ; 31                                                              ;
;     -- LPM_WIDTHP                     ; 63                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                             ;
;     -- USE_EAB                        ; OFF                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                              ;
+---------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transmitter:transmitter_inst|cpl_cordic:cordic_inst"                                                                                        ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                           ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; out_data_I     ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (15 bits) it drives; bit(s) "out_data_I[15..15]" have no fanouts ;
; out_data_I[15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; out_data_Q     ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "transmitter:transmitter_inst|CicInterpM5:in2" ;
+----------+-------+----------+--------------------------------------------+
; Port     ; Type  ; Severity ; Details                                    ;
+----------+-------+----------+--------------------------------------------+
; clock_en ; Input ; Info     ; Stuck at VCC                               ;
+----------+-------+----------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transmitter:transmitter_inst"                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; out_data[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rxFIFO:rx2_FIFO_inst"                                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data    ; Input  ; Warning  ; Input port expression (48 bits) is wider than the input port (8 bits) it drives.  The 40 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (48 bits) it drives.  The 40 most-significant bit(s) in the port expression will be connected to GND.            ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rxFIFO:rxFIFO_inst"                                                                                                                                                                   ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data    ; Input  ; Warning  ; Input port expression (48 bits) is wider than the input port (8 bits) it drives.  The 40 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (48 bits) it drives.  The 40 most-significant bit(s) in the port expression will be connected to GND.            ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:receiver_rx2_inst"                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; rate[5]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_data_I        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_data_Q[23..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:receiver_inst|varcic:varcic_inst_Q1" ;
+------------+--------+----------+-----------------------------------------+
; Port       ; Type   ; Severity ; Details                                 ;
+------------+--------+----------+-----------------------------------------+
; out_strobe ; Output ; Info     ; Explicitly unconnected                  ;
+------------+--------+----------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst"            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; out_data[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:receiver_inst|cic:cic_inst_Q2" ;
+------------+--------+----------+-----------------------------------+
; Port       ; Type   ; Severity ; Details                           ;
+------------+--------+----------+-----------------------------------+
; in_strobe  ; Input  ; Info     ; Stuck at VCC                      ;
; out_strobe ; Output ; Info     ; Explicitly unconnected            ;
+------------+--------+----------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst"                  ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; out_data[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:receiver_inst|cic:cic_inst_I2" ;
+-----------+-------+----------+-------------------------------------+
; Port      ; Type  ; Severity ; Details                             ;
+-----------+-------+----------+-------------------------------------+
; in_strobe ; Input ; Info     ; Stuck at VCC                        ;
+-----------+-------+----------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:receiver_inst"                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; rate[5]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_data_I        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_data_Q[23..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_slave:spi_slave_rx2_inst"                                                                ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; ten           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; mlb           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rdata[47..42] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdata[39..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_slave:spi_slave_rx_inst"                                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; ten           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; mlb           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rdata[47..42] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdata[39..38] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "ad9866:ad9866_inst"       ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; dataout ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 45                          ;
; cycloneiii_ff         ; 7355                        ;
;     CLR               ; 147                         ;
;     ENA               ; 2770                        ;
;     ENA CLR           ; 365                         ;
;     ENA CLR SLD       ; 19                          ;
;     ENA SCLR          ; 525                         ;
;     ENA SLD           ; 289                         ;
;     SCLR              ; 72                          ;
;     SLD               ; 470                         ;
;     plain             ; 2698                        ;
; cycloneiii_io_obuf    ; 13                          ;
; cycloneiii_lcell_comb ; 7595                        ;
;     arith             ; 5549                        ;
;         2 data inputs ; 1192                        ;
;         3 data inputs ; 4357                        ;
;     normal            ; 2046                        ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 155                         ;
;         2 data inputs ; 1166                        ;
;         3 data inputs ; 218                         ;
;         4 data inputs ; 502                         ;
; cycloneiii_mac_mult   ; 30                          ;
; cycloneiii_mac_out    ; 30                          ;
; cycloneiii_ram_block  ; 678                         ;
;                       ;                             ;
; Max LUT depth         ; 13.00                       ;
; Average LUT depth     ; 2.84                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:19     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Fri Sep 15 19:01:54 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off radioberry -c radioberry
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ad9866.v
    Info (12023): Found entity 1: ad9866 File: C:/dev/git/Radioberry-2.x/firmware/rtl/ad9866.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cpl_cordic.v
    Info (12023): Found entity 1: cpl_cordic File: C:/dev/git/Radioberry-2.x/firmware/rtl/cpl_cordic.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file rtl/varcic.v
    Info (12023): Found entity 1: varcic File: C:/dev/git/Radioberry-2.x/firmware/rtl/varcic.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file rtl/transmitter.v
    Info (12023): Found entity 1: transmitter File: C:/dev/git/Radioberry-2.x/firmware/rtl/transmitter.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/spi_slave.v
    Info (12023): Found entity 1: spi_slave File: C:/dev/git/Radioberry-2.x/firmware/rtl/spi_slave.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file rtl/reset_handler.v
    Info (12023): Found entity 1: reset_handler File: C:/dev/git/Radioberry-2.x/firmware/rtl/reset_handler.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file rtl/pulsegen.v
    Info (12023): Found entity 1: pulsegen File: C:/dev/git/Radioberry-2.x/firmware/rtl/pulsegen.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/filter.v
    Info (12023): Found entity 1: filter File: C:/dev/git/Radioberry-2.x/firmware/rtl/filter.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file rtl/debounce.v
    Info (12023): Found entity 1: debounce File: C:/dev/git/Radioberry-2.x/firmware/rtl/debounce.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cicint.v
    Info (12023): Found entity 1: cicint File: C:/dev/git/Radioberry-2.x/firmware/rtl/cicint.v Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cic_integrator.v
    Info (12023): Found entity 1: cic_integrator File: C:/dev/git/Radioberry-2.x/firmware/rtl/cic_integrator.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cic_comb.v
    Info (12023): Found entity 1: cic_comb File: C:/dev/git/Radioberry-2.x/firmware/rtl/cic_comb.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cic.v
    Info (12023): Found entity 1: cic File: C:/dev/git/Radioberry-2.x/firmware/rtl/cic.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file rtl/polyphase_fir/firinterp8_1024.v
    Info (12023): Found entity 1: FirInterp8_1024 File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/FirInterp8_1024.v Line: 98
Info (12021): Found 2 design units, including 2 entities, in source file rtl/polyphase_fir/firfilt.v
    Info (12023): Found entity 1: firX8R8 File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 51
    Info (12023): Found entity 2: fir256 File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 171
Info (12021): Found 1 design units, including 1 entities, in source file rtl/polyphase_fir/cicinterpm5.v
    Info (12023): Found entity 1: CicInterpM5 File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/CicInterpM5.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file rtl/polyphase_fir/firromh.v
    Info (12023): Found entity 1: firromH File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firromH.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/receiver.v
    Info (12023): Found entity 1: receiver File: C:/dev/git/Radioberry-2.x/firmware/rtl/receiver.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cordic.v
    Info (12023): Found entity 1: cordic File: C:/dev/git/Radioberry-2.x/firmware/rtl/cordic.v Line: 27
Info (12021): Found 0 design units, including 0 entities, in source file rtl/timescale.v
Info (12021): Found 1 design units, including 1 entities, in source file rtl/radioberry.v
    Info (12023): Found entity 1: radioberry File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file rtl/polyphase_fir/firromi_1024.v
    Info (12023): Found entity 1: firromI_1024 File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firromI_1024.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/polyphase_fir/firram36.v
    Info (12023): Found entity 1: firram36 File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firram36.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/polyphase_fir/firram36i_1024.v
    Info (12023): Found entity 1: firram36I_1024 File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firram36I_1024.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_ip/txfifo.v
    Info (12023): Found entity 1: txFIFO File: C:/dev/git/Radioberry-2.x/firmware/cyclone_ip/txFIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_ip/rxfifo.v
    Info (12023): Found entity 1: rxFIFO File: C:/dev/git/Radioberry-2.x/firmware/cyclone_ip/rxFIFO.v Line: 40
Info (12127): Elaborating entity "radioberry" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at radioberry.v(70): object "randomize" assigned a value but never read File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 70
Warning (10036): Verilog HDL or VHDL warning at radioberry.v(198): object "rxclipp" assigned a value but never read File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 198
Warning (10036): Verilog HDL or VHDL warning at radioberry.v(199): object "rxclipn" assigned a value but never read File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 199
Warning (10230): Verilog HDL assignment warning at radioberry.v(225): truncated value with size 32 to match size of target (26) File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 225
Info (12128): Elaborating entity "ad9866" for hierarchy "ad9866:ad9866_inst" File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 101
Warning (10230): Verilog HDL assignment warning at ad9866.v(134): truncated value with size 32 to match size of target (4) File: C:/dev/git/Radioberry-2.x/firmware/rtl/ad9866.v Line: 134
Info (12128): Elaborating entity "spi_slave" for hierarchy "spi_slave:spi_slave_rx_inst" File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 126
Warning (10230): Verilog HDL assignment warning at spi_slave.v(44): truncated value with size 32 to match size of target (7) File: C:/dev/git/Radioberry-2.x/firmware/rtl/spi_slave.v Line: 44
Info (12128): Elaborating entity "filter" for hierarchy "filter:filter_inst" File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 259
Info (12128): Elaborating entity "reset_handler" for hierarchy "reset_handler:reset_handler_inst" File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 315
Warning (10230): Verilog HDL assignment warning at reset_handler.v(27): truncated value with size 32 to match size of target (24) File: C:/dev/git/Radioberry-2.x/firmware/rtl/reset_handler.v Line: 27
Info (10648): Verilog HDL Display System Task info at reset_handler.v(38): Reset handler initialization done File: C:/dev/git/Radioberry-2.x/firmware/rtl/reset_handler.v Line: 38
Info (12128): Elaborating entity "receiver" for hierarchy "receiver:receiver_inst" File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 342
Info (12128): Elaborating entity "cordic" for hierarchy "receiver:receiver_inst|cordic:cordic_inst" File: C:/dev/git/Radioberry-2.x/firmware/rtl/receiver.v Line: 65
Info (12128): Elaborating entity "cic" for hierarchy "receiver:receiver_inst|cic:cic_inst_I2" File: C:/dev/git/Radioberry-2.x/firmware/rtl/receiver.v Line: 86
Info (12128): Elaborating entity "cic_integrator" for hierarchy "receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst" File: C:/dev/git/Radioberry-2.x/firmware/rtl/cic.v Line: 95
Info (12128): Elaborating entity "cic_comb" for hierarchy "receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst" File: C:/dev/git/Radioberry-2.x/firmware/rtl/cic.v Line: 103
Info (12128): Elaborating entity "varcic" for hierarchy "receiver:receiver_inst|varcic:varcic_inst_I1" File: C:/dev/git/Radioberry-2.x/firmware/rtl/receiver.v Line: 109
Info (12128): Elaborating entity "cic_integrator" for hierarchy "receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst" File: C:/dev/git/Radioberry-2.x/firmware/rtl/varcic.v Line: 89
Info (12128): Elaborating entity "cic_comb" for hierarchy "receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst" File: C:/dev/git/Radioberry-2.x/firmware/rtl/varcic.v Line: 97
Info (12128): Elaborating entity "firX8R8" for hierarchy "receiver:receiver_inst|firX8R8:fir2" File: C:/dev/git/Radioberry-2.x/firmware/rtl/receiver.v Line: 122
Info (12128): Elaborating entity "fir256" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:A" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 152
Warning (10230): Verilog HDL assignment warning at firfilt.v(211): truncated value with size 32 to match size of target (9) File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 211
Info (12128): Elaborating entity "firromH" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 204
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firromH.v Line: 84
Info (12130): Elaborated megafunction instantiation "receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firromH.v Line: 84
Info (12133): Instantiated megafunction "receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component" with the following parameter: File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firromH.v Line: 84
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "coefL8A.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ca91.tdf
    Info (12023): Found entity 1: altsyncram_ca91 File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_ca91.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ca91" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ca91:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "firram36" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 205
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firram36.v Line: 89
Info (12130): Elaborated megafunction instantiation "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firram36.v Line: 89
Info (12133): Instantiated megafunction "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component" with the following parameter: File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firram36.v Line: 89
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pin1.tdf
    Info (12023): Found entity 1: altsyncram_pin1 File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pin1" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "fir256" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:B" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 153
Warning (10230): Verilog HDL assignment warning at firfilt.v(211): truncated value with size 32 to match size of target (9) File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 211
Info (12128): Elaborating entity "firromH" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 204
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firromH.v Line: 84
Info (12130): Elaborated megafunction instantiation "receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firromH.v Line: 84
Info (12133): Instantiated megafunction "receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component" with the following parameter: File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firromH.v Line: 84
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "coefL8B.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_da91.tdf
    Info (12023): Found entity 1: altsyncram_da91 File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_da91.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_da91" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_da91:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "fir256" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:C" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 154
Warning (10230): Verilog HDL assignment warning at firfilt.v(211): truncated value with size 32 to match size of target (9) File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 211
Info (12128): Elaborating entity "firromH" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 204
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firromH.v Line: 84
Info (12130): Elaborated megafunction instantiation "receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firromH.v Line: 84
Info (12133): Instantiated megafunction "receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component" with the following parameter: File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firromH.v Line: 84
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "coefL8C.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ea91.tdf
    Info (12023): Found entity 1: altsyncram_ea91 File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_ea91.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ea91" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "fir256" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:D" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 155
Warning (10230): Verilog HDL assignment warning at firfilt.v(211): truncated value with size 32 to match size of target (9) File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 211
Info (12128): Elaborating entity "firromH" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 204
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firromH.v Line: 84
Info (12130): Elaborated megafunction instantiation "receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firromH.v Line: 84
Info (12133): Instantiated megafunction "receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component" with the following parameter: File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firromH.v Line: 84
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "coefL8D.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fa91.tdf
    Info (12023): Found entity 1: altsyncram_fa91 File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_fa91.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_fa91" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_fa91:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "fir256" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:E" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 156
Warning (10230): Verilog HDL assignment warning at firfilt.v(211): truncated value with size 32 to match size of target (9) File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 211
Info (12128): Elaborating entity "firromH" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 204
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firromH.v Line: 84
Info (12130): Elaborated megafunction instantiation "receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firromH.v Line: 84
Info (12133): Instantiated megafunction "receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component" with the following parameter: File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firromH.v Line: 84
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "coefL8E.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ga91.tdf
    Info (12023): Found entity 1: altsyncram_ga91 File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_ga91.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ga91" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_ga91:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "fir256" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:F" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 157
Warning (10230): Verilog HDL assignment warning at firfilt.v(211): truncated value with size 32 to match size of target (9) File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 211
Info (12128): Elaborating entity "firromH" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 204
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firromH.v Line: 84
Info (12130): Elaborated megafunction instantiation "receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firromH.v Line: 84
Info (12133): Instantiated megafunction "receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component" with the following parameter: File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firromH.v Line: 84
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "coefL8F.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ha91.tdf
    Info (12023): Found entity 1: altsyncram_ha91 File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_ha91.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ha91" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "fir256" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:G" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 158
Warning (10230): Verilog HDL assignment warning at firfilt.v(211): truncated value with size 32 to match size of target (9) File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 211
Info (12128): Elaborating entity "firromH" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 204
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firromH.v Line: 84
Info (12130): Elaborated megafunction instantiation "receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firromH.v Line: 84
Info (12133): Instantiated megafunction "receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component" with the following parameter: File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firromH.v Line: 84
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "coefL8G.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ia91.tdf
    Info (12023): Found entity 1: altsyncram_ia91 File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_ia91.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ia91" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "fir256" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:H" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 159
Warning (10230): Verilog HDL assignment warning at firfilt.v(211): truncated value with size 32 to match size of target (9) File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 211
Info (12128): Elaborating entity "firromH" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 204
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firromH.v Line: 84
Info (12130): Elaborated megafunction instantiation "receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firromH.v Line: 84
Info (12133): Instantiated megafunction "receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component" with the following parameter: File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firromH.v Line: 84
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "coefL8H.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ja91.tdf
    Info (12023): Found entity 1: altsyncram_ja91 File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_ja91.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ja91" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "rxFIFO" for hierarchy "rxFIFO:rxFIFO_inst" File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 372
Info (12128): Elaborating entity "dcfifo" for hierarchy "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component" File: C:/dev/git/Radioberry-2.x/firmware/cyclone_ip/rxFIFO.v Line: 89
Info (12130): Elaborated megafunction instantiation "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component" File: C:/dev/git/Radioberry-2.x/firmware/cyclone_ip/rxFIFO.v Line: 89
Info (12133): Instantiated megafunction "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component" with the following parameter: File: C:/dev/git/Radioberry-2.x/firmware/cyclone_ip/rxFIFO.v Line: 89
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_9ek1.tdf
    Info (12023): Found entity 1: dcfifo_9ek1 File: C:/dev/git/Radioberry-2.x/firmware/db/dcfifo_9ek1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_9ek1" for hierarchy "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_m57.tdf
    Info (12023): Found entity 1: a_graycounter_m57 File: C:/dev/git/Radioberry-2.x/firmware/db/a_graycounter_m57.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_m57" for hierarchy "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p" File: C:/dev/git/Radioberry-2.x/firmware/db/dcfifo_9ek1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ijc.tdf
    Info (12023): Found entity 1: a_graycounter_ijc File: C:/dev/git/Radioberry-2.x/firmware/db/a_graycounter_ijc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_ijc" for hierarchy "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_ijc:wrptr_g1p" File: C:/dev/git/Radioberry-2.x/firmware/db/dcfifo_9ek1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hs61.tdf
    Info (12023): Found entity 1: altsyncram_hs61 File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_hs61.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_hs61" for hierarchy "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|altsyncram_hs61:fifo_ram" File: C:/dev/git/Radioberry-2.x/firmware/db/dcfifo_9ek1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0ol File: C:/dev/git/Radioberry-2.x/firmware/db/alt_synch_pipe_0ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_0ol" for hierarchy "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:rs_dgwp" File: C:/dev/git/Radioberry-2.x/firmware/db/dcfifo_9ek1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9 File: C:/dev/git/Radioberry-2.x/firmware/db/dffpipe_hd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe10" File: C:/dev/git/Radioberry-2.x/firmware/db/alt_synch_pipe_0ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_466.tdf
    Info (12023): Found entity 1: cmpr_466 File: C:/dev/git/Radioberry-2.x/firmware/db/cmpr_466.tdf Line: 23
Info (12128): Elaborating entity "cmpr_466" for hierarchy "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|cmpr_466:rdempty_eq_comp1_lsb" File: C:/dev/git/Radioberry-2.x/firmware/db/dcfifo_9ek1.tdf Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_366.tdf
    Info (12023): Found entity 1: cmpr_366 File: C:/dev/git/Radioberry-2.x/firmware/db/cmpr_366.tdf Line: 23
Info (12128): Elaborating entity "cmpr_366" for hierarchy "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|cmpr_366:rdempty_eq_comp1_msb" File: C:/dev/git/Radioberry-2.x/firmware/db/dcfifo_9ek1.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_866.tdf
    Info (12023): Found entity 1: cmpr_866 File: C:/dev/git/Radioberry-2.x/firmware/db/cmpr_866.tdf Line: 23
Info (12128): Elaborating entity "cmpr_866" for hierarchy "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|cmpr_866:wrempty_eq_comp" File: C:/dev/git/Radioberry-2.x/firmware/db/dcfifo_9ek1.tdf Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_c28.tdf
    Info (12023): Found entity 1: mux_c28 File: C:/dev/git/Radioberry-2.x/firmware/db/mux_c28.tdf Line: 23
Info (12128): Elaborating entity "mux_c28" for hierarchy "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|mux_c28:rdemp_eq_comp_lsb_mux" File: C:/dev/git/Radioberry-2.x/firmware/db/dcfifo_9ek1.tdf Line: 86
Info (12128): Elaborating entity "txFIFO" for hierarchy "txFIFO:txFIFO_inst" File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 422
Info (12128): Elaborating entity "dcfifo" for hierarchy "txFIFO:txFIFO_inst|dcfifo:dcfifo_component" File: C:/dev/git/Radioberry-2.x/firmware/cyclone_ip/txFIFO.v Line: 89
Info (12130): Elaborated megafunction instantiation "txFIFO:txFIFO_inst|dcfifo:dcfifo_component" File: C:/dev/git/Radioberry-2.x/firmware/cyclone_ip/txFIFO.v Line: 89
Info (12133): Instantiated megafunction "txFIFO:txFIFO_inst|dcfifo:dcfifo_component" with the following parameter: File: C:/dev/git/Radioberry-2.x/firmware/cyclone_ip/txFIFO.v Line: 89
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ngk1.tdf
    Info (12023): Found entity 1: dcfifo_ngk1 File: C:/dev/git/Radioberry-2.x/firmware/db/dcfifo_ngk1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_ngk1" for hierarchy "txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_077.tdf
    Info (12023): Found entity 1: a_graycounter_077 File: C:/dev/git/Radioberry-2.x/firmware/db/a_graycounter_077.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_077" for hierarchy "txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p" File: C:/dev/git/Radioberry-2.x/firmware/db/dcfifo_ngk1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_skc.tdf
    Info (12023): Found entity 1: a_graycounter_skc File: C:/dev/git/Radioberry-2.x/firmware/db/a_graycounter_skc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_skc" for hierarchy "txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p" File: C:/dev/git/Radioberry-2.x/firmware/db/dcfifo_ngk1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v171.tdf
    Info (12023): Found entity 1: altsyncram_v171 File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_v171.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_v171" for hierarchy "txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram" File: C:/dev/git/Radioberry-2.x/firmware/db/dcfifo_ngk1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: C:/dev/git/Radioberry-2.x/firmware/db/alt_synch_pipe_bpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_bpl:rs_dgwp" File: C:/dev/git/Radioberry-2.x/firmware/db/dcfifo_ngk1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: C:/dev/git/Radioberry-2.x/firmware/db/dffpipe_se9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe3" File: C:/dev/git/Radioberry-2.x/firmware/db/alt_synch_pipe_bpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: C:/dev/git/Radioberry-2.x/firmware/db/alt_synch_pipe_apl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_apl:ws_dgrp" File: C:/dev/git/Radioberry-2.x/firmware/db/dcfifo_ngk1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: C:/dev/git/Radioberry-2.x/firmware/db/dffpipe_re9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe10" File: C:/dev/git/Radioberry-2.x/firmware/db/alt_synch_pipe_apl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_i76.tdf
    Info (12023): Found entity 1: cmpr_i76 File: C:/dev/git/Radioberry-2.x/firmware/db/cmpr_i76.tdf Line: 23
Info (12128): Elaborating entity "cmpr_i76" for hierarchy "txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|cmpr_i76:rdempty_eq_comp" File: C:/dev/git/Radioberry-2.x/firmware/db/dcfifo_ngk1.tdf Line: 61
Info (12128): Elaborating entity "cmpr_i76" for hierarchy "txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|cmpr_i76:wrfull_eq_comp" File: C:/dev/git/Radioberry-2.x/firmware/db/dcfifo_ngk1.tdf Line: 63
Info (12128): Elaborating entity "transmitter" for hierarchy "transmitter:transmitter_inst" File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 434
Info (12128): Elaborating entity "pulsegen" for hierarchy "transmitter:transmitter_inst|pulsegen:pulse_inst" File: C:/dev/git/Radioberry-2.x/firmware/rtl/transmitter.v Line: 31
Info (12128): Elaborating entity "FirInterp8_1024" for hierarchy "transmitter:transmitter_inst|FirInterp8_1024:fi" File: C:/dev/git/Radioberry-2.x/firmware/rtl/transmitter.v Line: 64
Warning (10230): Verilog HDL assignment warning at FirInterp8_1024.v(175): truncated value with size 11 to match size of target (10) File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/FirInterp8_1024.v Line: 175
Info (12128): Elaborating entity "firromI_1024" for hierarchy "transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/FirInterp8_1024.v Line: 151
Info (12128): Elaborating entity "altsyncram" for hierarchy "transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firromI_1024.v Line: 82
Info (12130): Elaborated megafunction instantiation "transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firromI_1024.v Line: 82
Info (12133): Instantiated megafunction "transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component" with the following parameter: File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firromI_1024.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./rtl/Polyphase_FIR/coefI8_1024.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3fb1.tdf
    Info (12023): Found entity 1: altsyncram_3fb1 File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_3fb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3fb1" for hierarchy "transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_3fb1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "firram36I_1024" for hierarchy "transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/FirInterp8_1024.v Line: 156
Info (12128): Elaborating entity "altsyncram" for hierarchy "transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firram36I_1024.v Line: 89
Info (12130): Elaborated megafunction instantiation "transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firram36I_1024.v Line: 89
Info (12133): Instantiated megafunction "transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component" with the following parameter: File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firram36I_1024.v Line: 89
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jin1.tdf
    Info (12023): Found entity 1: altsyncram_jin1 File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_jin1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_jin1" for hierarchy "transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "CicInterpM5" for hierarchy "transmitter:transmitter_inst|CicInterpM5:in2" File: C:/dev/git/Radioberry-2.x/firmware/rtl/transmitter.v Line: 67
Info (12128): Elaborating entity "cpl_cordic" for hierarchy "transmitter:transmitter_inst|cpl_cordic:cordic_inst" File: C:/dev/git/Radioberry-2.x/firmware/rtl/transmitter.v Line: 76
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rx2_DataFromFIFO[47]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[46]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[45]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[44]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[43]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[42]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[41]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[40]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[39]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[38]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[37]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[36]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[35]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[34]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[33]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[32]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[31]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[30]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[29]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[28]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[27]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[26]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[25]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[24]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[23]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[22]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[21]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[20]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[19]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[18]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[17]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[16]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[15]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[14]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[13]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[12]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[11]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[10]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[9]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[8]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rxDataFromFIFO[47]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[46]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[45]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[44]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[43]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[42]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[41]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[40]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[39]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[38]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[37]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[36]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[35]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[34]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[33]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[32]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[31]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[30]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[29]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[28]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[27]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[26]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[25]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[24]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[23]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[22]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[21]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[20]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[19]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[18]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[17]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[16]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[15]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[14]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[13]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[12]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[11]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[10]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[9]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[8]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rx2_DataFromFIFO[47]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[46]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[45]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[44]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[43]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[42]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[41]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[40]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[39]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[38]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[37]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[36]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[35]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[34]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[33]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[32]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[31]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[30]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[29]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[28]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[27]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[26]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[25]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[24]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[23]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[22]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[21]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[20]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[19]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[18]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[17]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[16]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[15]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[14]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[13]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[12]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[11]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[10]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[9]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[8]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rxDataFromFIFO[47]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[46]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[45]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[44]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[43]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[42]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[41]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[40]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[39]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[38]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[37]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[36]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[35]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[34]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[33]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[32]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[31]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[30]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[29]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[28]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[27]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[26]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[25]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[24]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[23]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[22]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[21]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[20]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[19]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[18]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[17]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[16]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[15]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[14]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[13]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[12]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[11]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[10]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[9]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rxDataFromFIFO[8]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 366
    Warning (12110): Net "rx2_DataFromFIFO[47]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[46]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[45]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[44]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[43]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[42]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[41]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[40]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[39]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[38]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[37]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[36]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[35]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[34]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[33]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[32]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[31]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[30]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[29]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[28]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[27]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[26]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[25]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[24]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[23]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[22]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[21]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[20]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[19]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[18]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[17]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[16]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[15]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[14]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[13]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[12]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[11]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[10]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[9]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
    Warning (12110): Net "rx2_DataFromFIFO[8]" is missing source, defaulting to GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 393
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[18]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 632
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[19]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 665
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[20]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 698
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[21]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 731
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[22]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 764
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[23]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 797
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[24]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 830
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[25]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 863
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[26]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 896
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[27]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 929
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[28]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 962
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[29]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 995
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[30]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1028
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[31]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1061
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[32]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1094
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[33]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1127
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[34]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1160
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[35]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1193
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[18]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 632
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[19]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 665
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[20]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 698
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[21]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 731
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[22]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 764
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[23]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 797
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[24]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 830
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[25]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 863
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[26]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 896
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[27]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 929
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[28]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 962
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[29]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 995
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[30]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1028
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[31]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1061
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[32]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1094
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[33]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1127
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[34]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1160
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[35]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1193
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[18]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 632
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[19]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 665
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[20]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 698
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[21]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 731
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[22]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 764
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[23]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 797
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[24]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 830
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[25]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 863
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[26]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 896
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[27]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 929
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[28]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 962
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[29]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 995
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[30]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1028
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[31]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1061
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[32]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1094
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[33]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1127
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[34]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1160
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[35]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1193
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[18]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 632
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[19]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 665
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[20]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 698
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[21]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 731
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[22]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 764
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[23]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 797
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[24]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 830
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[25]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 863
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[26]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 896
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[27]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 929
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[28]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 962
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[29]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 995
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[30]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1028
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[31]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1061
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[32]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1094
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[33]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1127
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[34]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1160
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[35]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1193
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[18]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 632
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[19]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 665
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[20]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 698
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[21]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 731
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[22]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 764
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[23]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 797
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[24]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 830
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[25]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 863
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[26]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 896
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[27]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 929
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[28]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 962
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[29]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 995
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[30]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1028
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[31]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1061
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[32]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1094
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[33]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1127
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[34]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1160
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[35]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1193
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[18]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 632
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[19]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 665
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[20]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 698
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[21]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 731
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[22]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 764
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[23]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 797
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[24]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 830
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[25]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 863
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[26]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 896
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[27]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 929
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[28]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 962
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[29]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 995
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[30]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1028
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[31]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1061
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[32]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1094
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[33]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1127
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[34]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1160
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[35]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1193
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[18]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 632
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[19]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 665
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[20]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 698
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[21]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 731
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[22]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 764
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[23]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 797
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[24]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 830
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[25]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 863
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[26]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 896
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[27]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 929
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[28]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 962
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[29]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 995
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[30]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1028
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[31]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1061
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[32]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1094
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[33]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1127
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[34]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1160
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[35]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1193
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[18]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 632
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[19]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 665
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[20]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 698
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[21]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 731
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[22]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 764
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[23]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 797
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[24]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 830
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[25]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 863
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[26]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 896
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[27]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 929
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[28]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 962
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[29]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 995
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[30]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1028
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[31]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1061
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[32]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1094
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[33]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1127
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[34]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1160
        Warning (14320): Synthesized away node "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[35]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1193
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[18]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 632
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[19]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 665
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[20]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 698
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[21]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 731
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[22]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 764
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[23]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 797
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[24]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 830
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[25]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 863
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[26]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 896
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[27]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 929
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[28]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 962
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[29]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 995
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[30]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1028
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[31]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1061
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[32]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1094
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[33]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1127
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[34]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1160
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[35]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1193
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[18]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 632
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[19]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 665
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[20]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 698
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[21]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 731
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[22]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 764
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[23]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 797
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[24]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 830
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[25]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 863
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[26]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 896
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[27]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 929
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[28]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 962
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[29]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 995
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[30]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1028
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[31]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1061
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[32]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1094
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[33]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1127
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[34]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1160
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[35]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1193
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[18]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 632
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[19]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 665
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[20]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 698
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[21]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 731
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[22]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 764
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[23]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 797
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[24]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 830
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[25]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 863
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[26]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 896
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[27]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 929
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[28]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 962
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[29]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 995
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[30]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1028
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[31]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1061
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[32]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1094
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[33]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1127
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[34]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1160
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[35]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1193
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[18]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 632
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[19]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 665
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[20]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 698
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[21]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 731
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[22]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 764
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[23]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 797
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[24]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 830
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[25]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 863
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[26]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 896
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[27]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 929
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[28]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 962
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[29]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 995
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[30]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1028
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[31]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1061
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[32]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1094
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[33]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1127
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[34]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1160
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[35]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1193
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[18]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 632
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[19]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 665
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[20]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 698
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[21]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 731
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[22]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 764
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[23]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 797
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[24]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 830
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[25]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 863
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[26]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 896
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[27]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 929
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[28]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 962
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[29]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 995
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[30]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1028
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[31]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1061
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[32]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1094
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[33]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1127
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[34]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1160
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[35]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1193
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[18]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 632
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[19]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 665
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[20]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 698
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[21]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 731
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[22]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 764
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[23]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 797
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[24]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 830
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[25]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 863
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[26]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 896
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[27]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 929
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[28]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 962
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[29]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 995
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[30]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1028
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[31]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1061
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[32]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1094
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[33]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1127
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[34]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1160
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[35]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1193
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[18]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 632
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[19]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 665
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[20]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 698
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[21]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 731
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[22]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 764
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[23]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 797
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[24]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 830
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[25]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 863
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[26]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 896
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[27]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 929
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[28]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 962
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[29]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 995
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[30]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1028
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[31]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1061
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[32]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1094
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[33]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1127
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[34]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1160
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[35]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1193
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[18]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 632
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[19]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 665
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[20]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 698
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[21]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 731
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[22]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 764
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[23]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 797
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[24]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 830
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[25]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 863
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[26]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 896
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[27]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 929
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[28]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 962
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[29]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 995
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[30]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1028
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[31]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1061
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[32]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1094
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[33]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1127
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[34]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1160
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|q_b[35]" File: C:/dev/git/Radioberry-2.x/firmware/db/altsyncram_pin1.tdf Line: 1193
Info (278001): Inferred 21 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 274
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult2" File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 308
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "transmitter:transmitter_inst|FirInterp8_1024:fi|Mult0" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/FirInterp8_1024.v Line: 200
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "transmitter:transmitter_inst|FirInterp8_1024:fi|Mult1" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/FirInterp8_1024.v Line: 201
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst|firX8R8:fir2|fir256:C|Mult1" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 232
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst|firX8R8:fir2|fir256:F|Mult1" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 232
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst|firX8R8:fir2|fir256:G|Mult1" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 232
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst|firX8R8:fir2|fir256:E|Mult1" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 232
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst|firX8R8:fir2|fir256:H|Mult1" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 232
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst|firX8R8:fir2|fir256:B|Mult1" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 232
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst|firX8R8:fir2|fir256:D|Mult1" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 232
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst|firX8R8:fir2|fir256:A|Mult1" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 232
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Mult1" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 232
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Mult1" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 232
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Mult1" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 232
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Mult1" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 232
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Mult1" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 232
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Mult1" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 232
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Mult1" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 232
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Mult1" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 232
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult1" File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 291
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0" File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 274
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter: File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 274
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "31"
    Info (12134): Parameter "LPM_WIDTHP" = "63"
    Info (12134): Parameter "LPM_WIDTHR" = "63"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_igt.tdf
    Info (12023): Found entity 1: mult_igt File: C:/dev/git/Radioberry-2.x/firmware/db/mult_igt.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/FirInterp8_1024.v Line: 200
Info (12133): Instantiated megafunction "transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0" with the following parameter: File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/FirInterp8_1024.v Line: 200
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "36"
    Info (12134): Parameter "LPM_WIDTHR" = "36"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_56t.tdf
    Info (12023): Found entity 1: mult_56t File: C:/dev/git/Radioberry-2.x/firmware/db/mult_56t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1" File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 232
Info (12133): Instantiated megafunction "receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1" with the following parameter: File: C:/dev/git/Radioberry-2.x/firmware/rtl/Polyphase_FIR/firfilt.v Line: 232
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "36"
    Info (12134): Parameter "LPM_WIDTHR" = "36"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 603 buffer(s)
    Info (13019): Ignored 603 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: C:/dev/git/Radioberry-2.x/firmware/rtl/ad9866.v Line: 28
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ad9866_mode" is stuck at GND File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 46
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2297 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/dev/git/Radioberry-2.x/firmware/output_files/radioberry.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 10598 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 25 output pins
    Info (21060): Implemented 12 bidirectional pins
    Info (21061): Implemented 9815 logic cells
    Info (21064): Implemented 678 RAM segments
    Info (21062): Implemented 60 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 513 warnings
    Info: Peak virtual memory: 795 megabytes
    Info: Processing ended: Fri Sep 15 19:02:34 2017
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:01:00


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/dev/git/Radioberry-2.x/firmware/output_files/radioberry.map.smsg.


