# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do 16bAccumulator_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation {D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation/reg16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:53 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation" D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation/reg16.v 
# -- Compiling module reg16
# 
# Top level modules:
# 	reg16
# End time: 10:45:53 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation {D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:53 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation" D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v 
# -- Compiling module alu16
# 
# Top level modules:
# 	alu16
# End time: 10:45:53 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation {D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mux1b16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:53 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation" D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mux1b16.v 
# -- Compiling module mux1b16
# 
# Top level modules:
# 	mux1b16
# End time: 10:45:53 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation {D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation/se16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:53 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation" D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation/se16.v 
# -- Compiling module se16
# 
# Top level modules:
# 	se16
# End time: 10:45:53 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation {D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation/ze16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:53 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation" D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation/ze16.v 
# -- Compiling module ze16
# 
# Top level modules:
# 	ze16
# End time: 10:45:53 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation {D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:53 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation" D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 10:45:53 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation {D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mux2b16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:53 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation" D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mux2b16.v 
# -- Compiling module mux2b16
# 
# Top level modules:
# 	mux2b16
# End time: 10:45:53 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation {D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:53 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation" D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v 
# -- Compiling module accumulatorFull
# 
# Top level modules:
# 	accumulatorFull
# End time: 10:45:53 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation {D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu_sub.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:53 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation" D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu_sub.v 
# -- Compiling module alu_sub
# 
# Top level modules:
# 	alu_sub
# End time: 10:45:53 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation {D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mux3b16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:53 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation" D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mux3b16.v 
# -- Compiling module mux3b16
# 
# Top level modules:
# 	mux3b16
# End time: 10:45:53 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation {D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:53 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation" D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 10:45:53 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation {D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation/shift_left.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:53 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation" D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation/shift_left.v 
# -- Compiling module shift_left
# 
# Top level modules:
# 	shift_left
# End time: 10:45:53 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation {D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation/wires_subsystem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:53 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation" D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation/wires_subsystem.v 
# -- Compiling module wires_subsystem
# 
# Top level modules:
# 	wires_subsystem
# End time: 10:45:53 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation {D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mux1b1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:53 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation" D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mux1b1.v 
# -- Compiling module mux1b1
# 
# Top level modules:
# 	mux1b1
# End time: 10:45:53 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation {D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:53 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation" D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v 
# -- Compiling module AccMemory
# 
# Top level modules:
# 	AccMemory
# End time: 10:45:53 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation {D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:53 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation" D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation/memory.v 
# -- Compiling module memory
# ** Warning: D:/CSSE232/rhit-csse232-2122c-project-yellow-2122c-03/implementation/memory.v(28): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	memory
# End time: 10:45:54 on May 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# 
# reading C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project 16Accu
