// Seed: 1970622514
module module_0 (
    output logic id_0
);
  localparam id_2 = 1;
  assign module_1.id_0 = 0;
  always id_0 <= -1 % -1;
endmodule
module module_1 (
    output supply0 id_0,
    output logic   id_1,
    output logic   id_2
);
  always_latch id_2 <= 1'b0;
  always
    if (~1'b0) begin : LABEL_0
      id_1 = 1 | 1;
      @(posedge 1);
    end
  module_0 modCall_1 (id_2);
endmodule
program module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  assign module_3.id_10 = 0;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  inout supply1 id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output reg id_3;
  input wire id_2;
  inout wire id_1;
  logic id_15;
  wire  id_16;
  assign id_10 = 1;
  always_ff #1 id_3 <= id_16;
  wire id_17;
  supply1 id_18 = 1 ==? ~1;
endprogram
module module_3 (
    output tri0 id_0,
    input supply1 id_1,
    input wor id_2,
    input tri id_3
    , id_7,
    output tri id_4,
    output supply0 id_5
);
  logic id_8;
  ;
  assign id_5 = 1;
  logic id_9;
  logic id_10;
  module_2 modCall_1 (
      id_7,
      id_8,
      id_10,
      id_9,
      id_9,
      id_8,
      id_7,
      id_9,
      id_8,
      id_9,
      id_8,
      id_7,
      id_9,
      id_9
  );
  initial id_10 = id_8;
endmodule
