--- !Failure
Pass:            generate-ir-wrapper
Name:            MAXIDepthUnspecified
DebugLoc:        { File: /home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp, 
                   Line: 91, Column: 0 }
Function:        vmul2
Args:            
  - String:          'A depth specification is required for MAXI interface port '''
  - Name:            in1
  - String:          ''' for cosimulation.'
...
--- !Failure
Pass:            generate-ir-wrapper
Name:            MAXIDepthUnspecified
DebugLoc:        { File: /home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp, 
                   Line: 91, Column: 0 }
Function:        vmul2
Args:            
  - String:          'A depth specification is required for MAXI interface port '''
  - Name:            in2
  - String:          ''' for cosimulation.'
...
--- !Failure
Pass:            generate-ir-wrapper
Name:            MAXIDepthUnspecified
DebugLoc:        { File: /home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp, 
                   Line: 91, Column: 0 }
Function:        vmul2
Args:            
  - String:          'A depth specification is required for MAXI interface port '''
  - Name:            out
  - String:          ''' for cosimulation.'
...
--- !Passed
Pass:            reflow-pragma-loop-unroll
Name:            PragmaPartiallyUnroll
DebugLoc:        { File: /home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp, 
                   Line: 57, Column: 0 }
Function:        _ZL11compute_addRN3hls6streamIjLi0EEES2_S2_i
Args:            
  - String:          'Unrolling loop '''
  - LoopName:        execute
  - String:          ''' ('
  - LoopLoc:         '/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:61:1'
  - String:          ') '
  - String:          'in function '''
  - String:          compute_add
  - String:          ''' partially '
  - String:          ''
  - String:          'with a factor of '
  - Factor:          '2'
...
--- !Missed
Pass:            reflow-burst-inference
Name:            CouldNotAnalyzeBoundsPattern
DebugLoc:        { File: /home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp, 
                   Line: 61, Column: 1 }
Function:        _ZL11compute_addRN3hls6streamIjLi0EEES2_S2_i
Args:            
  - String:          Could not analyze the loop bounds
  - String:          ' _XLX_SEP_ '
  - LoopName:        execute
  - String:          ' '
  - LoopLoc:         '/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:61:1'
  - String:          ' '
  - Function:        'compute_add(hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&, int)'
    DebugLoc:        { File: /home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp, 
                       Line: 57, Column: 0 }
  - String:          ' '
...
--- !Passed
Pass:            reflow-burst-inference
Name:            BurstInferred
DebugLoc:        { File: /home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp, 
                   Line: 73, Column: 5 }
Function:        _ZL12store_resultPjRN3hls6streamIjLi0EEEi
Args:            
  - String:          'Sequential '
  - Direction:       write
  - String:          ' of '
  - Length:          variable
  - String:          ' length'
  - String:          ' has been inferred'
  - String:          ' _XLX_SEP_ '
  - AccessID:        outseq
  - ArrayName:       out
  - String:          ' '
  - BundleName:      gmem0
  - String:          ' '
  - LoopName:        mem_wr
  - String:          ' '
  - LoopLoc:         '/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:73:5'
  - String:          ' '
  - Function:        'store_result(unsigned int*, hls::stream<unsigned int, 0>&, int)'
    DebugLoc:        { File: /home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp, 
                       Line: 71, Column: 0 }
  - String:          ' '
  - String:          ' _XLX_SEP_ '
  - OrigAccess:      store
    DebugLoc:        { File: /home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp, 
                       Line: 75, Column: 9 }
  - OrigDirection:   write
  - OrigID:          for.inc.store.5
...
--- !Passed
Pass:            reflow-burst-inference
Name:            BurstInferred
DebugLoc:        { File: /home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp, 
                   Line: 48, Column: 5 }
Function:        _ZL10load_inputPjRN3hls6streamIjLi0EEEi
Args:            
  - String:          'Sequential '
  - Direction:       read
  - String:          ' of '
  - Length:          variable
  - String:          ' length'
  - String:          ' has been inferred'
  - String:          ' _XLX_SEP_ '
  - AccessID:        inseq
  - ArrayName:       in
  - String:          ' '
  - BundleName:      gmem0,gmem1
  - String:          ' '
  - LoopName:        mem_rd
  - String:          ' '
  - LoopLoc:         '/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:48:5'
  - String:          ' '
  - Function:        'load_input(unsigned int*, hls::stream<unsigned int, 0>&, int)'
    DebugLoc:        { File: /home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp, 
                       Line: 46, Column: 0 }
  - String:          ' '
  - String:          ' _XLX_SEP_ '
  - OrigAccess:      load
    DebugLoc:        { File: /home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp, 
                       Line: 50, Column: 11 }
  - OrigDirection:   read
  - OrigID:          for.inc.load.4
...
--- !Passed
Pass:            reflow-burst-inference
Name:            BurstInferred
DebugLoc:        { File: /home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp, 
                   Line: 48, Column: 5 }
Function:        _ZL10load_inputPjRN3hls6streamIjLi0EEEi.12
Args:            
  - String:          'Sequential '
  - Direction:       read
  - String:          ' of '
  - Length:          variable
  - String:          ' length'
  - String:          ' has been inferred'
  - String:          ' _XLX_SEP_ '
  - AccessID:        inseq
  - ArrayName:       in
  - String:          ' '
  - BundleName:      gmem0,gmem1
  - String:          ' '
  - LoopName:        mem_rd
  - String:          ' '
  - LoopLoc:         '/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:48:5'
  - String:          ' '
  - Function:        'load_input(unsigned int*, hls::stream<unsigned int, 0>&, int) (.12)'
    DebugLoc:        { File: /home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp, 
                       Line: 46, Column: 0 }
  - String:          ' '
  - String:          ' _XLX_SEP_ '
  - OrigAccess:      load
    DebugLoc:        { File: /home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp, 
                       Line: 50, Column: 11 }
  - OrigDirection:   read
  - OrigID:          for.inc.load.4
...
--- !Missed
Pass:            reflow-burst-widen
Name:            BadAccessLen
DebugLoc:        { File: /home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp, 
                   Line: 73, Column: 5 }
Function:        _ZL12store_resultPjRN3hls6streamIjLi0EEEi
Args:            
  - String:          Sequential access length is not divisible by 2
  - String:          ' _XLX_SEP_ '
  - OrigAccess:      call
    DebugLoc:        { File: /home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp, 
                       Line: 73, Column: 5 }
  - OrigDirection:   write
  - OrigID:          outseq
  - ArrayName:       out
  - String:          ' '
  - BundleName:      gmem0
  - String:          ' '
  - LoopName:        mem_wr
  - String:          ' '
  - LoopLoc:         '/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:73:5'
  - String:          ' '
  - Function:        'store_result(unsigned int*, hls::stream<unsigned int, 0>&, int)'
    DebugLoc:        { File: /home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp, 
                       Line: 71, Column: 0 }
  - String:          ' '
...
--- !Missed
Pass:            reflow-burst-widen
Name:            BadAccessLen
DebugLoc:        { File: /home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp, 
                   Line: 48, Column: 5 }
Function:        _ZL10load_inputPjRN3hls6streamIjLi0EEEi
Args:            
  - String:          Sequential access length is not divisible by 2
  - String:          ' _XLX_SEP_ '
  - OrigAccess:      call
    DebugLoc:        { File: /home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp, 
                       Line: 48, Column: 5 }
  - OrigDirection:   read
  - OrigID:          inseq
  - ArrayName:       in
  - String:          ' '
  - BundleName:      gmem0,gmem1
  - String:          ' '
  - LoopName:        mem_rd
  - String:          ' '
  - LoopLoc:         '/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:48:5'
  - String:          ' '
  - Function:        'load_input(unsigned int*, hls::stream<unsigned int, 0>&, int)'
    DebugLoc:        { File: /home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp, 
                       Line: 46, Column: 0 }
  - String:          ' '
...
--- !Missed
Pass:            reflow-burst-widen
Name:            BadAccessLen
DebugLoc:        { File: /home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp, 
                   Line: 48, Column: 5 }
Function:        _ZL10load_inputPjRN3hls6streamIjLi0EEEi.12
Args:            
  - String:          Sequential access length is not divisible by 2
  - String:          ' _XLX_SEP_ '
  - OrigAccess:      call
    DebugLoc:        { File: /home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp, 
                       Line: 48, Column: 5 }
  - OrigDirection:   read
  - OrigID:          inseq
  - ArrayName:       in
  - String:          ' '
  - BundleName:      gmem0,gmem1
  - String:          ' '
  - LoopName:        mem_rd
  - String:          ' '
  - LoopLoc:         '/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:48:5'
  - String:          ' '
  - Function:        'load_input(unsigned int*, hls::stream<unsigned int, 0>&, int) (.12)'
    DebugLoc:        { File: /home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp, 
                       Line: 46, Column: 0 }
  - String:          ' '
...
--- !Passed
Pass:            reflow-burst-summary
Name:            BurstInferredVerboseSummary
DebugLoc:        { File: /home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp, 
                   Line: 48, Column: 5 }
Function:        _ZL10load_inputPjRN3hls6streamIjLi0EEEi.12.1
Args:            
  - String:          'Multiple burst '
  - Direction:       reads
  - String:          ' of '
  - Length:          variable
  - String:          ' length and bit width '
  - Width:           '32'
  - String:          ' has been inferred.'
  - String:          ' These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.'
  - String:          ' _XLX_SEP_ '
  - AccessID:        seq
  - ArrayName:       ''
  - String:          ' '
  - BundleName:      gmem0
  - String:          ' '
  - LoopName:        mem_rd
  - String:          ' '
  - LoopLoc:         '/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:48:5'
  - String:          ' '
  - Function:        'load_input(unsigned int*, hls::stream<unsigned int, 0>&, int) (.12.1)'
    DebugLoc:        { File: /home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp, 
                       Line: 46, Column: 0 }
  - String:          ' '
...
--- !Passed
Pass:            reflow-burst-summary
Name:            BurstInferredSummary
DebugLoc:        { File: /home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp, 
                   Line: 48, Column: 5 }
Function:        _ZL10load_inputPjRN3hls6streamIjLi0EEEi.12.1
Args:            
  - String:          'Multiple burst '
  - Direction:       reads
  - String:          ' of '
  - Length:          variable
  - String:          ' length and bit width '
  - Width:           '32'
  - String:          ' in loop '''
  - LoopName:        mem_rd
  - String:          '''('
  - LoopLoc:         '/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:48:5'
  - String:          ')'
  - String:          ' has been inferred on bundle '''
  - BundleName:      gmem0
  - String:          '''.'
  - String:          ' These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.'
...
--- !Passed
Pass:            reflow-burst-summary
Name:            BurstInferredVerboseSummary
DebugLoc:        { File: /home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp, 
                   Line: 48, Column: 5 }
Function:        _ZL10load_inputPjRN3hls6streamIjLi0EEEi.1
Args:            
  - String:          'Multiple burst '
  - Direction:       reads
  - String:          ' of '
  - Length:          variable
  - String:          ' length and bit width '
  - Width:           '32'
  - String:          ' has been inferred.'
  - String:          ' These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.'
  - String:          ' _XLX_SEP_ '
  - AccessID:        seq
  - ArrayName:       ''
  - String:          ' '
  - BundleName:      gmem1
  - String:          ' '
  - LoopName:        mem_rd
  - String:          ' '
  - LoopLoc:         '/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:48:5'
  - String:          ' '
  - Function:        'load_input(unsigned int*, hls::stream<unsigned int, 0>&, int) (.1)'
    DebugLoc:        { File: /home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp, 
                       Line: 46, Column: 0 }
  - String:          ' '
...
--- !Passed
Pass:            reflow-burst-summary
Name:            BurstInferredSummary
DebugLoc:        { File: /home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp, 
                   Line: 48, Column: 5 }
Function:        _ZL10load_inputPjRN3hls6streamIjLi0EEEi.1
Args:            
  - String:          'Multiple burst '
  - Direction:       reads
  - String:          ' of '
  - Length:          variable
  - String:          ' length and bit width '
  - Width:           '32'
  - String:          ' in loop '''
  - LoopName:        mem_rd
  - String:          '''('
  - LoopLoc:         '/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:48:5'
  - String:          ')'
  - String:          ' has been inferred on bundle '''
  - BundleName:      gmem1
  - String:          '''.'
  - String:          ' These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.'
...
--- !Passed
Pass:            reflow-burst-summary
Name:            BurstInferredVerboseSummary
DebugLoc:        { File: /home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp, 
                   Line: 73, Column: 5 }
Function:        _ZL12store_resultPjRN3hls6streamIjLi0EEEi.1
Args:            
  - String:          'Multiple burst '
  - Direction:       writes
  - String:          ' of '
  - Length:          variable
  - String:          ' length and bit width '
  - Width:           '32'
  - String:          ' has been inferred.'
  - String:          ' These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.'
  - String:          ' _XLX_SEP_ '
  - AccessID:        seq
  - ArrayName:       ''
  - String:          ' '
  - BundleName:      gmem0
  - String:          ' '
  - LoopName:        mem_wr
  - String:          ' '
  - LoopLoc:         '/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:73:5'
  - String:          ' '
  - Function:        'store_result(unsigned int*, hls::stream<unsigned int, 0>&, int) (.1)'
    DebugLoc:        { File: /home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp, 
                       Line: 71, Column: 0 }
  - String:          ' '
...
--- !Passed
Pass:            reflow-burst-summary
Name:            BurstInferredSummary
DebugLoc:        { File: /home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp, 
                   Line: 73, Column: 5 }
Function:        _ZL12store_resultPjRN3hls6streamIjLi0EEEi.1
Args:            
  - String:          'Multiple burst '
  - Direction:       writes
  - String:          ' of '
  - Length:          variable
  - String:          ' length and bit width '
  - Width:           '32'
  - String:          ' in loop '''
  - LoopName:        mem_wr
  - String:          '''('
  - LoopLoc:         '/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:73:5'
  - String:          ')'
  - String:          ' has been inferred on bundle '''
  - BundleName:      gmem0
  - String:          '''.'
  - String:          ' These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.'
...
