// Seed: 1242008965
module module_0 (
    output supply0 id_0,
    input tri0 id_1,
    output wand id_2,
    output supply1 id_3,
    output tri1 id_4,
    input wor id_5
);
  wire id_7;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    output tri0 id_2,
    input wire id_3
    , id_19,
    input tri1 id_4,
    input wire id_5,
    output wand id_6,
    input supply0 id_7,
    input uwire id_8,
    input wire id_9,
    input tri1 id_10,
    output wand id_11,
    input tri id_12,
    input wand id_13,
    input supply0 id_14,
    output uwire id_15,
    output uwire id_16,
    inout tri1 id_17
);
  logic id_20;
  ;
  module_0 modCall_1 (
      id_15,
      id_1,
      id_6,
      id_11,
      id_6,
      id_17
  );
  wire  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ,  id_61  ,  id_62  ,  id_63  ,  id_64  ,  id_65  ,  id_66  ,  id_67  ,  id_68  ,  id_69  ,  id_70  ,  id_71  ,  id_72  ,  id_73  ,  id_74  ,  id_75  ,  id_76  ,  id_77  ,  id_78  ,  id_79  ,  id_80  ,  id_81  ,  id_82  ,  id_83  ,  id_84  ,  id_85  ,  id_86  ,  id_87  ,  id_88  ,  id_89  ,  id_90  ,  id_91  ,  id_92  ,  id_93  ;
  assign id_75 = id_47;
endmodule
