# Reading D:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do test_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/intelFPGA_lite/17.1/Project/Test_2 {D:/intelFPGA_lite/17.1/Project/Test_2/test_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:38 on Apr 26,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGA_lite/17.1/Project/Test_2" D:/intelFPGA_lite/17.1/Project/Test_2/test_2.v 
# -- Compiling module test_2
# 
# Top level modules:
# 	test_2
# End time: 22:05:38 on Apr 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/intelFPGA_lite/17.1/Project/Test_2 {D:/intelFPGA_lite/17.1/Project/Test_2/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:38 on Apr 26,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGA_lite/17.1/Project/Test_2" D:/intelFPGA_lite/17.1/Project/Test_2/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 22:05:38 on Apr 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/intelFPGA_lite/17.1/Project/Test_2 {D:/intelFPGA_lite/17.1/Project/Test_2/cache_4way.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:38 on Apr 26,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGA_lite/17.1/Project/Test_2" D:/intelFPGA_lite/17.1/Project/Test_2/cache_4way.v 
# -- Compiling module cache_4way
# 
# Top level modules:
# 	cache_4way
# End time: 22:05:38 on Apr 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.test_2
# vsim work.test_2 
# Start time: 22:05:46 on Apr 26,2018
# Loading work.test_2
# Loading work.cache_4way
# Loading work.ram
add wave -position insertpoint sim:/test_2/*
add wave -position insertpoint  \
sim:/test_2/cache_4way/data_array
force -freeze sim:/test_2/addr 0000000 0
force -freeze sim:/test_2/data 00 0
force -freeze sim:/test_2/write_mode 1 0
force -freeze sim:/test_2/switch 0 0
run
run
force -freeze sim:/test_2/addr 0000001 0
force -freeze sim:/test_2/data 01 0
run
run
add wave -position insertpoint  \
sim:/test_2/cache_4way/miss_reg
run
run
run
force -freeze sim:/test_2/addr 0000010 0
force -freeze sim:/test_2/data 10 0
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/test_2/addr 0000011 0
force -freeze sim:/test_2/data 11 0
run
add wave -position insertpoint  \
sim:/test_2/cache_4way/response_reg
run
run
force -freeze sim:/test_2/addr 0000100 0
run
run
run
run
run
run
force -freeze sim:/test_2/addr 1000000 0
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/test_2/addr 0000001 0
force -freeze sim:/test_2/write_mode 0 0
run
run
run
run
force -freeze sim:/test_2/addr 0000000 0
run
run
run
run
run
run
# End time: 22:29:20 on Apr 26,2018, Elapsed time: 0:23:34
# Errors: 0, Warnings: 0
