* DONE CPU stop/resume on interrupt
* TODO Write to memory on DMA BG

* Changes

** hazard_unit.v
- Added port dma_begin, dma_end

** cache.v
- Add !bus_granted for readM and writeM
