# RV32IM-RISC-V-Processor-Design-on-FPGA
A fully functional 32-bit RISC-V (RV32IM) processor implemented in Verilog on the Arty-Z7 FPGA. Features a 5-stage pipeline with hazard detection, full data forwarding, and an 8-stage pipelined divider.
