
testI2C LCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003600  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  080036c0  080036c0  000046c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800378c  0800378c  00005074  2**0
                  CONTENTS
  4 .ARM          00000000  0800378c  0800378c  00005074  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800378c  0800378c  00005074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800378c  0800378c  0000478c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003790  08003790  00004790  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  08003794  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000274  20000074  08003808  00005074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002e8  08003808  000052e8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00005074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d9f3  00000000  00000000  0000509c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002144  00000000  00000000  00012a8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000af8  00000000  00000000  00014bd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000882  00000000  00000000  000156d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014263  00000000  00000000  00015f52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010ec9  00000000  00000000  0002a1b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00079615  00000000  00000000  0003b07e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b4693  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b24  00000000  00000000  000b46d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000b71fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000074 	.word	0x20000074
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080036a8 	.word	0x080036a8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000078 	.word	0x20000078
 8000104:	080036a8 	.word	0x080036a8

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			@ (mov r8, r8)

08000234 <LCD_Init>:
I2C_HandleTypeDef *hi2c_lcd;

static void LCD_WriteNibble(uint8_t nibble, uint8_t mode);
static void LCD_WriteByte(uint8_t byte, uint8_t mode);

void LCD_Init(I2C_HandleTypeDef *hi2c) {
 8000234:	b580      	push	{r7, lr}
 8000236:	b082      	sub	sp, #8
 8000238:	af00      	add	r7, sp, #0
 800023a:	6078      	str	r0, [r7, #4]
    hi2c_lcd = hi2c;
 800023c:	4b1c      	ldr	r3, [pc, #112]	@ (80002b0 <LCD_Init+0x7c>)
 800023e:	687a      	ldr	r2, [r7, #4]
 8000240:	601a      	str	r2, [r3, #0]
    HAL_Delay(50); // Wait for LCD to power up
 8000242:	2032      	movs	r0, #50	@ 0x32
 8000244:	f000 fd66 	bl	8000d14 <HAL_Delay>
    
    LCD_WriteNibble(0x03, LCD_CMD);
 8000248:	2100      	movs	r1, #0
 800024a:	2003      	movs	r0, #3
 800024c:	f000 f878 	bl	8000340 <LCD_WriteNibble>
    HAL_Delay(5);
 8000250:	2005      	movs	r0, #5
 8000252:	f000 fd5f 	bl	8000d14 <HAL_Delay>
    LCD_WriteNibble(0x03, LCD_CMD);
 8000256:	2100      	movs	r1, #0
 8000258:	2003      	movs	r0, #3
 800025a:	f000 f871 	bl	8000340 <LCD_WriteNibble>
    HAL_Delay(1);
 800025e:	2001      	movs	r0, #1
 8000260:	f000 fd58 	bl	8000d14 <HAL_Delay>
    LCD_WriteNibble(0x03, LCD_CMD);
 8000264:	2100      	movs	r1, #0
 8000266:	2003      	movs	r0, #3
 8000268:	f000 f86a 	bl	8000340 <LCD_WriteNibble>
    HAL_Delay(1);
 800026c:	2001      	movs	r0, #1
 800026e:	f000 fd51 	bl	8000d14 <HAL_Delay>
    LCD_WriteNibble(0x02, LCD_CMD); // Set to 4-bit mode
 8000272:	2100      	movs	r1, #0
 8000274:	2002      	movs	r0, #2
 8000276:	f000 f863 	bl	8000340 <LCD_WriteNibble>
    
    LCD_WriteByte(0x28, LCD_CMD); // 2 lines, 5x8 dots
 800027a:	2100      	movs	r1, #0
 800027c:	2028      	movs	r0, #40	@ 0x28
 800027e:	f000 f89f 	bl	80003c0 <LCD_WriteByte>
    LCD_WriteByte(0x08, LCD_CMD); // Display off
 8000282:	2100      	movs	r1, #0
 8000284:	2008      	movs	r0, #8
 8000286:	f000 f89b 	bl	80003c0 <LCD_WriteByte>
    LCD_WriteByte(0x01, LCD_CMD); // Clear display
 800028a:	2100      	movs	r1, #0
 800028c:	2001      	movs	r0, #1
 800028e:	f000 f897 	bl	80003c0 <LCD_WriteByte>
    HAL_Delay(2);
 8000292:	2002      	movs	r0, #2
 8000294:	f000 fd3e 	bl	8000d14 <HAL_Delay>
    LCD_WriteByte(0x06, LCD_CMD); // Entry mode set
 8000298:	2100      	movs	r1, #0
 800029a:	2006      	movs	r0, #6
 800029c:	f000 f890 	bl	80003c0 <LCD_WriteByte>
    LCD_WriteByte(0x0C, LCD_CMD); // Display on, cursor off
 80002a0:	2100      	movs	r1, #0
 80002a2:	200c      	movs	r0, #12
 80002a4:	f000 f88c 	bl	80003c0 <LCD_WriteByte>
}
 80002a8:	46c0      	nop			@ (mov r8, r8)
 80002aa:	46bd      	mov	sp, r7
 80002ac:	b002      	add	sp, #8
 80002ae:	bd80      	pop	{r7, pc}
 80002b0:	20000090 	.word	0x20000090

080002b4 <LCD_Clear>:

void LCD_Clear(void) {
 80002b4:	b580      	push	{r7, lr}
 80002b6:	af00      	add	r7, sp, #0
    LCD_WriteByte(0x01, LCD_CMD); // Clear display
 80002b8:	2100      	movs	r1, #0
 80002ba:	2001      	movs	r0, #1
 80002bc:	f000 f880 	bl	80003c0 <LCD_WriteByte>
    HAL_Delay(2);
 80002c0:	2002      	movs	r0, #2
 80002c2:	f000 fd27 	bl	8000d14 <HAL_Delay>
}
 80002c6:	46c0      	nop			@ (mov r8, r8)
 80002c8:	46bd      	mov	sp, r7
 80002ca:	bd80      	pop	{r7, pc}

080002cc <LCD_SetCursor>:

void LCD_SetCursor(uint8_t col, uint8_t row) {
 80002cc:	b580      	push	{r7, lr}
 80002ce:	b084      	sub	sp, #16
 80002d0:	af00      	add	r7, sp, #0
 80002d2:	0002      	movs	r2, r0
 80002d4:	1dfb      	adds	r3, r7, #7
 80002d6:	701a      	strb	r2, [r3, #0]
 80002d8:	1dbb      	adds	r3, r7, #6
 80002da:	1c0a      	adds	r2, r1, #0
 80002dc:	701a      	strb	r2, [r3, #0]
    uint8_t row_offsets[] = {0x00, 0x40};
 80002de:	210c      	movs	r1, #12
 80002e0:	187b      	adds	r3, r7, r1
 80002e2:	2280      	movs	r2, #128	@ 0x80
 80002e4:	01d2      	lsls	r2, r2, #7
 80002e6:	801a      	strh	r2, [r3, #0]
    LCD_WriteByte(0x80 | (col + row_offsets[row]), LCD_CMD);
 80002e8:	1dbb      	adds	r3, r7, #6
 80002ea:	781b      	ldrb	r3, [r3, #0]
 80002ec:	187a      	adds	r2, r7, r1
 80002ee:	5cd2      	ldrb	r2, [r2, r3]
 80002f0:	1dfb      	adds	r3, r7, #7
 80002f2:	781b      	ldrb	r3, [r3, #0]
 80002f4:	18d3      	adds	r3, r2, r3
 80002f6:	b2db      	uxtb	r3, r3
 80002f8:	b25b      	sxtb	r3, r3
 80002fa:	2280      	movs	r2, #128	@ 0x80
 80002fc:	4252      	negs	r2, r2
 80002fe:	4313      	orrs	r3, r2
 8000300:	b25b      	sxtb	r3, r3
 8000302:	b2db      	uxtb	r3, r3
 8000304:	2100      	movs	r1, #0
 8000306:	0018      	movs	r0, r3
 8000308:	f000 f85a 	bl	80003c0 <LCD_WriteByte>
}
 800030c:	46c0      	nop			@ (mov r8, r8)
 800030e:	46bd      	mov	sp, r7
 8000310:	b004      	add	sp, #16
 8000312:	bd80      	pop	{r7, pc}

08000314 <LCD_Print>:

void LCD_Print(const char* str) {
 8000314:	b580      	push	{r7, lr}
 8000316:	b082      	sub	sp, #8
 8000318:	af00      	add	r7, sp, #0
 800031a:	6078      	str	r0, [r7, #4]
    while (*str) {
 800031c:	e007      	b.n	800032e <LCD_Print+0x1a>
        LCD_WriteByte(*str++, LCD_DATA);
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	1c5a      	adds	r2, r3, #1
 8000322:	607a      	str	r2, [r7, #4]
 8000324:	781b      	ldrb	r3, [r3, #0]
 8000326:	2101      	movs	r1, #1
 8000328:	0018      	movs	r0, r3
 800032a:	f000 f849 	bl	80003c0 <LCD_WriteByte>
    while (*str) {
 800032e:	687b      	ldr	r3, [r7, #4]
 8000330:	781b      	ldrb	r3, [r3, #0]
 8000332:	2b00      	cmp	r3, #0
 8000334:	d1f3      	bne.n	800031e <LCD_Print+0xa>
    }
}
 8000336:	46c0      	nop			@ (mov r8, r8)
 8000338:	46c0      	nop			@ (mov r8, r8)
 800033a:	46bd      	mov	sp, r7
 800033c:	b002      	add	sp, #8
 800033e:	bd80      	pop	{r7, pc}

08000340 <LCD_WriteNibble>:

static void LCD_WriteNibble(uint8_t nibble, uint8_t mode) {
 8000340:	b590      	push	{r4, r7, lr}
 8000342:	b087      	sub	sp, #28
 8000344:	af02      	add	r7, sp, #8
 8000346:	0002      	movs	r2, r0
 8000348:	1dfb      	adds	r3, r7, #7
 800034a:	701a      	strb	r2, [r3, #0]
 800034c:	1dbb      	adds	r3, r7, #6
 800034e:	1c0a      	adds	r2, r1, #0
 8000350:	701a      	strb	r2, [r3, #0]
    uint8_t data = (nibble << 4) | LCD_BACKLIGHT | mode | LCD_ENABLE_BIT;
 8000352:	1dfb      	adds	r3, r7, #7
 8000354:	781b      	ldrb	r3, [r3, #0]
 8000356:	011b      	lsls	r3, r3, #4
 8000358:	b2da      	uxtb	r2, r3
 800035a:	1dbb      	adds	r3, r7, #6
 800035c:	781b      	ldrb	r3, [r3, #0]
 800035e:	4313      	orrs	r3, r2
 8000360:	b2db      	uxtb	r3, r3
 8000362:	220c      	movs	r2, #12
 8000364:	4313      	orrs	r3, r2
 8000366:	b2da      	uxtb	r2, r3
 8000368:	210f      	movs	r1, #15
 800036a:	187b      	adds	r3, r7, r1
 800036c:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Master_Transmit(hi2c_lcd, LCD_ADDRESS << 1, &data, 1, HAL_MAX_DELAY);
 800036e:	4b13      	ldr	r3, [pc, #76]	@ (80003bc <LCD_WriteNibble+0x7c>)
 8000370:	6818      	ldr	r0, [r3, #0]
 8000372:	000c      	movs	r4, r1
 8000374:	187a      	adds	r2, r7, r1
 8000376:	2301      	movs	r3, #1
 8000378:	425b      	negs	r3, r3
 800037a:	9300      	str	r3, [sp, #0]
 800037c:	2301      	movs	r3, #1
 800037e:	214e      	movs	r1, #78	@ 0x4e
 8000380:	f001 f88e 	bl	80014a0 <HAL_I2C_Master_Transmit>
    HAL_Delay(1);
 8000384:	2001      	movs	r0, #1
 8000386:	f000 fcc5 	bl	8000d14 <HAL_Delay>
    data &= ~LCD_ENABLE_BIT;
 800038a:	0021      	movs	r1, r4
 800038c:	187b      	adds	r3, r7, r1
 800038e:	781b      	ldrb	r3, [r3, #0]
 8000390:	2204      	movs	r2, #4
 8000392:	4393      	bics	r3, r2
 8000394:	b2da      	uxtb	r2, r3
 8000396:	187b      	adds	r3, r7, r1
 8000398:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Master_Transmit(hi2c_lcd, LCD_ADDRESS << 1, &data, 1, HAL_MAX_DELAY);
 800039a:	4b08      	ldr	r3, [pc, #32]	@ (80003bc <LCD_WriteNibble+0x7c>)
 800039c:	6818      	ldr	r0, [r3, #0]
 800039e:	187a      	adds	r2, r7, r1
 80003a0:	2301      	movs	r3, #1
 80003a2:	425b      	negs	r3, r3
 80003a4:	9300      	str	r3, [sp, #0]
 80003a6:	2301      	movs	r3, #1
 80003a8:	214e      	movs	r1, #78	@ 0x4e
 80003aa:	f001 f879 	bl	80014a0 <HAL_I2C_Master_Transmit>
    HAL_Delay(1);
 80003ae:	2001      	movs	r0, #1
 80003b0:	f000 fcb0 	bl	8000d14 <HAL_Delay>
}
 80003b4:	46c0      	nop			@ (mov r8, r8)
 80003b6:	46bd      	mov	sp, r7
 80003b8:	b005      	add	sp, #20
 80003ba:	bd90      	pop	{r4, r7, pc}
 80003bc:	20000090 	.word	0x20000090

080003c0 <LCD_WriteByte>:

static void LCD_WriteByte(uint8_t byte, uint8_t mode) {
 80003c0:	b580      	push	{r7, lr}
 80003c2:	b082      	sub	sp, #8
 80003c4:	af00      	add	r7, sp, #0
 80003c6:	0002      	movs	r2, r0
 80003c8:	1dfb      	adds	r3, r7, #7
 80003ca:	701a      	strb	r2, [r3, #0]
 80003cc:	1dbb      	adds	r3, r7, #6
 80003ce:	1c0a      	adds	r2, r1, #0
 80003d0:	701a      	strb	r2, [r3, #0]
    LCD_WriteNibble(byte >> 4, mode);
 80003d2:	1dfb      	adds	r3, r7, #7
 80003d4:	781b      	ldrb	r3, [r3, #0]
 80003d6:	091b      	lsrs	r3, r3, #4
 80003d8:	b2da      	uxtb	r2, r3
 80003da:	1dbb      	adds	r3, r7, #6
 80003dc:	781b      	ldrb	r3, [r3, #0]
 80003de:	0019      	movs	r1, r3
 80003e0:	0010      	movs	r0, r2
 80003e2:	f7ff ffad 	bl	8000340 <LCD_WriteNibble>
    LCD_WriteNibble(byte & 0x0F, mode);
 80003e6:	1dfb      	adds	r3, r7, #7
 80003e8:	781b      	ldrb	r3, [r3, #0]
 80003ea:	220f      	movs	r2, #15
 80003ec:	4013      	ands	r3, r2
 80003ee:	b2da      	uxtb	r2, r3
 80003f0:	1dbb      	adds	r3, r7, #6
 80003f2:	781b      	ldrb	r3, [r3, #0]
 80003f4:	0019      	movs	r1, r3
 80003f6:	0010      	movs	r0, r2
 80003f8:	f7ff ffa2 	bl	8000340 <LCD_WriteNibble>
}
 80003fc:	46c0      	nop			@ (mov r8, r8)
 80003fe:	46bd      	mov	sp, r7
 8000400:	b002      	add	sp, #8
 8000402:	bd80      	pop	{r7, pc}

08000404 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000404:	b580      	push	{r7, lr}
 8000406:	b084      	sub	sp, #16
 8000408:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800040a:	f000 fc05 	bl	8000c18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800040e:	f000 f859 	bl	80004c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000412:	f000 f8d5 	bl	80005c0 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000416:	f000 f893 	bl	8000540 <MX_I2C1_Init>
  LCD_Init(&hi2c1);
 800041a:	4b26      	ldr	r3, [pc, #152]	@ (80004b4 <main+0xb0>)
 800041c:	0018      	movs	r0, r3
 800041e:	f7ff ff09 	bl	8000234 <LCD_Init>
      LCD_Clear();
 8000422:	f7ff ff47 	bl	80002b4 <LCD_Clear>
      LCD_SetCursor(0, 0);
 8000426:	2100      	movs	r1, #0
 8000428:	2000      	movs	r0, #0
 800042a:	f7ff ff4f 	bl	80002cc <LCD_SetCursor>
      LCD_Print("No ETH PORT");  /* USER CODE BEGIN 2 */
 800042e:	4b22      	ldr	r3, [pc, #136]	@ (80004b8 <main+0xb4>)
 8000430:	0018      	movs	r0, r3
 8000432:	f7ff ff6f 	bl	8000314 <LCD_Print>

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8000436:	2000      	movs	r0, #0
 8000438:	f000 fa16 	bl	8000868 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 800043c:	2101      	movs	r1, #1
 800043e:	2000      	movs	r0, #0
 8000440:	f000 fa7c 	bl	800093c <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8000444:	4b1d      	ldr	r3, [pc, #116]	@ (80004bc <main+0xb8>)
 8000446:	22e1      	movs	r2, #225	@ 0xe1
 8000448:	0252      	lsls	r2, r2, #9
 800044a:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 800044c:	4b1b      	ldr	r3, [pc, #108]	@ (80004bc <main+0xb8>)
 800044e:	2200      	movs	r2, #0
 8000450:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000452:	4b1a      	ldr	r3, [pc, #104]	@ (80004bc <main+0xb8>)
 8000454:	2200      	movs	r2, #0
 8000456:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000458:	4b18      	ldr	r3, [pc, #96]	@ (80004bc <main+0xb8>)
 800045a:	2200      	movs	r2, #0
 800045c:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 800045e:	4b17      	ldr	r3, [pc, #92]	@ (80004bc <main+0xb8>)
 8000460:	2200      	movs	r2, #0
 8000462:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000464:	4b15      	ldr	r3, [pc, #84]	@ (80004bc <main+0xb8>)
 8000466:	0019      	movs	r1, r3
 8000468:	2000      	movs	r0, #0
 800046a:	f000 fb0d 	bl	8000a88 <BSP_COM_Init>
 800046e:	1e03      	subs	r3, r0, #0
 8000470:	d001      	beq.n	8000476 <main+0x72>
  {
    Error_Handler();
 8000472:	f000 f8df 	bl	8000634 <Error_Handler>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  // Update the LCD or perform other tasks
	          LCD_SetCursor(0, 1);
 8000476:	2101      	movs	r1, #1
 8000478:	2000      	movs	r0, #0
 800047a:	f7ff ff27 	bl	80002cc <LCD_SetCursor>
	          char buffer[16];
	          sprintf(buffer, "Uptime: %lu", HAL_GetTick() / 1000);
 800047e:	f000 fc3f 	bl	8000d00 <HAL_GetTick>
 8000482:	0002      	movs	r2, r0
 8000484:	23fa      	movs	r3, #250	@ 0xfa
 8000486:	0099      	lsls	r1, r3, #2
 8000488:	0010      	movs	r0, r2
 800048a:	f7ff fe47 	bl	800011c <__udivsi3>
 800048e:	0003      	movs	r3, r0
 8000490:	001a      	movs	r2, r3
 8000492:	490b      	ldr	r1, [pc, #44]	@ (80004c0 <main+0xbc>)
 8000494:	003b      	movs	r3, r7
 8000496:	0018      	movs	r0, r3
 8000498:	f002 fc68 	bl	8002d6c <siprintf>
	          LCD_Print(buffer);
 800049c:	003b      	movs	r3, r7
 800049e:	0018      	movs	r0, r3
 80004a0:	f7ff ff38 	bl	8000314 <LCD_Print>
	          HAL_Delay(1000);/* USER CODE END WHILE */
 80004a4:	23fa      	movs	r3, #250	@ 0xfa
 80004a6:	009b      	lsls	r3, r3, #2
 80004a8:	0018      	movs	r0, r3
 80004aa:	f000 fc33 	bl	8000d14 <HAL_Delay>
  {
 80004ae:	46c0      	nop			@ (mov r8, r8)
 80004b0:	e7e1      	b.n	8000476 <main+0x72>
 80004b2:	46c0      	nop			@ (mov r8, r8)
 80004b4:	200000a4 	.word	0x200000a4
 80004b8:	080036c0 	.word	0x080036c0
 80004bc:	20000094 	.word	0x20000094
 80004c0:	080036cc 	.word	0x080036cc

080004c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004c4:	b590      	push	{r4, r7, lr}
 80004c6:	b08d      	sub	sp, #52	@ 0x34
 80004c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004ca:	2414      	movs	r4, #20
 80004cc:	193b      	adds	r3, r7, r4
 80004ce:	0018      	movs	r0, r3
 80004d0:	231c      	movs	r3, #28
 80004d2:	001a      	movs	r2, r3
 80004d4:	2100      	movs	r1, #0
 80004d6:	f002 fc69 	bl	8002dac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004da:	003b      	movs	r3, r7
 80004dc:	0018      	movs	r0, r3
 80004de:	2314      	movs	r3, #20
 80004e0:	001a      	movs	r2, r3
 80004e2:	2100      	movs	r1, #0
 80004e4:	f002 fc62 	bl	8002dac <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80004e8:	193b      	adds	r3, r7, r4
 80004ea:	2201      	movs	r2, #1
 80004ec:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80004ee:	193b      	adds	r3, r7, r4
 80004f0:	2280      	movs	r2, #128	@ 0x80
 80004f2:	0252      	lsls	r2, r2, #9
 80004f4:	605a      	str	r2, [r3, #4]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004f6:	193b      	adds	r3, r7, r4
 80004f8:	0018      	movs	r0, r3
 80004fa:	f001 fbc9 	bl	8001c90 <HAL_RCC_OscConfig>
 80004fe:	1e03      	subs	r3, r0, #0
 8000500:	d001      	beq.n	8000506 <SystemClock_Config+0x42>
  {
    Error_Handler();
 8000502:	f000 f897 	bl	8000634 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000506:	003b      	movs	r3, r7
 8000508:	2207      	movs	r2, #7
 800050a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 800050c:	003b      	movs	r3, r7
 800050e:	2201      	movs	r2, #1
 8000510:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000512:	003b      	movs	r3, r7
 8000514:	2200      	movs	r2, #0
 8000516:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000518:	003b      	movs	r3, r7
 800051a:	2200      	movs	r2, #0
 800051c:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 800051e:	003b      	movs	r3, r7
 8000520:	2200      	movs	r2, #0
 8000522:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000524:	003b      	movs	r3, r7
 8000526:	2101      	movs	r1, #1
 8000528:	0018      	movs	r0, r3
 800052a:	f001 fd95 	bl	8002058 <HAL_RCC_ClockConfig>
 800052e:	1e03      	subs	r3, r0, #0
 8000530:	d001      	beq.n	8000536 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000532:	f000 f87f 	bl	8000634 <Error_Handler>
  }
}
 8000536:	46c0      	nop			@ (mov r8, r8)
 8000538:	46bd      	mov	sp, r7
 800053a:	b00d      	add	sp, #52	@ 0x34
 800053c:	bd90      	pop	{r4, r7, pc}
	...

08000540 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000544:	4b1b      	ldr	r3, [pc, #108]	@ (80005b4 <MX_I2C1_Init+0x74>)
 8000546:	4a1c      	ldr	r2, [pc, #112]	@ (80005b8 <MX_I2C1_Init+0x78>)
 8000548:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10805D88;
 800054a:	4b1a      	ldr	r3, [pc, #104]	@ (80005b4 <MX_I2C1_Init+0x74>)
 800054c:	4a1b      	ldr	r2, [pc, #108]	@ (80005bc <MX_I2C1_Init+0x7c>)
 800054e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000550:	4b18      	ldr	r3, [pc, #96]	@ (80005b4 <MX_I2C1_Init+0x74>)
 8000552:	2200      	movs	r2, #0
 8000554:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000556:	4b17      	ldr	r3, [pc, #92]	@ (80005b4 <MX_I2C1_Init+0x74>)
 8000558:	2201      	movs	r2, #1
 800055a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800055c:	4b15      	ldr	r3, [pc, #84]	@ (80005b4 <MX_I2C1_Init+0x74>)
 800055e:	2200      	movs	r2, #0
 8000560:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000562:	4b14      	ldr	r3, [pc, #80]	@ (80005b4 <MX_I2C1_Init+0x74>)
 8000564:	2200      	movs	r2, #0
 8000566:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000568:	4b12      	ldr	r3, [pc, #72]	@ (80005b4 <MX_I2C1_Init+0x74>)
 800056a:	2200      	movs	r2, #0
 800056c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800056e:	4b11      	ldr	r3, [pc, #68]	@ (80005b4 <MX_I2C1_Init+0x74>)
 8000570:	2200      	movs	r2, #0
 8000572:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000574:	4b0f      	ldr	r3, [pc, #60]	@ (80005b4 <MX_I2C1_Init+0x74>)
 8000576:	2200      	movs	r2, #0
 8000578:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800057a:	4b0e      	ldr	r3, [pc, #56]	@ (80005b4 <MX_I2C1_Init+0x74>)
 800057c:	0018      	movs	r0, r3
 800057e:	f000 fee9 	bl	8001354 <HAL_I2C_Init>
 8000582:	1e03      	subs	r3, r0, #0
 8000584:	d001      	beq.n	800058a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000586:	f000 f855 	bl	8000634 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800058a:	4b0a      	ldr	r3, [pc, #40]	@ (80005b4 <MX_I2C1_Init+0x74>)
 800058c:	2100      	movs	r1, #0
 800058e:	0018      	movs	r0, r3
 8000590:	f001 fae6 	bl	8001b60 <HAL_I2CEx_ConfigAnalogFilter>
 8000594:	1e03      	subs	r3, r0, #0
 8000596:	d001      	beq.n	800059c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000598:	f000 f84c 	bl	8000634 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800059c:	4b05      	ldr	r3, [pc, #20]	@ (80005b4 <MX_I2C1_Init+0x74>)
 800059e:	2100      	movs	r1, #0
 80005a0:	0018      	movs	r0, r3
 80005a2:	f001 fb29 	bl	8001bf8 <HAL_I2CEx_ConfigDigitalFilter>
 80005a6:	1e03      	subs	r3, r0, #0
 80005a8:	d001      	beq.n	80005ae <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80005aa:	f000 f843 	bl	8000634 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80005ae:	46c0      	nop			@ (mov r8, r8)
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bd80      	pop	{r7, pc}
 80005b4:	200000a4 	.word	0x200000a4
 80005b8:	40005400 	.word	0x40005400
 80005bc:	10805d88 	.word	0x10805d88

080005c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b084      	sub	sp, #16
 80005c4:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005c6:	4b1a      	ldr	r3, [pc, #104]	@ (8000630 <MX_GPIO_Init+0x70>)
 80005c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80005ca:	4b19      	ldr	r3, [pc, #100]	@ (8000630 <MX_GPIO_Init+0x70>)
 80005cc:	2104      	movs	r1, #4
 80005ce:	430a      	orrs	r2, r1
 80005d0:	635a      	str	r2, [r3, #52]	@ 0x34
 80005d2:	4b17      	ldr	r3, [pc, #92]	@ (8000630 <MX_GPIO_Init+0x70>)
 80005d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80005d6:	2204      	movs	r2, #4
 80005d8:	4013      	ands	r3, r2
 80005da:	60fb      	str	r3, [r7, #12]
 80005dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80005de:	4b14      	ldr	r3, [pc, #80]	@ (8000630 <MX_GPIO_Init+0x70>)
 80005e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80005e2:	4b13      	ldr	r3, [pc, #76]	@ (8000630 <MX_GPIO_Init+0x70>)
 80005e4:	2120      	movs	r1, #32
 80005e6:	430a      	orrs	r2, r1
 80005e8:	635a      	str	r2, [r3, #52]	@ 0x34
 80005ea:	4b11      	ldr	r3, [pc, #68]	@ (8000630 <MX_GPIO_Init+0x70>)
 80005ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80005ee:	2220      	movs	r2, #32
 80005f0:	4013      	ands	r3, r2
 80005f2:	60bb      	str	r3, [r7, #8]
 80005f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005f6:	4b0e      	ldr	r3, [pc, #56]	@ (8000630 <MX_GPIO_Init+0x70>)
 80005f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80005fa:	4b0d      	ldr	r3, [pc, #52]	@ (8000630 <MX_GPIO_Init+0x70>)
 80005fc:	2101      	movs	r1, #1
 80005fe:	430a      	orrs	r2, r1
 8000600:	635a      	str	r2, [r3, #52]	@ 0x34
 8000602:	4b0b      	ldr	r3, [pc, #44]	@ (8000630 <MX_GPIO_Init+0x70>)
 8000604:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000606:	2201      	movs	r2, #1
 8000608:	4013      	ands	r3, r2
 800060a:	607b      	str	r3, [r7, #4]
 800060c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800060e:	4b08      	ldr	r3, [pc, #32]	@ (8000630 <MX_GPIO_Init+0x70>)
 8000610:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000612:	4b07      	ldr	r3, [pc, #28]	@ (8000630 <MX_GPIO_Init+0x70>)
 8000614:	2102      	movs	r1, #2
 8000616:	430a      	orrs	r2, r1
 8000618:	635a      	str	r2, [r3, #52]	@ 0x34
 800061a:	4b05      	ldr	r3, [pc, #20]	@ (8000630 <MX_GPIO_Init+0x70>)
 800061c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800061e:	2202      	movs	r2, #2
 8000620:	4013      	ands	r3, r2
 8000622:	603b      	str	r3, [r7, #0]
 8000624:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000626:	46c0      	nop			@ (mov r8, r8)
 8000628:	46bd      	mov	sp, r7
 800062a:	b004      	add	sp, #16
 800062c:	bd80      	pop	{r7, pc}
 800062e:	46c0      	nop			@ (mov r8, r8)
 8000630:	40021000 	.word	0x40021000

08000634 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000638:	b672      	cpsid	i
}
 800063a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800063c:	46c0      	nop			@ (mov r8, r8)
 800063e:	e7fd      	b.n	800063c <Error_Handler+0x8>

08000640 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b082      	sub	sp, #8
 8000644:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000646:	4b0f      	ldr	r3, [pc, #60]	@ (8000684 <HAL_MspInit+0x44>)
 8000648:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800064a:	4b0e      	ldr	r3, [pc, #56]	@ (8000684 <HAL_MspInit+0x44>)
 800064c:	2101      	movs	r1, #1
 800064e:	430a      	orrs	r2, r1
 8000650:	641a      	str	r2, [r3, #64]	@ 0x40
 8000652:	4b0c      	ldr	r3, [pc, #48]	@ (8000684 <HAL_MspInit+0x44>)
 8000654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000656:	2201      	movs	r2, #1
 8000658:	4013      	ands	r3, r2
 800065a:	607b      	str	r3, [r7, #4]
 800065c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800065e:	4b09      	ldr	r3, [pc, #36]	@ (8000684 <HAL_MspInit+0x44>)
 8000660:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000662:	4b08      	ldr	r3, [pc, #32]	@ (8000684 <HAL_MspInit+0x44>)
 8000664:	2180      	movs	r1, #128	@ 0x80
 8000666:	0549      	lsls	r1, r1, #21
 8000668:	430a      	orrs	r2, r1
 800066a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800066c:	4b05      	ldr	r3, [pc, #20]	@ (8000684 <HAL_MspInit+0x44>)
 800066e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000670:	2380      	movs	r3, #128	@ 0x80
 8000672:	055b      	lsls	r3, r3, #21
 8000674:	4013      	ands	r3, r2
 8000676:	603b      	str	r3, [r7, #0]
 8000678:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800067a:	46c0      	nop			@ (mov r8, r8)
 800067c:	46bd      	mov	sp, r7
 800067e:	b002      	add	sp, #8
 8000680:	bd80      	pop	{r7, pc}
 8000682:	46c0      	nop			@ (mov r8, r8)
 8000684:	40021000 	.word	0x40021000

08000688 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000688:	b590      	push	{r4, r7, lr}
 800068a:	b091      	sub	sp, #68	@ 0x44
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000690:	232c      	movs	r3, #44	@ 0x2c
 8000692:	18fb      	adds	r3, r7, r3
 8000694:	0018      	movs	r0, r3
 8000696:	2314      	movs	r3, #20
 8000698:	001a      	movs	r2, r3
 800069a:	2100      	movs	r1, #0
 800069c:	f002 fb86 	bl	8002dac <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006a0:	2410      	movs	r4, #16
 80006a2:	193b      	adds	r3, r7, r4
 80006a4:	0018      	movs	r0, r3
 80006a6:	231c      	movs	r3, #28
 80006a8:	001a      	movs	r2, r3
 80006aa:	2100      	movs	r1, #0
 80006ac:	f002 fb7e 	bl	8002dac <memset>
  if(hi2c->Instance==I2C1)
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	4a22      	ldr	r2, [pc, #136]	@ (8000740 <HAL_I2C_MspInit+0xb8>)
 80006b6:	4293      	cmp	r3, r2
 80006b8:	d13d      	bne.n	8000736 <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80006ba:	193b      	adds	r3, r7, r4
 80006bc:	2202      	movs	r2, #2
 80006be:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80006c0:	193b      	adds	r3, r7, r4
 80006c2:	2200      	movs	r2, #0
 80006c4:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006c6:	193b      	adds	r3, r7, r4
 80006c8:	0018      	movs	r0, r3
 80006ca:	f001 fe53 	bl	8002374 <HAL_RCCEx_PeriphCLKConfig>
 80006ce:	1e03      	subs	r3, r0, #0
 80006d0:	d001      	beq.n	80006d6 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80006d2:	f7ff ffaf 	bl	8000634 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006d6:	4b1b      	ldr	r3, [pc, #108]	@ (8000744 <HAL_I2C_MspInit+0xbc>)
 80006d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80006da:	4b1a      	ldr	r3, [pc, #104]	@ (8000744 <HAL_I2C_MspInit+0xbc>)
 80006dc:	2102      	movs	r1, #2
 80006de:	430a      	orrs	r2, r1
 80006e0:	635a      	str	r2, [r3, #52]	@ 0x34
 80006e2:	4b18      	ldr	r3, [pc, #96]	@ (8000744 <HAL_I2C_MspInit+0xbc>)
 80006e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80006e6:	2202      	movs	r2, #2
 80006e8:	4013      	ands	r3, r2
 80006ea:	60fb      	str	r3, [r7, #12]
 80006ec:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80006ee:	212c      	movs	r1, #44	@ 0x2c
 80006f0:	187b      	adds	r3, r7, r1
 80006f2:	22c0      	movs	r2, #192	@ 0xc0
 80006f4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80006f6:	187b      	adds	r3, r7, r1
 80006f8:	2212      	movs	r2, #18
 80006fa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006fc:	187b      	adds	r3, r7, r1
 80006fe:	2200      	movs	r2, #0
 8000700:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000702:	187b      	adds	r3, r7, r1
 8000704:	2200      	movs	r2, #0
 8000706:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8000708:	187b      	adds	r3, r7, r1
 800070a:	2206      	movs	r2, #6
 800070c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800070e:	187b      	adds	r3, r7, r1
 8000710:	4a0d      	ldr	r2, [pc, #52]	@ (8000748 <HAL_I2C_MspInit+0xc0>)
 8000712:	0019      	movs	r1, r3
 8000714:	0010      	movs	r0, r2
 8000716:	f000 fc8d 	bl	8001034 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800071a:	4b0a      	ldr	r3, [pc, #40]	@ (8000744 <HAL_I2C_MspInit+0xbc>)
 800071c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800071e:	4b09      	ldr	r3, [pc, #36]	@ (8000744 <HAL_I2C_MspInit+0xbc>)
 8000720:	2180      	movs	r1, #128	@ 0x80
 8000722:	0389      	lsls	r1, r1, #14
 8000724:	430a      	orrs	r2, r1
 8000726:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000728:	4b06      	ldr	r3, [pc, #24]	@ (8000744 <HAL_I2C_MspInit+0xbc>)
 800072a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800072c:	2380      	movs	r3, #128	@ 0x80
 800072e:	039b      	lsls	r3, r3, #14
 8000730:	4013      	ands	r3, r2
 8000732:	60bb      	str	r3, [r7, #8]
 8000734:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000736:	46c0      	nop			@ (mov r8, r8)
 8000738:	46bd      	mov	sp, r7
 800073a:	b011      	add	sp, #68	@ 0x44
 800073c:	bd90      	pop	{r4, r7, pc}
 800073e:	46c0      	nop			@ (mov r8, r8)
 8000740:	40005400 	.word	0x40005400
 8000744:	40021000 	.word	0x40021000
 8000748:	50000400 	.word	0x50000400

0800074c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000750:	46c0      	nop			@ (mov r8, r8)
 8000752:	e7fd      	b.n	8000750 <NMI_Handler+0x4>

08000754 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000758:	46c0      	nop			@ (mov r8, r8)
 800075a:	e7fd      	b.n	8000758 <HardFault_Handler+0x4>

0800075c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000760:	46c0      	nop			@ (mov r8, r8)
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}

08000766 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000766:	b580      	push	{r7, lr}
 8000768:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800076a:	46c0      	nop			@ (mov r8, r8)
 800076c:	46bd      	mov	sp, r7
 800076e:	bd80      	pop	{r7, pc}

08000770 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000774:	f000 fab2 	bl	8000cdc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000778:	46c0      	nop			@ (mov r8, r8)
 800077a:	46bd      	mov	sp, r7
 800077c:	bd80      	pop	{r7, pc}

0800077e <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 800077e:	b580      	push	{r7, lr}
 8000780:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8000782:	2000      	movs	r0, #0
 8000784:	f000 f95e 	bl	8000a44 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000788:	46c0      	nop			@ (mov r8, r8)
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
	...

08000790 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b086      	sub	sp, #24
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000798:	4a14      	ldr	r2, [pc, #80]	@ (80007ec <_sbrk+0x5c>)
 800079a:	4b15      	ldr	r3, [pc, #84]	@ (80007f0 <_sbrk+0x60>)
 800079c:	1ad3      	subs	r3, r2, r3
 800079e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80007a0:	697b      	ldr	r3, [r7, #20]
 80007a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80007a4:	4b13      	ldr	r3, [pc, #76]	@ (80007f4 <_sbrk+0x64>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d102      	bne.n	80007b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80007ac:	4b11      	ldr	r3, [pc, #68]	@ (80007f4 <_sbrk+0x64>)
 80007ae:	4a12      	ldr	r2, [pc, #72]	@ (80007f8 <_sbrk+0x68>)
 80007b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80007b2:	4b10      	ldr	r3, [pc, #64]	@ (80007f4 <_sbrk+0x64>)
 80007b4:	681a      	ldr	r2, [r3, #0]
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	18d3      	adds	r3, r2, r3
 80007ba:	693a      	ldr	r2, [r7, #16]
 80007bc:	429a      	cmp	r2, r3
 80007be:	d207      	bcs.n	80007d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80007c0:	f002 fafc 	bl	8002dbc <__errno>
 80007c4:	0003      	movs	r3, r0
 80007c6:	220c      	movs	r2, #12
 80007c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80007ca:	2301      	movs	r3, #1
 80007cc:	425b      	negs	r3, r3
 80007ce:	e009      	b.n	80007e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80007d0:	4b08      	ldr	r3, [pc, #32]	@ (80007f4 <_sbrk+0x64>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80007d6:	4b07      	ldr	r3, [pc, #28]	@ (80007f4 <_sbrk+0x64>)
 80007d8:	681a      	ldr	r2, [r3, #0]
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	18d2      	adds	r2, r2, r3
 80007de:	4b05      	ldr	r3, [pc, #20]	@ (80007f4 <_sbrk+0x64>)
 80007e0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80007e2:	68fb      	ldr	r3, [r7, #12]
}
 80007e4:	0018      	movs	r0, r3
 80007e6:	46bd      	mov	sp, r7
 80007e8:	b006      	add	sp, #24
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	20003000 	.word	0x20003000
 80007f0:	00000400 	.word	0x00000400
 80007f4:	200000f8 	.word	0x200000f8
 80007f8:	200002e8 	.word	0x200002e8

080007fc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000800:	4b03      	ldr	r3, [pc, #12]	@ (8000810 <SystemInit+0x14>)
 8000802:	2280      	movs	r2, #128	@ 0x80
 8000804:	0512      	lsls	r2, r2, #20
 8000806:	609a      	str	r2, [r3, #8]
#endif
}
 8000808:	46c0      	nop			@ (mov r8, r8)
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	46c0      	nop			@ (mov r8, r8)
 8000810:	e000ed00 	.word	0xe000ed00

08000814 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000814:	480d      	ldr	r0, [pc, #52]	@ (800084c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000816:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000818:	f7ff fff0 	bl	80007fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800081c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800081e:	e003      	b.n	8000828 <LoopCopyDataInit>

08000820 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000820:	4b0b      	ldr	r3, [pc, #44]	@ (8000850 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8000822:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000824:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000826:	3104      	adds	r1, #4

08000828 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000828:	480a      	ldr	r0, [pc, #40]	@ (8000854 <LoopForever+0xa>)
  ldr r3, =_edata
 800082a:	4b0b      	ldr	r3, [pc, #44]	@ (8000858 <LoopForever+0xe>)
  adds r2, r0, r1
 800082c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800082e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000830:	d3f6      	bcc.n	8000820 <CopyDataInit>
  ldr r2, =_sbss
 8000832:	4a0a      	ldr	r2, [pc, #40]	@ (800085c <LoopForever+0x12>)
  b LoopFillZerobss
 8000834:	e002      	b.n	800083c <LoopFillZerobss>

08000836 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000836:	2300      	movs	r3, #0
  str  r3, [r2]
 8000838:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800083a:	3204      	adds	r2, #4

0800083c <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 800083c:	4b08      	ldr	r3, [pc, #32]	@ (8000860 <LoopForever+0x16>)
  cmp r2, r3
 800083e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000840:	d3f9      	bcc.n	8000836 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000842:	f002 fac1 	bl	8002dc8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000846:	f7ff fddd 	bl	8000404 <main>

0800084a <LoopForever>:

LoopForever:
    b LoopForever
 800084a:	e7fe      	b.n	800084a <LoopForever>
  ldr   r0, =_estack
 800084c:	20003000 	.word	0x20003000
  ldr r3, =_sidata
 8000850:	08003794 	.word	0x08003794
  ldr r0, =_sdata
 8000854:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000858:	20000074 	.word	0x20000074
  ldr r2, =_sbss
 800085c:	20000074 	.word	0x20000074
  ldr r3, = _ebss
 8000860:	200002e8 	.word	0x200002e8

08000864 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000864:	e7fe      	b.n	8000864 <ADC1_IRQHandler>
	...

08000868 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED4
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b08a      	sub	sp, #40	@ 0x28
 800086c:	af00      	add	r7, sp, #0
 800086e:	0002      	movs	r2, r0
 8000870:	1dfb      	adds	r3, r7, #7
 8000872:	701a      	strb	r2, [r3, #0]
  int32_t ret = BSP_ERROR_NONE;
 8000874:	2300      	movs	r3, #0
 8000876:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitTypeDef  gpio_init_structure;

#if defined (USE_NUCLEO_64)
  if ((Led != LED1)
 8000878:	1dfb      	adds	r3, r7, #7
 800087a:	781b      	ldrb	r3, [r3, #0]
 800087c:	2b00      	cmp	r3, #0
 800087e:	d007      	beq.n	8000890 <BSP_LED_Init+0x28>
      && (Led != LED2))
 8000880:	1dfb      	adds	r3, r7, #7
 8000882:	781b      	ldrb	r3, [r3, #0]
 8000884:	2b01      	cmp	r3, #1
 8000886:	d003      	beq.n	8000890 <BSP_LED_Init+0x28>
#else
  if (Led != LED4)
#endif /* defined (USE_NUCLEO_64) */
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000888:	2302      	movs	r3, #2
 800088a:	425b      	negs	r3, r3
 800088c:	627b      	str	r3, [r7, #36]	@ 0x24
 800088e:	e04a      	b.n	8000926 <BSP_LED_Init+0xbe>
  }
  else
  {
    /* Enable the GPIO LED Clock */
#if defined (USE_NUCLEO_64)
    if (Led == LED1)
 8000890:	1dfb      	adds	r3, r7, #7
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	2b00      	cmp	r3, #0
 8000896:	d10c      	bne.n	80008b2 <BSP_LED_Init+0x4a>
    {
      LED1_GPIO_CLK_ENABLE();
 8000898:	4b25      	ldr	r3, [pc, #148]	@ (8000930 <BSP_LED_Init+0xc8>)
 800089a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800089c:	4b24      	ldr	r3, [pc, #144]	@ (8000930 <BSP_LED_Init+0xc8>)
 800089e:	2101      	movs	r1, #1
 80008a0:	430a      	orrs	r2, r1
 80008a2:	635a      	str	r2, [r3, #52]	@ 0x34
 80008a4:	4b22      	ldr	r3, [pc, #136]	@ (8000930 <BSP_LED_Init+0xc8>)
 80008a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80008a8:	2201      	movs	r2, #1
 80008aa:	4013      	ands	r3, r2
 80008ac:	60fb      	str	r3, [r7, #12]
 80008ae:	68fb      	ldr	r3, [r7, #12]
 80008b0:	e00b      	b.n	80008ca <BSP_LED_Init+0x62>
    }
    else
    {
      LED2_GPIO_CLK_ENABLE();
 80008b2:	4b1f      	ldr	r3, [pc, #124]	@ (8000930 <BSP_LED_Init+0xc8>)
 80008b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80008b6:	4b1e      	ldr	r3, [pc, #120]	@ (8000930 <BSP_LED_Init+0xc8>)
 80008b8:	2104      	movs	r1, #4
 80008ba:	430a      	orrs	r2, r1
 80008bc:	635a      	str	r2, [r3, #52]	@ 0x34
 80008be:	4b1c      	ldr	r3, [pc, #112]	@ (8000930 <BSP_LED_Init+0xc8>)
 80008c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80008c2:	2204      	movs	r2, #4
 80008c4:	4013      	ands	r3, r2
 80008c6:	60bb      	str	r3, [r7, #8]
 80008c8:	68bb      	ldr	r3, [r7, #8]
      LED4_GPIO_CLK_ENABLE();
    }
#endif /* defined (USE_NUCLEO_64) */

    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 80008ca:	1dfb      	adds	r3, r7, #7
 80008cc:	781a      	ldrb	r2, [r3, #0]
 80008ce:	4b19      	ldr	r3, [pc, #100]	@ (8000934 <BSP_LED_Init+0xcc>)
 80008d0:	0052      	lsls	r2, r2, #1
 80008d2:	5ad3      	ldrh	r3, [r2, r3]
 80008d4:	001a      	movs	r2, r3
 80008d6:	2110      	movs	r1, #16
 80008d8:	187b      	adds	r3, r7, r1
 80008da:	601a      	str	r2, [r3, #0]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80008dc:	187b      	adds	r3, r7, r1
 80008de:	2201      	movs	r2, #1
 80008e0:	605a      	str	r2, [r3, #4]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 80008e2:	187b      	adds	r3, r7, r1
 80008e4:	2200      	movs	r2, #0
 80008e6:	609a      	str	r2, [r3, #8]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008e8:	187b      	adds	r3, r7, r1
 80008ea:	2203      	movs	r2, #3
 80008ec:	60da      	str	r2, [r3, #12]

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 80008ee:	1dfb      	adds	r3, r7, #7
 80008f0:	781a      	ldrb	r2, [r3, #0]
 80008f2:	4b11      	ldr	r3, [pc, #68]	@ (8000938 <BSP_LED_Init+0xd0>)
 80008f4:	0092      	lsls	r2, r2, #2
 80008f6:	58d3      	ldr	r3, [r2, r3]
 80008f8:	187a      	adds	r2, r7, r1
 80008fa:	0011      	movs	r1, r2
 80008fc:	0018      	movs	r0, r3
 80008fe:	f000 fb99 	bl	8001034 <HAL_GPIO_Init>
#if defined (USE_NUCLEO_64)
    if (Led == LED2)
 8000902:	1dfb      	adds	r3, r7, #7
 8000904:	781b      	ldrb	r3, [r3, #0]
 8000906:	2b01      	cmp	r3, #1
 8000908:	d10d      	bne.n	8000926 <BSP_LED_Init+0xbe>
    {
     HAL_GPIO_WritePin(LED_PORT [Led], (uint16_t)LED_PIN[Led], GPIO_PIN_SET);
 800090a:	1dfb      	adds	r3, r7, #7
 800090c:	781a      	ldrb	r2, [r3, #0]
 800090e:	4b0a      	ldr	r3, [pc, #40]	@ (8000938 <BSP_LED_Init+0xd0>)
 8000910:	0092      	lsls	r2, r2, #2
 8000912:	58d0      	ldr	r0, [r2, r3]
 8000914:	1dfb      	adds	r3, r7, #7
 8000916:	781a      	ldrb	r2, [r3, #0]
 8000918:	4b06      	ldr	r3, [pc, #24]	@ (8000934 <BSP_LED_Init+0xcc>)
 800091a:	0052      	lsls	r2, r2, #1
 800091c:	5ad3      	ldrh	r3, [r2, r3]
 800091e:	2201      	movs	r2, #1
 8000920:	0019      	movs	r1, r3
 8000922:	f000 fcf9 	bl	8001318 <HAL_GPIO_WritePin>
    }
#endif
  }
  return ret;
 8000926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8000928:	0018      	movs	r0, r3
 800092a:	46bd      	mov	sp, r7
 800092c:	b00a      	add	sp, #40	@ 0x28
 800092e:	bd80      	pop	{r7, pc}
 8000930:	40021000 	.word	0x40021000
 8000934:	08003738 	.word	0x08003738
 8000938:	20000008 	.word	0x20000008

0800093c <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b088      	sub	sp, #32
 8000940:	af00      	add	r7, sp, #0
 8000942:	0002      	movs	r2, r0
 8000944:	1dfb      	adds	r3, r7, #7
 8000946:	701a      	strb	r2, [r3, #0]
 8000948:	1dbb      	adds	r3, r7, #6
 800094a:	1c0a      	adds	r2, r1, #0
 800094c:	701a      	strb	r2, [r3, #0]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 800094e:	4b36      	ldr	r3, [pc, #216]	@ (8000a28 <BSP_PB_Init+0xec>)
 8000950:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000952:	4b35      	ldr	r3, [pc, #212]	@ (8000a28 <BSP_PB_Init+0xec>)
 8000954:	2104      	movs	r1, #4
 8000956:	430a      	orrs	r2, r1
 8000958:	635a      	str	r2, [r3, #52]	@ 0x34
 800095a:	4b33      	ldr	r3, [pc, #204]	@ (8000a28 <BSP_PB_Init+0xec>)
 800095c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800095e:	2204      	movs	r2, #4
 8000960:	4013      	ands	r3, r2
 8000962:	60bb      	str	r3, [r7, #8]
 8000964:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8000966:	2380      	movs	r3, #128	@ 0x80
 8000968:	019b      	lsls	r3, r3, #6
 800096a:	001a      	movs	r2, r3
 800096c:	210c      	movs	r1, #12
 800096e:	187b      	adds	r3, r7, r1
 8000970:	601a      	str	r2, [r3, #0]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8000972:	187b      	adds	r3, r7, r1
 8000974:	2201      	movs	r2, #1
 8000976:	609a      	str	r2, [r3, #8]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000978:	187b      	adds	r3, r7, r1
 800097a:	2202      	movs	r2, #2
 800097c:	60da      	str	r2, [r3, #12]

  if (ButtonMode == BUTTON_MODE_GPIO)
 800097e:	1dbb      	adds	r3, r7, #6
 8000980:	781b      	ldrb	r3, [r3, #0]
 8000982:	2b00      	cmp	r3, #0
 8000984:	d10d      	bne.n	80009a2 <BSP_PB_Init+0x66>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8000986:	187b      	adds	r3, r7, r1
 8000988:	2200      	movs	r2, #0
 800098a:	605a      	str	r2, [r3, #4]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 800098c:	1dfb      	adds	r3, r7, #7
 800098e:	781a      	ldrb	r2, [r3, #0]
 8000990:	4b26      	ldr	r3, [pc, #152]	@ (8000a2c <BSP_PB_Init+0xf0>)
 8000992:	0092      	lsls	r2, r2, #2
 8000994:	58d3      	ldr	r3, [r2, r3]
 8000996:	187a      	adds	r2, r7, r1
 8000998:	0011      	movs	r1, r2
 800099a:	0018      	movs	r0, r3
 800099c:	f000 fb4a 	bl	8001034 <HAL_GPIO_Init>
 80009a0:	e03c      	b.n	8000a1c <BSP_PB_Init+0xe0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_FALLING;
 80009a2:	210c      	movs	r1, #12
 80009a4:	187b      	adds	r3, r7, r1
 80009a6:	4a22      	ldr	r2, [pc, #136]	@ (8000a30 <BSP_PB_Init+0xf4>)
 80009a8:	605a      	str	r2, [r3, #4]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80009aa:	1dfb      	adds	r3, r7, #7
 80009ac:	781a      	ldrb	r2, [r3, #0]
 80009ae:	4b1f      	ldr	r3, [pc, #124]	@ (8000a2c <BSP_PB_Init+0xf0>)
 80009b0:	0092      	lsls	r2, r2, #2
 80009b2:	58d3      	ldr	r3, [r2, r3]
 80009b4:	187a      	adds	r2, r7, r1
 80009b6:	0011      	movs	r1, r2
 80009b8:	0018      	movs	r0, r3
 80009ba:	f000 fb3b 	bl	8001034 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 80009be:	1dfb      	adds	r3, r7, #7
 80009c0:	781a      	ldrb	r2, [r3, #0]
 80009c2:	0013      	movs	r3, r2
 80009c4:	005b      	lsls	r3, r3, #1
 80009c6:	189b      	adds	r3, r3, r2
 80009c8:	009b      	lsls	r3, r3, #2
 80009ca:	4a1a      	ldr	r2, [pc, #104]	@ (8000a34 <BSP_PB_Init+0xf8>)
 80009cc:	1898      	adds	r0, r3, r2
 80009ce:	1dfb      	adds	r3, r7, #7
 80009d0:	781a      	ldrb	r2, [r3, #0]
 80009d2:	4b19      	ldr	r3, [pc, #100]	@ (8000a38 <BSP_PB_Init+0xfc>)
 80009d4:	0092      	lsls	r2, r2, #2
 80009d6:	58d3      	ldr	r3, [r2, r3]
 80009d8:	0019      	movs	r1, r3
 80009da:	f000 facf 	bl	8000f7c <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 80009de:	1dfb      	adds	r3, r7, #7
 80009e0:	781a      	ldrb	r2, [r3, #0]
 80009e2:	0013      	movs	r3, r2
 80009e4:	005b      	lsls	r3, r3, #1
 80009e6:	189b      	adds	r3, r3, r2
 80009e8:	009b      	lsls	r3, r3, #2
 80009ea:	4a12      	ldr	r2, [pc, #72]	@ (8000a34 <BSP_PB_Init+0xf8>)
 80009ec:	1898      	adds	r0, r3, r2
 80009ee:	1dfb      	adds	r3, r7, #7
 80009f0:	781a      	ldrb	r2, [r3, #0]
 80009f2:	4b12      	ldr	r3, [pc, #72]	@ (8000a3c <BSP_PB_Init+0x100>)
 80009f4:	0092      	lsls	r2, r2, #2
 80009f6:	58d3      	ldr	r3, [r2, r3]
 80009f8:	001a      	movs	r2, r3
 80009fa:	2100      	movs	r1, #0
 80009fc:	f000 fa8c 	bl	8000f18 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8000a00:	2007      	movs	r0, #7
 8000a02:	1dfb      	adds	r3, r7, #7
 8000a04:	781a      	ldrb	r2, [r3, #0]
 8000a06:	4b0e      	ldr	r3, [pc, #56]	@ (8000a40 <BSP_PB_Init+0x104>)
 8000a08:	0092      	lsls	r2, r2, #2
 8000a0a:	58d3      	ldr	r3, [r2, r3]
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	0019      	movs	r1, r3
 8000a10:	f000 fa50 	bl	8000eb4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8000a14:	2307      	movs	r3, #7
 8000a16:	0018      	movs	r0, r3
 8000a18:	f000 fa61 	bl	8000ede <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8000a1c:	2300      	movs	r3, #0
}
 8000a1e:	0018      	movs	r0, r3
 8000a20:	46bd      	mov	sp, r7
 8000a22:	b008      	add	sp, #32
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	46c0      	nop			@ (mov r8, r8)
 8000a28:	40021000 	.word	0x40021000
 8000a2c:	20000010 	.word	0x20000010
 8000a30:	10210000 	.word	0x10210000
 8000a34:	200000fc 	.word	0x200000fc
 8000a38:	0800373c 	.word	0x0800373c
 8000a3c:	20000014 	.word	0x20000014
 8000a40:	20000018 	.word	0x20000018

08000a44 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b082      	sub	sp, #8
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	0002      	movs	r2, r0
 8000a4c:	1dfb      	adds	r3, r7, #7
 8000a4e:	701a      	strb	r2, [r3, #0]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8000a50:	1dfb      	adds	r3, r7, #7
 8000a52:	781a      	ldrb	r2, [r3, #0]
 8000a54:	0013      	movs	r3, r2
 8000a56:	005b      	lsls	r3, r3, #1
 8000a58:	189b      	adds	r3, r3, r2
 8000a5a:	009b      	lsls	r3, r3, #2
 8000a5c:	4a04      	ldr	r2, [pc, #16]	@ (8000a70 <BSP_PB_IRQHandler+0x2c>)
 8000a5e:	189b      	adds	r3, r3, r2
 8000a60:	0018      	movs	r0, r3
 8000a62:	f000 fa9d 	bl	8000fa0 <HAL_EXTI_IRQHandler>
}
 8000a66:	46c0      	nop			@ (mov r8, r8)
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	b002      	add	sp, #8
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	46c0      	nop			@ (mov r8, r8)
 8000a70:	200000fc 	.word	0x200000fc

08000a74 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b082      	sub	sp, #8
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	0002      	movs	r2, r0
 8000a7c:	1dfb      	adds	r3, r7, #7
 8000a7e:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8000a80:	46c0      	nop			@ (mov r8, r8)
 8000a82:	46bd      	mov	sp, r7
 8000a84:	b002      	add	sp, #8
 8000a86:	bd80      	pop	{r7, pc}

08000a88 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b084      	sub	sp, #16
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	0002      	movs	r2, r0
 8000a90:	6039      	str	r1, [r7, #0]
 8000a92:	1dfb      	adds	r3, r7, #7
 8000a94:	701a      	strb	r2, [r3, #0]
  int32_t ret = BSP_ERROR_NONE;
 8000a96:	2300      	movs	r3, #0
 8000a98:	60fb      	str	r3, [r7, #12]

  if (COM >= COMn)
 8000a9a:	1dfb      	adds	r3, r7, #7
 8000a9c:	781b      	ldrb	r3, [r3, #0]
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d003      	beq.n	8000aaa <BSP_COM_Init+0x22>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000aa2:	2302      	movs	r3, #2
 8000aa4:	425b      	negs	r3, r3
 8000aa6:	60fb      	str	r3, [r7, #12]
 8000aa8:	e018      	b.n	8000adc <BSP_COM_Init+0x54>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8000aaa:	1dfb      	adds	r3, r7, #7
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	2294      	movs	r2, #148	@ 0x94
 8000ab0:	435a      	muls	r2, r3
 8000ab2:	4b0d      	ldr	r3, [pc, #52]	@ (8000ae8 <BSP_COM_Init+0x60>)
 8000ab4:	18d3      	adds	r3, r2, r3
 8000ab6:	0018      	movs	r0, r3
 8000ab8:	f000 f856 	bl	8000b68 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS == 0) */

    if (MX_USART2_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8000abc:	1dfb      	adds	r3, r7, #7
 8000abe:	781b      	ldrb	r3, [r3, #0]
 8000ac0:	2294      	movs	r2, #148	@ 0x94
 8000ac2:	435a      	muls	r2, r3
 8000ac4:	4b08      	ldr	r3, [pc, #32]	@ (8000ae8 <BSP_COM_Init+0x60>)
 8000ac6:	18d3      	adds	r3, r2, r3
 8000ac8:	683a      	ldr	r2, [r7, #0]
 8000aca:	0011      	movs	r1, r2
 8000acc:	0018      	movs	r0, r3
 8000ace:	f000 f80d 	bl	8000aec <MX_USART2_Init>
 8000ad2:	1e03      	subs	r3, r0, #0
 8000ad4:	d002      	beq.n	8000adc <BSP_COM_Init+0x54>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8000ad6:	2304      	movs	r3, #4
 8000ad8:	425b      	negs	r3, r3
 8000ada:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8000adc:	68fb      	ldr	r3, [r7, #12]
}
 8000ade:	0018      	movs	r0, r3
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	b004      	add	sp, #16
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	46c0      	nop			@ (mov r8, r8)
 8000ae8:	20000108 	.word	0x20000108

08000aec <MX_USART2_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART2_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b082      	sub	sp, #8
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
 8000af4:	6039      	str	r1, [r7, #0]
  /* USART configuration */
  huart->Instance                = COM_USART[COM1];
 8000af6:	4b17      	ldr	r3, [pc, #92]	@ (8000b54 <MX_USART2_Init+0x68>)
 8000af8:	681a      	ldr	r2, [r3, #0]
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate           = COM_Init->BaudRate;
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	681a      	ldr	r2, [r3, #0]
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	605a      	str	r2, [r3, #4]
  huart->Init.Mode               = UART_MODE_TX_RX;
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	220c      	movs	r2, #12
 8000b0a:	615a      	str	r2, [r3, #20]
  huart->Init.Parity             = (uint32_t)COM_Init->Parity;
 8000b0c:	683b      	ldr	r3, [r7, #0]
 8000b0e:	895b      	ldrh	r3, [r3, #10]
 8000b10:	001a      	movs	r2, r3
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	611a      	str	r2, [r3, #16]
  huart->Init.WordLength         = (uint32_t)COM_Init->WordLength;
 8000b16:	683b      	ldr	r3, [r7, #0]
 8000b18:	685a      	ldr	r2, [r3, #4]
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits           = (uint32_t)COM_Init->StopBits;
 8000b1e:	683b      	ldr	r3, [r7, #0]
 8000b20:	891b      	ldrh	r3, [r3, #8]
 8000b22:	001a      	movs	r2, r3
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	60da      	str	r2, [r3, #12]
  huart->Init.HwFlowCtl          = (uint32_t)COM_Init->HwFlowCtl;
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	899b      	ldrh	r3, [r3, #12]
 8000b2c:	001a      	movs	r2, r3
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling       = UART_OVERSAMPLING_8;
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	2280      	movs	r2, #128	@ 0x80
 8000b36:	0212      	lsls	r2, r2, #8
 8000b38:	61da      	str	r2, [r3, #28]
  huart->Init.ClockPrescaler     = UART_PRESCALER_DIV1;
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	625a      	str	r2, [r3, #36]	@ 0x24
  return HAL_UART_Init(huart);
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	0018      	movs	r0, r3
 8000b44:	f001 fd02 	bl	800254c <HAL_UART_Init>
 8000b48:	0003      	movs	r3, r0
}
 8000b4a:	0018      	movs	r0, r3
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	b002      	add	sp, #8
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	46c0      	nop			@ (mov r8, r8)
 8000b54:	20000004 	.word	0x20000004

08000b58 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8000b5c:	2000      	movs	r0, #0
 8000b5e:	f7ff ff89 	bl	8000a74 <BSP_PB_Callback>
}
 8000b62:	46c0      	nop			@ (mov r8, r8)
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bd80      	pop	{r7, pc}

08000b68 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8000b68:	b590      	push	{r4, r7, lr}
 8000b6a:	b08b      	sub	sp, #44	@ 0x2c
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8000b70:	4b28      	ldr	r3, [pc, #160]	@ (8000c14 <COM1_MspInit+0xac>)
 8000b72:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b74:	4b27      	ldr	r3, [pc, #156]	@ (8000c14 <COM1_MspInit+0xac>)
 8000b76:	2101      	movs	r1, #1
 8000b78:	430a      	orrs	r2, r1
 8000b7a:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b7c:	4b25      	ldr	r3, [pc, #148]	@ (8000c14 <COM1_MspInit+0xac>)
 8000b7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b80:	2201      	movs	r2, #1
 8000b82:	4013      	ands	r3, r2
 8000b84:	613b      	str	r3, [r7, #16]
 8000b86:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8000b88:	4b22      	ldr	r3, [pc, #136]	@ (8000c14 <COM1_MspInit+0xac>)
 8000b8a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b8c:	4b21      	ldr	r3, [pc, #132]	@ (8000c14 <COM1_MspInit+0xac>)
 8000b8e:	2101      	movs	r1, #1
 8000b90:	430a      	orrs	r2, r1
 8000b92:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b94:	4b1f      	ldr	r3, [pc, #124]	@ (8000c14 <COM1_MspInit+0xac>)
 8000b96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b98:	2201      	movs	r2, #1
 8000b9a:	4013      	ands	r3, r2
 8000b9c:	60fb      	str	r3, [r7, #12]
 8000b9e:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8000ba0:	4b1c      	ldr	r3, [pc, #112]	@ (8000c14 <COM1_MspInit+0xac>)
 8000ba2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000ba4:	4b1b      	ldr	r3, [pc, #108]	@ (8000c14 <COM1_MspInit+0xac>)
 8000ba6:	2180      	movs	r1, #128	@ 0x80
 8000ba8:	0289      	lsls	r1, r1, #10
 8000baa:	430a      	orrs	r2, r1
 8000bac:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000bae:	4b19      	ldr	r3, [pc, #100]	@ (8000c14 <COM1_MspInit+0xac>)
 8000bb0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000bb2:	2380      	movs	r3, #128	@ 0x80
 8000bb4:	029b      	lsls	r3, r3, #10
 8000bb6:	4013      	ands	r3, r2
 8000bb8:	60bb      	str	r3, [r7, #8]
 8000bba:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 8000bbc:	2414      	movs	r4, #20
 8000bbe:	193b      	adds	r3, r7, r4
 8000bc0:	2204      	movs	r2, #4
 8000bc2:	601a      	str	r2, [r3, #0]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8000bc4:	193b      	adds	r3, r7, r4
 8000bc6:	2202      	movs	r2, #2
 8000bc8:	605a      	str	r2, [r3, #4]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000bca:	193b      	adds	r3, r7, r4
 8000bcc:	2202      	movs	r2, #2
 8000bce:	60da      	str	r2, [r3, #12]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8000bd0:	193b      	adds	r3, r7, r4
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	609a      	str	r2, [r3, #8]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8000bd6:	193b      	adds	r3, r7, r4
 8000bd8:	2201      	movs	r2, #1
 8000bda:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8000bdc:	193a      	adds	r2, r7, r4
 8000bde:	23a0      	movs	r3, #160	@ 0xa0
 8000be0:	05db      	lsls	r3, r3, #23
 8000be2:	0011      	movs	r1, r2
 8000be4:	0018      	movs	r0, r3
 8000be6:	f000 fa25 	bl	8001034 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin       = COM1_RX_PIN;
 8000bea:	193b      	adds	r3, r7, r4
 8000bec:	2208      	movs	r2, #8
 8000bee:	601a      	str	r2, [r3, #0]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8000bf0:	193b      	adds	r3, r7, r4
 8000bf2:	2202      	movs	r2, #2
 8000bf4:	605a      	str	r2, [r3, #4]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8000bf6:	193b      	adds	r3, r7, r4
 8000bf8:	2201      	movs	r2, #1
 8000bfa:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8000bfc:	193a      	adds	r2, r7, r4
 8000bfe:	23a0      	movs	r3, #160	@ 0xa0
 8000c00:	05db      	lsls	r3, r3, #23
 8000c02:	0011      	movs	r1, r2
 8000c04:	0018      	movs	r0, r3
 8000c06:	f000 fa15 	bl	8001034 <HAL_GPIO_Init>
}
 8000c0a:	46c0      	nop			@ (mov r8, r8)
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	b00b      	add	sp, #44	@ 0x2c
 8000c10:	bd90      	pop	{r4, r7, pc}
 8000c12:	46c0      	nop			@ (mov r8, r8)
 8000c14:	40021000 	.word	0x40021000

08000c18 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b082      	sub	sp, #8
 8000c1c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c1e:	1dfb      	adds	r3, r7, #7
 8000c20:	2200      	movs	r2, #0
 8000c22:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c24:	2003      	movs	r0, #3
 8000c26:	f000 f80f 	bl	8000c48 <HAL_InitTick>
 8000c2a:	1e03      	subs	r3, r0, #0
 8000c2c:	d003      	beq.n	8000c36 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8000c2e:	1dfb      	adds	r3, r7, #7
 8000c30:	2201      	movs	r2, #1
 8000c32:	701a      	strb	r2, [r3, #0]
 8000c34:	e001      	b.n	8000c3a <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c36:	f7ff fd03 	bl	8000640 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c3a:	1dfb      	adds	r3, r7, #7
 8000c3c:	781b      	ldrb	r3, [r3, #0]
}
 8000c3e:	0018      	movs	r0, r3
 8000c40:	46bd      	mov	sp, r7
 8000c42:	b002      	add	sp, #8
 8000c44:	bd80      	pop	{r7, pc}
	...

08000c48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c48:	b590      	push	{r4, r7, lr}
 8000c4a:	b085      	sub	sp, #20
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000c50:	230f      	movs	r3, #15
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	2200      	movs	r2, #0
 8000c56:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 8000c58:	4b1d      	ldr	r3, [pc, #116]	@ (8000cd0 <HAL_InitTick+0x88>)
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d02b      	beq.n	8000cb8 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8000c60:	4b1c      	ldr	r3, [pc, #112]	@ (8000cd4 <HAL_InitTick+0x8c>)
 8000c62:	681c      	ldr	r4, [r3, #0]
 8000c64:	4b1a      	ldr	r3, [pc, #104]	@ (8000cd0 <HAL_InitTick+0x88>)
 8000c66:	781b      	ldrb	r3, [r3, #0]
 8000c68:	0019      	movs	r1, r3
 8000c6a:	23fa      	movs	r3, #250	@ 0xfa
 8000c6c:	0098      	lsls	r0, r3, #2
 8000c6e:	f7ff fa55 	bl	800011c <__udivsi3>
 8000c72:	0003      	movs	r3, r0
 8000c74:	0019      	movs	r1, r3
 8000c76:	0020      	movs	r0, r4
 8000c78:	f7ff fa50 	bl	800011c <__udivsi3>
 8000c7c:	0003      	movs	r3, r0
 8000c7e:	0018      	movs	r0, r3
 8000c80:	f000 f93d 	bl	8000efe <HAL_SYSTICK_Config>
 8000c84:	1e03      	subs	r3, r0, #0
 8000c86:	d112      	bne.n	8000cae <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	2b03      	cmp	r3, #3
 8000c8c:	d80a      	bhi.n	8000ca4 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c8e:	6879      	ldr	r1, [r7, #4]
 8000c90:	2301      	movs	r3, #1
 8000c92:	425b      	negs	r3, r3
 8000c94:	2200      	movs	r2, #0
 8000c96:	0018      	movs	r0, r3
 8000c98:	f000 f90c 	bl	8000eb4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c9c:	4b0e      	ldr	r3, [pc, #56]	@ (8000cd8 <HAL_InitTick+0x90>)
 8000c9e:	687a      	ldr	r2, [r7, #4]
 8000ca0:	601a      	str	r2, [r3, #0]
 8000ca2:	e00d      	b.n	8000cc0 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000ca4:	230f      	movs	r3, #15
 8000ca6:	18fb      	adds	r3, r7, r3
 8000ca8:	2201      	movs	r2, #1
 8000caa:	701a      	strb	r2, [r3, #0]
 8000cac:	e008      	b.n	8000cc0 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000cae:	230f      	movs	r3, #15
 8000cb0:	18fb      	adds	r3, r7, r3
 8000cb2:	2201      	movs	r2, #1
 8000cb4:	701a      	strb	r2, [r3, #0]
 8000cb6:	e003      	b.n	8000cc0 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000cb8:	230f      	movs	r3, #15
 8000cba:	18fb      	adds	r3, r7, r3
 8000cbc:	2201      	movs	r2, #1
 8000cbe:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000cc0:	230f      	movs	r3, #15
 8000cc2:	18fb      	adds	r3, r7, r3
 8000cc4:	781b      	ldrb	r3, [r3, #0]
}
 8000cc6:	0018      	movs	r0, r3
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	b005      	add	sp, #20
 8000ccc:	bd90      	pop	{r4, r7, pc}
 8000cce:	46c0      	nop			@ (mov r8, r8)
 8000cd0:	20000020 	.word	0x20000020
 8000cd4:	20000000 	.word	0x20000000
 8000cd8:	2000001c 	.word	0x2000001c

08000cdc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ce0:	4b05      	ldr	r3, [pc, #20]	@ (8000cf8 <HAL_IncTick+0x1c>)
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	001a      	movs	r2, r3
 8000ce6:	4b05      	ldr	r3, [pc, #20]	@ (8000cfc <HAL_IncTick+0x20>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	18d2      	adds	r2, r2, r3
 8000cec:	4b03      	ldr	r3, [pc, #12]	@ (8000cfc <HAL_IncTick+0x20>)
 8000cee:	601a      	str	r2, [r3, #0]
}
 8000cf0:	46c0      	nop			@ (mov r8, r8)
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	46c0      	nop			@ (mov r8, r8)
 8000cf8:	20000020 	.word	0x20000020
 8000cfc:	2000019c 	.word	0x2000019c

08000d00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	af00      	add	r7, sp, #0
  return uwTick;
 8000d04:	4b02      	ldr	r3, [pc, #8]	@ (8000d10 <HAL_GetTick+0x10>)
 8000d06:	681b      	ldr	r3, [r3, #0]
}
 8000d08:	0018      	movs	r0, r3
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	46c0      	nop			@ (mov r8, r8)
 8000d10:	2000019c 	.word	0x2000019c

08000d14 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b084      	sub	sp, #16
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d1c:	f7ff fff0 	bl	8000d00 <HAL_GetTick>
 8000d20:	0003      	movs	r3, r0
 8000d22:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	3301      	adds	r3, #1
 8000d2c:	d005      	beq.n	8000d3a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d2e:	4b0a      	ldr	r3, [pc, #40]	@ (8000d58 <HAL_Delay+0x44>)
 8000d30:	781b      	ldrb	r3, [r3, #0]
 8000d32:	001a      	movs	r2, r3
 8000d34:	68fb      	ldr	r3, [r7, #12]
 8000d36:	189b      	adds	r3, r3, r2
 8000d38:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d3a:	46c0      	nop			@ (mov r8, r8)
 8000d3c:	f7ff ffe0 	bl	8000d00 <HAL_GetTick>
 8000d40:	0002      	movs	r2, r0
 8000d42:	68bb      	ldr	r3, [r7, #8]
 8000d44:	1ad3      	subs	r3, r2, r3
 8000d46:	68fa      	ldr	r2, [r7, #12]
 8000d48:	429a      	cmp	r2, r3
 8000d4a:	d8f7      	bhi.n	8000d3c <HAL_Delay+0x28>
  {
  }
}
 8000d4c:	46c0      	nop			@ (mov r8, r8)
 8000d4e:	46c0      	nop			@ (mov r8, r8)
 8000d50:	46bd      	mov	sp, r7
 8000d52:	b004      	add	sp, #16
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	46c0      	nop			@ (mov r8, r8)
 8000d58:	20000020 	.word	0x20000020

08000d5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b082      	sub	sp, #8
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	0002      	movs	r2, r0
 8000d64:	1dfb      	adds	r3, r7, #7
 8000d66:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000d68:	1dfb      	adds	r3, r7, #7
 8000d6a:	781b      	ldrb	r3, [r3, #0]
 8000d6c:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d6e:	d809      	bhi.n	8000d84 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d70:	1dfb      	adds	r3, r7, #7
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	001a      	movs	r2, r3
 8000d76:	231f      	movs	r3, #31
 8000d78:	401a      	ands	r2, r3
 8000d7a:	4b04      	ldr	r3, [pc, #16]	@ (8000d8c <__NVIC_EnableIRQ+0x30>)
 8000d7c:	2101      	movs	r1, #1
 8000d7e:	4091      	lsls	r1, r2
 8000d80:	000a      	movs	r2, r1
 8000d82:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000d84:	46c0      	nop			@ (mov r8, r8)
 8000d86:	46bd      	mov	sp, r7
 8000d88:	b002      	add	sp, #8
 8000d8a:	bd80      	pop	{r7, pc}
 8000d8c:	e000e100 	.word	0xe000e100

08000d90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d90:	b590      	push	{r4, r7, lr}
 8000d92:	b083      	sub	sp, #12
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	0002      	movs	r2, r0
 8000d98:	6039      	str	r1, [r7, #0]
 8000d9a:	1dfb      	adds	r3, r7, #7
 8000d9c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000d9e:	1dfb      	adds	r3, r7, #7
 8000da0:	781b      	ldrb	r3, [r3, #0]
 8000da2:	2b7f      	cmp	r3, #127	@ 0x7f
 8000da4:	d828      	bhi.n	8000df8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000da6:	4a2f      	ldr	r2, [pc, #188]	@ (8000e64 <__NVIC_SetPriority+0xd4>)
 8000da8:	1dfb      	adds	r3, r7, #7
 8000daa:	781b      	ldrb	r3, [r3, #0]
 8000dac:	b25b      	sxtb	r3, r3
 8000dae:	089b      	lsrs	r3, r3, #2
 8000db0:	33c0      	adds	r3, #192	@ 0xc0
 8000db2:	009b      	lsls	r3, r3, #2
 8000db4:	589b      	ldr	r3, [r3, r2]
 8000db6:	1dfa      	adds	r2, r7, #7
 8000db8:	7812      	ldrb	r2, [r2, #0]
 8000dba:	0011      	movs	r1, r2
 8000dbc:	2203      	movs	r2, #3
 8000dbe:	400a      	ands	r2, r1
 8000dc0:	00d2      	lsls	r2, r2, #3
 8000dc2:	21ff      	movs	r1, #255	@ 0xff
 8000dc4:	4091      	lsls	r1, r2
 8000dc6:	000a      	movs	r2, r1
 8000dc8:	43d2      	mvns	r2, r2
 8000dca:	401a      	ands	r2, r3
 8000dcc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000dce:	683b      	ldr	r3, [r7, #0]
 8000dd0:	019b      	lsls	r3, r3, #6
 8000dd2:	22ff      	movs	r2, #255	@ 0xff
 8000dd4:	401a      	ands	r2, r3
 8000dd6:	1dfb      	adds	r3, r7, #7
 8000dd8:	781b      	ldrb	r3, [r3, #0]
 8000dda:	0018      	movs	r0, r3
 8000ddc:	2303      	movs	r3, #3
 8000dde:	4003      	ands	r3, r0
 8000de0:	00db      	lsls	r3, r3, #3
 8000de2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000de4:	481f      	ldr	r0, [pc, #124]	@ (8000e64 <__NVIC_SetPriority+0xd4>)
 8000de6:	1dfb      	adds	r3, r7, #7
 8000de8:	781b      	ldrb	r3, [r3, #0]
 8000dea:	b25b      	sxtb	r3, r3
 8000dec:	089b      	lsrs	r3, r3, #2
 8000dee:	430a      	orrs	r2, r1
 8000df0:	33c0      	adds	r3, #192	@ 0xc0
 8000df2:	009b      	lsls	r3, r3, #2
 8000df4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000df6:	e031      	b.n	8000e5c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000df8:	4a1b      	ldr	r2, [pc, #108]	@ (8000e68 <__NVIC_SetPriority+0xd8>)
 8000dfa:	1dfb      	adds	r3, r7, #7
 8000dfc:	781b      	ldrb	r3, [r3, #0]
 8000dfe:	0019      	movs	r1, r3
 8000e00:	230f      	movs	r3, #15
 8000e02:	400b      	ands	r3, r1
 8000e04:	3b08      	subs	r3, #8
 8000e06:	089b      	lsrs	r3, r3, #2
 8000e08:	3306      	adds	r3, #6
 8000e0a:	009b      	lsls	r3, r3, #2
 8000e0c:	18d3      	adds	r3, r2, r3
 8000e0e:	3304      	adds	r3, #4
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	1dfa      	adds	r2, r7, #7
 8000e14:	7812      	ldrb	r2, [r2, #0]
 8000e16:	0011      	movs	r1, r2
 8000e18:	2203      	movs	r2, #3
 8000e1a:	400a      	ands	r2, r1
 8000e1c:	00d2      	lsls	r2, r2, #3
 8000e1e:	21ff      	movs	r1, #255	@ 0xff
 8000e20:	4091      	lsls	r1, r2
 8000e22:	000a      	movs	r2, r1
 8000e24:	43d2      	mvns	r2, r2
 8000e26:	401a      	ands	r2, r3
 8000e28:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	019b      	lsls	r3, r3, #6
 8000e2e:	22ff      	movs	r2, #255	@ 0xff
 8000e30:	401a      	ands	r2, r3
 8000e32:	1dfb      	adds	r3, r7, #7
 8000e34:	781b      	ldrb	r3, [r3, #0]
 8000e36:	0018      	movs	r0, r3
 8000e38:	2303      	movs	r3, #3
 8000e3a:	4003      	ands	r3, r0
 8000e3c:	00db      	lsls	r3, r3, #3
 8000e3e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e40:	4809      	ldr	r0, [pc, #36]	@ (8000e68 <__NVIC_SetPriority+0xd8>)
 8000e42:	1dfb      	adds	r3, r7, #7
 8000e44:	781b      	ldrb	r3, [r3, #0]
 8000e46:	001c      	movs	r4, r3
 8000e48:	230f      	movs	r3, #15
 8000e4a:	4023      	ands	r3, r4
 8000e4c:	3b08      	subs	r3, #8
 8000e4e:	089b      	lsrs	r3, r3, #2
 8000e50:	430a      	orrs	r2, r1
 8000e52:	3306      	adds	r3, #6
 8000e54:	009b      	lsls	r3, r3, #2
 8000e56:	18c3      	adds	r3, r0, r3
 8000e58:	3304      	adds	r3, #4
 8000e5a:	601a      	str	r2, [r3, #0]
}
 8000e5c:	46c0      	nop			@ (mov r8, r8)
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	b003      	add	sp, #12
 8000e62:	bd90      	pop	{r4, r7, pc}
 8000e64:	e000e100 	.word	0xe000e100
 8000e68:	e000ed00 	.word	0xe000ed00

08000e6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b082      	sub	sp, #8
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	1e5a      	subs	r2, r3, #1
 8000e78:	2380      	movs	r3, #128	@ 0x80
 8000e7a:	045b      	lsls	r3, r3, #17
 8000e7c:	429a      	cmp	r2, r3
 8000e7e:	d301      	bcc.n	8000e84 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e80:	2301      	movs	r3, #1
 8000e82:	e010      	b.n	8000ea6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e84:	4b0a      	ldr	r3, [pc, #40]	@ (8000eb0 <SysTick_Config+0x44>)
 8000e86:	687a      	ldr	r2, [r7, #4]
 8000e88:	3a01      	subs	r2, #1
 8000e8a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e8c:	2301      	movs	r3, #1
 8000e8e:	425b      	negs	r3, r3
 8000e90:	2103      	movs	r1, #3
 8000e92:	0018      	movs	r0, r3
 8000e94:	f7ff ff7c 	bl	8000d90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e98:	4b05      	ldr	r3, [pc, #20]	@ (8000eb0 <SysTick_Config+0x44>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e9e:	4b04      	ldr	r3, [pc, #16]	@ (8000eb0 <SysTick_Config+0x44>)
 8000ea0:	2207      	movs	r2, #7
 8000ea2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ea4:	2300      	movs	r3, #0
}
 8000ea6:	0018      	movs	r0, r3
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	b002      	add	sp, #8
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	46c0      	nop			@ (mov r8, r8)
 8000eb0:	e000e010 	.word	0xe000e010

08000eb4 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b084      	sub	sp, #16
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	60b9      	str	r1, [r7, #8]
 8000ebc:	607a      	str	r2, [r7, #4]
 8000ebe:	210f      	movs	r1, #15
 8000ec0:	187b      	adds	r3, r7, r1
 8000ec2:	1c02      	adds	r2, r0, #0
 8000ec4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000ec6:	68ba      	ldr	r2, [r7, #8]
 8000ec8:	187b      	adds	r3, r7, r1
 8000eca:	781b      	ldrb	r3, [r3, #0]
 8000ecc:	b25b      	sxtb	r3, r3
 8000ece:	0011      	movs	r1, r2
 8000ed0:	0018      	movs	r0, r3
 8000ed2:	f7ff ff5d 	bl	8000d90 <__NVIC_SetPriority>
}
 8000ed6:	46c0      	nop			@ (mov r8, r8)
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	b004      	add	sp, #16
 8000edc:	bd80      	pop	{r7, pc}

08000ede <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ede:	b580      	push	{r7, lr}
 8000ee0:	b082      	sub	sp, #8
 8000ee2:	af00      	add	r7, sp, #0
 8000ee4:	0002      	movs	r2, r0
 8000ee6:	1dfb      	adds	r3, r7, #7
 8000ee8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000eea:	1dfb      	adds	r3, r7, #7
 8000eec:	781b      	ldrb	r3, [r3, #0]
 8000eee:	b25b      	sxtb	r3, r3
 8000ef0:	0018      	movs	r0, r3
 8000ef2:	f7ff ff33 	bl	8000d5c <__NVIC_EnableIRQ>
}
 8000ef6:	46c0      	nop			@ (mov r8, r8)
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	b002      	add	sp, #8
 8000efc:	bd80      	pop	{r7, pc}

08000efe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000efe:	b580      	push	{r7, lr}
 8000f00:	b082      	sub	sp, #8
 8000f02:	af00      	add	r7, sp, #0
 8000f04:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	0018      	movs	r0, r3
 8000f0a:	f7ff ffaf 	bl	8000e6c <SysTick_Config>
 8000f0e:	0003      	movs	r3, r0
}
 8000f10:	0018      	movs	r0, r3
 8000f12:	46bd      	mov	sp, r7
 8000f14:	b002      	add	sp, #8
 8000f16:	bd80      	pop	{r7, pc}

08000f18 <HAL_EXTI_RegisterCallback>:
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID,
                                            void (*pPendingCbfn)(void))
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b086      	sub	sp, #24
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	60f8      	str	r0, [r7, #12]
 8000f20:	607a      	str	r2, [r7, #4]
 8000f22:	200b      	movs	r0, #11
 8000f24:	183b      	adds	r3, r7, r0
 8000f26:	1c0a      	adds	r2, r1, #0
 8000f28:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000f2a:	2317      	movs	r3, #23
 8000f2c:	18fb      	adds	r3, r7, r3
 8000f2e:	2200      	movs	r2, #0
 8000f30:	701a      	strb	r2, [r3, #0]

  switch (CallbackID)
 8000f32:	183b      	adds	r3, r7, r0
 8000f34:	781b      	ldrb	r3, [r3, #0]
 8000f36:	2b02      	cmp	r3, #2
 8000f38:	d010      	beq.n	8000f5c <HAL_EXTI_RegisterCallback+0x44>
 8000f3a:	dc13      	bgt.n	8000f64 <HAL_EXTI_RegisterCallback+0x4c>
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d002      	beq.n	8000f46 <HAL_EXTI_RegisterCallback+0x2e>
 8000f40:	2b01      	cmp	r3, #1
 8000f42:	d007      	beq.n	8000f54 <HAL_EXTI_RegisterCallback+0x3c>
 8000f44:	e00e      	b.n	8000f64 <HAL_EXTI_RegisterCallback+0x4c>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	687a      	ldr	r2, [r7, #4]
 8000f4a:	605a      	str	r2, [r3, #4]
      hexti->FallingCallback = pPendingCbfn;
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	687a      	ldr	r2, [r7, #4]
 8000f50:	609a      	str	r2, [r3, #8]
      break;
 8000f52:	e00c      	b.n	8000f6e <HAL_EXTI_RegisterCallback+0x56>

    case  HAL_EXTI_RISING_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	687a      	ldr	r2, [r7, #4]
 8000f58:	605a      	str	r2, [r3, #4]
      break;
 8000f5a:	e008      	b.n	8000f6e <HAL_EXTI_RegisterCallback+0x56>

    case  HAL_EXTI_FALLING_CB_ID:
      hexti->FallingCallback = pPendingCbfn;
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	687a      	ldr	r2, [r7, #4]
 8000f60:	609a      	str	r2, [r3, #8]
      break;
 8000f62:	e004      	b.n	8000f6e <HAL_EXTI_RegisterCallback+0x56>

    default:
      status = HAL_ERROR;
 8000f64:	2317      	movs	r3, #23
 8000f66:	18fb      	adds	r3, r7, r3
 8000f68:	2201      	movs	r2, #1
 8000f6a:	701a      	strb	r2, [r3, #0]
      break;
 8000f6c:	46c0      	nop			@ (mov r8, r8)
  }

  return status;
 8000f6e:	2317      	movs	r3, #23
 8000f70:	18fb      	adds	r3, r7, r3
 8000f72:	781b      	ldrb	r3, [r3, #0]
}
 8000f74:	0018      	movs	r0, r3
 8000f76:	46bd      	mov	sp, r7
 8000f78:	b006      	add	sp, #24
 8000f7a:	bd80      	pop	{r7, pc}

08000f7c <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
 8000f84:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d101      	bne.n	8000f90 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	e003      	b.n	8000f98 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	683a      	ldr	r2, [r7, #0]
 8000f94:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8000f96:	2300      	movs	r3, #0
  }
}
 8000f98:	0018      	movs	r0, r3
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	b002      	add	sp, #8
 8000f9e:	bd80      	pop	{r7, pc}

08000fa0 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b086      	sub	sp, #24
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	0c1b      	lsrs	r3, r3, #16
 8000fae:	2201      	movs	r2, #1
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	221f      	movs	r2, #31
 8000fba:	4013      	ands	r3, r2
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	409a      	lsls	r2, r3
 8000fc0:	0013      	movs	r3, r2
 8000fc2:	613b      	str	r3, [r7, #16]

  /* Get rising edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 8000fc4:	697b      	ldr	r3, [r7, #20]
 8000fc6:	015b      	lsls	r3, r3, #5
 8000fc8:	4a18      	ldr	r2, [pc, #96]	@ (800102c <HAL_EXTI_IRQHandler+0x8c>)
 8000fca:	4694      	mov	ip, r2
 8000fcc:	4463      	add	r3, ip
 8000fce:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	681a      	ldr	r2, [r3, #0]
 8000fd4:	693b      	ldr	r3, [r7, #16]
 8000fd6:	4013      	ands	r3, r2
 8000fd8:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8000fda:	68bb      	ldr	r3, [r7, #8]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d009      	beq.n	8000ff4 <HAL_EXTI_IRQHandler+0x54>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	693a      	ldr	r2, [r7, #16]
 8000fe4:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->RisingCallback != NULL)
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d002      	beq.n	8000ff4 <HAL_EXTI_IRQHandler+0x54>
    {
      hexti->RisingCallback();
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 8000ff4:	697b      	ldr	r3, [r7, #20]
 8000ff6:	015b      	lsls	r3, r3, #5
 8000ff8:	4a0d      	ldr	r2, [pc, #52]	@ (8001030 <HAL_EXTI_IRQHandler+0x90>)
 8000ffa:	4694      	mov	ip, r2
 8000ffc:	4463      	add	r3, ip
 8000ffe:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	681a      	ldr	r2, [r3, #0]
 8001004:	693b      	ldr	r3, [r7, #16]
 8001006:	4013      	ands	r3, r2
 8001008:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 800100a:	68bb      	ldr	r3, [r7, #8]
 800100c:	2b00      	cmp	r3, #0
 800100e:	d009      	beq.n	8001024 <HAL_EXTI_IRQHandler+0x84>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	693a      	ldr	r2, [r7, #16]
 8001014:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->FallingCallback != NULL)
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	689b      	ldr	r3, [r3, #8]
 800101a:	2b00      	cmp	r3, #0
 800101c:	d002      	beq.n	8001024 <HAL_EXTI_IRQHandler+0x84>
    {
      hexti->FallingCallback();
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	689b      	ldr	r3, [r3, #8]
 8001022:	4798      	blx	r3
    }
  }
}
 8001024:	46c0      	nop			@ (mov r8, r8)
 8001026:	46bd      	mov	sp, r7
 8001028:	b006      	add	sp, #24
 800102a:	bd80      	pop	{r7, pc}
 800102c:	4002180c 	.word	0x4002180c
 8001030:	40021810 	.word	0x40021810

08001034 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b086      	sub	sp, #24
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
 800103c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 800103e:	2300      	movs	r3, #0
 8001040:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001042:	e153      	b.n	80012ec <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	2101      	movs	r1, #1
 800104a:	693a      	ldr	r2, [r7, #16]
 800104c:	4091      	lsls	r1, r2
 800104e:	000a      	movs	r2, r1
 8001050:	4013      	ands	r3, r2
 8001052:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d100      	bne.n	800105c <HAL_GPIO_Init+0x28>
 800105a:	e144      	b.n	80012e6 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	685b      	ldr	r3, [r3, #4]
 8001060:	2b02      	cmp	r3, #2
 8001062:	d003      	beq.n	800106c <HAL_GPIO_Init+0x38>
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	2b12      	cmp	r3, #18
 800106a:	d125      	bne.n	80010b8 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 800106c:	693b      	ldr	r3, [r7, #16]
 800106e:	08da      	lsrs	r2, r3, #3
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	3208      	adds	r2, #8
 8001074:	0092      	lsls	r2, r2, #2
 8001076:	58d3      	ldr	r3, [r2, r3]
 8001078:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 800107a:	693b      	ldr	r3, [r7, #16]
 800107c:	2207      	movs	r2, #7
 800107e:	4013      	ands	r3, r2
 8001080:	009b      	lsls	r3, r3, #2
 8001082:	220f      	movs	r2, #15
 8001084:	409a      	lsls	r2, r3
 8001086:	0013      	movs	r3, r2
 8001088:	43da      	mvns	r2, r3
 800108a:	697b      	ldr	r3, [r7, #20]
 800108c:	4013      	ands	r3, r2
 800108e:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	691b      	ldr	r3, [r3, #16]
 8001094:	220f      	movs	r2, #15
 8001096:	401a      	ands	r2, r3
 8001098:	693b      	ldr	r3, [r7, #16]
 800109a:	2107      	movs	r1, #7
 800109c:	400b      	ands	r3, r1
 800109e:	009b      	lsls	r3, r3, #2
 80010a0:	409a      	lsls	r2, r3
 80010a2:	0013      	movs	r3, r2
 80010a4:	697a      	ldr	r2, [r7, #20]
 80010a6:	4313      	orrs	r3, r2
 80010a8:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 80010aa:	693b      	ldr	r3, [r7, #16]
 80010ac:	08da      	lsrs	r2, r3, #3
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	3208      	adds	r2, #8
 80010b2:	0092      	lsls	r2, r2, #2
 80010b4:	6979      	ldr	r1, [r7, #20]
 80010b6:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80010be:	693b      	ldr	r3, [r7, #16]
 80010c0:	005b      	lsls	r3, r3, #1
 80010c2:	2203      	movs	r2, #3
 80010c4:	409a      	lsls	r2, r3
 80010c6:	0013      	movs	r3, r2
 80010c8:	43da      	mvns	r2, r3
 80010ca:	697b      	ldr	r3, [r7, #20]
 80010cc:	4013      	ands	r3, r2
 80010ce:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	685b      	ldr	r3, [r3, #4]
 80010d4:	2203      	movs	r2, #3
 80010d6:	401a      	ands	r2, r3
 80010d8:	693b      	ldr	r3, [r7, #16]
 80010da:	005b      	lsls	r3, r3, #1
 80010dc:	409a      	lsls	r2, r3
 80010de:	0013      	movs	r3, r2
 80010e0:	697a      	ldr	r2, [r7, #20]
 80010e2:	4313      	orrs	r3, r2
 80010e4:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	697a      	ldr	r2, [r7, #20]
 80010ea:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	2b01      	cmp	r3, #1
 80010f2:	d00b      	beq.n	800110c <HAL_GPIO_Init+0xd8>
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	2b02      	cmp	r3, #2
 80010fa:	d007      	beq.n	800110c <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001100:	2b11      	cmp	r3, #17
 8001102:	d003      	beq.n	800110c <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	2b12      	cmp	r3, #18
 800110a:	d130      	bne.n	800116e <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	689b      	ldr	r3, [r3, #8]
 8001110:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001112:	693b      	ldr	r3, [r7, #16]
 8001114:	005b      	lsls	r3, r3, #1
 8001116:	2203      	movs	r2, #3
 8001118:	409a      	lsls	r2, r3
 800111a:	0013      	movs	r3, r2
 800111c:	43da      	mvns	r2, r3
 800111e:	697b      	ldr	r3, [r7, #20]
 8001120:	4013      	ands	r3, r2
 8001122:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	68da      	ldr	r2, [r3, #12]
 8001128:	693b      	ldr	r3, [r7, #16]
 800112a:	005b      	lsls	r3, r3, #1
 800112c:	409a      	lsls	r2, r3
 800112e:	0013      	movs	r3, r2
 8001130:	697a      	ldr	r2, [r7, #20]
 8001132:	4313      	orrs	r3, r2
 8001134:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	697a      	ldr	r2, [r7, #20]
 800113a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001142:	2201      	movs	r2, #1
 8001144:	693b      	ldr	r3, [r7, #16]
 8001146:	409a      	lsls	r2, r3
 8001148:	0013      	movs	r3, r2
 800114a:	43da      	mvns	r2, r3
 800114c:	697b      	ldr	r3, [r7, #20]
 800114e:	4013      	ands	r3, r2
 8001150:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	685b      	ldr	r3, [r3, #4]
 8001156:	091b      	lsrs	r3, r3, #4
 8001158:	2201      	movs	r2, #1
 800115a:	401a      	ands	r2, r3
 800115c:	693b      	ldr	r3, [r7, #16]
 800115e:	409a      	lsls	r2, r3
 8001160:	0013      	movs	r3, r2
 8001162:	697a      	ldr	r2, [r7, #20]
 8001164:	4313      	orrs	r3, r2
 8001166:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	697a      	ldr	r2, [r7, #20]
 800116c:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	2b03      	cmp	r3, #3
 8001174:	d017      	beq.n	80011a6 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	68db      	ldr	r3, [r3, #12]
 800117a:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 800117c:	693b      	ldr	r3, [r7, #16]
 800117e:	005b      	lsls	r3, r3, #1
 8001180:	2203      	movs	r2, #3
 8001182:	409a      	lsls	r2, r3
 8001184:	0013      	movs	r3, r2
 8001186:	43da      	mvns	r2, r3
 8001188:	697b      	ldr	r3, [r7, #20]
 800118a:	4013      	ands	r3, r2
 800118c:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	689a      	ldr	r2, [r3, #8]
 8001192:	693b      	ldr	r3, [r7, #16]
 8001194:	005b      	lsls	r3, r3, #1
 8001196:	409a      	lsls	r2, r3
 8001198:	0013      	movs	r3, r2
 800119a:	697a      	ldr	r2, [r7, #20]
 800119c:	4313      	orrs	r3, r2
 800119e:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	697a      	ldr	r2, [r7, #20]
 80011a4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	685a      	ldr	r2, [r3, #4]
 80011aa:	2380      	movs	r3, #128	@ 0x80
 80011ac:	055b      	lsls	r3, r3, #21
 80011ae:	4013      	ands	r3, r2
 80011b0:	d100      	bne.n	80011b4 <HAL_GPIO_Init+0x180>
 80011b2:	e098      	b.n	80012e6 <HAL_GPIO_Init+0x2b2>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80011b4:	4a53      	ldr	r2, [pc, #332]	@ (8001304 <HAL_GPIO_Init+0x2d0>)
 80011b6:	693b      	ldr	r3, [r7, #16]
 80011b8:	089b      	lsrs	r3, r3, #2
 80011ba:	3318      	adds	r3, #24
 80011bc:	009b      	lsls	r3, r3, #2
 80011be:	589b      	ldr	r3, [r3, r2]
 80011c0:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80011c2:	693b      	ldr	r3, [r7, #16]
 80011c4:	2203      	movs	r2, #3
 80011c6:	4013      	ands	r3, r2
 80011c8:	00db      	lsls	r3, r3, #3
 80011ca:	220f      	movs	r2, #15
 80011cc:	409a      	lsls	r2, r3
 80011ce:	0013      	movs	r3, r2
 80011d0:	43da      	mvns	r2, r3
 80011d2:	697b      	ldr	r3, [r7, #20]
 80011d4:	4013      	ands	r3, r2
 80011d6:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80011d8:	687a      	ldr	r2, [r7, #4]
 80011da:	23a0      	movs	r3, #160	@ 0xa0
 80011dc:	05db      	lsls	r3, r3, #23
 80011de:	429a      	cmp	r2, r3
 80011e0:	d019      	beq.n	8001216 <HAL_GPIO_Init+0x1e2>
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	4a48      	ldr	r2, [pc, #288]	@ (8001308 <HAL_GPIO_Init+0x2d4>)
 80011e6:	4293      	cmp	r3, r2
 80011e8:	d013      	beq.n	8001212 <HAL_GPIO_Init+0x1de>
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	4a47      	ldr	r2, [pc, #284]	@ (800130c <HAL_GPIO_Init+0x2d8>)
 80011ee:	4293      	cmp	r3, r2
 80011f0:	d00d      	beq.n	800120e <HAL_GPIO_Init+0x1da>
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	4a46      	ldr	r2, [pc, #280]	@ (8001310 <HAL_GPIO_Init+0x2dc>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d007      	beq.n	800120a <HAL_GPIO_Init+0x1d6>
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	4a45      	ldr	r2, [pc, #276]	@ (8001314 <HAL_GPIO_Init+0x2e0>)
 80011fe:	4293      	cmp	r3, r2
 8001200:	d101      	bne.n	8001206 <HAL_GPIO_Init+0x1d2>
 8001202:	2305      	movs	r3, #5
 8001204:	e008      	b.n	8001218 <HAL_GPIO_Init+0x1e4>
 8001206:	2306      	movs	r3, #6
 8001208:	e006      	b.n	8001218 <HAL_GPIO_Init+0x1e4>
 800120a:	2303      	movs	r3, #3
 800120c:	e004      	b.n	8001218 <HAL_GPIO_Init+0x1e4>
 800120e:	2302      	movs	r3, #2
 8001210:	e002      	b.n	8001218 <HAL_GPIO_Init+0x1e4>
 8001212:	2301      	movs	r3, #1
 8001214:	e000      	b.n	8001218 <HAL_GPIO_Init+0x1e4>
 8001216:	2300      	movs	r3, #0
 8001218:	693a      	ldr	r2, [r7, #16]
 800121a:	2103      	movs	r1, #3
 800121c:	400a      	ands	r2, r1
 800121e:	00d2      	lsls	r2, r2, #3
 8001220:	4093      	lsls	r3, r2
 8001222:	697a      	ldr	r2, [r7, #20]
 8001224:	4313      	orrs	r3, r2
 8001226:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8001228:	4936      	ldr	r1, [pc, #216]	@ (8001304 <HAL_GPIO_Init+0x2d0>)
 800122a:	693b      	ldr	r3, [r7, #16]
 800122c:	089b      	lsrs	r3, r3, #2
 800122e:	3318      	adds	r3, #24
 8001230:	009b      	lsls	r3, r3, #2
 8001232:	697a      	ldr	r2, [r7, #20]
 8001234:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8001236:	4a33      	ldr	r2, [pc, #204]	@ (8001304 <HAL_GPIO_Init+0x2d0>)
 8001238:	2380      	movs	r3, #128	@ 0x80
 800123a:	58d3      	ldr	r3, [r2, r3]
 800123c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	43da      	mvns	r2, r3
 8001242:	697b      	ldr	r3, [r7, #20]
 8001244:	4013      	ands	r3, r2
 8001246:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	685a      	ldr	r2, [r3, #4]
 800124c:	2380      	movs	r3, #128	@ 0x80
 800124e:	025b      	lsls	r3, r3, #9
 8001250:	4013      	ands	r3, r2
 8001252:	d003      	beq.n	800125c <HAL_GPIO_Init+0x228>
        {
          tmp |= iocurrent;
 8001254:	697a      	ldr	r2, [r7, #20]
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	4313      	orrs	r3, r2
 800125a:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 800125c:	4929      	ldr	r1, [pc, #164]	@ (8001304 <HAL_GPIO_Init+0x2d0>)
 800125e:	2280      	movs	r2, #128	@ 0x80
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 8001264:	4a27      	ldr	r2, [pc, #156]	@ (8001304 <HAL_GPIO_Init+0x2d0>)
 8001266:	2384      	movs	r3, #132	@ 0x84
 8001268:	58d3      	ldr	r3, [r2, r3]
 800126a:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	43da      	mvns	r2, r3
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	4013      	ands	r3, r2
 8001274:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	685a      	ldr	r2, [r3, #4]
 800127a:	2380      	movs	r3, #128	@ 0x80
 800127c:	029b      	lsls	r3, r3, #10
 800127e:	4013      	ands	r3, r2
 8001280:	d003      	beq.n	800128a <HAL_GPIO_Init+0x256>
        {
          tmp |= iocurrent;
 8001282:	697a      	ldr	r2, [r7, #20]
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	4313      	orrs	r3, r2
 8001288:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 800128a:	491e      	ldr	r1, [pc, #120]	@ (8001304 <HAL_GPIO_Init+0x2d0>)
 800128c:	2284      	movs	r2, #132	@ 0x84
 800128e:	697b      	ldr	r3, [r7, #20]
 8001290:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001292:	4b1c      	ldr	r3, [pc, #112]	@ (8001304 <HAL_GPIO_Init+0x2d0>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	43da      	mvns	r2, r3
 800129c:	697b      	ldr	r3, [r7, #20]
 800129e:	4013      	ands	r3, r2
 80012a0:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	685a      	ldr	r2, [r3, #4]
 80012a6:	2380      	movs	r3, #128	@ 0x80
 80012a8:	035b      	lsls	r3, r3, #13
 80012aa:	4013      	ands	r3, r2
 80012ac:	d003      	beq.n	80012b6 <HAL_GPIO_Init+0x282>
        {
          tmp |= iocurrent;
 80012ae:	697a      	ldr	r2, [r7, #20]
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	4313      	orrs	r3, r2
 80012b4:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 80012b6:	4b13      	ldr	r3, [pc, #76]	@ (8001304 <HAL_GPIO_Init+0x2d0>)
 80012b8:	697a      	ldr	r2, [r7, #20]
 80012ba:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 80012bc:	4b11      	ldr	r3, [pc, #68]	@ (8001304 <HAL_GPIO_Init+0x2d0>)
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	43da      	mvns	r2, r3
 80012c6:	697b      	ldr	r3, [r7, #20]
 80012c8:	4013      	ands	r3, r2
 80012ca:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	685a      	ldr	r2, [r3, #4]
 80012d0:	2380      	movs	r3, #128	@ 0x80
 80012d2:	039b      	lsls	r3, r3, #14
 80012d4:	4013      	ands	r3, r2
 80012d6:	d003      	beq.n	80012e0 <HAL_GPIO_Init+0x2ac>
        {
          tmp |= iocurrent;
 80012d8:	697a      	ldr	r2, [r7, #20]
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	4313      	orrs	r3, r2
 80012de:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 80012e0:	4b08      	ldr	r3, [pc, #32]	@ (8001304 <HAL_GPIO_Init+0x2d0>)
 80012e2:	697a      	ldr	r2, [r7, #20]
 80012e4:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 80012e6:	693b      	ldr	r3, [r7, #16]
 80012e8:	3301      	adds	r3, #1
 80012ea:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	681a      	ldr	r2, [r3, #0]
 80012f0:	693b      	ldr	r3, [r7, #16]
 80012f2:	40da      	lsrs	r2, r3
 80012f4:	1e13      	subs	r3, r2, #0
 80012f6:	d000      	beq.n	80012fa <HAL_GPIO_Init+0x2c6>
 80012f8:	e6a4      	b.n	8001044 <HAL_GPIO_Init+0x10>
  }
}
 80012fa:	46c0      	nop			@ (mov r8, r8)
 80012fc:	46c0      	nop			@ (mov r8, r8)
 80012fe:	46bd      	mov	sp, r7
 8001300:	b006      	add	sp, #24
 8001302:	bd80      	pop	{r7, pc}
 8001304:	40021800 	.word	0x40021800
 8001308:	50000400 	.word	0x50000400
 800130c:	50000800 	.word	0x50000800
 8001310:	50000c00 	.word	0x50000c00
 8001314:	50001400 	.word	0x50001400

08001318 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
 8001320:	0008      	movs	r0, r1
 8001322:	0011      	movs	r1, r2
 8001324:	1cbb      	adds	r3, r7, #2
 8001326:	1c02      	adds	r2, r0, #0
 8001328:	801a      	strh	r2, [r3, #0]
 800132a:	1c7b      	adds	r3, r7, #1
 800132c:	1c0a      	adds	r2, r1, #0
 800132e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001330:	1c7b      	adds	r3, r7, #1
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d004      	beq.n	8001342 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001338:	1cbb      	adds	r3, r7, #2
 800133a:	881a      	ldrh	r2, [r3, #0]
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001340:	e003      	b.n	800134a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001342:	1cbb      	adds	r3, r7, #2
 8001344:	881a      	ldrh	r2, [r3, #0]
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800134a:	46c0      	nop			@ (mov r8, r8)
 800134c:	46bd      	mov	sp, r7
 800134e:	b002      	add	sp, #8
 8001350:	bd80      	pop	{r7, pc}
	...

08001354 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b082      	sub	sp, #8
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	2b00      	cmp	r3, #0
 8001360:	d101      	bne.n	8001366 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001362:	2301      	movs	r3, #1
 8001364:	e08f      	b.n	8001486 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	2241      	movs	r2, #65	@ 0x41
 800136a:	5c9b      	ldrb	r3, [r3, r2]
 800136c:	b2db      	uxtb	r3, r3
 800136e:	2b00      	cmp	r3, #0
 8001370:	d107      	bne.n	8001382 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	2240      	movs	r2, #64	@ 0x40
 8001376:	2100      	movs	r1, #0
 8001378:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	0018      	movs	r0, r3
 800137e:	f7ff f983 	bl	8000688 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	2241      	movs	r2, #65	@ 0x41
 8001386:	2124      	movs	r1, #36	@ 0x24
 8001388:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	681a      	ldr	r2, [r3, #0]
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	2101      	movs	r1, #1
 8001396:	438a      	bics	r2, r1
 8001398:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	685a      	ldr	r2, [r3, #4]
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	493b      	ldr	r1, [pc, #236]	@ (8001490 <HAL_I2C_Init+0x13c>)
 80013a4:	400a      	ands	r2, r1
 80013a6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	689a      	ldr	r2, [r3, #8]
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4938      	ldr	r1, [pc, #224]	@ (8001494 <HAL_I2C_Init+0x140>)
 80013b4:	400a      	ands	r2, r1
 80013b6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	68db      	ldr	r3, [r3, #12]
 80013bc:	2b01      	cmp	r3, #1
 80013be:	d108      	bne.n	80013d2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	689a      	ldr	r2, [r3, #8]
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	2180      	movs	r1, #128	@ 0x80
 80013ca:	0209      	lsls	r1, r1, #8
 80013cc:	430a      	orrs	r2, r1
 80013ce:	609a      	str	r2, [r3, #8]
 80013d0:	e007      	b.n	80013e2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	689a      	ldr	r2, [r3, #8]
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	2184      	movs	r1, #132	@ 0x84
 80013dc:	0209      	lsls	r1, r1, #8
 80013de:	430a      	orrs	r2, r1
 80013e0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	68db      	ldr	r3, [r3, #12]
 80013e6:	2b02      	cmp	r3, #2
 80013e8:	d109      	bne.n	80013fe <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	685a      	ldr	r2, [r3, #4]
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	2180      	movs	r1, #128	@ 0x80
 80013f6:	0109      	lsls	r1, r1, #4
 80013f8:	430a      	orrs	r2, r1
 80013fa:	605a      	str	r2, [r3, #4]
 80013fc:	e007      	b.n	800140e <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	685a      	ldr	r2, [r3, #4]
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4923      	ldr	r1, [pc, #140]	@ (8001498 <HAL_I2C_Init+0x144>)
 800140a:	400a      	ands	r2, r1
 800140c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	685a      	ldr	r2, [r3, #4]
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4920      	ldr	r1, [pc, #128]	@ (800149c <HAL_I2C_Init+0x148>)
 800141a:	430a      	orrs	r2, r1
 800141c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	68da      	ldr	r2, [r3, #12]
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	491a      	ldr	r1, [pc, #104]	@ (8001494 <HAL_I2C_Init+0x140>)
 800142a:	400a      	ands	r2, r1
 800142c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	691a      	ldr	r2, [r3, #16]
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	695b      	ldr	r3, [r3, #20]
 8001436:	431a      	orrs	r2, r3
 8001438:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	699b      	ldr	r3, [r3, #24]
 800143e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	430a      	orrs	r2, r1
 8001446:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	69d9      	ldr	r1, [r3, #28]
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	6a1a      	ldr	r2, [r3, #32]
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	430a      	orrs	r2, r1
 8001456:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	681a      	ldr	r2, [r3, #0]
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	2101      	movs	r1, #1
 8001464:	430a      	orrs	r2, r1
 8001466:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	2200      	movs	r2, #0
 800146c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	2241      	movs	r2, #65	@ 0x41
 8001472:	2120      	movs	r1, #32
 8001474:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	2200      	movs	r2, #0
 800147a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	2242      	movs	r2, #66	@ 0x42
 8001480:	2100      	movs	r1, #0
 8001482:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001484:	2300      	movs	r3, #0
}
 8001486:	0018      	movs	r0, r3
 8001488:	46bd      	mov	sp, r7
 800148a:	b002      	add	sp, #8
 800148c:	bd80      	pop	{r7, pc}
 800148e:	46c0      	nop			@ (mov r8, r8)
 8001490:	f0ffffff 	.word	0xf0ffffff
 8001494:	ffff7fff 	.word	0xffff7fff
 8001498:	fffff7ff 	.word	0xfffff7ff
 800149c:	02008000 	.word	0x02008000

080014a0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80014a0:	b590      	push	{r4, r7, lr}
 80014a2:	b089      	sub	sp, #36	@ 0x24
 80014a4:	af02      	add	r7, sp, #8
 80014a6:	60f8      	str	r0, [r7, #12]
 80014a8:	0008      	movs	r0, r1
 80014aa:	607a      	str	r2, [r7, #4]
 80014ac:	0019      	movs	r1, r3
 80014ae:	230a      	movs	r3, #10
 80014b0:	18fb      	adds	r3, r7, r3
 80014b2:	1c02      	adds	r2, r0, #0
 80014b4:	801a      	strh	r2, [r3, #0]
 80014b6:	2308      	movs	r3, #8
 80014b8:	18fb      	adds	r3, r7, r3
 80014ba:	1c0a      	adds	r2, r1, #0
 80014bc:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	2241      	movs	r2, #65	@ 0x41
 80014c2:	5c9b      	ldrb	r3, [r3, r2]
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	2b20      	cmp	r3, #32
 80014c8:	d000      	beq.n	80014cc <HAL_I2C_Master_Transmit+0x2c>
 80014ca:	e10a      	b.n	80016e2 <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	2240      	movs	r2, #64	@ 0x40
 80014d0:	5c9b      	ldrb	r3, [r3, r2]
 80014d2:	2b01      	cmp	r3, #1
 80014d4:	d101      	bne.n	80014da <HAL_I2C_Master_Transmit+0x3a>
 80014d6:	2302      	movs	r3, #2
 80014d8:	e104      	b.n	80016e4 <HAL_I2C_Master_Transmit+0x244>
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	2240      	movs	r2, #64	@ 0x40
 80014de:	2101      	movs	r1, #1
 80014e0:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80014e2:	f7ff fc0d 	bl	8000d00 <HAL_GetTick>
 80014e6:	0003      	movs	r3, r0
 80014e8:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80014ea:	2380      	movs	r3, #128	@ 0x80
 80014ec:	0219      	lsls	r1, r3, #8
 80014ee:	68f8      	ldr	r0, [r7, #12]
 80014f0:	693b      	ldr	r3, [r7, #16]
 80014f2:	9300      	str	r3, [sp, #0]
 80014f4:	2319      	movs	r3, #25
 80014f6:	2201      	movs	r2, #1
 80014f8:	f000 f91e 	bl	8001738 <I2C_WaitOnFlagUntilTimeout>
 80014fc:	1e03      	subs	r3, r0, #0
 80014fe:	d001      	beq.n	8001504 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8001500:	2301      	movs	r3, #1
 8001502:	e0ef      	b.n	80016e4 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	2241      	movs	r2, #65	@ 0x41
 8001508:	2121      	movs	r1, #33	@ 0x21
 800150a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	2242      	movs	r2, #66	@ 0x42
 8001510:	2110      	movs	r1, #16
 8001512:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	2200      	movs	r2, #0
 8001518:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	687a      	ldr	r2, [r7, #4]
 800151e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	2208      	movs	r2, #8
 8001524:	18ba      	adds	r2, r7, r2
 8001526:	8812      	ldrh	r2, [r2, #0]
 8001528:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	2200      	movs	r2, #0
 800152e:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001534:	b29b      	uxth	r3, r3
 8001536:	2bff      	cmp	r3, #255	@ 0xff
 8001538:	d906      	bls.n	8001548 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	22ff      	movs	r2, #255	@ 0xff
 800153e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8001540:	2380      	movs	r3, #128	@ 0x80
 8001542:	045b      	lsls	r3, r3, #17
 8001544:	617b      	str	r3, [r7, #20]
 8001546:	e007      	b.n	8001558 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800154c:	b29a      	uxth	r2, r3
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8001552:	2380      	movs	r3, #128	@ 0x80
 8001554:	049b      	lsls	r3, r3, #18
 8001556:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800155c:	2b00      	cmp	r3, #0
 800155e:	d027      	beq.n	80015b0 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001564:	781a      	ldrb	r2, [r3, #0]
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001570:	1c5a      	adds	r2, r3, #1
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800157a:	b29b      	uxth	r3, r3
 800157c:	3b01      	subs	r3, #1
 800157e:	b29a      	uxth	r2, r3
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001588:	3b01      	subs	r3, #1
 800158a:	b29a      	uxth	r2, r3
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001594:	b2db      	uxtb	r3, r3
 8001596:	3301      	adds	r3, #1
 8001598:	b2da      	uxtb	r2, r3
 800159a:	697c      	ldr	r4, [r7, #20]
 800159c:	230a      	movs	r3, #10
 800159e:	18fb      	adds	r3, r7, r3
 80015a0:	8819      	ldrh	r1, [r3, #0]
 80015a2:	68f8      	ldr	r0, [r7, #12]
 80015a4:	4b51      	ldr	r3, [pc, #324]	@ (80016ec <HAL_I2C_Master_Transmit+0x24c>)
 80015a6:	9300      	str	r3, [sp, #0]
 80015a8:	0023      	movs	r3, r4
 80015aa:	f000 fa9f 	bl	8001aec <I2C_TransferConfig>
 80015ae:	e06f      	b.n	8001690 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80015b4:	b2da      	uxtb	r2, r3
 80015b6:	697c      	ldr	r4, [r7, #20]
 80015b8:	230a      	movs	r3, #10
 80015ba:	18fb      	adds	r3, r7, r3
 80015bc:	8819      	ldrh	r1, [r3, #0]
 80015be:	68f8      	ldr	r0, [r7, #12]
 80015c0:	4b4a      	ldr	r3, [pc, #296]	@ (80016ec <HAL_I2C_Master_Transmit+0x24c>)
 80015c2:	9300      	str	r3, [sp, #0]
 80015c4:	0023      	movs	r3, r4
 80015c6:	f000 fa91 	bl	8001aec <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80015ca:	e061      	b.n	8001690 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80015cc:	693a      	ldr	r2, [r7, #16]
 80015ce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	0018      	movs	r0, r3
 80015d4:	f000 f908 	bl	80017e8 <I2C_WaitOnTXISFlagUntilTimeout>
 80015d8:	1e03      	subs	r3, r0, #0
 80015da:	d001      	beq.n	80015e0 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 80015dc:	2301      	movs	r3, #1
 80015de:	e081      	b.n	80016e4 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015e4:	781a      	ldrb	r2, [r3, #0]
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015f0:	1c5a      	adds	r2, r3, #1
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80015fa:	b29b      	uxth	r3, r3
 80015fc:	3b01      	subs	r3, #1
 80015fe:	b29a      	uxth	r2, r3
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001608:	3b01      	subs	r3, #1
 800160a:	b29a      	uxth	r2, r3
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001614:	b29b      	uxth	r3, r3
 8001616:	2b00      	cmp	r3, #0
 8001618:	d03a      	beq.n	8001690 <HAL_I2C_Master_Transmit+0x1f0>
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800161e:	2b00      	cmp	r3, #0
 8001620:	d136      	bne.n	8001690 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001622:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001624:	68f8      	ldr	r0, [r7, #12]
 8001626:	693b      	ldr	r3, [r7, #16]
 8001628:	9300      	str	r3, [sp, #0]
 800162a:	0013      	movs	r3, r2
 800162c:	2200      	movs	r2, #0
 800162e:	2180      	movs	r1, #128	@ 0x80
 8001630:	f000 f882 	bl	8001738 <I2C_WaitOnFlagUntilTimeout>
 8001634:	1e03      	subs	r3, r0, #0
 8001636:	d001      	beq.n	800163c <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8001638:	2301      	movs	r3, #1
 800163a:	e053      	b.n	80016e4 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001640:	b29b      	uxth	r3, r3
 8001642:	2bff      	cmp	r3, #255	@ 0xff
 8001644:	d911      	bls.n	800166a <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	22ff      	movs	r2, #255	@ 0xff
 800164a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001650:	b2da      	uxtb	r2, r3
 8001652:	2380      	movs	r3, #128	@ 0x80
 8001654:	045c      	lsls	r4, r3, #17
 8001656:	230a      	movs	r3, #10
 8001658:	18fb      	adds	r3, r7, r3
 800165a:	8819      	ldrh	r1, [r3, #0]
 800165c:	68f8      	ldr	r0, [r7, #12]
 800165e:	2300      	movs	r3, #0
 8001660:	9300      	str	r3, [sp, #0]
 8001662:	0023      	movs	r3, r4
 8001664:	f000 fa42 	bl	8001aec <I2C_TransferConfig>
 8001668:	e012      	b.n	8001690 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800166e:	b29a      	uxth	r2, r3
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001678:	b2da      	uxtb	r2, r3
 800167a:	2380      	movs	r3, #128	@ 0x80
 800167c:	049c      	lsls	r4, r3, #18
 800167e:	230a      	movs	r3, #10
 8001680:	18fb      	adds	r3, r7, r3
 8001682:	8819      	ldrh	r1, [r3, #0]
 8001684:	68f8      	ldr	r0, [r7, #12]
 8001686:	2300      	movs	r3, #0
 8001688:	9300      	str	r3, [sp, #0]
 800168a:	0023      	movs	r3, r4
 800168c:	f000 fa2e 	bl	8001aec <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001694:	b29b      	uxth	r3, r3
 8001696:	2b00      	cmp	r3, #0
 8001698:	d198      	bne.n	80015cc <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800169a:	693a      	ldr	r2, [r7, #16]
 800169c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	0018      	movs	r0, r3
 80016a2:	f000 f8e7 	bl	8001874 <I2C_WaitOnSTOPFlagUntilTimeout>
 80016a6:	1e03      	subs	r3, r0, #0
 80016a8:	d001      	beq.n	80016ae <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 80016aa:	2301      	movs	r3, #1
 80016ac:	e01a      	b.n	80016e4 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	2220      	movs	r2, #32
 80016b4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	685a      	ldr	r2, [r3, #4]
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	490b      	ldr	r1, [pc, #44]	@ (80016f0 <HAL_I2C_Master_Transmit+0x250>)
 80016c2:	400a      	ands	r2, r1
 80016c4:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	2241      	movs	r2, #65	@ 0x41
 80016ca:	2120      	movs	r1, #32
 80016cc:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	2242      	movs	r2, #66	@ 0x42
 80016d2:	2100      	movs	r1, #0
 80016d4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	2240      	movs	r2, #64	@ 0x40
 80016da:	2100      	movs	r1, #0
 80016dc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80016de:	2300      	movs	r3, #0
 80016e0:	e000      	b.n	80016e4 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 80016e2:	2302      	movs	r3, #2
  }
}
 80016e4:	0018      	movs	r0, r3
 80016e6:	46bd      	mov	sp, r7
 80016e8:	b007      	add	sp, #28
 80016ea:	bd90      	pop	{r4, r7, pc}
 80016ec:	80002000 	.word	0x80002000
 80016f0:	fe00e800 	.word	0xfe00e800

080016f4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	699b      	ldr	r3, [r3, #24]
 8001702:	2202      	movs	r2, #2
 8001704:	4013      	ands	r3, r2
 8001706:	2b02      	cmp	r3, #2
 8001708:	d103      	bne.n	8001712 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	2200      	movs	r2, #0
 8001710:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	699b      	ldr	r3, [r3, #24]
 8001718:	2201      	movs	r2, #1
 800171a:	4013      	ands	r3, r2
 800171c:	2b01      	cmp	r3, #1
 800171e:	d007      	beq.n	8001730 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	699a      	ldr	r2, [r3, #24]
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	2101      	movs	r1, #1
 800172c:	430a      	orrs	r2, r1
 800172e:	619a      	str	r2, [r3, #24]
  }
}
 8001730:	46c0      	nop			@ (mov r8, r8)
 8001732:	46bd      	mov	sp, r7
 8001734:	b002      	add	sp, #8
 8001736:	bd80      	pop	{r7, pc}

08001738 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b084      	sub	sp, #16
 800173c:	af00      	add	r7, sp, #0
 800173e:	60f8      	str	r0, [r7, #12]
 8001740:	60b9      	str	r1, [r7, #8]
 8001742:	603b      	str	r3, [r7, #0]
 8001744:	1dfb      	adds	r3, r7, #7
 8001746:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001748:	e03a      	b.n	80017c0 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800174a:	69ba      	ldr	r2, [r7, #24]
 800174c:	6839      	ldr	r1, [r7, #0]
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	0018      	movs	r0, r3
 8001752:	f000 f8d3 	bl	80018fc <I2C_IsErrorOccurred>
 8001756:	1e03      	subs	r3, r0, #0
 8001758:	d001      	beq.n	800175e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800175a:	2301      	movs	r3, #1
 800175c:	e040      	b.n	80017e0 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	3301      	adds	r3, #1
 8001762:	d02d      	beq.n	80017c0 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001764:	f7ff facc 	bl	8000d00 <HAL_GetTick>
 8001768:	0002      	movs	r2, r0
 800176a:	69bb      	ldr	r3, [r7, #24]
 800176c:	1ad3      	subs	r3, r2, r3
 800176e:	683a      	ldr	r2, [r7, #0]
 8001770:	429a      	cmp	r2, r3
 8001772:	d302      	bcc.n	800177a <I2C_WaitOnFlagUntilTimeout+0x42>
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d122      	bne.n	80017c0 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	699b      	ldr	r3, [r3, #24]
 8001780:	68ba      	ldr	r2, [r7, #8]
 8001782:	4013      	ands	r3, r2
 8001784:	68ba      	ldr	r2, [r7, #8]
 8001786:	1ad3      	subs	r3, r2, r3
 8001788:	425a      	negs	r2, r3
 800178a:	4153      	adcs	r3, r2
 800178c:	b2db      	uxtb	r3, r3
 800178e:	001a      	movs	r2, r3
 8001790:	1dfb      	adds	r3, r7, #7
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	429a      	cmp	r2, r3
 8001796:	d113      	bne.n	80017c0 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800179c:	2220      	movs	r2, #32
 800179e:	431a      	orrs	r2, r3
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	2241      	movs	r2, #65	@ 0x41
 80017a8:	2120      	movs	r1, #32
 80017aa:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	2242      	movs	r2, #66	@ 0x42
 80017b0:	2100      	movs	r1, #0
 80017b2:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	2240      	movs	r2, #64	@ 0x40
 80017b8:	2100      	movs	r1, #0
 80017ba:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 80017bc:	2301      	movs	r3, #1
 80017be:	e00f      	b.n	80017e0 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	699b      	ldr	r3, [r3, #24]
 80017c6:	68ba      	ldr	r2, [r7, #8]
 80017c8:	4013      	ands	r3, r2
 80017ca:	68ba      	ldr	r2, [r7, #8]
 80017cc:	1ad3      	subs	r3, r2, r3
 80017ce:	425a      	negs	r2, r3
 80017d0:	4153      	adcs	r3, r2
 80017d2:	b2db      	uxtb	r3, r3
 80017d4:	001a      	movs	r2, r3
 80017d6:	1dfb      	adds	r3, r7, #7
 80017d8:	781b      	ldrb	r3, [r3, #0]
 80017da:	429a      	cmp	r2, r3
 80017dc:	d0b5      	beq.n	800174a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80017de:	2300      	movs	r3, #0
}
 80017e0:	0018      	movs	r0, r3
 80017e2:	46bd      	mov	sp, r7
 80017e4:	b004      	add	sp, #16
 80017e6:	bd80      	pop	{r7, pc}

080017e8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b084      	sub	sp, #16
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	60f8      	str	r0, [r7, #12]
 80017f0:	60b9      	str	r1, [r7, #8]
 80017f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80017f4:	e032      	b.n	800185c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80017f6:	687a      	ldr	r2, [r7, #4]
 80017f8:	68b9      	ldr	r1, [r7, #8]
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	0018      	movs	r0, r3
 80017fe:	f000 f87d 	bl	80018fc <I2C_IsErrorOccurred>
 8001802:	1e03      	subs	r3, r0, #0
 8001804:	d001      	beq.n	800180a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001806:	2301      	movs	r3, #1
 8001808:	e030      	b.n	800186c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800180a:	68bb      	ldr	r3, [r7, #8]
 800180c:	3301      	adds	r3, #1
 800180e:	d025      	beq.n	800185c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001810:	f7ff fa76 	bl	8000d00 <HAL_GetTick>
 8001814:	0002      	movs	r2, r0
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	1ad3      	subs	r3, r2, r3
 800181a:	68ba      	ldr	r2, [r7, #8]
 800181c:	429a      	cmp	r2, r3
 800181e:	d302      	bcc.n	8001826 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8001820:	68bb      	ldr	r3, [r7, #8]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d11a      	bne.n	800185c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	699b      	ldr	r3, [r3, #24]
 800182c:	2202      	movs	r2, #2
 800182e:	4013      	ands	r3, r2
 8001830:	2b02      	cmp	r3, #2
 8001832:	d013      	beq.n	800185c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001838:	2220      	movs	r2, #32
 800183a:	431a      	orrs	r2, r3
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	2241      	movs	r2, #65	@ 0x41
 8001844:	2120      	movs	r1, #32
 8001846:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	2242      	movs	r2, #66	@ 0x42
 800184c:	2100      	movs	r1, #0
 800184e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	2240      	movs	r2, #64	@ 0x40
 8001854:	2100      	movs	r1, #0
 8001856:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8001858:	2301      	movs	r3, #1
 800185a:	e007      	b.n	800186c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	699b      	ldr	r3, [r3, #24]
 8001862:	2202      	movs	r2, #2
 8001864:	4013      	ands	r3, r2
 8001866:	2b02      	cmp	r3, #2
 8001868:	d1c5      	bne.n	80017f6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800186a:	2300      	movs	r3, #0
}
 800186c:	0018      	movs	r0, r3
 800186e:	46bd      	mov	sp, r7
 8001870:	b004      	add	sp, #16
 8001872:	bd80      	pop	{r7, pc}

08001874 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b084      	sub	sp, #16
 8001878:	af00      	add	r7, sp, #0
 800187a:	60f8      	str	r0, [r7, #12]
 800187c:	60b9      	str	r1, [r7, #8]
 800187e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001880:	e02f      	b.n	80018e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001882:	687a      	ldr	r2, [r7, #4]
 8001884:	68b9      	ldr	r1, [r7, #8]
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	0018      	movs	r0, r3
 800188a:	f000 f837 	bl	80018fc <I2C_IsErrorOccurred>
 800188e:	1e03      	subs	r3, r0, #0
 8001890:	d001      	beq.n	8001896 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	e02d      	b.n	80018f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001896:	f7ff fa33 	bl	8000d00 <HAL_GetTick>
 800189a:	0002      	movs	r2, r0
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	1ad3      	subs	r3, r2, r3
 80018a0:	68ba      	ldr	r2, [r7, #8]
 80018a2:	429a      	cmp	r2, r3
 80018a4:	d302      	bcc.n	80018ac <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80018a6:	68bb      	ldr	r3, [r7, #8]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d11a      	bne.n	80018e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	699b      	ldr	r3, [r3, #24]
 80018b2:	2220      	movs	r2, #32
 80018b4:	4013      	ands	r3, r2
 80018b6:	2b20      	cmp	r3, #32
 80018b8:	d013      	beq.n	80018e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018be:	2220      	movs	r2, #32
 80018c0:	431a      	orrs	r2, r3
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	2241      	movs	r2, #65	@ 0x41
 80018ca:	2120      	movs	r1, #32
 80018cc:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	2242      	movs	r2, #66	@ 0x42
 80018d2:	2100      	movs	r1, #0
 80018d4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	2240      	movs	r2, #64	@ 0x40
 80018da:	2100      	movs	r1, #0
 80018dc:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80018de:	2301      	movs	r3, #1
 80018e0:	e007      	b.n	80018f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	699b      	ldr	r3, [r3, #24]
 80018e8:	2220      	movs	r2, #32
 80018ea:	4013      	ands	r3, r2
 80018ec:	2b20      	cmp	r3, #32
 80018ee:	d1c8      	bne.n	8001882 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80018f0:	2300      	movs	r3, #0
}
 80018f2:	0018      	movs	r0, r3
 80018f4:	46bd      	mov	sp, r7
 80018f6:	b004      	add	sp, #16
 80018f8:	bd80      	pop	{r7, pc}
	...

080018fc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b08a      	sub	sp, #40	@ 0x28
 8001900:	af00      	add	r7, sp, #0
 8001902:	60f8      	str	r0, [r7, #12]
 8001904:	60b9      	str	r1, [r7, #8]
 8001906:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001908:	2327      	movs	r3, #39	@ 0x27
 800190a:	18fb      	adds	r3, r7, r3
 800190c:	2200      	movs	r2, #0
 800190e:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	699b      	ldr	r3, [r3, #24]
 8001916:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001918:	2300      	movs	r3, #0
 800191a:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001920:	69bb      	ldr	r3, [r7, #24]
 8001922:	2210      	movs	r2, #16
 8001924:	4013      	ands	r3, r2
 8001926:	d100      	bne.n	800192a <I2C_IsErrorOccurred+0x2e>
 8001928:	e079      	b.n	8001a1e <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	2210      	movs	r2, #16
 8001930:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001932:	e057      	b.n	80019e4 <I2C_IsErrorOccurred+0xe8>
 8001934:	2227      	movs	r2, #39	@ 0x27
 8001936:	18bb      	adds	r3, r7, r2
 8001938:	18ba      	adds	r2, r7, r2
 800193a:	7812      	ldrb	r2, [r2, #0]
 800193c:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800193e:	68bb      	ldr	r3, [r7, #8]
 8001940:	3301      	adds	r3, #1
 8001942:	d04f      	beq.n	80019e4 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001944:	f7ff f9dc 	bl	8000d00 <HAL_GetTick>
 8001948:	0002      	movs	r2, r0
 800194a:	69fb      	ldr	r3, [r7, #28]
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	68ba      	ldr	r2, [r7, #8]
 8001950:	429a      	cmp	r2, r3
 8001952:	d302      	bcc.n	800195a <I2C_IsErrorOccurred+0x5e>
 8001954:	68bb      	ldr	r3, [r7, #8]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d144      	bne.n	80019e4 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	685a      	ldr	r2, [r3, #4]
 8001960:	2380      	movs	r3, #128	@ 0x80
 8001962:	01db      	lsls	r3, r3, #7
 8001964:	4013      	ands	r3, r2
 8001966:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8001968:	2013      	movs	r0, #19
 800196a:	183b      	adds	r3, r7, r0
 800196c:	68fa      	ldr	r2, [r7, #12]
 800196e:	2142      	movs	r1, #66	@ 0x42
 8001970:	5c52      	ldrb	r2, [r2, r1]
 8001972:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	699a      	ldr	r2, [r3, #24]
 800197a:	2380      	movs	r3, #128	@ 0x80
 800197c:	021b      	lsls	r3, r3, #8
 800197e:	401a      	ands	r2, r3
 8001980:	2380      	movs	r3, #128	@ 0x80
 8001982:	021b      	lsls	r3, r3, #8
 8001984:	429a      	cmp	r2, r3
 8001986:	d126      	bne.n	80019d6 <I2C_IsErrorOccurred+0xda>
 8001988:	697a      	ldr	r2, [r7, #20]
 800198a:	2380      	movs	r3, #128	@ 0x80
 800198c:	01db      	lsls	r3, r3, #7
 800198e:	429a      	cmp	r2, r3
 8001990:	d021      	beq.n	80019d6 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8001992:	183b      	adds	r3, r7, r0
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	2b20      	cmp	r3, #32
 8001998:	d01d      	beq.n	80019d6 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	685a      	ldr	r2, [r3, #4]
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	2180      	movs	r1, #128	@ 0x80
 80019a6:	01c9      	lsls	r1, r1, #7
 80019a8:	430a      	orrs	r2, r1
 80019aa:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80019ac:	f7ff f9a8 	bl	8000d00 <HAL_GetTick>
 80019b0:	0003      	movs	r3, r0
 80019b2:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80019b4:	e00f      	b.n	80019d6 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80019b6:	f7ff f9a3 	bl	8000d00 <HAL_GetTick>
 80019ba:	0002      	movs	r2, r0
 80019bc:	69fb      	ldr	r3, [r7, #28]
 80019be:	1ad3      	subs	r3, r2, r3
 80019c0:	2b19      	cmp	r3, #25
 80019c2:	d908      	bls.n	80019d6 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80019c4:	6a3b      	ldr	r3, [r7, #32]
 80019c6:	2220      	movs	r2, #32
 80019c8:	4313      	orrs	r3, r2
 80019ca:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80019cc:	2327      	movs	r3, #39	@ 0x27
 80019ce:	18fb      	adds	r3, r7, r3
 80019d0:	2201      	movs	r2, #1
 80019d2:	701a      	strb	r2, [r3, #0]

              break;
 80019d4:	e006      	b.n	80019e4 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	699b      	ldr	r3, [r3, #24]
 80019dc:	2220      	movs	r2, #32
 80019de:	4013      	ands	r3, r2
 80019e0:	2b20      	cmp	r3, #32
 80019e2:	d1e8      	bne.n	80019b6 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	699b      	ldr	r3, [r3, #24]
 80019ea:	2220      	movs	r2, #32
 80019ec:	4013      	ands	r3, r2
 80019ee:	2b20      	cmp	r3, #32
 80019f0:	d004      	beq.n	80019fc <I2C_IsErrorOccurred+0x100>
 80019f2:	2327      	movs	r3, #39	@ 0x27
 80019f4:	18fb      	adds	r3, r7, r3
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d09b      	beq.n	8001934 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80019fc:	2327      	movs	r3, #39	@ 0x27
 80019fe:	18fb      	adds	r3, r7, r3
 8001a00:	781b      	ldrb	r3, [r3, #0]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d103      	bne.n	8001a0e <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	2220      	movs	r2, #32
 8001a0c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8001a0e:	6a3b      	ldr	r3, [r7, #32]
 8001a10:	2204      	movs	r2, #4
 8001a12:	4313      	orrs	r3, r2
 8001a14:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8001a16:	2327      	movs	r3, #39	@ 0x27
 8001a18:	18fb      	adds	r3, r7, r3
 8001a1a:	2201      	movs	r2, #1
 8001a1c:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	699b      	ldr	r3, [r3, #24]
 8001a24:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001a26:	69ba      	ldr	r2, [r7, #24]
 8001a28:	2380      	movs	r3, #128	@ 0x80
 8001a2a:	005b      	lsls	r3, r3, #1
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	d00c      	beq.n	8001a4a <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8001a30:	6a3b      	ldr	r3, [r7, #32]
 8001a32:	2201      	movs	r2, #1
 8001a34:	4313      	orrs	r3, r2
 8001a36:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	2280      	movs	r2, #128	@ 0x80
 8001a3e:	0052      	lsls	r2, r2, #1
 8001a40:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001a42:	2327      	movs	r3, #39	@ 0x27
 8001a44:	18fb      	adds	r3, r7, r3
 8001a46:	2201      	movs	r2, #1
 8001a48:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001a4a:	69ba      	ldr	r2, [r7, #24]
 8001a4c:	2380      	movs	r3, #128	@ 0x80
 8001a4e:	00db      	lsls	r3, r3, #3
 8001a50:	4013      	ands	r3, r2
 8001a52:	d00c      	beq.n	8001a6e <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8001a54:	6a3b      	ldr	r3, [r7, #32]
 8001a56:	2208      	movs	r2, #8
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	2280      	movs	r2, #128	@ 0x80
 8001a62:	00d2      	lsls	r2, r2, #3
 8001a64:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001a66:	2327      	movs	r3, #39	@ 0x27
 8001a68:	18fb      	adds	r3, r7, r3
 8001a6a:	2201      	movs	r2, #1
 8001a6c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001a6e:	69ba      	ldr	r2, [r7, #24]
 8001a70:	2380      	movs	r3, #128	@ 0x80
 8001a72:	009b      	lsls	r3, r3, #2
 8001a74:	4013      	ands	r3, r2
 8001a76:	d00c      	beq.n	8001a92 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8001a78:	6a3b      	ldr	r3, [r7, #32]
 8001a7a:	2202      	movs	r2, #2
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	2280      	movs	r2, #128	@ 0x80
 8001a86:	0092      	lsls	r2, r2, #2
 8001a88:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001a8a:	2327      	movs	r3, #39	@ 0x27
 8001a8c:	18fb      	adds	r3, r7, r3
 8001a8e:	2201      	movs	r2, #1
 8001a90:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8001a92:	2327      	movs	r3, #39	@ 0x27
 8001a94:	18fb      	adds	r3, r7, r3
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d01d      	beq.n	8001ad8 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	0018      	movs	r0, r3
 8001aa0:	f7ff fe28 	bl	80016f4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	685a      	ldr	r2, [r3, #4]
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	490e      	ldr	r1, [pc, #56]	@ (8001ae8 <I2C_IsErrorOccurred+0x1ec>)
 8001ab0:	400a      	ands	r2, r1
 8001ab2:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001ab8:	6a3b      	ldr	r3, [r7, #32]
 8001aba:	431a      	orrs	r2, r3
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	2241      	movs	r2, #65	@ 0x41
 8001ac4:	2120      	movs	r1, #32
 8001ac6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	2242      	movs	r2, #66	@ 0x42
 8001acc:	2100      	movs	r1, #0
 8001ace:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	2240      	movs	r2, #64	@ 0x40
 8001ad4:	2100      	movs	r1, #0
 8001ad6:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8001ad8:	2327      	movs	r3, #39	@ 0x27
 8001ada:	18fb      	adds	r3, r7, r3
 8001adc:	781b      	ldrb	r3, [r3, #0]
}
 8001ade:	0018      	movs	r0, r3
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	b00a      	add	sp, #40	@ 0x28
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	46c0      	nop			@ (mov r8, r8)
 8001ae8:	fe00e800 	.word	0xfe00e800

08001aec <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001aec:	b590      	push	{r4, r7, lr}
 8001aee:	b087      	sub	sp, #28
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	60f8      	str	r0, [r7, #12]
 8001af4:	0008      	movs	r0, r1
 8001af6:	0011      	movs	r1, r2
 8001af8:	607b      	str	r3, [r7, #4]
 8001afa:	240a      	movs	r4, #10
 8001afc:	193b      	adds	r3, r7, r4
 8001afe:	1c02      	adds	r2, r0, #0
 8001b00:	801a      	strh	r2, [r3, #0]
 8001b02:	2009      	movs	r0, #9
 8001b04:	183b      	adds	r3, r7, r0
 8001b06:	1c0a      	adds	r2, r1, #0
 8001b08:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001b0a:	193b      	adds	r3, r7, r4
 8001b0c:	881b      	ldrh	r3, [r3, #0]
 8001b0e:	059b      	lsls	r3, r3, #22
 8001b10:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001b12:	183b      	adds	r3, r7, r0
 8001b14:	781b      	ldrb	r3, [r3, #0]
 8001b16:	0419      	lsls	r1, r3, #16
 8001b18:	23ff      	movs	r3, #255	@ 0xff
 8001b1a:	041b      	lsls	r3, r3, #16
 8001b1c:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001b1e:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001b24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b26:	4313      	orrs	r3, r2
 8001b28:	005b      	lsls	r3, r3, #1
 8001b2a:	085b      	lsrs	r3, r3, #1
 8001b2c:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001b36:	0d51      	lsrs	r1, r2, #21
 8001b38:	2280      	movs	r2, #128	@ 0x80
 8001b3a:	00d2      	lsls	r2, r2, #3
 8001b3c:	400a      	ands	r2, r1
 8001b3e:	4907      	ldr	r1, [pc, #28]	@ (8001b5c <I2C_TransferConfig+0x70>)
 8001b40:	430a      	orrs	r2, r1
 8001b42:	43d2      	mvns	r2, r2
 8001b44:	401a      	ands	r2, r3
 8001b46:	0011      	movs	r1, r2
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	697a      	ldr	r2, [r7, #20]
 8001b4e:	430a      	orrs	r2, r1
 8001b50:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001b52:	46c0      	nop			@ (mov r8, r8)
 8001b54:	46bd      	mov	sp, r7
 8001b56:	b007      	add	sp, #28
 8001b58:	bd90      	pop	{r4, r7, pc}
 8001b5a:	46c0      	nop			@ (mov r8, r8)
 8001b5c:	03ff63ff 	.word	0x03ff63ff

08001b60 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b082      	sub	sp, #8
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
 8001b68:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	2241      	movs	r2, #65	@ 0x41
 8001b6e:	5c9b      	ldrb	r3, [r3, r2]
 8001b70:	b2db      	uxtb	r3, r3
 8001b72:	2b20      	cmp	r3, #32
 8001b74:	d138      	bne.n	8001be8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	2240      	movs	r2, #64	@ 0x40
 8001b7a:	5c9b      	ldrb	r3, [r3, r2]
 8001b7c:	2b01      	cmp	r3, #1
 8001b7e:	d101      	bne.n	8001b84 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001b80:	2302      	movs	r3, #2
 8001b82:	e032      	b.n	8001bea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2240      	movs	r2, #64	@ 0x40
 8001b88:	2101      	movs	r1, #1
 8001b8a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2241      	movs	r2, #65	@ 0x41
 8001b90:	2124      	movs	r1, #36	@ 0x24
 8001b92:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	2101      	movs	r1, #1
 8001ba0:	438a      	bics	r2, r1
 8001ba2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4911      	ldr	r1, [pc, #68]	@ (8001bf4 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001bb0:	400a      	ands	r2, r1
 8001bb2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	6819      	ldr	r1, [r3, #0]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	683a      	ldr	r2, [r7, #0]
 8001bc0:	430a      	orrs	r2, r1
 8001bc2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	681a      	ldr	r2, [r3, #0]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	2101      	movs	r1, #1
 8001bd0:	430a      	orrs	r2, r1
 8001bd2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2241      	movs	r2, #65	@ 0x41
 8001bd8:	2120      	movs	r1, #32
 8001bda:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2240      	movs	r2, #64	@ 0x40
 8001be0:	2100      	movs	r1, #0
 8001be2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001be4:	2300      	movs	r3, #0
 8001be6:	e000      	b.n	8001bea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001be8:	2302      	movs	r3, #2
  }
}
 8001bea:	0018      	movs	r0, r3
 8001bec:	46bd      	mov	sp, r7
 8001bee:	b002      	add	sp, #8
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	46c0      	nop			@ (mov r8, r8)
 8001bf4:	ffffefff 	.word	0xffffefff

08001bf8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b084      	sub	sp, #16
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
 8001c00:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2241      	movs	r2, #65	@ 0x41
 8001c06:	5c9b      	ldrb	r3, [r3, r2]
 8001c08:	b2db      	uxtb	r3, r3
 8001c0a:	2b20      	cmp	r3, #32
 8001c0c:	d139      	bne.n	8001c82 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2240      	movs	r2, #64	@ 0x40
 8001c12:	5c9b      	ldrb	r3, [r3, r2]
 8001c14:	2b01      	cmp	r3, #1
 8001c16:	d101      	bne.n	8001c1c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001c18:	2302      	movs	r3, #2
 8001c1a:	e033      	b.n	8001c84 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2240      	movs	r2, #64	@ 0x40
 8001c20:	2101      	movs	r1, #1
 8001c22:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2241      	movs	r2, #65	@ 0x41
 8001c28:	2124      	movs	r1, #36	@ 0x24
 8001c2a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	681a      	ldr	r2, [r3, #0]
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	2101      	movs	r1, #1
 8001c38:	438a      	bics	r2, r1
 8001c3a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	4a11      	ldr	r2, [pc, #68]	@ (8001c8c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8001c48:	4013      	ands	r3, r2
 8001c4a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	021b      	lsls	r3, r3, #8
 8001c50:	68fa      	ldr	r2, [r7, #12]
 8001c52:	4313      	orrs	r3, r2
 8001c54:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	68fa      	ldr	r2, [r7, #12]
 8001c5c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	681a      	ldr	r2, [r3, #0]
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	2101      	movs	r1, #1
 8001c6a:	430a      	orrs	r2, r1
 8001c6c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2241      	movs	r2, #65	@ 0x41
 8001c72:	2120      	movs	r1, #32
 8001c74:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2240      	movs	r2, #64	@ 0x40
 8001c7a:	2100      	movs	r1, #0
 8001c7c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	e000      	b.n	8001c84 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001c82:	2302      	movs	r3, #2
  }
}
 8001c84:	0018      	movs	r0, r3
 8001c86:	46bd      	mov	sp, r7
 8001c88:	b004      	add	sp, #16
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	fffff0ff 	.word	0xfffff0ff

08001c90 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b086      	sub	sp, #24
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d101      	bne.n	8001ca2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	e1d0      	b.n	8002044 <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	4013      	ands	r3, r2
 8001caa:	d100      	bne.n	8001cae <HAL_RCC_OscConfig+0x1e>
 8001cac:	e069      	b.n	8001d82 <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001cae:	4bc8      	ldr	r3, [pc, #800]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	2238      	movs	r2, #56	@ 0x38
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8001cb8:	697b      	ldr	r3, [r7, #20]
 8001cba:	2b08      	cmp	r3, #8
 8001cbc:	d105      	bne.n	8001cca <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d15d      	bne.n	8001d82 <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e1bc      	b.n	8002044 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	685a      	ldr	r2, [r3, #4]
 8001cce:	2380      	movs	r3, #128	@ 0x80
 8001cd0:	025b      	lsls	r3, r3, #9
 8001cd2:	429a      	cmp	r2, r3
 8001cd4:	d107      	bne.n	8001ce6 <HAL_RCC_OscConfig+0x56>
 8001cd6:	4bbe      	ldr	r3, [pc, #760]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001cd8:	681a      	ldr	r2, [r3, #0]
 8001cda:	4bbd      	ldr	r3, [pc, #756]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001cdc:	2180      	movs	r1, #128	@ 0x80
 8001cde:	0249      	lsls	r1, r1, #9
 8001ce0:	430a      	orrs	r2, r1
 8001ce2:	601a      	str	r2, [r3, #0]
 8001ce4:	e020      	b.n	8001d28 <HAL_RCC_OscConfig+0x98>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	685a      	ldr	r2, [r3, #4]
 8001cea:	23a0      	movs	r3, #160	@ 0xa0
 8001cec:	02db      	lsls	r3, r3, #11
 8001cee:	429a      	cmp	r2, r3
 8001cf0:	d10e      	bne.n	8001d10 <HAL_RCC_OscConfig+0x80>
 8001cf2:	4bb7      	ldr	r3, [pc, #732]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	4bb6      	ldr	r3, [pc, #728]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001cf8:	2180      	movs	r1, #128	@ 0x80
 8001cfa:	02c9      	lsls	r1, r1, #11
 8001cfc:	430a      	orrs	r2, r1
 8001cfe:	601a      	str	r2, [r3, #0]
 8001d00:	4bb3      	ldr	r3, [pc, #716]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	4bb2      	ldr	r3, [pc, #712]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001d06:	2180      	movs	r1, #128	@ 0x80
 8001d08:	0249      	lsls	r1, r1, #9
 8001d0a:	430a      	orrs	r2, r1
 8001d0c:	601a      	str	r2, [r3, #0]
 8001d0e:	e00b      	b.n	8001d28 <HAL_RCC_OscConfig+0x98>
 8001d10:	4baf      	ldr	r3, [pc, #700]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001d12:	681a      	ldr	r2, [r3, #0]
 8001d14:	4bae      	ldr	r3, [pc, #696]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001d16:	49af      	ldr	r1, [pc, #700]	@ (8001fd4 <HAL_RCC_OscConfig+0x344>)
 8001d18:	400a      	ands	r2, r1
 8001d1a:	601a      	str	r2, [r3, #0]
 8001d1c:	4bac      	ldr	r3, [pc, #688]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001d1e:	681a      	ldr	r2, [r3, #0]
 8001d20:	4bab      	ldr	r3, [pc, #684]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001d22:	49ad      	ldr	r1, [pc, #692]	@ (8001fd8 <HAL_RCC_OscConfig+0x348>)
 8001d24:	400a      	ands	r2, r1
 8001d26:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d014      	beq.n	8001d5a <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d30:	f7fe ffe6 	bl	8000d00 <HAL_GetTick>
 8001d34:	0003      	movs	r3, r0
 8001d36:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d38:	e008      	b.n	8001d4c <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001d3a:	f7fe ffe1 	bl	8000d00 <HAL_GetTick>
 8001d3e:	0002      	movs	r2, r0
 8001d40:	693b      	ldr	r3, [r7, #16]
 8001d42:	1ad3      	subs	r3, r2, r3
 8001d44:	2b64      	cmp	r3, #100	@ 0x64
 8001d46:	d901      	bls.n	8001d4c <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8001d48:	2303      	movs	r3, #3
 8001d4a:	e17b      	b.n	8002044 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d4c:	4ba0      	ldr	r3, [pc, #640]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001d4e:	681a      	ldr	r2, [r3, #0]
 8001d50:	2380      	movs	r3, #128	@ 0x80
 8001d52:	029b      	lsls	r3, r3, #10
 8001d54:	4013      	ands	r3, r2
 8001d56:	d0f0      	beq.n	8001d3a <HAL_RCC_OscConfig+0xaa>
 8001d58:	e013      	b.n	8001d82 <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d5a:	f7fe ffd1 	bl	8000d00 <HAL_GetTick>
 8001d5e:	0003      	movs	r3, r0
 8001d60:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d62:	e008      	b.n	8001d76 <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001d64:	f7fe ffcc 	bl	8000d00 <HAL_GetTick>
 8001d68:	0002      	movs	r2, r0
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	1ad3      	subs	r3, r2, r3
 8001d6e:	2b64      	cmp	r3, #100	@ 0x64
 8001d70:	d901      	bls.n	8001d76 <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 8001d72:	2303      	movs	r3, #3
 8001d74:	e166      	b.n	8002044 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d76:	4b96      	ldr	r3, [pc, #600]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	2380      	movs	r3, #128	@ 0x80
 8001d7c:	029b      	lsls	r3, r3, #10
 8001d7e:	4013      	ands	r3, r2
 8001d80:	d1f0      	bne.n	8001d64 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	2202      	movs	r2, #2
 8001d88:	4013      	ands	r3, r2
 8001d8a:	d100      	bne.n	8001d8e <HAL_RCC_OscConfig+0xfe>
 8001d8c:	e086      	b.n	8001e9c <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d8e:	4b90      	ldr	r3, [pc, #576]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001d90:	689b      	ldr	r3, [r3, #8]
 8001d92:	2238      	movs	r2, #56	@ 0x38
 8001d94:	4013      	ands	r3, r2
 8001d96:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d12f      	bne.n	8001dfe <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	68db      	ldr	r3, [r3, #12]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d101      	bne.n	8001daa <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 8001da6:	2301      	movs	r3, #1
 8001da8:	e14c      	b.n	8002044 <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001daa:	4b89      	ldr	r3, [pc, #548]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	4a8b      	ldr	r2, [pc, #556]	@ (8001fdc <HAL_RCC_OscConfig+0x34c>)
 8001db0:	4013      	ands	r3, r2
 8001db2:	0019      	movs	r1, r3
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	695b      	ldr	r3, [r3, #20]
 8001db8:	021a      	lsls	r2, r3, #8
 8001dba:	4b85      	ldr	r3, [pc, #532]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001dbc:	430a      	orrs	r2, r1
 8001dbe:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d112      	bne.n	8001dec <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001dc6:	4b82      	ldr	r3, [pc, #520]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a85      	ldr	r2, [pc, #532]	@ (8001fe0 <HAL_RCC_OscConfig+0x350>)
 8001dcc:	4013      	ands	r3, r2
 8001dce:	0019      	movs	r1, r3
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	691a      	ldr	r2, [r3, #16]
 8001dd4:	4b7e      	ldr	r3, [pc, #504]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001dd6:	430a      	orrs	r2, r1
 8001dd8:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001dda:	4b7d      	ldr	r3, [pc, #500]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	0adb      	lsrs	r3, r3, #11
 8001de0:	2207      	movs	r2, #7
 8001de2:	4013      	ands	r3, r2
 8001de4:	4a7f      	ldr	r2, [pc, #508]	@ (8001fe4 <HAL_RCC_OscConfig+0x354>)
 8001de6:	40da      	lsrs	r2, r3
 8001de8:	4b7f      	ldr	r3, [pc, #508]	@ (8001fe8 <HAL_RCC_OscConfig+0x358>)
 8001dea:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001dec:	4b7f      	ldr	r3, [pc, #508]	@ (8001fec <HAL_RCC_OscConfig+0x35c>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	0018      	movs	r0, r3
 8001df2:	f7fe ff29 	bl	8000c48 <HAL_InitTick>
 8001df6:	1e03      	subs	r3, r0, #0
 8001df8:	d050      	beq.n	8001e9c <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	e122      	b.n	8002044 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	68db      	ldr	r3, [r3, #12]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d030      	beq.n	8001e68 <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001e06:	4b72      	ldr	r3, [pc, #456]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a75      	ldr	r2, [pc, #468]	@ (8001fe0 <HAL_RCC_OscConfig+0x350>)
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	0019      	movs	r1, r3
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	691a      	ldr	r2, [r3, #16]
 8001e14:	4b6e      	ldr	r3, [pc, #440]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001e16:	430a      	orrs	r2, r1
 8001e18:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 8001e1a:	4b6d      	ldr	r3, [pc, #436]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001e1c:	681a      	ldr	r2, [r3, #0]
 8001e1e:	4b6c      	ldr	r3, [pc, #432]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001e20:	2180      	movs	r1, #128	@ 0x80
 8001e22:	0049      	lsls	r1, r1, #1
 8001e24:	430a      	orrs	r2, r1
 8001e26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e28:	f7fe ff6a 	bl	8000d00 <HAL_GetTick>
 8001e2c:	0003      	movs	r3, r0
 8001e2e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e30:	e008      	b.n	8001e44 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001e32:	f7fe ff65 	bl	8000d00 <HAL_GetTick>
 8001e36:	0002      	movs	r2, r0
 8001e38:	693b      	ldr	r3, [r7, #16]
 8001e3a:	1ad3      	subs	r3, r2, r3
 8001e3c:	2b02      	cmp	r3, #2
 8001e3e:	d901      	bls.n	8001e44 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001e40:	2303      	movs	r3, #3
 8001e42:	e0ff      	b.n	8002044 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e44:	4b62      	ldr	r3, [pc, #392]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001e46:	681a      	ldr	r2, [r3, #0]
 8001e48:	2380      	movs	r3, #128	@ 0x80
 8001e4a:	00db      	lsls	r3, r3, #3
 8001e4c:	4013      	ands	r3, r2
 8001e4e:	d0f0      	beq.n	8001e32 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e50:	4b5f      	ldr	r3, [pc, #380]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	4a61      	ldr	r2, [pc, #388]	@ (8001fdc <HAL_RCC_OscConfig+0x34c>)
 8001e56:	4013      	ands	r3, r2
 8001e58:	0019      	movs	r1, r3
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	695b      	ldr	r3, [r3, #20]
 8001e5e:	021a      	lsls	r2, r3, #8
 8001e60:	4b5b      	ldr	r3, [pc, #364]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001e62:	430a      	orrs	r2, r1
 8001e64:	605a      	str	r2, [r3, #4]
 8001e66:	e019      	b.n	8001e9c <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 8001e68:	4b59      	ldr	r3, [pc, #356]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001e6a:	681a      	ldr	r2, [r3, #0]
 8001e6c:	4b58      	ldr	r3, [pc, #352]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001e6e:	4960      	ldr	r1, [pc, #384]	@ (8001ff0 <HAL_RCC_OscConfig+0x360>)
 8001e70:	400a      	ands	r2, r1
 8001e72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e74:	f7fe ff44 	bl	8000d00 <HAL_GetTick>
 8001e78:	0003      	movs	r3, r0
 8001e7a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e7c:	e008      	b.n	8001e90 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001e7e:	f7fe ff3f 	bl	8000d00 <HAL_GetTick>
 8001e82:	0002      	movs	r2, r0
 8001e84:	693b      	ldr	r3, [r7, #16]
 8001e86:	1ad3      	subs	r3, r2, r3
 8001e88:	2b02      	cmp	r3, #2
 8001e8a:	d901      	bls.n	8001e90 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8001e8c:	2303      	movs	r3, #3
 8001e8e:	e0d9      	b.n	8002044 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e90:	4b4f      	ldr	r3, [pc, #316]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	2380      	movs	r3, #128	@ 0x80
 8001e96:	00db      	lsls	r3, r3, #3
 8001e98:	4013      	ands	r3, r2
 8001e9a:	d1f0      	bne.n	8001e7e <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	2208      	movs	r2, #8
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	d042      	beq.n	8001f2c <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8001ea6:	4b4a      	ldr	r3, [pc, #296]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001ea8:	689b      	ldr	r3, [r3, #8]
 8001eaa:	2238      	movs	r2, #56	@ 0x38
 8001eac:	4013      	ands	r3, r2
 8001eae:	2b18      	cmp	r3, #24
 8001eb0:	d105      	bne.n	8001ebe <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	699b      	ldr	r3, [r3, #24]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d138      	bne.n	8001f2c <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e0c2      	b.n	8002044 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	699b      	ldr	r3, [r3, #24]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d019      	beq.n	8001efa <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001ec6:	4b42      	ldr	r3, [pc, #264]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001ec8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001eca:	4b41      	ldr	r3, [pc, #260]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001ecc:	2101      	movs	r1, #1
 8001ece:	430a      	orrs	r2, r1
 8001ed0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ed2:	f7fe ff15 	bl	8000d00 <HAL_GetTick>
 8001ed6:	0003      	movs	r3, r0
 8001ed8:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8001eda:	e008      	b.n	8001eee <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001edc:	f7fe ff10 	bl	8000d00 <HAL_GetTick>
 8001ee0:	0002      	movs	r2, r0
 8001ee2:	693b      	ldr	r3, [r7, #16]
 8001ee4:	1ad3      	subs	r3, r2, r3
 8001ee6:	2b02      	cmp	r3, #2
 8001ee8:	d901      	bls.n	8001eee <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 8001eea:	2303      	movs	r3, #3
 8001eec:	e0aa      	b.n	8002044 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8001eee:	4b38      	ldr	r3, [pc, #224]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001ef0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ef2:	2202      	movs	r2, #2
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	d0f1      	beq.n	8001edc <HAL_RCC_OscConfig+0x24c>
 8001ef8:	e018      	b.n	8001f2c <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001efa:	4b35      	ldr	r3, [pc, #212]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001efc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001efe:	4b34      	ldr	r3, [pc, #208]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001f00:	2101      	movs	r1, #1
 8001f02:	438a      	bics	r2, r1
 8001f04:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f06:	f7fe fefb 	bl	8000d00 <HAL_GetTick>
 8001f0a:	0003      	movs	r3, r0
 8001f0c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8001f0e:	e008      	b.n	8001f22 <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001f10:	f7fe fef6 	bl	8000d00 <HAL_GetTick>
 8001f14:	0002      	movs	r2, r0
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	1ad3      	subs	r3, r2, r3
 8001f1a:	2b02      	cmp	r3, #2
 8001f1c:	d901      	bls.n	8001f22 <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 8001f1e:	2303      	movs	r3, #3
 8001f20:	e090      	b.n	8002044 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8001f22:	4b2b      	ldr	r3, [pc, #172]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001f24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f26:	2202      	movs	r2, #2
 8001f28:	4013      	ands	r3, r2
 8001f2a:	d1f1      	bne.n	8001f10 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	2204      	movs	r2, #4
 8001f32:	4013      	ands	r3, r2
 8001f34:	d100      	bne.n	8001f38 <HAL_RCC_OscConfig+0x2a8>
 8001f36:	e084      	b.n	8002042 <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f38:	230f      	movs	r3, #15
 8001f3a:	18fb      	adds	r3, r7, r3
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8001f40:	4b23      	ldr	r3, [pc, #140]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001f42:	689b      	ldr	r3, [r3, #8]
 8001f44:	2238      	movs	r2, #56	@ 0x38
 8001f46:	4013      	ands	r3, r2
 8001f48:	2b20      	cmp	r3, #32
 8001f4a:	d106      	bne.n	8001f5a <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	689b      	ldr	r3, [r3, #8]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d000      	beq.n	8001f56 <HAL_RCC_OscConfig+0x2c6>
 8001f54:	e075      	b.n	8002042 <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 8001f56:	2301      	movs	r3, #1
 8001f58:	e074      	b.n	8002044 <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	689b      	ldr	r3, [r3, #8]
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	d106      	bne.n	8001f70 <HAL_RCC_OscConfig+0x2e0>
 8001f62:	4b1b      	ldr	r3, [pc, #108]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001f64:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001f66:	4b1a      	ldr	r3, [pc, #104]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001f68:	2101      	movs	r1, #1
 8001f6a:	430a      	orrs	r2, r1
 8001f6c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001f6e:	e01c      	b.n	8001faa <HAL_RCC_OscConfig+0x31a>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	2b05      	cmp	r3, #5
 8001f76:	d10c      	bne.n	8001f92 <HAL_RCC_OscConfig+0x302>
 8001f78:	4b15      	ldr	r3, [pc, #84]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001f7a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001f7c:	4b14      	ldr	r3, [pc, #80]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001f7e:	2104      	movs	r1, #4
 8001f80:	430a      	orrs	r2, r1
 8001f82:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001f84:	4b12      	ldr	r3, [pc, #72]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001f86:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001f88:	4b11      	ldr	r3, [pc, #68]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001f8a:	2101      	movs	r1, #1
 8001f8c:	430a      	orrs	r2, r1
 8001f8e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001f90:	e00b      	b.n	8001faa <HAL_RCC_OscConfig+0x31a>
 8001f92:	4b0f      	ldr	r3, [pc, #60]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001f94:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001f96:	4b0e      	ldr	r3, [pc, #56]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001f98:	2101      	movs	r1, #1
 8001f9a:	438a      	bics	r2, r1
 8001f9c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001f9e:	4b0c      	ldr	r3, [pc, #48]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001fa0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001fa2:	4b0b      	ldr	r3, [pc, #44]	@ (8001fd0 <HAL_RCC_OscConfig+0x340>)
 8001fa4:	2104      	movs	r1, #4
 8001fa6:	438a      	bics	r2, r1
 8001fa8:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d028      	beq.n	8002004 <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fb2:	f7fe fea5 	bl	8000d00 <HAL_GetTick>
 8001fb6:	0003      	movs	r3, r0
 8001fb8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001fba:	e01d      	b.n	8001ff8 <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fbc:	f7fe fea0 	bl	8000d00 <HAL_GetTick>
 8001fc0:	0002      	movs	r2, r0
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	1ad3      	subs	r3, r2, r3
 8001fc6:	4a0b      	ldr	r2, [pc, #44]	@ (8001ff4 <HAL_RCC_OscConfig+0x364>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d915      	bls.n	8001ff8 <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 8001fcc:	2303      	movs	r3, #3
 8001fce:	e039      	b.n	8002044 <HAL_RCC_OscConfig+0x3b4>
 8001fd0:	40021000 	.word	0x40021000
 8001fd4:	fffeffff 	.word	0xfffeffff
 8001fd8:	fffbffff 	.word	0xfffbffff
 8001fdc:	ffff80ff 	.word	0xffff80ff
 8001fe0:	ffffc7ff 	.word	0xffffc7ff
 8001fe4:	02dc6c00 	.word	0x02dc6c00
 8001fe8:	20000000 	.word	0x20000000
 8001fec:	2000001c 	.word	0x2000001c
 8001ff0:	fffffeff 	.word	0xfffffeff
 8001ff4:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001ff8:	4b14      	ldr	r3, [pc, #80]	@ (800204c <HAL_RCC_OscConfig+0x3bc>)
 8001ffa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ffc:	2202      	movs	r2, #2
 8001ffe:	4013      	ands	r3, r2
 8002000:	d0dc      	beq.n	8001fbc <HAL_RCC_OscConfig+0x32c>
 8002002:	e013      	b.n	800202c <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002004:	f7fe fe7c 	bl	8000d00 <HAL_GetTick>
 8002008:	0003      	movs	r3, r0
 800200a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 800200c:	e009      	b.n	8002022 <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800200e:	f7fe fe77 	bl	8000d00 <HAL_GetTick>
 8002012:	0002      	movs	r2, r0
 8002014:	693b      	ldr	r3, [r7, #16]
 8002016:	1ad3      	subs	r3, r2, r3
 8002018:	4a0d      	ldr	r2, [pc, #52]	@ (8002050 <HAL_RCC_OscConfig+0x3c0>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d901      	bls.n	8002022 <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 800201e:	2303      	movs	r3, #3
 8002020:	e010      	b.n	8002044 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8002022:	4b0a      	ldr	r3, [pc, #40]	@ (800204c <HAL_RCC_OscConfig+0x3bc>)
 8002024:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002026:	2202      	movs	r2, #2
 8002028:	4013      	ands	r3, r2
 800202a:	d1f0      	bne.n	800200e <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800202c:	230f      	movs	r3, #15
 800202e:	18fb      	adds	r3, r7, r3
 8002030:	781b      	ldrb	r3, [r3, #0]
 8002032:	2b01      	cmp	r3, #1
 8002034:	d105      	bne.n	8002042 <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002036:	4b05      	ldr	r3, [pc, #20]	@ (800204c <HAL_RCC_OscConfig+0x3bc>)
 8002038:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800203a:	4b04      	ldr	r3, [pc, #16]	@ (800204c <HAL_RCC_OscConfig+0x3bc>)
 800203c:	4905      	ldr	r1, [pc, #20]	@ (8002054 <HAL_RCC_OscConfig+0x3c4>)
 800203e:	400a      	ands	r2, r1
 8002040:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
 8002042:	2300      	movs	r3, #0
}
 8002044:	0018      	movs	r0, r3
 8002046:	46bd      	mov	sp, r7
 8002048:	b006      	add	sp, #24
 800204a:	bd80      	pop	{r7, pc}
 800204c:	40021000 	.word	0x40021000
 8002050:	00001388 	.word	0x00001388
 8002054:	efffffff 	.word	0xefffffff

08002058 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b084      	sub	sp, #16
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
 8002060:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d101      	bne.n	800206c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002068:	2301      	movs	r3, #1
 800206a:	e0e9      	b.n	8002240 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800206c:	4b76      	ldr	r3, [pc, #472]	@ (8002248 <HAL_RCC_ClockConfig+0x1f0>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	2207      	movs	r2, #7
 8002072:	4013      	ands	r3, r2
 8002074:	683a      	ldr	r2, [r7, #0]
 8002076:	429a      	cmp	r2, r3
 8002078:	d91e      	bls.n	80020b8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800207a:	4b73      	ldr	r3, [pc, #460]	@ (8002248 <HAL_RCC_ClockConfig+0x1f0>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	2207      	movs	r2, #7
 8002080:	4393      	bics	r3, r2
 8002082:	0019      	movs	r1, r3
 8002084:	4b70      	ldr	r3, [pc, #448]	@ (8002248 <HAL_RCC_ClockConfig+0x1f0>)
 8002086:	683a      	ldr	r2, [r7, #0]
 8002088:	430a      	orrs	r2, r1
 800208a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800208c:	f7fe fe38 	bl	8000d00 <HAL_GetTick>
 8002090:	0003      	movs	r3, r0
 8002092:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002094:	e009      	b.n	80020aa <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002096:	f7fe fe33 	bl	8000d00 <HAL_GetTick>
 800209a:	0002      	movs	r2, r0
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	1ad3      	subs	r3, r2, r3
 80020a0:	4a6a      	ldr	r2, [pc, #424]	@ (800224c <HAL_RCC_ClockConfig+0x1f4>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d901      	bls.n	80020aa <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80020a6:	2303      	movs	r3, #3
 80020a8:	e0ca      	b.n	8002240 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80020aa:	4b67      	ldr	r3, [pc, #412]	@ (8002248 <HAL_RCC_ClockConfig+0x1f0>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	2207      	movs	r2, #7
 80020b0:	4013      	ands	r3, r2
 80020b2:	683a      	ldr	r2, [r7, #0]
 80020b4:	429a      	cmp	r2, r3
 80020b6:	d1ee      	bne.n	8002096 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	2202      	movs	r2, #2
 80020be:	4013      	ands	r3, r2
 80020c0:	d017      	beq.n	80020f2 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	2204      	movs	r2, #4
 80020c8:	4013      	ands	r3, r2
 80020ca:	d008      	beq.n	80020de <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80020cc:	4b60      	ldr	r3, [pc, #384]	@ (8002250 <HAL_RCC_ClockConfig+0x1f8>)
 80020ce:	689b      	ldr	r3, [r3, #8]
 80020d0:	4a60      	ldr	r2, [pc, #384]	@ (8002254 <HAL_RCC_ClockConfig+0x1fc>)
 80020d2:	401a      	ands	r2, r3
 80020d4:	4b5e      	ldr	r3, [pc, #376]	@ (8002250 <HAL_RCC_ClockConfig+0x1f8>)
 80020d6:	21b0      	movs	r1, #176	@ 0xb0
 80020d8:	0109      	lsls	r1, r1, #4
 80020da:	430a      	orrs	r2, r1
 80020dc:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020de:	4b5c      	ldr	r3, [pc, #368]	@ (8002250 <HAL_RCC_ClockConfig+0x1f8>)
 80020e0:	689b      	ldr	r3, [r3, #8]
 80020e2:	4a5d      	ldr	r2, [pc, #372]	@ (8002258 <HAL_RCC_ClockConfig+0x200>)
 80020e4:	4013      	ands	r3, r2
 80020e6:	0019      	movs	r1, r3
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	68da      	ldr	r2, [r3, #12]
 80020ec:	4b58      	ldr	r3, [pc, #352]	@ (8002250 <HAL_RCC_ClockConfig+0x1f8>)
 80020ee:	430a      	orrs	r2, r1
 80020f0:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	2201      	movs	r2, #1
 80020f8:	4013      	ands	r3, r2
 80020fa:	d055      	beq.n	80021a8 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

#if defined(RCC_CR_SYSDIV)
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
 80020fc:	4b54      	ldr	r3, [pc, #336]	@ (8002250 <HAL_RCC_ClockConfig+0x1f8>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	221c      	movs	r2, #28
 8002102:	4393      	bics	r3, r2
 8002104:	0019      	movs	r1, r3
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	689a      	ldr	r2, [r3, #8]
 800210a:	4b51      	ldr	r3, [pc, #324]	@ (8002250 <HAL_RCC_ClockConfig+0x1f8>)
 800210c:	430a      	orrs	r2, r1
 800210e:	601a      	str	r2, [r3, #0]
#endif /* RCC_CR_SYSDIV */

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	2b01      	cmp	r3, #1
 8002116:	d107      	bne.n	8002128 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002118:	4b4d      	ldr	r3, [pc, #308]	@ (8002250 <HAL_RCC_ClockConfig+0x1f8>)
 800211a:	681a      	ldr	r2, [r3, #0]
 800211c:	2380      	movs	r3, #128	@ 0x80
 800211e:	029b      	lsls	r3, r3, #10
 8002120:	4013      	ands	r3, r2
 8002122:	d11f      	bne.n	8002164 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002124:	2301      	movs	r3, #1
 8002126:	e08b      	b.n	8002240 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	2b00      	cmp	r3, #0
 800212e:	d107      	bne.n	8002140 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002130:	4b47      	ldr	r3, [pc, #284]	@ (8002250 <HAL_RCC_ClockConfig+0x1f8>)
 8002132:	681a      	ldr	r2, [r3, #0]
 8002134:	2380      	movs	r3, #128	@ 0x80
 8002136:	00db      	lsls	r3, r3, #3
 8002138:	4013      	ands	r3, r2
 800213a:	d113      	bne.n	8002164 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800213c:	2301      	movs	r3, #1
 800213e:	e07f      	b.n	8002240 <HAL_RCC_ClockConfig+0x1e8>
        return HAL_ERROR;
      }
    }
#endif /* RCC_HSI48_SUPPORT */
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	2b03      	cmp	r3, #3
 8002146:	d106      	bne.n	8002156 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8002148:	4b41      	ldr	r3, [pc, #260]	@ (8002250 <HAL_RCC_ClockConfig+0x1f8>)
 800214a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800214c:	2202      	movs	r2, #2
 800214e:	4013      	ands	r3, r2
 8002150:	d108      	bne.n	8002164 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002152:	2301      	movs	r3, #1
 8002154:	e074      	b.n	8002240 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002156:	4b3e      	ldr	r3, [pc, #248]	@ (8002250 <HAL_RCC_ClockConfig+0x1f8>)
 8002158:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800215a:	2202      	movs	r2, #2
 800215c:	4013      	ands	r3, r2
 800215e:	d101      	bne.n	8002164 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002160:	2301      	movs	r3, #1
 8002162:	e06d      	b.n	8002240 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002164:	4b3a      	ldr	r3, [pc, #232]	@ (8002250 <HAL_RCC_ClockConfig+0x1f8>)
 8002166:	689b      	ldr	r3, [r3, #8]
 8002168:	2207      	movs	r2, #7
 800216a:	4393      	bics	r3, r2
 800216c:	0019      	movs	r1, r3
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	685a      	ldr	r2, [r3, #4]
 8002172:	4b37      	ldr	r3, [pc, #220]	@ (8002250 <HAL_RCC_ClockConfig+0x1f8>)
 8002174:	430a      	orrs	r2, r1
 8002176:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002178:	f7fe fdc2 	bl	8000d00 <HAL_GetTick>
 800217c:	0003      	movs	r3, r0
 800217e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002180:	e009      	b.n	8002196 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002182:	f7fe fdbd 	bl	8000d00 <HAL_GetTick>
 8002186:	0002      	movs	r2, r0
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	1ad3      	subs	r3, r2, r3
 800218c:	4a2f      	ldr	r2, [pc, #188]	@ (800224c <HAL_RCC_ClockConfig+0x1f4>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d901      	bls.n	8002196 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002192:	2303      	movs	r3, #3
 8002194:	e054      	b.n	8002240 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002196:	4b2e      	ldr	r3, [pc, #184]	@ (8002250 <HAL_RCC_ClockConfig+0x1f8>)
 8002198:	689b      	ldr	r3, [r3, #8]
 800219a:	2238      	movs	r2, #56	@ 0x38
 800219c:	401a      	ands	r2, r3
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	00db      	lsls	r3, r3, #3
 80021a4:	429a      	cmp	r2, r3
 80021a6:	d1ec      	bne.n	8002182 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80021a8:	4b27      	ldr	r3, [pc, #156]	@ (8002248 <HAL_RCC_ClockConfig+0x1f0>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	2207      	movs	r2, #7
 80021ae:	4013      	ands	r3, r2
 80021b0:	683a      	ldr	r2, [r7, #0]
 80021b2:	429a      	cmp	r2, r3
 80021b4:	d21e      	bcs.n	80021f4 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021b6:	4b24      	ldr	r3, [pc, #144]	@ (8002248 <HAL_RCC_ClockConfig+0x1f0>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	2207      	movs	r2, #7
 80021bc:	4393      	bics	r3, r2
 80021be:	0019      	movs	r1, r3
 80021c0:	4b21      	ldr	r3, [pc, #132]	@ (8002248 <HAL_RCC_ClockConfig+0x1f0>)
 80021c2:	683a      	ldr	r2, [r7, #0]
 80021c4:	430a      	orrs	r2, r1
 80021c6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80021c8:	f7fe fd9a 	bl	8000d00 <HAL_GetTick>
 80021cc:	0003      	movs	r3, r0
 80021ce:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80021d0:	e009      	b.n	80021e6 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80021d2:	f7fe fd95 	bl	8000d00 <HAL_GetTick>
 80021d6:	0002      	movs	r2, r0
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	1ad3      	subs	r3, r2, r3
 80021dc:	4a1b      	ldr	r2, [pc, #108]	@ (800224c <HAL_RCC_ClockConfig+0x1f4>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d901      	bls.n	80021e6 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80021e2:	2303      	movs	r3, #3
 80021e4:	e02c      	b.n	8002240 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80021e6:	4b18      	ldr	r3, [pc, #96]	@ (8002248 <HAL_RCC_ClockConfig+0x1f0>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	2207      	movs	r2, #7
 80021ec:	4013      	ands	r3, r2
 80021ee:	683a      	ldr	r2, [r7, #0]
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d1ee      	bne.n	80021d2 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	2204      	movs	r2, #4
 80021fa:	4013      	ands	r3, r2
 80021fc:	d009      	beq.n	8002212 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80021fe:	4b14      	ldr	r3, [pc, #80]	@ (8002250 <HAL_RCC_ClockConfig+0x1f8>)
 8002200:	689b      	ldr	r3, [r3, #8]
 8002202:	4a16      	ldr	r2, [pc, #88]	@ (800225c <HAL_RCC_ClockConfig+0x204>)
 8002204:	4013      	ands	r3, r2
 8002206:	0019      	movs	r1, r3
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	691a      	ldr	r2, [r3, #16]
 800220c:	4b10      	ldr	r3, [pc, #64]	@ (8002250 <HAL_RCC_ClockConfig+0x1f8>)
 800220e:	430a      	orrs	r2, r1
 8002210:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002212:	f000 f82b 	bl	800226c <HAL_RCC_GetSysClockFreq>
 8002216:	0001      	movs	r1, r0
 8002218:	4b0d      	ldr	r3, [pc, #52]	@ (8002250 <HAL_RCC_ClockConfig+0x1f8>)
 800221a:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800221c:	0a1b      	lsrs	r3, r3, #8
 800221e:	220f      	movs	r2, #15
 8002220:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002222:	4b0f      	ldr	r3, [pc, #60]	@ (8002260 <HAL_RCC_ClockConfig+0x208>)
 8002224:	0092      	lsls	r2, r2, #2
 8002226:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002228:	221f      	movs	r2, #31
 800222a:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 800222c:	000a      	movs	r2, r1
 800222e:	40da      	lsrs	r2, r3
 8002230:	4b0c      	ldr	r3, [pc, #48]	@ (8002264 <HAL_RCC_ClockConfig+0x20c>)
 8002232:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002234:	4b0c      	ldr	r3, [pc, #48]	@ (8002268 <HAL_RCC_ClockConfig+0x210>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	0018      	movs	r0, r3
 800223a:	f7fe fd05 	bl	8000c48 <HAL_InitTick>
 800223e:	0003      	movs	r3, r0
}
 8002240:	0018      	movs	r0, r3
 8002242:	46bd      	mov	sp, r7
 8002244:	b004      	add	sp, #16
 8002246:	bd80      	pop	{r7, pc}
 8002248:	40022000 	.word	0x40022000
 800224c:	00001388 	.word	0x00001388
 8002250:	40021000 	.word	0x40021000
 8002254:	ffff84ff 	.word	0xffff84ff
 8002258:	fffff0ff 	.word	0xfffff0ff
 800225c:	ffff8fff 	.word	0xffff8fff
 8002260:	080036d8 	.word	0x080036d8
 8002264:	20000000 	.word	0x20000000
 8002268:	2000001c 	.word	0x2000001c

0800226c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b084      	sub	sp, #16
 8002270:	af00      	add	r7, sp, #0
  uint32_t hsidiv;
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
 8002272:	4b23      	ldr	r3, [pc, #140]	@ (8002300 <HAL_RCC_GetSysClockFreq+0x94>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	089b      	lsrs	r3, r3, #2
 8002278:	2207      	movs	r2, #7
 800227a:	4013      	ands	r3, r2
 800227c:	3301      	adds	r3, #1
 800227e:	60bb      	str	r3, [r7, #8]
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002280:	4b1f      	ldr	r3, [pc, #124]	@ (8002300 <HAL_RCC_GetSysClockFreq+0x94>)
 8002282:	689b      	ldr	r3, [r3, #8]
 8002284:	2238      	movs	r2, #56	@ 0x38
 8002286:	4013      	ands	r3, r2
 8002288:	d10f      	bne.n	80022aa <HAL_RCC_GetSysClockFreq+0x3e>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800228a:	4b1d      	ldr	r3, [pc, #116]	@ (8002300 <HAL_RCC_GetSysClockFreq+0x94>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	0adb      	lsrs	r3, r3, #11
 8002290:	2207      	movs	r2, #7
 8002292:	4013      	ands	r3, r2
 8002294:	2201      	movs	r2, #1
 8002296:	409a      	lsls	r2, r3
 8002298:	0013      	movs	r3, r2
 800229a:	607b      	str	r3, [r7, #4]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800229c:	6879      	ldr	r1, [r7, #4]
 800229e:	4819      	ldr	r0, [pc, #100]	@ (8002304 <HAL_RCC_GetSysClockFreq+0x98>)
 80022a0:	f7fd ff3c 	bl	800011c <__udivsi3>
 80022a4:	0003      	movs	r3, r0
 80022a6:	60fb      	str	r3, [r7, #12]
 80022a8:	e01e      	b.n	80022e8 <HAL_RCC_GetSysClockFreq+0x7c>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80022aa:	4b15      	ldr	r3, [pc, #84]	@ (8002300 <HAL_RCC_GetSysClockFreq+0x94>)
 80022ac:	689b      	ldr	r3, [r3, #8]
 80022ae:	2238      	movs	r2, #56	@ 0x38
 80022b0:	4013      	ands	r3, r2
 80022b2:	2b08      	cmp	r3, #8
 80022b4:	d102      	bne.n	80022bc <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80022b6:	4b13      	ldr	r3, [pc, #76]	@ (8002304 <HAL_RCC_GetSysClockFreq+0x98>)
 80022b8:	60fb      	str	r3, [r7, #12]
 80022ba:	e015      	b.n	80022e8 <HAL_RCC_GetSysClockFreq+0x7c>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 80022bc:	4b10      	ldr	r3, [pc, #64]	@ (8002300 <HAL_RCC_GetSysClockFreq+0x94>)
 80022be:	689b      	ldr	r3, [r3, #8]
 80022c0:	2238      	movs	r2, #56	@ 0x38
 80022c2:	4013      	ands	r3, r2
 80022c4:	2b20      	cmp	r3, #32
 80022c6:	d103      	bne.n	80022d0 <HAL_RCC_GetSysClockFreq+0x64>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80022c8:	2380      	movs	r3, #128	@ 0x80
 80022ca:	021b      	lsls	r3, r3, #8
 80022cc:	60fb      	str	r3, [r7, #12]
 80022ce:	e00b      	b.n	80022e8 <HAL_RCC_GetSysClockFreq+0x7c>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 80022d0:	4b0b      	ldr	r3, [pc, #44]	@ (8002300 <HAL_RCC_GetSysClockFreq+0x94>)
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	2238      	movs	r2, #56	@ 0x38
 80022d6:	4013      	ands	r3, r2
 80022d8:	2b18      	cmp	r3, #24
 80022da:	d103      	bne.n	80022e4 <HAL_RCC_GetSysClockFreq+0x78>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80022dc:	23fa      	movs	r3, #250	@ 0xfa
 80022de:	01db      	lsls	r3, r3, #7
 80022e0:	60fb      	str	r3, [r7, #12]
 80022e2:	e001      	b.n	80022e8 <HAL_RCC_GetSysClockFreq+0x7c>
    sysclockfreq = HSI48_VALUE;
  }
#endif /* RCC_HSI48_SUPPORT */
  else
  {
    sysclockfreq = 0U;
 80022e4:	2300      	movs	r3, #0
 80022e6:	60fb      	str	r3, [r7, #12]
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
 80022e8:	68b9      	ldr	r1, [r7, #8]
 80022ea:	68f8      	ldr	r0, [r7, #12]
 80022ec:	f7fd ff16 	bl	800011c <__udivsi3>
 80022f0:	0003      	movs	r3, r0
 80022f2:	60fb      	str	r3, [r7, #12]
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
 80022f4:	68fb      	ldr	r3, [r7, #12]
}
 80022f6:	0018      	movs	r0, r3
 80022f8:	46bd      	mov	sp, r7
 80022fa:	b004      	add	sp, #16
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	46c0      	nop			@ (mov r8, r8)
 8002300:	40021000 	.word	0x40021000
 8002304:	02dc6c00 	.word	0x02dc6c00

08002308 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	af00      	add	r7, sp, #0
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 800230c:	f7ff ffae 	bl	800226c <HAL_RCC_GetSysClockFreq>
 8002310:	0001      	movs	r1, r0
 8002312:	4b09      	ldr	r3, [pc, #36]	@ (8002338 <HAL_RCC_GetHCLKFreq+0x30>)
 8002314:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002316:	0a1b      	lsrs	r3, r3, #8
 8002318:	220f      	movs	r2, #15
 800231a:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 800231c:	4b07      	ldr	r3, [pc, #28]	@ (800233c <HAL_RCC_GetHCLKFreq+0x34>)
 800231e:	0092      	lsls	r2, r2, #2
 8002320:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002322:	221f      	movs	r2, #31
 8002324:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002326:	000a      	movs	r2, r1
 8002328:	40da      	lsrs	r2, r3
 800232a:	4b05      	ldr	r3, [pc, #20]	@ (8002340 <HAL_RCC_GetHCLKFreq+0x38>)
 800232c:	601a      	str	r2, [r3, #0]
  return SystemCoreClock;
 800232e:	4b04      	ldr	r3, [pc, #16]	@ (8002340 <HAL_RCC_GetHCLKFreq+0x38>)
 8002330:	681b      	ldr	r3, [r3, #0]
}
 8002332:	0018      	movs	r0, r3
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}
 8002338:	40021000 	.word	0x40021000
 800233c:	080036d8 	.word	0x080036d8
 8002340:	20000000 	.word	0x20000000

08002344 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos]) & 0x1FU));
 8002348:	f7ff ffde 	bl	8002308 <HAL_RCC_GetHCLKFreq>
 800234c:	0001      	movs	r1, r0
 800234e:	4b07      	ldr	r3, [pc, #28]	@ (800236c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002350:	689b      	ldr	r3, [r3, #8]
 8002352:	0b1b      	lsrs	r3, r3, #12
 8002354:	2207      	movs	r2, #7
 8002356:	401a      	ands	r2, r3
 8002358:	4b05      	ldr	r3, [pc, #20]	@ (8002370 <HAL_RCC_GetPCLK1Freq+0x2c>)
 800235a:	0092      	lsls	r2, r2, #2
 800235c:	58d3      	ldr	r3, [r2, r3]
 800235e:	221f      	movs	r2, #31
 8002360:	4013      	ands	r3, r2
 8002362:	40d9      	lsrs	r1, r3
 8002364:	000b      	movs	r3, r1
}
 8002366:	0018      	movs	r0, r3
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}
 800236c:	40021000 	.word	0x40021000
 8002370:	08003718 	.word	0x08003718

08002374 <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b086      	sub	sp, #24
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800237c:	2313      	movs	r3, #19
 800237e:	18fb      	adds	r3, r7, r3
 8002380:	2200      	movs	r2, #0
 8002382:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002384:	2312      	movs	r3, #18
 8002386:	18fb      	adds	r3, r7, r3
 8002388:	2200      	movs	r2, #0
 800238a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	2240      	movs	r2, #64	@ 0x40
 8002392:	4013      	ands	r3, r2
 8002394:	d100      	bne.n	8002398 <HAL_RCCEx_PeriphCLKConfig+0x24>
 8002396:	e079      	b.n	800248c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002398:	2011      	movs	r0, #17
 800239a:	183b      	adds	r3, r7, r0
 800239c:	2200      	movs	r2, #0
 800239e:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023a0:	4b63      	ldr	r3, [pc, #396]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80023a2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80023a4:	2380      	movs	r3, #128	@ 0x80
 80023a6:	055b      	lsls	r3, r3, #21
 80023a8:	4013      	ands	r3, r2
 80023aa:	d110      	bne.n	80023ce <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023ac:	4b60      	ldr	r3, [pc, #384]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80023ae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80023b0:	4b5f      	ldr	r3, [pc, #380]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80023b2:	2180      	movs	r1, #128	@ 0x80
 80023b4:	0549      	lsls	r1, r1, #21
 80023b6:	430a      	orrs	r2, r1
 80023b8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80023ba:	4b5d      	ldr	r3, [pc, #372]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80023bc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80023be:	2380      	movs	r3, #128	@ 0x80
 80023c0:	055b      	lsls	r3, r3, #21
 80023c2:	4013      	ands	r3, r2
 80023c4:	60bb      	str	r3, [r7, #8]
 80023c6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023c8:	183b      	adds	r3, r7, r0
 80023ca:	2201      	movs	r2, #1
 80023cc:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 80023ce:	4b58      	ldr	r3, [pc, #352]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80023d0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80023d2:	23c0      	movs	r3, #192	@ 0xc0
 80023d4:	009b      	lsls	r3, r3, #2
 80023d6:	4013      	ands	r3, r2
 80023d8:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80023da:	697b      	ldr	r3, [r7, #20]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d019      	beq.n	8002414 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	699b      	ldr	r3, [r3, #24]
 80023e4:	697a      	ldr	r2, [r7, #20]
 80023e6:	429a      	cmp	r2, r3
 80023e8:	d014      	beq.n	8002414 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 80023ea:	4b51      	ldr	r3, [pc, #324]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80023ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023ee:	4a51      	ldr	r2, [pc, #324]	@ (8002534 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80023f0:	4013      	ands	r3, r2
 80023f2:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80023f4:	4b4e      	ldr	r3, [pc, #312]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80023f6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80023f8:	4b4d      	ldr	r3, [pc, #308]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80023fa:	2180      	movs	r1, #128	@ 0x80
 80023fc:	0249      	lsls	r1, r1, #9
 80023fe:	430a      	orrs	r2, r1
 8002400:	65da      	str	r2, [r3, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002402:	4b4b      	ldr	r3, [pc, #300]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002404:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002406:	4b4a      	ldr	r3, [pc, #296]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002408:	494b      	ldr	r1, [pc, #300]	@ (8002538 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800240a:	400a      	ands	r2, r1
 800240c:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 800240e:	4b48      	ldr	r3, [pc, #288]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002410:	697a      	ldr	r2, [r7, #20]
 8002412:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	2201      	movs	r2, #1
 8002418:	4013      	ands	r3, r2
 800241a:	d016      	beq.n	800244a <HAL_RCCEx_PeriphCLKConfig+0xd6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800241c:	f7fe fc70 	bl	8000d00 <HAL_GetTick>
 8002420:	0003      	movs	r3, r0
 8002422:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002424:	e00c      	b.n	8002440 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002426:	f7fe fc6b 	bl	8000d00 <HAL_GetTick>
 800242a:	0002      	movs	r2, r0
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	1ad3      	subs	r3, r2, r3
 8002430:	4a42      	ldr	r2, [pc, #264]	@ (800253c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d904      	bls.n	8002440 <HAL_RCCEx_PeriphCLKConfig+0xcc>
        {
          ret = HAL_TIMEOUT;
 8002436:	2313      	movs	r3, #19
 8002438:	18fb      	adds	r3, r7, r3
 800243a:	2203      	movs	r2, #3
 800243c:	701a      	strb	r2, [r3, #0]
          break;
 800243e:	e004      	b.n	800244a <HAL_RCCEx_PeriphCLKConfig+0xd6>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002440:	4b3b      	ldr	r3, [pc, #236]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002442:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002444:	2202      	movs	r2, #2
 8002446:	4013      	ands	r3, r2
 8002448:	d0ed      	beq.n	8002426 <HAL_RCCEx_PeriphCLKConfig+0xb2>
        }
      }
    }

    if (ret == HAL_OK)
 800244a:	2313      	movs	r3, #19
 800244c:	18fb      	adds	r3, r7, r3
 800244e:	781b      	ldrb	r3, [r3, #0]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d10a      	bne.n	800246a <HAL_RCCEx_PeriphCLKConfig+0xf6>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002454:	4b36      	ldr	r3, [pc, #216]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002456:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002458:	4a36      	ldr	r2, [pc, #216]	@ (8002534 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800245a:	4013      	ands	r3, r2
 800245c:	0019      	movs	r1, r3
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	699a      	ldr	r2, [r3, #24]
 8002462:	4b33      	ldr	r3, [pc, #204]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002464:	430a      	orrs	r2, r1
 8002466:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002468:	e005      	b.n	8002476 <HAL_RCCEx_PeriphCLKConfig+0x102>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800246a:	2312      	movs	r3, #18
 800246c:	18fb      	adds	r3, r7, r3
 800246e:	2213      	movs	r2, #19
 8002470:	18ba      	adds	r2, r7, r2
 8002472:	7812      	ldrb	r2, [r2, #0]
 8002474:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002476:	2311      	movs	r3, #17
 8002478:	18fb      	adds	r3, r7, r3
 800247a:	781b      	ldrb	r3, [r3, #0]
 800247c:	2b01      	cmp	r3, #1
 800247e:	d105      	bne.n	800248c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002480:	4b2b      	ldr	r3, [pc, #172]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002482:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002484:	4b2a      	ldr	r3, [pc, #168]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002486:	492e      	ldr	r1, [pc, #184]	@ (8002540 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002488:	400a      	ands	r2, r1
 800248a:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	2201      	movs	r2, #1
 8002492:	4013      	ands	r3, r2
 8002494:	d009      	beq.n	80024aa <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002496:	4b26      	ldr	r3, [pc, #152]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002498:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800249a:	2203      	movs	r2, #3
 800249c:	4393      	bics	r3, r2
 800249e:	0019      	movs	r1, r3
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	689a      	ldr	r2, [r3, #8]
 80024a4:	4b22      	ldr	r3, [pc, #136]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80024a6:	430a      	orrs	r2, r1
 80024a8:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	2202      	movs	r2, #2
 80024b0:	4013      	ands	r3, r2
 80024b2:	d009      	beq.n	80024c8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80024b4:	4b1e      	ldr	r3, [pc, #120]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80024b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024b8:	4a22      	ldr	r2, [pc, #136]	@ (8002544 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024ba:	4013      	ands	r3, r2
 80024bc:	0019      	movs	r1, r3
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	68da      	ldr	r2, [r3, #12]
 80024c2:	4b1b      	ldr	r3, [pc, #108]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80024c4:	430a      	orrs	r2, r1
 80024c6:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	2220      	movs	r2, #32
 80024ce:	4013      	ands	r3, r2
 80024d0:	d008      	beq.n	80024e4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80024d2:	4b17      	ldr	r3, [pc, #92]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80024d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024d6:	009b      	lsls	r3, r3, #2
 80024d8:	0899      	lsrs	r1, r3, #2
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	695a      	ldr	r2, [r3, #20]
 80024de:	4b14      	ldr	r3, [pc, #80]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80024e0:	430a      	orrs	r2, r1
 80024e2:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);

  }
#endif /* USB_DRD_FS */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	2204      	movs	r2, #4
 80024ea:	4013      	ands	r3, r2
 80024ec:	d009      	beq.n	8002502 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80024ee:	4b10      	ldr	r3, [pc, #64]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80024f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024f2:	4a15      	ldr	r2, [pc, #84]	@ (8002548 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80024f4:	4013      	ands	r3, r2
 80024f6:	0019      	movs	r1, r3
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	691a      	ldr	r2, [r3, #16]
 80024fc:	4b0c      	ldr	r3, [pc, #48]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80024fe:	430a      	orrs	r2, r1
 8002500:	655a      	str	r2, [r3, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	2280      	movs	r2, #128	@ 0x80
 8002508:	4013      	ands	r3, r2
 800250a:	d009      	beq.n	8002520 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 800250c:	4b08      	ldr	r3, [pc, #32]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	22e0      	movs	r2, #224	@ 0xe0
 8002512:	4393      	bics	r3, r2
 8002514:	0019      	movs	r1, r3
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	685a      	ldr	r2, [r3, #4]
 800251a:	4b05      	ldr	r3, [pc, #20]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800251c:	430a      	orrs	r2, r1
 800251e:	601a      	str	r2, [r3, #0]
  }
  return status;
 8002520:	2312      	movs	r3, #18
 8002522:	18fb      	adds	r3, r7, r3
 8002524:	781b      	ldrb	r3, [r3, #0]
}
 8002526:	0018      	movs	r0, r3
 8002528:	46bd      	mov	sp, r7
 800252a:	b006      	add	sp, #24
 800252c:	bd80      	pop	{r7, pc}
 800252e:	46c0      	nop			@ (mov r8, r8)
 8002530:	40021000 	.word	0x40021000
 8002534:	fffffcff 	.word	0xfffffcff
 8002538:	fffeffff 	.word	0xfffeffff
 800253c:	00001388 	.word	0x00001388
 8002540:	efffffff 	.word	0xefffffff
 8002544:	ffffcfff 	.word	0xffffcfff
 8002548:	ffff3fff 	.word	0xffff3fff

0800254c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b082      	sub	sp, #8
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d101      	bne.n	800255e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	e046      	b.n	80025ec <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2288      	movs	r2, #136	@ 0x88
 8002562:	589b      	ldr	r3, [r3, r2]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d107      	bne.n	8002578 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2284      	movs	r2, #132	@ 0x84
 800256c:	2100      	movs	r1, #0
 800256e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	0018      	movs	r0, r3
 8002574:	f000 f840 	bl	80025f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2288      	movs	r2, #136	@ 0x88
 800257c:	2124      	movs	r1, #36	@ 0x24
 800257e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	2101      	movs	r1, #1
 800258c:	438a      	bics	r2, r1
 800258e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002594:	2b00      	cmp	r3, #0
 8002596:	d003      	beq.n	80025a0 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	0018      	movs	r0, r3
 800259c:	f000 f9b2 	bl	8002904 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	0018      	movs	r0, r3
 80025a4:	f000 f830 	bl	8002608 <UART_SetConfig>
 80025a8:	0003      	movs	r3, r0
 80025aa:	2b01      	cmp	r3, #1
 80025ac:	d101      	bne.n	80025b2 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	e01c      	b.n	80025ec <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	685a      	ldr	r2, [r3, #4]
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	490d      	ldr	r1, [pc, #52]	@ (80025f4 <HAL_UART_Init+0xa8>)
 80025be:	400a      	ands	r2, r1
 80025c0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	689a      	ldr	r2, [r3, #8]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	212a      	movs	r1, #42	@ 0x2a
 80025ce:	438a      	bics	r2, r1
 80025d0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	681a      	ldr	r2, [r3, #0]
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	2101      	movs	r1, #1
 80025de:	430a      	orrs	r2, r1
 80025e0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	0018      	movs	r0, r3
 80025e6:	f000 fa41 	bl	8002a6c <UART_CheckIdleState>
 80025ea:	0003      	movs	r3, r0
}
 80025ec:	0018      	movs	r0, r3
 80025ee:	46bd      	mov	sp, r7
 80025f0:	b002      	add	sp, #8
 80025f2:	bd80      	pop	{r7, pc}
 80025f4:	ffffb7ff 	.word	0xffffb7ff

080025f8 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b082      	sub	sp, #8
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8002600:	46c0      	nop			@ (mov r8, r8)
 8002602:	46bd      	mov	sp, r7
 8002604:	b002      	add	sp, #8
 8002606:	bd80      	pop	{r7, pc}

08002608 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b088      	sub	sp, #32
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002610:	231e      	movs	r3, #30
 8002612:	18fb      	adds	r3, r7, r3
 8002614:	2200      	movs	r2, #0
 8002616:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	689a      	ldr	r2, [r3, #8]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	691b      	ldr	r3, [r3, #16]
 8002620:	431a      	orrs	r2, r3
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	695b      	ldr	r3, [r3, #20]
 8002626:	431a      	orrs	r2, r3
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	69db      	ldr	r3, [r3, #28]
 800262c:	4313      	orrs	r3, r2
 800262e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4aab      	ldr	r2, [pc, #684]	@ (80028e4 <UART_SetConfig+0x2dc>)
 8002638:	4013      	ands	r3, r2
 800263a:	0019      	movs	r1, r3
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	697a      	ldr	r2, [r7, #20]
 8002642:	430a      	orrs	r2, r1
 8002644:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	4aa6      	ldr	r2, [pc, #664]	@ (80028e8 <UART_SetConfig+0x2e0>)
 800264e:	4013      	ands	r3, r2
 8002650:	0019      	movs	r1, r3
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	68da      	ldr	r2, [r3, #12]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	430a      	orrs	r2, r1
 800265c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	699b      	ldr	r3, [r3, #24]
 8002662:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6a1b      	ldr	r3, [r3, #32]
 8002668:	697a      	ldr	r2, [r7, #20]
 800266a:	4313      	orrs	r3, r2
 800266c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	4a9d      	ldr	r2, [pc, #628]	@ (80028ec <UART_SetConfig+0x2e4>)
 8002676:	4013      	ands	r3, r2
 8002678:	0019      	movs	r1, r3
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	697a      	ldr	r2, [r7, #20]
 8002680:	430a      	orrs	r2, r1
 8002682:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800268a:	220f      	movs	r2, #15
 800268c:	4393      	bics	r3, r2
 800268e:	0019      	movs	r1, r3
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	430a      	orrs	r2, r1
 800269a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a93      	ldr	r2, [pc, #588]	@ (80028f0 <UART_SetConfig+0x2e8>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d127      	bne.n	80026f6 <UART_SetConfig+0xee>
 80026a6:	4b93      	ldr	r3, [pc, #588]	@ (80028f4 <UART_SetConfig+0x2ec>)
 80026a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026aa:	2203      	movs	r2, #3
 80026ac:	4013      	ands	r3, r2
 80026ae:	2b03      	cmp	r3, #3
 80026b0:	d017      	beq.n	80026e2 <UART_SetConfig+0xda>
 80026b2:	d81b      	bhi.n	80026ec <UART_SetConfig+0xe4>
 80026b4:	2b02      	cmp	r3, #2
 80026b6:	d00a      	beq.n	80026ce <UART_SetConfig+0xc6>
 80026b8:	d818      	bhi.n	80026ec <UART_SetConfig+0xe4>
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d002      	beq.n	80026c4 <UART_SetConfig+0xbc>
 80026be:	2b01      	cmp	r3, #1
 80026c0:	d00a      	beq.n	80026d8 <UART_SetConfig+0xd0>
 80026c2:	e013      	b.n	80026ec <UART_SetConfig+0xe4>
 80026c4:	231f      	movs	r3, #31
 80026c6:	18fb      	adds	r3, r7, r3
 80026c8:	2200      	movs	r2, #0
 80026ca:	701a      	strb	r2, [r3, #0]
 80026cc:	e021      	b.n	8002712 <UART_SetConfig+0x10a>
 80026ce:	231f      	movs	r3, #31
 80026d0:	18fb      	adds	r3, r7, r3
 80026d2:	2202      	movs	r2, #2
 80026d4:	701a      	strb	r2, [r3, #0]
 80026d6:	e01c      	b.n	8002712 <UART_SetConfig+0x10a>
 80026d8:	231f      	movs	r3, #31
 80026da:	18fb      	adds	r3, r7, r3
 80026dc:	2204      	movs	r2, #4
 80026de:	701a      	strb	r2, [r3, #0]
 80026e0:	e017      	b.n	8002712 <UART_SetConfig+0x10a>
 80026e2:	231f      	movs	r3, #31
 80026e4:	18fb      	adds	r3, r7, r3
 80026e6:	2208      	movs	r2, #8
 80026e8:	701a      	strb	r2, [r3, #0]
 80026ea:	e012      	b.n	8002712 <UART_SetConfig+0x10a>
 80026ec:	231f      	movs	r3, #31
 80026ee:	18fb      	adds	r3, r7, r3
 80026f0:	2210      	movs	r2, #16
 80026f2:	701a      	strb	r2, [r3, #0]
 80026f4:	e00d      	b.n	8002712 <UART_SetConfig+0x10a>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4a7f      	ldr	r2, [pc, #508]	@ (80028f8 <UART_SetConfig+0x2f0>)
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d104      	bne.n	800270a <UART_SetConfig+0x102>
 8002700:	231f      	movs	r3, #31
 8002702:	18fb      	adds	r3, r7, r3
 8002704:	2200      	movs	r2, #0
 8002706:	701a      	strb	r2, [r3, #0]
 8002708:	e003      	b.n	8002712 <UART_SetConfig+0x10a>
 800270a:	231f      	movs	r3, #31
 800270c:	18fb      	adds	r3, r7, r3
 800270e:	2210      	movs	r2, #16
 8002710:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	69da      	ldr	r2, [r3, #28]
 8002716:	2380      	movs	r3, #128	@ 0x80
 8002718:	021b      	lsls	r3, r3, #8
 800271a:	429a      	cmp	r2, r3
 800271c:	d000      	beq.n	8002720 <UART_SetConfig+0x118>
 800271e:	e06f      	b.n	8002800 <UART_SetConfig+0x1f8>
  {
    switch (clocksource)
 8002720:	231f      	movs	r3, #31
 8002722:	18fb      	adds	r3, r7, r3
 8002724:	781b      	ldrb	r3, [r3, #0]
 8002726:	2b08      	cmp	r3, #8
 8002728:	d01f      	beq.n	800276a <UART_SetConfig+0x162>
 800272a:	dc22      	bgt.n	8002772 <UART_SetConfig+0x16a>
 800272c:	2b04      	cmp	r3, #4
 800272e:	d017      	beq.n	8002760 <UART_SetConfig+0x158>
 8002730:	dc1f      	bgt.n	8002772 <UART_SetConfig+0x16a>
 8002732:	2b00      	cmp	r3, #0
 8002734:	d002      	beq.n	800273c <UART_SetConfig+0x134>
 8002736:	2b02      	cmp	r3, #2
 8002738:	d005      	beq.n	8002746 <UART_SetConfig+0x13e>
 800273a:	e01a      	b.n	8002772 <UART_SetConfig+0x16a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800273c:	f7ff fe02 	bl	8002344 <HAL_RCC_GetPCLK1Freq>
 8002740:	0003      	movs	r3, r0
 8002742:	61bb      	str	r3, [r7, #24]
        break;
 8002744:	e01c      	b.n	8002780 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8002746:	4b6b      	ldr	r3, [pc, #428]	@ (80028f4 <UART_SetConfig+0x2ec>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	095b      	lsrs	r3, r3, #5
 800274c:	2207      	movs	r2, #7
 800274e:	4013      	ands	r3, r2
 8002750:	3301      	adds	r3, #1
 8002752:	0019      	movs	r1, r3
 8002754:	4869      	ldr	r0, [pc, #420]	@ (80028fc <UART_SetConfig+0x2f4>)
 8002756:	f7fd fce1 	bl	800011c <__udivsi3>
 800275a:	0003      	movs	r3, r0
 800275c:	61bb      	str	r3, [r7, #24]
        break;
 800275e:	e00f      	b.n	8002780 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002760:	f7ff fd84 	bl	800226c <HAL_RCC_GetSysClockFreq>
 8002764:	0003      	movs	r3, r0
 8002766:	61bb      	str	r3, [r7, #24]
        break;
 8002768:	e00a      	b.n	8002780 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800276a:	2380      	movs	r3, #128	@ 0x80
 800276c:	021b      	lsls	r3, r3, #8
 800276e:	61bb      	str	r3, [r7, #24]
        break;
 8002770:	e006      	b.n	8002780 <UART_SetConfig+0x178>
      default:
        pclk = 0U;
 8002772:	2300      	movs	r3, #0
 8002774:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002776:	231e      	movs	r3, #30
 8002778:	18fb      	adds	r3, r7, r3
 800277a:	2201      	movs	r2, #1
 800277c:	701a      	strb	r2, [r3, #0]
        break;
 800277e:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002780:	69bb      	ldr	r3, [r7, #24]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d100      	bne.n	8002788 <UART_SetConfig+0x180>
 8002786:	e097      	b.n	80028b8 <UART_SetConfig+0x2b0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800278c:	4b5c      	ldr	r3, [pc, #368]	@ (8002900 <UART_SetConfig+0x2f8>)
 800278e:	0052      	lsls	r2, r2, #1
 8002790:	5ad3      	ldrh	r3, [r2, r3]
 8002792:	0019      	movs	r1, r3
 8002794:	69b8      	ldr	r0, [r7, #24]
 8002796:	f7fd fcc1 	bl	800011c <__udivsi3>
 800279a:	0003      	movs	r3, r0
 800279c:	005a      	lsls	r2, r3, #1
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	085b      	lsrs	r3, r3, #1
 80027a4:	18d2      	adds	r2, r2, r3
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	0019      	movs	r1, r3
 80027ac:	0010      	movs	r0, r2
 80027ae:	f7fd fcb5 	bl	800011c <__udivsi3>
 80027b2:	0003      	movs	r3, r0
 80027b4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80027b6:	693b      	ldr	r3, [r7, #16]
 80027b8:	2b0f      	cmp	r3, #15
 80027ba:	d91c      	bls.n	80027f6 <UART_SetConfig+0x1ee>
 80027bc:	693a      	ldr	r2, [r7, #16]
 80027be:	2380      	movs	r3, #128	@ 0x80
 80027c0:	025b      	lsls	r3, r3, #9
 80027c2:	429a      	cmp	r2, r3
 80027c4:	d217      	bcs.n	80027f6 <UART_SetConfig+0x1ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80027c6:	693b      	ldr	r3, [r7, #16]
 80027c8:	b29a      	uxth	r2, r3
 80027ca:	200e      	movs	r0, #14
 80027cc:	183b      	adds	r3, r7, r0
 80027ce:	210f      	movs	r1, #15
 80027d0:	438a      	bics	r2, r1
 80027d2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80027d4:	693b      	ldr	r3, [r7, #16]
 80027d6:	085b      	lsrs	r3, r3, #1
 80027d8:	b29b      	uxth	r3, r3
 80027da:	2207      	movs	r2, #7
 80027dc:	4013      	ands	r3, r2
 80027de:	b299      	uxth	r1, r3
 80027e0:	183b      	adds	r3, r7, r0
 80027e2:	183a      	adds	r2, r7, r0
 80027e4:	8812      	ldrh	r2, [r2, #0]
 80027e6:	430a      	orrs	r2, r1
 80027e8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	183a      	adds	r2, r7, r0
 80027f0:	8812      	ldrh	r2, [r2, #0]
 80027f2:	60da      	str	r2, [r3, #12]
 80027f4:	e060      	b.n	80028b8 <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 80027f6:	231e      	movs	r3, #30
 80027f8:	18fb      	adds	r3, r7, r3
 80027fa:	2201      	movs	r2, #1
 80027fc:	701a      	strb	r2, [r3, #0]
 80027fe:	e05b      	b.n	80028b8 <UART_SetConfig+0x2b0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002800:	231f      	movs	r3, #31
 8002802:	18fb      	adds	r3, r7, r3
 8002804:	781b      	ldrb	r3, [r3, #0]
 8002806:	2b08      	cmp	r3, #8
 8002808:	d01f      	beq.n	800284a <UART_SetConfig+0x242>
 800280a:	dc22      	bgt.n	8002852 <UART_SetConfig+0x24a>
 800280c:	2b04      	cmp	r3, #4
 800280e:	d017      	beq.n	8002840 <UART_SetConfig+0x238>
 8002810:	dc1f      	bgt.n	8002852 <UART_SetConfig+0x24a>
 8002812:	2b00      	cmp	r3, #0
 8002814:	d002      	beq.n	800281c <UART_SetConfig+0x214>
 8002816:	2b02      	cmp	r3, #2
 8002818:	d005      	beq.n	8002826 <UART_SetConfig+0x21e>
 800281a:	e01a      	b.n	8002852 <UART_SetConfig+0x24a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800281c:	f7ff fd92 	bl	8002344 <HAL_RCC_GetPCLK1Freq>
 8002820:	0003      	movs	r3, r0
 8002822:	61bb      	str	r3, [r7, #24]
        break;
 8002824:	e01c      	b.n	8002860 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8002826:	4b33      	ldr	r3, [pc, #204]	@ (80028f4 <UART_SetConfig+0x2ec>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	095b      	lsrs	r3, r3, #5
 800282c:	2207      	movs	r2, #7
 800282e:	4013      	ands	r3, r2
 8002830:	3301      	adds	r3, #1
 8002832:	0019      	movs	r1, r3
 8002834:	4831      	ldr	r0, [pc, #196]	@ (80028fc <UART_SetConfig+0x2f4>)
 8002836:	f7fd fc71 	bl	800011c <__udivsi3>
 800283a:	0003      	movs	r3, r0
 800283c:	61bb      	str	r3, [r7, #24]
        break;
 800283e:	e00f      	b.n	8002860 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002840:	f7ff fd14 	bl	800226c <HAL_RCC_GetSysClockFreq>
 8002844:	0003      	movs	r3, r0
 8002846:	61bb      	str	r3, [r7, #24]
        break;
 8002848:	e00a      	b.n	8002860 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800284a:	2380      	movs	r3, #128	@ 0x80
 800284c:	021b      	lsls	r3, r3, #8
 800284e:	61bb      	str	r3, [r7, #24]
        break;
 8002850:	e006      	b.n	8002860 <UART_SetConfig+0x258>
      default:
        pclk = 0U;
 8002852:	2300      	movs	r3, #0
 8002854:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002856:	231e      	movs	r3, #30
 8002858:	18fb      	adds	r3, r7, r3
 800285a:	2201      	movs	r2, #1
 800285c:	701a      	strb	r2, [r3, #0]
        break;
 800285e:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8002860:	69bb      	ldr	r3, [r7, #24]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d028      	beq.n	80028b8 <UART_SetConfig+0x2b0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800286a:	4b25      	ldr	r3, [pc, #148]	@ (8002900 <UART_SetConfig+0x2f8>)
 800286c:	0052      	lsls	r2, r2, #1
 800286e:	5ad3      	ldrh	r3, [r2, r3]
 8002870:	0019      	movs	r1, r3
 8002872:	69b8      	ldr	r0, [r7, #24]
 8002874:	f7fd fc52 	bl	800011c <__udivsi3>
 8002878:	0003      	movs	r3, r0
 800287a:	001a      	movs	r2, r3
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	085b      	lsrs	r3, r3, #1
 8002882:	18d2      	adds	r2, r2, r3
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	0019      	movs	r1, r3
 800288a:	0010      	movs	r0, r2
 800288c:	f7fd fc46 	bl	800011c <__udivsi3>
 8002890:	0003      	movs	r3, r0
 8002892:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002894:	693b      	ldr	r3, [r7, #16]
 8002896:	2b0f      	cmp	r3, #15
 8002898:	d90a      	bls.n	80028b0 <UART_SetConfig+0x2a8>
 800289a:	693a      	ldr	r2, [r7, #16]
 800289c:	2380      	movs	r3, #128	@ 0x80
 800289e:	025b      	lsls	r3, r3, #9
 80028a0:	429a      	cmp	r2, r3
 80028a2:	d205      	bcs.n	80028b0 <UART_SetConfig+0x2a8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80028a4:	693b      	ldr	r3, [r7, #16]
 80028a6:	b29a      	uxth	r2, r3
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	60da      	str	r2, [r3, #12]
 80028ae:	e003      	b.n	80028b8 <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 80028b0:	231e      	movs	r3, #30
 80028b2:	18fb      	adds	r3, r7, r3
 80028b4:	2201      	movs	r2, #1
 80028b6:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	226a      	movs	r2, #106	@ 0x6a
 80028bc:	2101      	movs	r1, #1
 80028be:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2268      	movs	r2, #104	@ 0x68
 80028c4:	2101      	movs	r1, #1
 80028c6:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2200      	movs	r2, #0
 80028cc:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2200      	movs	r2, #0
 80028d2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80028d4:	231e      	movs	r3, #30
 80028d6:	18fb      	adds	r3, r7, r3
 80028d8:	781b      	ldrb	r3, [r3, #0]
}
 80028da:	0018      	movs	r0, r3
 80028dc:	46bd      	mov	sp, r7
 80028de:	b008      	add	sp, #32
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	46c0      	nop			@ (mov r8, r8)
 80028e4:	cfff69f3 	.word	0xcfff69f3
 80028e8:	ffffcfff 	.word	0xffffcfff
 80028ec:	11fff4ff 	.word	0x11fff4ff
 80028f0:	40013800 	.word	0x40013800
 80028f4:	40021000 	.word	0x40021000
 80028f8:	40004400 	.word	0x40004400
 80028fc:	02dc6c00 	.word	0x02dc6c00
 8002900:	08003740 	.word	0x08003740

08002904 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b082      	sub	sp, #8
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002910:	2208      	movs	r2, #8
 8002912:	4013      	ands	r3, r2
 8002914:	d00b      	beq.n	800292e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	4a4a      	ldr	r2, [pc, #296]	@ (8002a48 <UART_AdvFeatureConfig+0x144>)
 800291e:	4013      	ands	r3, r2
 8002920:	0019      	movs	r1, r3
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	430a      	orrs	r2, r1
 800292c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002932:	2201      	movs	r2, #1
 8002934:	4013      	ands	r3, r2
 8002936:	d00b      	beq.n	8002950 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	4a43      	ldr	r2, [pc, #268]	@ (8002a4c <UART_AdvFeatureConfig+0x148>)
 8002940:	4013      	ands	r3, r2
 8002942:	0019      	movs	r1, r3
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	430a      	orrs	r2, r1
 800294e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002954:	2202      	movs	r2, #2
 8002956:	4013      	ands	r3, r2
 8002958:	d00b      	beq.n	8002972 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	4a3b      	ldr	r2, [pc, #236]	@ (8002a50 <UART_AdvFeatureConfig+0x14c>)
 8002962:	4013      	ands	r3, r2
 8002964:	0019      	movs	r1, r3
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	430a      	orrs	r2, r1
 8002970:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002976:	2204      	movs	r2, #4
 8002978:	4013      	ands	r3, r2
 800297a:	d00b      	beq.n	8002994 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	4a34      	ldr	r2, [pc, #208]	@ (8002a54 <UART_AdvFeatureConfig+0x150>)
 8002984:	4013      	ands	r3, r2
 8002986:	0019      	movs	r1, r3
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	430a      	orrs	r2, r1
 8002992:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002998:	2210      	movs	r2, #16
 800299a:	4013      	ands	r3, r2
 800299c:	d00b      	beq.n	80029b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	4a2c      	ldr	r2, [pc, #176]	@ (8002a58 <UART_AdvFeatureConfig+0x154>)
 80029a6:	4013      	ands	r3, r2
 80029a8:	0019      	movs	r1, r3
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	430a      	orrs	r2, r1
 80029b4:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029ba:	2220      	movs	r2, #32
 80029bc:	4013      	ands	r3, r2
 80029be:	d00b      	beq.n	80029d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	689b      	ldr	r3, [r3, #8]
 80029c6:	4a25      	ldr	r2, [pc, #148]	@ (8002a5c <UART_AdvFeatureConfig+0x158>)
 80029c8:	4013      	ands	r3, r2
 80029ca:	0019      	movs	r1, r3
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	430a      	orrs	r2, r1
 80029d6:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029dc:	2240      	movs	r2, #64	@ 0x40
 80029de:	4013      	ands	r3, r2
 80029e0:	d01d      	beq.n	8002a1e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	4a1d      	ldr	r2, [pc, #116]	@ (8002a60 <UART_AdvFeatureConfig+0x15c>)
 80029ea:	4013      	ands	r3, r2
 80029ec:	0019      	movs	r1, r3
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	430a      	orrs	r2, r1
 80029f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80029fe:	2380      	movs	r3, #128	@ 0x80
 8002a00:	035b      	lsls	r3, r3, #13
 8002a02:	429a      	cmp	r2, r3
 8002a04:	d10b      	bne.n	8002a1e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	4a15      	ldr	r2, [pc, #84]	@ (8002a64 <UART_AdvFeatureConfig+0x160>)
 8002a0e:	4013      	ands	r3, r2
 8002a10:	0019      	movs	r1, r3
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	430a      	orrs	r2, r1
 8002a1c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a22:	2280      	movs	r2, #128	@ 0x80
 8002a24:	4013      	ands	r3, r2
 8002a26:	d00b      	beq.n	8002a40 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	4a0e      	ldr	r2, [pc, #56]	@ (8002a68 <UART_AdvFeatureConfig+0x164>)
 8002a30:	4013      	ands	r3, r2
 8002a32:	0019      	movs	r1, r3
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	430a      	orrs	r2, r1
 8002a3e:	605a      	str	r2, [r3, #4]
  }
}
 8002a40:	46c0      	nop			@ (mov r8, r8)
 8002a42:	46bd      	mov	sp, r7
 8002a44:	b002      	add	sp, #8
 8002a46:	bd80      	pop	{r7, pc}
 8002a48:	ffff7fff 	.word	0xffff7fff
 8002a4c:	fffdffff 	.word	0xfffdffff
 8002a50:	fffeffff 	.word	0xfffeffff
 8002a54:	fffbffff 	.word	0xfffbffff
 8002a58:	ffffefff 	.word	0xffffefff
 8002a5c:	ffffdfff 	.word	0xffffdfff
 8002a60:	ffefffff 	.word	0xffefffff
 8002a64:	ff9fffff 	.word	0xff9fffff
 8002a68:	fff7ffff 	.word	0xfff7ffff

08002a6c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b092      	sub	sp, #72	@ 0x48
 8002a70:	af02      	add	r7, sp, #8
 8002a72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2290      	movs	r2, #144	@ 0x90
 8002a78:	2100      	movs	r1, #0
 8002a7a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002a7c:	f7fe f940 	bl	8000d00 <HAL_GetTick>
 8002a80:	0003      	movs	r3, r0
 8002a82:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	2208      	movs	r2, #8
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	2b08      	cmp	r3, #8
 8002a90:	d12d      	bne.n	8002aee <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002a92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a94:	2280      	movs	r2, #128	@ 0x80
 8002a96:	0391      	lsls	r1, r2, #14
 8002a98:	6878      	ldr	r0, [r7, #4]
 8002a9a:	4a47      	ldr	r2, [pc, #284]	@ (8002bb8 <UART_CheckIdleState+0x14c>)
 8002a9c:	9200      	str	r2, [sp, #0]
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	f000 f88e 	bl	8002bc0 <UART_WaitOnFlagUntilTimeout>
 8002aa4:	1e03      	subs	r3, r0, #0
 8002aa6:	d022      	beq.n	8002aee <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002aa8:	f3ef 8310 	mrs	r3, PRIMASK
 8002aac:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8002ab0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ab6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ab8:	f383 8810 	msr	PRIMASK, r3
}
 8002abc:	46c0      	nop			@ (mov r8, r8)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	681a      	ldr	r2, [r3, #0]
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	2180      	movs	r1, #128	@ 0x80
 8002aca:	438a      	bics	r2, r1
 8002acc:	601a      	str	r2, [r3, #0]
 8002ace:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ad0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ad2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ad4:	f383 8810 	msr	PRIMASK, r3
}
 8002ad8:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2288      	movs	r2, #136	@ 0x88
 8002ade:	2120      	movs	r1, #32
 8002ae0:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2284      	movs	r2, #132	@ 0x84
 8002ae6:	2100      	movs	r1, #0
 8002ae8:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002aea:	2303      	movs	r3, #3
 8002aec:	e060      	b.n	8002bb0 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	2204      	movs	r2, #4
 8002af6:	4013      	ands	r3, r2
 8002af8:	2b04      	cmp	r3, #4
 8002afa:	d146      	bne.n	8002b8a <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002afc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002afe:	2280      	movs	r2, #128	@ 0x80
 8002b00:	03d1      	lsls	r1, r2, #15
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	4a2c      	ldr	r2, [pc, #176]	@ (8002bb8 <UART_CheckIdleState+0x14c>)
 8002b06:	9200      	str	r2, [sp, #0]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	f000 f859 	bl	8002bc0 <UART_WaitOnFlagUntilTimeout>
 8002b0e:	1e03      	subs	r3, r0, #0
 8002b10:	d03b      	beq.n	8002b8a <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002b12:	f3ef 8310 	mrs	r3, PRIMASK
 8002b16:	60fb      	str	r3, [r7, #12]
  return(result);
 8002b18:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002b1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b20:	693b      	ldr	r3, [r7, #16]
 8002b22:	f383 8810 	msr	PRIMASK, r3
}
 8002b26:	46c0      	nop			@ (mov r8, r8)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	681a      	ldr	r2, [r3, #0]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	4922      	ldr	r1, [pc, #136]	@ (8002bbc <UART_CheckIdleState+0x150>)
 8002b34:	400a      	ands	r2, r1
 8002b36:	601a      	str	r2, [r3, #0]
 8002b38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b3a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	f383 8810 	msr	PRIMASK, r3
}
 8002b42:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002b44:	f3ef 8310 	mrs	r3, PRIMASK
 8002b48:	61bb      	str	r3, [r7, #24]
  return(result);
 8002b4a:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b4c:	633b      	str	r3, [r7, #48]	@ 0x30
 8002b4e:	2301      	movs	r3, #1
 8002b50:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b52:	69fb      	ldr	r3, [r7, #28]
 8002b54:	f383 8810 	msr	PRIMASK, r3
}
 8002b58:	46c0      	nop			@ (mov r8, r8)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	689a      	ldr	r2, [r3, #8]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	2101      	movs	r1, #1
 8002b66:	438a      	bics	r2, r1
 8002b68:	609a      	str	r2, [r3, #8]
 8002b6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b6c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b6e:	6a3b      	ldr	r3, [r7, #32]
 8002b70:	f383 8810 	msr	PRIMASK, r3
}
 8002b74:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	228c      	movs	r2, #140	@ 0x8c
 8002b7a:	2120      	movs	r1, #32
 8002b7c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2284      	movs	r2, #132	@ 0x84
 8002b82:	2100      	movs	r1, #0
 8002b84:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002b86:	2303      	movs	r3, #3
 8002b88:	e012      	b.n	8002bb0 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2288      	movs	r2, #136	@ 0x88
 8002b8e:	2120      	movs	r1, #32
 8002b90:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	228c      	movs	r2, #140	@ 0x8c
 8002b96:	2120      	movs	r1, #32
 8002b98:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2284      	movs	r2, #132	@ 0x84
 8002baa:	2100      	movs	r1, #0
 8002bac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002bae:	2300      	movs	r3, #0
}
 8002bb0:	0018      	movs	r0, r3
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	b010      	add	sp, #64	@ 0x40
 8002bb6:	bd80      	pop	{r7, pc}
 8002bb8:	01ffffff 	.word	0x01ffffff
 8002bbc:	fffffedf 	.word	0xfffffedf

08002bc0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b084      	sub	sp, #16
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	60f8      	str	r0, [r7, #12]
 8002bc8:	60b9      	str	r1, [r7, #8]
 8002bca:	603b      	str	r3, [r7, #0]
 8002bcc:	1dfb      	adds	r3, r7, #7
 8002bce:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002bd0:	e051      	b.n	8002c76 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bd2:	69bb      	ldr	r3, [r7, #24]
 8002bd4:	3301      	adds	r3, #1
 8002bd6:	d04e      	beq.n	8002c76 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bd8:	f7fe f892 	bl	8000d00 <HAL_GetTick>
 8002bdc:	0002      	movs	r2, r0
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	1ad3      	subs	r3, r2, r3
 8002be2:	69ba      	ldr	r2, [r7, #24]
 8002be4:	429a      	cmp	r2, r3
 8002be6:	d302      	bcc.n	8002bee <UART_WaitOnFlagUntilTimeout+0x2e>
 8002be8:	69bb      	ldr	r3, [r7, #24]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d101      	bne.n	8002bf2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8002bee:	2303      	movs	r3, #3
 8002bf0:	e051      	b.n	8002c96 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	2204      	movs	r2, #4
 8002bfa:	4013      	ands	r3, r2
 8002bfc:	d03b      	beq.n	8002c76 <UART_WaitOnFlagUntilTimeout+0xb6>
 8002bfe:	68bb      	ldr	r3, [r7, #8]
 8002c00:	2b80      	cmp	r3, #128	@ 0x80
 8002c02:	d038      	beq.n	8002c76 <UART_WaitOnFlagUntilTimeout+0xb6>
 8002c04:	68bb      	ldr	r3, [r7, #8]
 8002c06:	2b40      	cmp	r3, #64	@ 0x40
 8002c08:	d035      	beq.n	8002c76 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	69db      	ldr	r3, [r3, #28]
 8002c10:	2208      	movs	r2, #8
 8002c12:	4013      	ands	r3, r2
 8002c14:	2b08      	cmp	r3, #8
 8002c16:	d111      	bne.n	8002c3c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	2208      	movs	r2, #8
 8002c1e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	0018      	movs	r0, r3
 8002c24:	f000 f83c 	bl	8002ca0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	2290      	movs	r2, #144	@ 0x90
 8002c2c:	2108      	movs	r1, #8
 8002c2e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	2284      	movs	r2, #132	@ 0x84
 8002c34:	2100      	movs	r1, #0
 8002c36:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	e02c      	b.n	8002c96 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	69da      	ldr	r2, [r3, #28]
 8002c42:	2380      	movs	r3, #128	@ 0x80
 8002c44:	011b      	lsls	r3, r3, #4
 8002c46:	401a      	ands	r2, r3
 8002c48:	2380      	movs	r3, #128	@ 0x80
 8002c4a:	011b      	lsls	r3, r3, #4
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d112      	bne.n	8002c76 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	2280      	movs	r2, #128	@ 0x80
 8002c56:	0112      	lsls	r2, r2, #4
 8002c58:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	0018      	movs	r0, r3
 8002c5e:	f000 f81f 	bl	8002ca0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	2290      	movs	r2, #144	@ 0x90
 8002c66:	2120      	movs	r1, #32
 8002c68:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	2284      	movs	r2, #132	@ 0x84
 8002c6e:	2100      	movs	r1, #0
 8002c70:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002c72:	2303      	movs	r3, #3
 8002c74:	e00f      	b.n	8002c96 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	69db      	ldr	r3, [r3, #28]
 8002c7c:	68ba      	ldr	r2, [r7, #8]
 8002c7e:	4013      	ands	r3, r2
 8002c80:	68ba      	ldr	r2, [r7, #8]
 8002c82:	1ad3      	subs	r3, r2, r3
 8002c84:	425a      	negs	r2, r3
 8002c86:	4153      	adcs	r3, r2
 8002c88:	b2db      	uxtb	r3, r3
 8002c8a:	001a      	movs	r2, r3
 8002c8c:	1dfb      	adds	r3, r7, #7
 8002c8e:	781b      	ldrb	r3, [r3, #0]
 8002c90:	429a      	cmp	r2, r3
 8002c92:	d09e      	beq.n	8002bd2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002c94:	2300      	movs	r3, #0
}
 8002c96:	0018      	movs	r0, r3
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	b004      	add	sp, #16
 8002c9c:	bd80      	pop	{r7, pc}
	...

08002ca0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b08e      	sub	sp, #56	@ 0x38
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002ca8:	f3ef 8310 	mrs	r3, PRIMASK
 8002cac:	617b      	str	r3, [r7, #20]
  return(result);
 8002cae:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002cb0:	637b      	str	r3, [r7, #52]	@ 0x34
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cb6:	69bb      	ldr	r3, [r7, #24]
 8002cb8:	f383 8810 	msr	PRIMASK, r3
}
 8002cbc:	46c0      	nop			@ (mov r8, r8)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	681a      	ldr	r2, [r3, #0]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4926      	ldr	r1, [pc, #152]	@ (8002d64 <UART_EndRxTransfer+0xc4>)
 8002cca:	400a      	ands	r2, r1
 8002ccc:	601a      	str	r2, [r3, #0]
 8002cce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002cd0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cd2:	69fb      	ldr	r3, [r7, #28]
 8002cd4:	f383 8810 	msr	PRIMASK, r3
}
 8002cd8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002cda:	f3ef 8310 	mrs	r3, PRIMASK
 8002cde:	623b      	str	r3, [r7, #32]
  return(result);
 8002ce0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002ce2:	633b      	str	r3, [r7, #48]	@ 0x30
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cea:	f383 8810 	msr	PRIMASK, r3
}
 8002cee:	46c0      	nop			@ (mov r8, r8)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	689a      	ldr	r2, [r3, #8]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	491b      	ldr	r1, [pc, #108]	@ (8002d68 <UART_EndRxTransfer+0xc8>)
 8002cfc:	400a      	ands	r2, r1
 8002cfe:	609a      	str	r2, [r3, #8]
 8002d00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d02:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d06:	f383 8810 	msr	PRIMASK, r3
}
 8002d0a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d10:	2b01      	cmp	r3, #1
 8002d12:	d118      	bne.n	8002d46 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002d14:	f3ef 8310 	mrs	r3, PRIMASK
 8002d18:	60bb      	str	r3, [r7, #8]
  return(result);
 8002d1a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002d1e:	2301      	movs	r3, #1
 8002d20:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	f383 8810 	msr	PRIMASK, r3
}
 8002d28:	46c0      	nop			@ (mov r8, r8)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	2110      	movs	r1, #16
 8002d36:	438a      	bics	r2, r1
 8002d38:	601a      	str	r2, [r3, #0]
 8002d3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d3c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	f383 8810 	msr	PRIMASK, r3
}
 8002d44:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	228c      	movs	r2, #140	@ 0x8c
 8002d4a:	2120      	movs	r1, #32
 8002d4c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2200      	movs	r2, #0
 8002d52:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2200      	movs	r2, #0
 8002d58:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8002d5a:	46c0      	nop			@ (mov r8, r8)
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	b00e      	add	sp, #56	@ 0x38
 8002d60:	bd80      	pop	{r7, pc}
 8002d62:	46c0      	nop			@ (mov r8, r8)
 8002d64:	fffffedf 	.word	0xfffffedf
 8002d68:	effffffe 	.word	0xeffffffe

08002d6c <siprintf>:
 8002d6c:	b40e      	push	{r1, r2, r3}
 8002d6e:	b500      	push	{lr}
 8002d70:	490b      	ldr	r1, [pc, #44]	@ (8002da0 <siprintf+0x34>)
 8002d72:	b09c      	sub	sp, #112	@ 0x70
 8002d74:	ab1d      	add	r3, sp, #116	@ 0x74
 8002d76:	9002      	str	r0, [sp, #8]
 8002d78:	9006      	str	r0, [sp, #24]
 8002d7a:	9107      	str	r1, [sp, #28]
 8002d7c:	9104      	str	r1, [sp, #16]
 8002d7e:	4809      	ldr	r0, [pc, #36]	@ (8002da4 <siprintf+0x38>)
 8002d80:	4909      	ldr	r1, [pc, #36]	@ (8002da8 <siprintf+0x3c>)
 8002d82:	cb04      	ldmia	r3!, {r2}
 8002d84:	9105      	str	r1, [sp, #20]
 8002d86:	6800      	ldr	r0, [r0, #0]
 8002d88:	a902      	add	r1, sp, #8
 8002d8a:	9301      	str	r3, [sp, #4]
 8002d8c:	f000 f99e 	bl	80030cc <_svfiprintf_r>
 8002d90:	2200      	movs	r2, #0
 8002d92:	9b02      	ldr	r3, [sp, #8]
 8002d94:	701a      	strb	r2, [r3, #0]
 8002d96:	b01c      	add	sp, #112	@ 0x70
 8002d98:	bc08      	pop	{r3}
 8002d9a:	b003      	add	sp, #12
 8002d9c:	4718      	bx	r3
 8002d9e:	46c0      	nop			@ (mov r8, r8)
 8002da0:	7fffffff 	.word	0x7fffffff
 8002da4:	20000024 	.word	0x20000024
 8002da8:	ffff0208 	.word	0xffff0208

08002dac <memset>:
 8002dac:	0003      	movs	r3, r0
 8002dae:	1882      	adds	r2, r0, r2
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d100      	bne.n	8002db6 <memset+0xa>
 8002db4:	4770      	bx	lr
 8002db6:	7019      	strb	r1, [r3, #0]
 8002db8:	3301      	adds	r3, #1
 8002dba:	e7f9      	b.n	8002db0 <memset+0x4>

08002dbc <__errno>:
 8002dbc:	4b01      	ldr	r3, [pc, #4]	@ (8002dc4 <__errno+0x8>)
 8002dbe:	6818      	ldr	r0, [r3, #0]
 8002dc0:	4770      	bx	lr
 8002dc2:	46c0      	nop			@ (mov r8, r8)
 8002dc4:	20000024 	.word	0x20000024

08002dc8 <__libc_init_array>:
 8002dc8:	b570      	push	{r4, r5, r6, lr}
 8002dca:	2600      	movs	r6, #0
 8002dcc:	4c0c      	ldr	r4, [pc, #48]	@ (8002e00 <__libc_init_array+0x38>)
 8002dce:	4d0d      	ldr	r5, [pc, #52]	@ (8002e04 <__libc_init_array+0x3c>)
 8002dd0:	1b64      	subs	r4, r4, r5
 8002dd2:	10a4      	asrs	r4, r4, #2
 8002dd4:	42a6      	cmp	r6, r4
 8002dd6:	d109      	bne.n	8002dec <__libc_init_array+0x24>
 8002dd8:	2600      	movs	r6, #0
 8002dda:	f000 fc65 	bl	80036a8 <_init>
 8002dde:	4c0a      	ldr	r4, [pc, #40]	@ (8002e08 <__libc_init_array+0x40>)
 8002de0:	4d0a      	ldr	r5, [pc, #40]	@ (8002e0c <__libc_init_array+0x44>)
 8002de2:	1b64      	subs	r4, r4, r5
 8002de4:	10a4      	asrs	r4, r4, #2
 8002de6:	42a6      	cmp	r6, r4
 8002de8:	d105      	bne.n	8002df6 <__libc_init_array+0x2e>
 8002dea:	bd70      	pop	{r4, r5, r6, pc}
 8002dec:	00b3      	lsls	r3, r6, #2
 8002dee:	58eb      	ldr	r3, [r5, r3]
 8002df0:	4798      	blx	r3
 8002df2:	3601      	adds	r6, #1
 8002df4:	e7ee      	b.n	8002dd4 <__libc_init_array+0xc>
 8002df6:	00b3      	lsls	r3, r6, #2
 8002df8:	58eb      	ldr	r3, [r5, r3]
 8002dfa:	4798      	blx	r3
 8002dfc:	3601      	adds	r6, #1
 8002dfe:	e7f2      	b.n	8002de6 <__libc_init_array+0x1e>
 8002e00:	0800378c 	.word	0x0800378c
 8002e04:	0800378c 	.word	0x0800378c
 8002e08:	08003790 	.word	0x08003790
 8002e0c:	0800378c 	.word	0x0800378c

08002e10 <__retarget_lock_acquire_recursive>:
 8002e10:	4770      	bx	lr

08002e12 <__retarget_lock_release_recursive>:
 8002e12:	4770      	bx	lr

08002e14 <_free_r>:
 8002e14:	b570      	push	{r4, r5, r6, lr}
 8002e16:	0005      	movs	r5, r0
 8002e18:	1e0c      	subs	r4, r1, #0
 8002e1a:	d010      	beq.n	8002e3e <_free_r+0x2a>
 8002e1c:	3c04      	subs	r4, #4
 8002e1e:	6823      	ldr	r3, [r4, #0]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	da00      	bge.n	8002e26 <_free_r+0x12>
 8002e24:	18e4      	adds	r4, r4, r3
 8002e26:	0028      	movs	r0, r5
 8002e28:	f000 f8e0 	bl	8002fec <__malloc_lock>
 8002e2c:	4a1d      	ldr	r2, [pc, #116]	@ (8002ea4 <_free_r+0x90>)
 8002e2e:	6813      	ldr	r3, [r2, #0]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d105      	bne.n	8002e40 <_free_r+0x2c>
 8002e34:	6063      	str	r3, [r4, #4]
 8002e36:	6014      	str	r4, [r2, #0]
 8002e38:	0028      	movs	r0, r5
 8002e3a:	f000 f8df 	bl	8002ffc <__malloc_unlock>
 8002e3e:	bd70      	pop	{r4, r5, r6, pc}
 8002e40:	42a3      	cmp	r3, r4
 8002e42:	d908      	bls.n	8002e56 <_free_r+0x42>
 8002e44:	6820      	ldr	r0, [r4, #0]
 8002e46:	1821      	adds	r1, r4, r0
 8002e48:	428b      	cmp	r3, r1
 8002e4a:	d1f3      	bne.n	8002e34 <_free_r+0x20>
 8002e4c:	6819      	ldr	r1, [r3, #0]
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	1809      	adds	r1, r1, r0
 8002e52:	6021      	str	r1, [r4, #0]
 8002e54:	e7ee      	b.n	8002e34 <_free_r+0x20>
 8002e56:	001a      	movs	r2, r3
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d001      	beq.n	8002e62 <_free_r+0x4e>
 8002e5e:	42a3      	cmp	r3, r4
 8002e60:	d9f9      	bls.n	8002e56 <_free_r+0x42>
 8002e62:	6811      	ldr	r1, [r2, #0]
 8002e64:	1850      	adds	r0, r2, r1
 8002e66:	42a0      	cmp	r0, r4
 8002e68:	d10b      	bne.n	8002e82 <_free_r+0x6e>
 8002e6a:	6820      	ldr	r0, [r4, #0]
 8002e6c:	1809      	adds	r1, r1, r0
 8002e6e:	1850      	adds	r0, r2, r1
 8002e70:	6011      	str	r1, [r2, #0]
 8002e72:	4283      	cmp	r3, r0
 8002e74:	d1e0      	bne.n	8002e38 <_free_r+0x24>
 8002e76:	6818      	ldr	r0, [r3, #0]
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	1841      	adds	r1, r0, r1
 8002e7c:	6011      	str	r1, [r2, #0]
 8002e7e:	6053      	str	r3, [r2, #4]
 8002e80:	e7da      	b.n	8002e38 <_free_r+0x24>
 8002e82:	42a0      	cmp	r0, r4
 8002e84:	d902      	bls.n	8002e8c <_free_r+0x78>
 8002e86:	230c      	movs	r3, #12
 8002e88:	602b      	str	r3, [r5, #0]
 8002e8a:	e7d5      	b.n	8002e38 <_free_r+0x24>
 8002e8c:	6820      	ldr	r0, [r4, #0]
 8002e8e:	1821      	adds	r1, r4, r0
 8002e90:	428b      	cmp	r3, r1
 8002e92:	d103      	bne.n	8002e9c <_free_r+0x88>
 8002e94:	6819      	ldr	r1, [r3, #0]
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	1809      	adds	r1, r1, r0
 8002e9a:	6021      	str	r1, [r4, #0]
 8002e9c:	6063      	str	r3, [r4, #4]
 8002e9e:	6054      	str	r4, [r2, #4]
 8002ea0:	e7ca      	b.n	8002e38 <_free_r+0x24>
 8002ea2:	46c0      	nop			@ (mov r8, r8)
 8002ea4:	200002e4 	.word	0x200002e4

08002ea8 <sbrk_aligned>:
 8002ea8:	b570      	push	{r4, r5, r6, lr}
 8002eaa:	4e0f      	ldr	r6, [pc, #60]	@ (8002ee8 <sbrk_aligned+0x40>)
 8002eac:	000d      	movs	r5, r1
 8002eae:	6831      	ldr	r1, [r6, #0]
 8002eb0:	0004      	movs	r4, r0
 8002eb2:	2900      	cmp	r1, #0
 8002eb4:	d102      	bne.n	8002ebc <sbrk_aligned+0x14>
 8002eb6:	f000 fb99 	bl	80035ec <_sbrk_r>
 8002eba:	6030      	str	r0, [r6, #0]
 8002ebc:	0029      	movs	r1, r5
 8002ebe:	0020      	movs	r0, r4
 8002ec0:	f000 fb94 	bl	80035ec <_sbrk_r>
 8002ec4:	1c43      	adds	r3, r0, #1
 8002ec6:	d103      	bne.n	8002ed0 <sbrk_aligned+0x28>
 8002ec8:	2501      	movs	r5, #1
 8002eca:	426d      	negs	r5, r5
 8002ecc:	0028      	movs	r0, r5
 8002ece:	bd70      	pop	{r4, r5, r6, pc}
 8002ed0:	2303      	movs	r3, #3
 8002ed2:	1cc5      	adds	r5, r0, #3
 8002ed4:	439d      	bics	r5, r3
 8002ed6:	42a8      	cmp	r0, r5
 8002ed8:	d0f8      	beq.n	8002ecc <sbrk_aligned+0x24>
 8002eda:	1a29      	subs	r1, r5, r0
 8002edc:	0020      	movs	r0, r4
 8002ede:	f000 fb85 	bl	80035ec <_sbrk_r>
 8002ee2:	3001      	adds	r0, #1
 8002ee4:	d1f2      	bne.n	8002ecc <sbrk_aligned+0x24>
 8002ee6:	e7ef      	b.n	8002ec8 <sbrk_aligned+0x20>
 8002ee8:	200002e0 	.word	0x200002e0

08002eec <_malloc_r>:
 8002eec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002eee:	2203      	movs	r2, #3
 8002ef0:	1ccb      	adds	r3, r1, #3
 8002ef2:	4393      	bics	r3, r2
 8002ef4:	3308      	adds	r3, #8
 8002ef6:	0005      	movs	r5, r0
 8002ef8:	001f      	movs	r7, r3
 8002efa:	2b0c      	cmp	r3, #12
 8002efc:	d234      	bcs.n	8002f68 <_malloc_r+0x7c>
 8002efe:	270c      	movs	r7, #12
 8002f00:	42b9      	cmp	r1, r7
 8002f02:	d833      	bhi.n	8002f6c <_malloc_r+0x80>
 8002f04:	0028      	movs	r0, r5
 8002f06:	f000 f871 	bl	8002fec <__malloc_lock>
 8002f0a:	4e37      	ldr	r6, [pc, #220]	@ (8002fe8 <_malloc_r+0xfc>)
 8002f0c:	6833      	ldr	r3, [r6, #0]
 8002f0e:	001c      	movs	r4, r3
 8002f10:	2c00      	cmp	r4, #0
 8002f12:	d12f      	bne.n	8002f74 <_malloc_r+0x88>
 8002f14:	0039      	movs	r1, r7
 8002f16:	0028      	movs	r0, r5
 8002f18:	f7ff ffc6 	bl	8002ea8 <sbrk_aligned>
 8002f1c:	0004      	movs	r4, r0
 8002f1e:	1c43      	adds	r3, r0, #1
 8002f20:	d15f      	bne.n	8002fe2 <_malloc_r+0xf6>
 8002f22:	6834      	ldr	r4, [r6, #0]
 8002f24:	9400      	str	r4, [sp, #0]
 8002f26:	9b00      	ldr	r3, [sp, #0]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d14a      	bne.n	8002fc2 <_malloc_r+0xd6>
 8002f2c:	2c00      	cmp	r4, #0
 8002f2e:	d052      	beq.n	8002fd6 <_malloc_r+0xea>
 8002f30:	6823      	ldr	r3, [r4, #0]
 8002f32:	0028      	movs	r0, r5
 8002f34:	18e3      	adds	r3, r4, r3
 8002f36:	9900      	ldr	r1, [sp, #0]
 8002f38:	9301      	str	r3, [sp, #4]
 8002f3a:	f000 fb57 	bl	80035ec <_sbrk_r>
 8002f3e:	9b01      	ldr	r3, [sp, #4]
 8002f40:	4283      	cmp	r3, r0
 8002f42:	d148      	bne.n	8002fd6 <_malloc_r+0xea>
 8002f44:	6823      	ldr	r3, [r4, #0]
 8002f46:	0028      	movs	r0, r5
 8002f48:	1aff      	subs	r7, r7, r3
 8002f4a:	0039      	movs	r1, r7
 8002f4c:	f7ff ffac 	bl	8002ea8 <sbrk_aligned>
 8002f50:	3001      	adds	r0, #1
 8002f52:	d040      	beq.n	8002fd6 <_malloc_r+0xea>
 8002f54:	6823      	ldr	r3, [r4, #0]
 8002f56:	19db      	adds	r3, r3, r7
 8002f58:	6023      	str	r3, [r4, #0]
 8002f5a:	6833      	ldr	r3, [r6, #0]
 8002f5c:	685a      	ldr	r2, [r3, #4]
 8002f5e:	2a00      	cmp	r2, #0
 8002f60:	d133      	bne.n	8002fca <_malloc_r+0xde>
 8002f62:	9b00      	ldr	r3, [sp, #0]
 8002f64:	6033      	str	r3, [r6, #0]
 8002f66:	e019      	b.n	8002f9c <_malloc_r+0xb0>
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	dac9      	bge.n	8002f00 <_malloc_r+0x14>
 8002f6c:	230c      	movs	r3, #12
 8002f6e:	602b      	str	r3, [r5, #0]
 8002f70:	2000      	movs	r0, #0
 8002f72:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002f74:	6821      	ldr	r1, [r4, #0]
 8002f76:	1bc9      	subs	r1, r1, r7
 8002f78:	d420      	bmi.n	8002fbc <_malloc_r+0xd0>
 8002f7a:	290b      	cmp	r1, #11
 8002f7c:	d90a      	bls.n	8002f94 <_malloc_r+0xa8>
 8002f7e:	19e2      	adds	r2, r4, r7
 8002f80:	6027      	str	r7, [r4, #0]
 8002f82:	42a3      	cmp	r3, r4
 8002f84:	d104      	bne.n	8002f90 <_malloc_r+0xa4>
 8002f86:	6032      	str	r2, [r6, #0]
 8002f88:	6863      	ldr	r3, [r4, #4]
 8002f8a:	6011      	str	r1, [r2, #0]
 8002f8c:	6053      	str	r3, [r2, #4]
 8002f8e:	e005      	b.n	8002f9c <_malloc_r+0xb0>
 8002f90:	605a      	str	r2, [r3, #4]
 8002f92:	e7f9      	b.n	8002f88 <_malloc_r+0x9c>
 8002f94:	6862      	ldr	r2, [r4, #4]
 8002f96:	42a3      	cmp	r3, r4
 8002f98:	d10e      	bne.n	8002fb8 <_malloc_r+0xcc>
 8002f9a:	6032      	str	r2, [r6, #0]
 8002f9c:	0028      	movs	r0, r5
 8002f9e:	f000 f82d 	bl	8002ffc <__malloc_unlock>
 8002fa2:	0020      	movs	r0, r4
 8002fa4:	2207      	movs	r2, #7
 8002fa6:	300b      	adds	r0, #11
 8002fa8:	1d23      	adds	r3, r4, #4
 8002faa:	4390      	bics	r0, r2
 8002fac:	1ac2      	subs	r2, r0, r3
 8002fae:	4298      	cmp	r0, r3
 8002fb0:	d0df      	beq.n	8002f72 <_malloc_r+0x86>
 8002fb2:	1a1b      	subs	r3, r3, r0
 8002fb4:	50a3      	str	r3, [r4, r2]
 8002fb6:	e7dc      	b.n	8002f72 <_malloc_r+0x86>
 8002fb8:	605a      	str	r2, [r3, #4]
 8002fba:	e7ef      	b.n	8002f9c <_malloc_r+0xb0>
 8002fbc:	0023      	movs	r3, r4
 8002fbe:	6864      	ldr	r4, [r4, #4]
 8002fc0:	e7a6      	b.n	8002f10 <_malloc_r+0x24>
 8002fc2:	9c00      	ldr	r4, [sp, #0]
 8002fc4:	6863      	ldr	r3, [r4, #4]
 8002fc6:	9300      	str	r3, [sp, #0]
 8002fc8:	e7ad      	b.n	8002f26 <_malloc_r+0x3a>
 8002fca:	001a      	movs	r2, r3
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	42a3      	cmp	r3, r4
 8002fd0:	d1fb      	bne.n	8002fca <_malloc_r+0xde>
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	e7da      	b.n	8002f8c <_malloc_r+0xa0>
 8002fd6:	230c      	movs	r3, #12
 8002fd8:	0028      	movs	r0, r5
 8002fda:	602b      	str	r3, [r5, #0]
 8002fdc:	f000 f80e 	bl	8002ffc <__malloc_unlock>
 8002fe0:	e7c6      	b.n	8002f70 <_malloc_r+0x84>
 8002fe2:	6007      	str	r7, [r0, #0]
 8002fe4:	e7da      	b.n	8002f9c <_malloc_r+0xb0>
 8002fe6:	46c0      	nop			@ (mov r8, r8)
 8002fe8:	200002e4 	.word	0x200002e4

08002fec <__malloc_lock>:
 8002fec:	b510      	push	{r4, lr}
 8002fee:	4802      	ldr	r0, [pc, #8]	@ (8002ff8 <__malloc_lock+0xc>)
 8002ff0:	f7ff ff0e 	bl	8002e10 <__retarget_lock_acquire_recursive>
 8002ff4:	bd10      	pop	{r4, pc}
 8002ff6:	46c0      	nop			@ (mov r8, r8)
 8002ff8:	200002dc 	.word	0x200002dc

08002ffc <__malloc_unlock>:
 8002ffc:	b510      	push	{r4, lr}
 8002ffe:	4802      	ldr	r0, [pc, #8]	@ (8003008 <__malloc_unlock+0xc>)
 8003000:	f7ff ff07 	bl	8002e12 <__retarget_lock_release_recursive>
 8003004:	bd10      	pop	{r4, pc}
 8003006:	46c0      	nop			@ (mov r8, r8)
 8003008:	200002dc 	.word	0x200002dc

0800300c <__ssputs_r>:
 800300c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800300e:	688e      	ldr	r6, [r1, #8]
 8003010:	b085      	sub	sp, #20
 8003012:	001f      	movs	r7, r3
 8003014:	000c      	movs	r4, r1
 8003016:	680b      	ldr	r3, [r1, #0]
 8003018:	9002      	str	r0, [sp, #8]
 800301a:	9203      	str	r2, [sp, #12]
 800301c:	42be      	cmp	r6, r7
 800301e:	d830      	bhi.n	8003082 <__ssputs_r+0x76>
 8003020:	210c      	movs	r1, #12
 8003022:	5e62      	ldrsh	r2, [r4, r1]
 8003024:	2190      	movs	r1, #144	@ 0x90
 8003026:	00c9      	lsls	r1, r1, #3
 8003028:	420a      	tst	r2, r1
 800302a:	d028      	beq.n	800307e <__ssputs_r+0x72>
 800302c:	2003      	movs	r0, #3
 800302e:	6921      	ldr	r1, [r4, #16]
 8003030:	1a5b      	subs	r3, r3, r1
 8003032:	9301      	str	r3, [sp, #4]
 8003034:	6963      	ldr	r3, [r4, #20]
 8003036:	4343      	muls	r3, r0
 8003038:	9801      	ldr	r0, [sp, #4]
 800303a:	0fdd      	lsrs	r5, r3, #31
 800303c:	18ed      	adds	r5, r5, r3
 800303e:	1c7b      	adds	r3, r7, #1
 8003040:	181b      	adds	r3, r3, r0
 8003042:	106d      	asrs	r5, r5, #1
 8003044:	42ab      	cmp	r3, r5
 8003046:	d900      	bls.n	800304a <__ssputs_r+0x3e>
 8003048:	001d      	movs	r5, r3
 800304a:	0552      	lsls	r2, r2, #21
 800304c:	d528      	bpl.n	80030a0 <__ssputs_r+0x94>
 800304e:	0029      	movs	r1, r5
 8003050:	9802      	ldr	r0, [sp, #8]
 8003052:	f7ff ff4b 	bl	8002eec <_malloc_r>
 8003056:	1e06      	subs	r6, r0, #0
 8003058:	d02c      	beq.n	80030b4 <__ssputs_r+0xa8>
 800305a:	9a01      	ldr	r2, [sp, #4]
 800305c:	6921      	ldr	r1, [r4, #16]
 800305e:	f000 fae2 	bl	8003626 <memcpy>
 8003062:	89a2      	ldrh	r2, [r4, #12]
 8003064:	4b18      	ldr	r3, [pc, #96]	@ (80030c8 <__ssputs_r+0xbc>)
 8003066:	401a      	ands	r2, r3
 8003068:	2380      	movs	r3, #128	@ 0x80
 800306a:	4313      	orrs	r3, r2
 800306c:	81a3      	strh	r3, [r4, #12]
 800306e:	9b01      	ldr	r3, [sp, #4]
 8003070:	6126      	str	r6, [r4, #16]
 8003072:	18f6      	adds	r6, r6, r3
 8003074:	6026      	str	r6, [r4, #0]
 8003076:	003e      	movs	r6, r7
 8003078:	6165      	str	r5, [r4, #20]
 800307a:	1aed      	subs	r5, r5, r3
 800307c:	60a5      	str	r5, [r4, #8]
 800307e:	42be      	cmp	r6, r7
 8003080:	d900      	bls.n	8003084 <__ssputs_r+0x78>
 8003082:	003e      	movs	r6, r7
 8003084:	0032      	movs	r2, r6
 8003086:	9903      	ldr	r1, [sp, #12]
 8003088:	6820      	ldr	r0, [r4, #0]
 800308a:	f000 fa9b 	bl	80035c4 <memmove>
 800308e:	2000      	movs	r0, #0
 8003090:	68a3      	ldr	r3, [r4, #8]
 8003092:	1b9b      	subs	r3, r3, r6
 8003094:	60a3      	str	r3, [r4, #8]
 8003096:	6823      	ldr	r3, [r4, #0]
 8003098:	199b      	adds	r3, r3, r6
 800309a:	6023      	str	r3, [r4, #0]
 800309c:	b005      	add	sp, #20
 800309e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80030a0:	002a      	movs	r2, r5
 80030a2:	9802      	ldr	r0, [sp, #8]
 80030a4:	f000 fac8 	bl	8003638 <_realloc_r>
 80030a8:	1e06      	subs	r6, r0, #0
 80030aa:	d1e0      	bne.n	800306e <__ssputs_r+0x62>
 80030ac:	6921      	ldr	r1, [r4, #16]
 80030ae:	9802      	ldr	r0, [sp, #8]
 80030b0:	f7ff feb0 	bl	8002e14 <_free_r>
 80030b4:	230c      	movs	r3, #12
 80030b6:	2001      	movs	r0, #1
 80030b8:	9a02      	ldr	r2, [sp, #8]
 80030ba:	4240      	negs	r0, r0
 80030bc:	6013      	str	r3, [r2, #0]
 80030be:	89a2      	ldrh	r2, [r4, #12]
 80030c0:	3334      	adds	r3, #52	@ 0x34
 80030c2:	4313      	orrs	r3, r2
 80030c4:	81a3      	strh	r3, [r4, #12]
 80030c6:	e7e9      	b.n	800309c <__ssputs_r+0x90>
 80030c8:	fffffb7f 	.word	0xfffffb7f

080030cc <_svfiprintf_r>:
 80030cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80030ce:	b0a1      	sub	sp, #132	@ 0x84
 80030d0:	9003      	str	r0, [sp, #12]
 80030d2:	001d      	movs	r5, r3
 80030d4:	898b      	ldrh	r3, [r1, #12]
 80030d6:	000f      	movs	r7, r1
 80030d8:	0016      	movs	r6, r2
 80030da:	061b      	lsls	r3, r3, #24
 80030dc:	d511      	bpl.n	8003102 <_svfiprintf_r+0x36>
 80030de:	690b      	ldr	r3, [r1, #16]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d10e      	bne.n	8003102 <_svfiprintf_r+0x36>
 80030e4:	2140      	movs	r1, #64	@ 0x40
 80030e6:	f7ff ff01 	bl	8002eec <_malloc_r>
 80030ea:	6038      	str	r0, [r7, #0]
 80030ec:	6138      	str	r0, [r7, #16]
 80030ee:	2800      	cmp	r0, #0
 80030f0:	d105      	bne.n	80030fe <_svfiprintf_r+0x32>
 80030f2:	230c      	movs	r3, #12
 80030f4:	9a03      	ldr	r2, [sp, #12]
 80030f6:	6013      	str	r3, [r2, #0]
 80030f8:	2001      	movs	r0, #1
 80030fa:	4240      	negs	r0, r0
 80030fc:	e0cf      	b.n	800329e <_svfiprintf_r+0x1d2>
 80030fe:	2340      	movs	r3, #64	@ 0x40
 8003100:	617b      	str	r3, [r7, #20]
 8003102:	2300      	movs	r3, #0
 8003104:	ac08      	add	r4, sp, #32
 8003106:	6163      	str	r3, [r4, #20]
 8003108:	3320      	adds	r3, #32
 800310a:	7663      	strb	r3, [r4, #25]
 800310c:	3310      	adds	r3, #16
 800310e:	76a3      	strb	r3, [r4, #26]
 8003110:	9507      	str	r5, [sp, #28]
 8003112:	0035      	movs	r5, r6
 8003114:	782b      	ldrb	r3, [r5, #0]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d001      	beq.n	800311e <_svfiprintf_r+0x52>
 800311a:	2b25      	cmp	r3, #37	@ 0x25
 800311c:	d148      	bne.n	80031b0 <_svfiprintf_r+0xe4>
 800311e:	1bab      	subs	r3, r5, r6
 8003120:	9305      	str	r3, [sp, #20]
 8003122:	42b5      	cmp	r5, r6
 8003124:	d00b      	beq.n	800313e <_svfiprintf_r+0x72>
 8003126:	0032      	movs	r2, r6
 8003128:	0039      	movs	r1, r7
 800312a:	9803      	ldr	r0, [sp, #12]
 800312c:	f7ff ff6e 	bl	800300c <__ssputs_r>
 8003130:	3001      	adds	r0, #1
 8003132:	d100      	bne.n	8003136 <_svfiprintf_r+0x6a>
 8003134:	e0ae      	b.n	8003294 <_svfiprintf_r+0x1c8>
 8003136:	6963      	ldr	r3, [r4, #20]
 8003138:	9a05      	ldr	r2, [sp, #20]
 800313a:	189b      	adds	r3, r3, r2
 800313c:	6163      	str	r3, [r4, #20]
 800313e:	782b      	ldrb	r3, [r5, #0]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d100      	bne.n	8003146 <_svfiprintf_r+0x7a>
 8003144:	e0a6      	b.n	8003294 <_svfiprintf_r+0x1c8>
 8003146:	2201      	movs	r2, #1
 8003148:	2300      	movs	r3, #0
 800314a:	4252      	negs	r2, r2
 800314c:	6062      	str	r2, [r4, #4]
 800314e:	a904      	add	r1, sp, #16
 8003150:	3254      	adds	r2, #84	@ 0x54
 8003152:	1852      	adds	r2, r2, r1
 8003154:	1c6e      	adds	r6, r5, #1
 8003156:	6023      	str	r3, [r4, #0]
 8003158:	60e3      	str	r3, [r4, #12]
 800315a:	60a3      	str	r3, [r4, #8]
 800315c:	7013      	strb	r3, [r2, #0]
 800315e:	65a3      	str	r3, [r4, #88]	@ 0x58
 8003160:	4b54      	ldr	r3, [pc, #336]	@ (80032b4 <_svfiprintf_r+0x1e8>)
 8003162:	2205      	movs	r2, #5
 8003164:	0018      	movs	r0, r3
 8003166:	7831      	ldrb	r1, [r6, #0]
 8003168:	9305      	str	r3, [sp, #20]
 800316a:	f000 fa51 	bl	8003610 <memchr>
 800316e:	1c75      	adds	r5, r6, #1
 8003170:	2800      	cmp	r0, #0
 8003172:	d11f      	bne.n	80031b4 <_svfiprintf_r+0xe8>
 8003174:	6822      	ldr	r2, [r4, #0]
 8003176:	06d3      	lsls	r3, r2, #27
 8003178:	d504      	bpl.n	8003184 <_svfiprintf_r+0xb8>
 800317a:	2353      	movs	r3, #83	@ 0x53
 800317c:	a904      	add	r1, sp, #16
 800317e:	185b      	adds	r3, r3, r1
 8003180:	2120      	movs	r1, #32
 8003182:	7019      	strb	r1, [r3, #0]
 8003184:	0713      	lsls	r3, r2, #28
 8003186:	d504      	bpl.n	8003192 <_svfiprintf_r+0xc6>
 8003188:	2353      	movs	r3, #83	@ 0x53
 800318a:	a904      	add	r1, sp, #16
 800318c:	185b      	adds	r3, r3, r1
 800318e:	212b      	movs	r1, #43	@ 0x2b
 8003190:	7019      	strb	r1, [r3, #0]
 8003192:	7833      	ldrb	r3, [r6, #0]
 8003194:	2b2a      	cmp	r3, #42	@ 0x2a
 8003196:	d016      	beq.n	80031c6 <_svfiprintf_r+0xfa>
 8003198:	0035      	movs	r5, r6
 800319a:	2100      	movs	r1, #0
 800319c:	200a      	movs	r0, #10
 800319e:	68e3      	ldr	r3, [r4, #12]
 80031a0:	782a      	ldrb	r2, [r5, #0]
 80031a2:	1c6e      	adds	r6, r5, #1
 80031a4:	3a30      	subs	r2, #48	@ 0x30
 80031a6:	2a09      	cmp	r2, #9
 80031a8:	d950      	bls.n	800324c <_svfiprintf_r+0x180>
 80031aa:	2900      	cmp	r1, #0
 80031ac:	d111      	bne.n	80031d2 <_svfiprintf_r+0x106>
 80031ae:	e017      	b.n	80031e0 <_svfiprintf_r+0x114>
 80031b0:	3501      	adds	r5, #1
 80031b2:	e7af      	b.n	8003114 <_svfiprintf_r+0x48>
 80031b4:	9b05      	ldr	r3, [sp, #20]
 80031b6:	6822      	ldr	r2, [r4, #0]
 80031b8:	1ac0      	subs	r0, r0, r3
 80031ba:	2301      	movs	r3, #1
 80031bc:	4083      	lsls	r3, r0
 80031be:	4313      	orrs	r3, r2
 80031c0:	002e      	movs	r6, r5
 80031c2:	6023      	str	r3, [r4, #0]
 80031c4:	e7cc      	b.n	8003160 <_svfiprintf_r+0x94>
 80031c6:	9b07      	ldr	r3, [sp, #28]
 80031c8:	1d19      	adds	r1, r3, #4
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	9107      	str	r1, [sp, #28]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	db01      	blt.n	80031d6 <_svfiprintf_r+0x10a>
 80031d2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80031d4:	e004      	b.n	80031e0 <_svfiprintf_r+0x114>
 80031d6:	425b      	negs	r3, r3
 80031d8:	60e3      	str	r3, [r4, #12]
 80031da:	2302      	movs	r3, #2
 80031dc:	4313      	orrs	r3, r2
 80031de:	6023      	str	r3, [r4, #0]
 80031e0:	782b      	ldrb	r3, [r5, #0]
 80031e2:	2b2e      	cmp	r3, #46	@ 0x2e
 80031e4:	d10c      	bne.n	8003200 <_svfiprintf_r+0x134>
 80031e6:	786b      	ldrb	r3, [r5, #1]
 80031e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80031ea:	d134      	bne.n	8003256 <_svfiprintf_r+0x18a>
 80031ec:	9b07      	ldr	r3, [sp, #28]
 80031ee:	3502      	adds	r5, #2
 80031f0:	1d1a      	adds	r2, r3, #4
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	9207      	str	r2, [sp, #28]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	da01      	bge.n	80031fe <_svfiprintf_r+0x132>
 80031fa:	2301      	movs	r3, #1
 80031fc:	425b      	negs	r3, r3
 80031fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8003200:	4e2d      	ldr	r6, [pc, #180]	@ (80032b8 <_svfiprintf_r+0x1ec>)
 8003202:	2203      	movs	r2, #3
 8003204:	0030      	movs	r0, r6
 8003206:	7829      	ldrb	r1, [r5, #0]
 8003208:	f000 fa02 	bl	8003610 <memchr>
 800320c:	2800      	cmp	r0, #0
 800320e:	d006      	beq.n	800321e <_svfiprintf_r+0x152>
 8003210:	2340      	movs	r3, #64	@ 0x40
 8003212:	1b80      	subs	r0, r0, r6
 8003214:	4083      	lsls	r3, r0
 8003216:	6822      	ldr	r2, [r4, #0]
 8003218:	3501      	adds	r5, #1
 800321a:	4313      	orrs	r3, r2
 800321c:	6023      	str	r3, [r4, #0]
 800321e:	7829      	ldrb	r1, [r5, #0]
 8003220:	2206      	movs	r2, #6
 8003222:	4826      	ldr	r0, [pc, #152]	@ (80032bc <_svfiprintf_r+0x1f0>)
 8003224:	1c6e      	adds	r6, r5, #1
 8003226:	7621      	strb	r1, [r4, #24]
 8003228:	f000 f9f2 	bl	8003610 <memchr>
 800322c:	2800      	cmp	r0, #0
 800322e:	d038      	beq.n	80032a2 <_svfiprintf_r+0x1d6>
 8003230:	4b23      	ldr	r3, [pc, #140]	@ (80032c0 <_svfiprintf_r+0x1f4>)
 8003232:	2b00      	cmp	r3, #0
 8003234:	d122      	bne.n	800327c <_svfiprintf_r+0x1b0>
 8003236:	2207      	movs	r2, #7
 8003238:	9b07      	ldr	r3, [sp, #28]
 800323a:	3307      	adds	r3, #7
 800323c:	4393      	bics	r3, r2
 800323e:	3308      	adds	r3, #8
 8003240:	9307      	str	r3, [sp, #28]
 8003242:	6963      	ldr	r3, [r4, #20]
 8003244:	9a04      	ldr	r2, [sp, #16]
 8003246:	189b      	adds	r3, r3, r2
 8003248:	6163      	str	r3, [r4, #20]
 800324a:	e762      	b.n	8003112 <_svfiprintf_r+0x46>
 800324c:	4343      	muls	r3, r0
 800324e:	0035      	movs	r5, r6
 8003250:	2101      	movs	r1, #1
 8003252:	189b      	adds	r3, r3, r2
 8003254:	e7a4      	b.n	80031a0 <_svfiprintf_r+0xd4>
 8003256:	2300      	movs	r3, #0
 8003258:	200a      	movs	r0, #10
 800325a:	0019      	movs	r1, r3
 800325c:	3501      	adds	r5, #1
 800325e:	6063      	str	r3, [r4, #4]
 8003260:	782a      	ldrb	r2, [r5, #0]
 8003262:	1c6e      	adds	r6, r5, #1
 8003264:	3a30      	subs	r2, #48	@ 0x30
 8003266:	2a09      	cmp	r2, #9
 8003268:	d903      	bls.n	8003272 <_svfiprintf_r+0x1a6>
 800326a:	2b00      	cmp	r3, #0
 800326c:	d0c8      	beq.n	8003200 <_svfiprintf_r+0x134>
 800326e:	9109      	str	r1, [sp, #36]	@ 0x24
 8003270:	e7c6      	b.n	8003200 <_svfiprintf_r+0x134>
 8003272:	4341      	muls	r1, r0
 8003274:	0035      	movs	r5, r6
 8003276:	2301      	movs	r3, #1
 8003278:	1889      	adds	r1, r1, r2
 800327a:	e7f1      	b.n	8003260 <_svfiprintf_r+0x194>
 800327c:	aa07      	add	r2, sp, #28
 800327e:	9200      	str	r2, [sp, #0]
 8003280:	0021      	movs	r1, r4
 8003282:	003a      	movs	r2, r7
 8003284:	4b0f      	ldr	r3, [pc, #60]	@ (80032c4 <_svfiprintf_r+0x1f8>)
 8003286:	9803      	ldr	r0, [sp, #12]
 8003288:	e000      	b.n	800328c <_svfiprintf_r+0x1c0>
 800328a:	bf00      	nop
 800328c:	9004      	str	r0, [sp, #16]
 800328e:	9b04      	ldr	r3, [sp, #16]
 8003290:	3301      	adds	r3, #1
 8003292:	d1d6      	bne.n	8003242 <_svfiprintf_r+0x176>
 8003294:	89bb      	ldrh	r3, [r7, #12]
 8003296:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8003298:	065b      	lsls	r3, r3, #25
 800329a:	d500      	bpl.n	800329e <_svfiprintf_r+0x1d2>
 800329c:	e72c      	b.n	80030f8 <_svfiprintf_r+0x2c>
 800329e:	b021      	add	sp, #132	@ 0x84
 80032a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80032a2:	aa07      	add	r2, sp, #28
 80032a4:	9200      	str	r2, [sp, #0]
 80032a6:	0021      	movs	r1, r4
 80032a8:	003a      	movs	r2, r7
 80032aa:	4b06      	ldr	r3, [pc, #24]	@ (80032c4 <_svfiprintf_r+0x1f8>)
 80032ac:	9803      	ldr	r0, [sp, #12]
 80032ae:	f000 f87b 	bl	80033a8 <_printf_i>
 80032b2:	e7eb      	b.n	800328c <_svfiprintf_r+0x1c0>
 80032b4:	08003758 	.word	0x08003758
 80032b8:	0800375e 	.word	0x0800375e
 80032bc:	08003762 	.word	0x08003762
 80032c0:	00000000 	.word	0x00000000
 80032c4:	0800300d 	.word	0x0800300d

080032c8 <_printf_common>:
 80032c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80032ca:	0016      	movs	r6, r2
 80032cc:	9301      	str	r3, [sp, #4]
 80032ce:	688a      	ldr	r2, [r1, #8]
 80032d0:	690b      	ldr	r3, [r1, #16]
 80032d2:	000c      	movs	r4, r1
 80032d4:	9000      	str	r0, [sp, #0]
 80032d6:	4293      	cmp	r3, r2
 80032d8:	da00      	bge.n	80032dc <_printf_common+0x14>
 80032da:	0013      	movs	r3, r2
 80032dc:	0022      	movs	r2, r4
 80032de:	6033      	str	r3, [r6, #0]
 80032e0:	3243      	adds	r2, #67	@ 0x43
 80032e2:	7812      	ldrb	r2, [r2, #0]
 80032e4:	2a00      	cmp	r2, #0
 80032e6:	d001      	beq.n	80032ec <_printf_common+0x24>
 80032e8:	3301      	adds	r3, #1
 80032ea:	6033      	str	r3, [r6, #0]
 80032ec:	6823      	ldr	r3, [r4, #0]
 80032ee:	069b      	lsls	r3, r3, #26
 80032f0:	d502      	bpl.n	80032f8 <_printf_common+0x30>
 80032f2:	6833      	ldr	r3, [r6, #0]
 80032f4:	3302      	adds	r3, #2
 80032f6:	6033      	str	r3, [r6, #0]
 80032f8:	6822      	ldr	r2, [r4, #0]
 80032fa:	2306      	movs	r3, #6
 80032fc:	0015      	movs	r5, r2
 80032fe:	401d      	ands	r5, r3
 8003300:	421a      	tst	r2, r3
 8003302:	d027      	beq.n	8003354 <_printf_common+0x8c>
 8003304:	0023      	movs	r3, r4
 8003306:	3343      	adds	r3, #67	@ 0x43
 8003308:	781b      	ldrb	r3, [r3, #0]
 800330a:	1e5a      	subs	r2, r3, #1
 800330c:	4193      	sbcs	r3, r2
 800330e:	6822      	ldr	r2, [r4, #0]
 8003310:	0692      	lsls	r2, r2, #26
 8003312:	d430      	bmi.n	8003376 <_printf_common+0xae>
 8003314:	0022      	movs	r2, r4
 8003316:	9901      	ldr	r1, [sp, #4]
 8003318:	9800      	ldr	r0, [sp, #0]
 800331a:	9d08      	ldr	r5, [sp, #32]
 800331c:	3243      	adds	r2, #67	@ 0x43
 800331e:	47a8      	blx	r5
 8003320:	3001      	adds	r0, #1
 8003322:	d025      	beq.n	8003370 <_printf_common+0xa8>
 8003324:	2206      	movs	r2, #6
 8003326:	6823      	ldr	r3, [r4, #0]
 8003328:	2500      	movs	r5, #0
 800332a:	4013      	ands	r3, r2
 800332c:	2b04      	cmp	r3, #4
 800332e:	d105      	bne.n	800333c <_printf_common+0x74>
 8003330:	6833      	ldr	r3, [r6, #0]
 8003332:	68e5      	ldr	r5, [r4, #12]
 8003334:	1aed      	subs	r5, r5, r3
 8003336:	43eb      	mvns	r3, r5
 8003338:	17db      	asrs	r3, r3, #31
 800333a:	401d      	ands	r5, r3
 800333c:	68a3      	ldr	r3, [r4, #8]
 800333e:	6922      	ldr	r2, [r4, #16]
 8003340:	4293      	cmp	r3, r2
 8003342:	dd01      	ble.n	8003348 <_printf_common+0x80>
 8003344:	1a9b      	subs	r3, r3, r2
 8003346:	18ed      	adds	r5, r5, r3
 8003348:	2600      	movs	r6, #0
 800334a:	42b5      	cmp	r5, r6
 800334c:	d120      	bne.n	8003390 <_printf_common+0xc8>
 800334e:	2000      	movs	r0, #0
 8003350:	e010      	b.n	8003374 <_printf_common+0xac>
 8003352:	3501      	adds	r5, #1
 8003354:	68e3      	ldr	r3, [r4, #12]
 8003356:	6832      	ldr	r2, [r6, #0]
 8003358:	1a9b      	subs	r3, r3, r2
 800335a:	42ab      	cmp	r3, r5
 800335c:	ddd2      	ble.n	8003304 <_printf_common+0x3c>
 800335e:	0022      	movs	r2, r4
 8003360:	2301      	movs	r3, #1
 8003362:	9901      	ldr	r1, [sp, #4]
 8003364:	9800      	ldr	r0, [sp, #0]
 8003366:	9f08      	ldr	r7, [sp, #32]
 8003368:	3219      	adds	r2, #25
 800336a:	47b8      	blx	r7
 800336c:	3001      	adds	r0, #1
 800336e:	d1f0      	bne.n	8003352 <_printf_common+0x8a>
 8003370:	2001      	movs	r0, #1
 8003372:	4240      	negs	r0, r0
 8003374:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003376:	2030      	movs	r0, #48	@ 0x30
 8003378:	18e1      	adds	r1, r4, r3
 800337a:	3143      	adds	r1, #67	@ 0x43
 800337c:	7008      	strb	r0, [r1, #0]
 800337e:	0021      	movs	r1, r4
 8003380:	1c5a      	adds	r2, r3, #1
 8003382:	3145      	adds	r1, #69	@ 0x45
 8003384:	7809      	ldrb	r1, [r1, #0]
 8003386:	18a2      	adds	r2, r4, r2
 8003388:	3243      	adds	r2, #67	@ 0x43
 800338a:	3302      	adds	r3, #2
 800338c:	7011      	strb	r1, [r2, #0]
 800338e:	e7c1      	b.n	8003314 <_printf_common+0x4c>
 8003390:	0022      	movs	r2, r4
 8003392:	2301      	movs	r3, #1
 8003394:	9901      	ldr	r1, [sp, #4]
 8003396:	9800      	ldr	r0, [sp, #0]
 8003398:	9f08      	ldr	r7, [sp, #32]
 800339a:	321a      	adds	r2, #26
 800339c:	47b8      	blx	r7
 800339e:	3001      	adds	r0, #1
 80033a0:	d0e6      	beq.n	8003370 <_printf_common+0xa8>
 80033a2:	3601      	adds	r6, #1
 80033a4:	e7d1      	b.n	800334a <_printf_common+0x82>
	...

080033a8 <_printf_i>:
 80033a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80033aa:	b08b      	sub	sp, #44	@ 0x2c
 80033ac:	9206      	str	r2, [sp, #24]
 80033ae:	000a      	movs	r2, r1
 80033b0:	3243      	adds	r2, #67	@ 0x43
 80033b2:	9307      	str	r3, [sp, #28]
 80033b4:	9005      	str	r0, [sp, #20]
 80033b6:	9203      	str	r2, [sp, #12]
 80033b8:	7e0a      	ldrb	r2, [r1, #24]
 80033ba:	000c      	movs	r4, r1
 80033bc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80033be:	2a78      	cmp	r2, #120	@ 0x78
 80033c0:	d809      	bhi.n	80033d6 <_printf_i+0x2e>
 80033c2:	2a62      	cmp	r2, #98	@ 0x62
 80033c4:	d80b      	bhi.n	80033de <_printf_i+0x36>
 80033c6:	2a00      	cmp	r2, #0
 80033c8:	d100      	bne.n	80033cc <_printf_i+0x24>
 80033ca:	e0bc      	b.n	8003546 <_printf_i+0x19e>
 80033cc:	497b      	ldr	r1, [pc, #492]	@ (80035bc <_printf_i+0x214>)
 80033ce:	9104      	str	r1, [sp, #16]
 80033d0:	2a58      	cmp	r2, #88	@ 0x58
 80033d2:	d100      	bne.n	80033d6 <_printf_i+0x2e>
 80033d4:	e090      	b.n	80034f8 <_printf_i+0x150>
 80033d6:	0025      	movs	r5, r4
 80033d8:	3542      	adds	r5, #66	@ 0x42
 80033da:	702a      	strb	r2, [r5, #0]
 80033dc:	e022      	b.n	8003424 <_printf_i+0x7c>
 80033de:	0010      	movs	r0, r2
 80033e0:	3863      	subs	r0, #99	@ 0x63
 80033e2:	2815      	cmp	r0, #21
 80033e4:	d8f7      	bhi.n	80033d6 <_printf_i+0x2e>
 80033e6:	f7fc fe8f 	bl	8000108 <__gnu_thumb1_case_shi>
 80033ea:	0016      	.short	0x0016
 80033ec:	fff6001f 	.word	0xfff6001f
 80033f0:	fff6fff6 	.word	0xfff6fff6
 80033f4:	001ffff6 	.word	0x001ffff6
 80033f8:	fff6fff6 	.word	0xfff6fff6
 80033fc:	fff6fff6 	.word	0xfff6fff6
 8003400:	003600a1 	.word	0x003600a1
 8003404:	fff60080 	.word	0xfff60080
 8003408:	00b2fff6 	.word	0x00b2fff6
 800340c:	0036fff6 	.word	0x0036fff6
 8003410:	fff6fff6 	.word	0xfff6fff6
 8003414:	0084      	.short	0x0084
 8003416:	0025      	movs	r5, r4
 8003418:	681a      	ldr	r2, [r3, #0]
 800341a:	3542      	adds	r5, #66	@ 0x42
 800341c:	1d11      	adds	r1, r2, #4
 800341e:	6019      	str	r1, [r3, #0]
 8003420:	6813      	ldr	r3, [r2, #0]
 8003422:	702b      	strb	r3, [r5, #0]
 8003424:	2301      	movs	r3, #1
 8003426:	e0a0      	b.n	800356a <_printf_i+0x1c2>
 8003428:	6818      	ldr	r0, [r3, #0]
 800342a:	6809      	ldr	r1, [r1, #0]
 800342c:	1d02      	adds	r2, r0, #4
 800342e:	060d      	lsls	r5, r1, #24
 8003430:	d50b      	bpl.n	800344a <_printf_i+0xa2>
 8003432:	6806      	ldr	r6, [r0, #0]
 8003434:	601a      	str	r2, [r3, #0]
 8003436:	2e00      	cmp	r6, #0
 8003438:	da03      	bge.n	8003442 <_printf_i+0x9a>
 800343a:	232d      	movs	r3, #45	@ 0x2d
 800343c:	9a03      	ldr	r2, [sp, #12]
 800343e:	4276      	negs	r6, r6
 8003440:	7013      	strb	r3, [r2, #0]
 8003442:	4b5e      	ldr	r3, [pc, #376]	@ (80035bc <_printf_i+0x214>)
 8003444:	270a      	movs	r7, #10
 8003446:	9304      	str	r3, [sp, #16]
 8003448:	e018      	b.n	800347c <_printf_i+0xd4>
 800344a:	6806      	ldr	r6, [r0, #0]
 800344c:	601a      	str	r2, [r3, #0]
 800344e:	0649      	lsls	r1, r1, #25
 8003450:	d5f1      	bpl.n	8003436 <_printf_i+0x8e>
 8003452:	b236      	sxth	r6, r6
 8003454:	e7ef      	b.n	8003436 <_printf_i+0x8e>
 8003456:	6808      	ldr	r0, [r1, #0]
 8003458:	6819      	ldr	r1, [r3, #0]
 800345a:	c940      	ldmia	r1!, {r6}
 800345c:	0605      	lsls	r5, r0, #24
 800345e:	d402      	bmi.n	8003466 <_printf_i+0xbe>
 8003460:	0640      	lsls	r0, r0, #25
 8003462:	d500      	bpl.n	8003466 <_printf_i+0xbe>
 8003464:	b2b6      	uxth	r6, r6
 8003466:	6019      	str	r1, [r3, #0]
 8003468:	4b54      	ldr	r3, [pc, #336]	@ (80035bc <_printf_i+0x214>)
 800346a:	270a      	movs	r7, #10
 800346c:	9304      	str	r3, [sp, #16]
 800346e:	2a6f      	cmp	r2, #111	@ 0x6f
 8003470:	d100      	bne.n	8003474 <_printf_i+0xcc>
 8003472:	3f02      	subs	r7, #2
 8003474:	0023      	movs	r3, r4
 8003476:	2200      	movs	r2, #0
 8003478:	3343      	adds	r3, #67	@ 0x43
 800347a:	701a      	strb	r2, [r3, #0]
 800347c:	6863      	ldr	r3, [r4, #4]
 800347e:	60a3      	str	r3, [r4, #8]
 8003480:	2b00      	cmp	r3, #0
 8003482:	db03      	blt.n	800348c <_printf_i+0xe4>
 8003484:	2104      	movs	r1, #4
 8003486:	6822      	ldr	r2, [r4, #0]
 8003488:	438a      	bics	r2, r1
 800348a:	6022      	str	r2, [r4, #0]
 800348c:	2e00      	cmp	r6, #0
 800348e:	d102      	bne.n	8003496 <_printf_i+0xee>
 8003490:	9d03      	ldr	r5, [sp, #12]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d00c      	beq.n	80034b0 <_printf_i+0x108>
 8003496:	9d03      	ldr	r5, [sp, #12]
 8003498:	0030      	movs	r0, r6
 800349a:	0039      	movs	r1, r7
 800349c:	f7fc fec4 	bl	8000228 <__aeabi_uidivmod>
 80034a0:	9b04      	ldr	r3, [sp, #16]
 80034a2:	3d01      	subs	r5, #1
 80034a4:	5c5b      	ldrb	r3, [r3, r1]
 80034a6:	702b      	strb	r3, [r5, #0]
 80034a8:	0033      	movs	r3, r6
 80034aa:	0006      	movs	r6, r0
 80034ac:	429f      	cmp	r7, r3
 80034ae:	d9f3      	bls.n	8003498 <_printf_i+0xf0>
 80034b0:	2f08      	cmp	r7, #8
 80034b2:	d109      	bne.n	80034c8 <_printf_i+0x120>
 80034b4:	6823      	ldr	r3, [r4, #0]
 80034b6:	07db      	lsls	r3, r3, #31
 80034b8:	d506      	bpl.n	80034c8 <_printf_i+0x120>
 80034ba:	6862      	ldr	r2, [r4, #4]
 80034bc:	6923      	ldr	r3, [r4, #16]
 80034be:	429a      	cmp	r2, r3
 80034c0:	dc02      	bgt.n	80034c8 <_printf_i+0x120>
 80034c2:	2330      	movs	r3, #48	@ 0x30
 80034c4:	3d01      	subs	r5, #1
 80034c6:	702b      	strb	r3, [r5, #0]
 80034c8:	9b03      	ldr	r3, [sp, #12]
 80034ca:	1b5b      	subs	r3, r3, r5
 80034cc:	6123      	str	r3, [r4, #16]
 80034ce:	9b07      	ldr	r3, [sp, #28]
 80034d0:	0021      	movs	r1, r4
 80034d2:	9300      	str	r3, [sp, #0]
 80034d4:	9805      	ldr	r0, [sp, #20]
 80034d6:	9b06      	ldr	r3, [sp, #24]
 80034d8:	aa09      	add	r2, sp, #36	@ 0x24
 80034da:	f7ff fef5 	bl	80032c8 <_printf_common>
 80034de:	3001      	adds	r0, #1
 80034e0:	d148      	bne.n	8003574 <_printf_i+0x1cc>
 80034e2:	2001      	movs	r0, #1
 80034e4:	4240      	negs	r0, r0
 80034e6:	b00b      	add	sp, #44	@ 0x2c
 80034e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80034ea:	2220      	movs	r2, #32
 80034ec:	6809      	ldr	r1, [r1, #0]
 80034ee:	430a      	orrs	r2, r1
 80034f0:	6022      	str	r2, [r4, #0]
 80034f2:	2278      	movs	r2, #120	@ 0x78
 80034f4:	4932      	ldr	r1, [pc, #200]	@ (80035c0 <_printf_i+0x218>)
 80034f6:	9104      	str	r1, [sp, #16]
 80034f8:	0021      	movs	r1, r4
 80034fa:	3145      	adds	r1, #69	@ 0x45
 80034fc:	700a      	strb	r2, [r1, #0]
 80034fe:	6819      	ldr	r1, [r3, #0]
 8003500:	6822      	ldr	r2, [r4, #0]
 8003502:	c940      	ldmia	r1!, {r6}
 8003504:	0610      	lsls	r0, r2, #24
 8003506:	d402      	bmi.n	800350e <_printf_i+0x166>
 8003508:	0650      	lsls	r0, r2, #25
 800350a:	d500      	bpl.n	800350e <_printf_i+0x166>
 800350c:	b2b6      	uxth	r6, r6
 800350e:	6019      	str	r1, [r3, #0]
 8003510:	07d3      	lsls	r3, r2, #31
 8003512:	d502      	bpl.n	800351a <_printf_i+0x172>
 8003514:	2320      	movs	r3, #32
 8003516:	4313      	orrs	r3, r2
 8003518:	6023      	str	r3, [r4, #0]
 800351a:	2e00      	cmp	r6, #0
 800351c:	d001      	beq.n	8003522 <_printf_i+0x17a>
 800351e:	2710      	movs	r7, #16
 8003520:	e7a8      	b.n	8003474 <_printf_i+0xcc>
 8003522:	2220      	movs	r2, #32
 8003524:	6823      	ldr	r3, [r4, #0]
 8003526:	4393      	bics	r3, r2
 8003528:	6023      	str	r3, [r4, #0]
 800352a:	e7f8      	b.n	800351e <_printf_i+0x176>
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	680d      	ldr	r5, [r1, #0]
 8003530:	1d10      	adds	r0, r2, #4
 8003532:	6949      	ldr	r1, [r1, #20]
 8003534:	6018      	str	r0, [r3, #0]
 8003536:	6813      	ldr	r3, [r2, #0]
 8003538:	062e      	lsls	r6, r5, #24
 800353a:	d501      	bpl.n	8003540 <_printf_i+0x198>
 800353c:	6019      	str	r1, [r3, #0]
 800353e:	e002      	b.n	8003546 <_printf_i+0x19e>
 8003540:	066d      	lsls	r5, r5, #25
 8003542:	d5fb      	bpl.n	800353c <_printf_i+0x194>
 8003544:	8019      	strh	r1, [r3, #0]
 8003546:	2300      	movs	r3, #0
 8003548:	9d03      	ldr	r5, [sp, #12]
 800354a:	6123      	str	r3, [r4, #16]
 800354c:	e7bf      	b.n	80034ce <_printf_i+0x126>
 800354e:	681a      	ldr	r2, [r3, #0]
 8003550:	1d11      	adds	r1, r2, #4
 8003552:	6019      	str	r1, [r3, #0]
 8003554:	6815      	ldr	r5, [r2, #0]
 8003556:	2100      	movs	r1, #0
 8003558:	0028      	movs	r0, r5
 800355a:	6862      	ldr	r2, [r4, #4]
 800355c:	f000 f858 	bl	8003610 <memchr>
 8003560:	2800      	cmp	r0, #0
 8003562:	d001      	beq.n	8003568 <_printf_i+0x1c0>
 8003564:	1b40      	subs	r0, r0, r5
 8003566:	6060      	str	r0, [r4, #4]
 8003568:	6863      	ldr	r3, [r4, #4]
 800356a:	6123      	str	r3, [r4, #16]
 800356c:	2300      	movs	r3, #0
 800356e:	9a03      	ldr	r2, [sp, #12]
 8003570:	7013      	strb	r3, [r2, #0]
 8003572:	e7ac      	b.n	80034ce <_printf_i+0x126>
 8003574:	002a      	movs	r2, r5
 8003576:	6923      	ldr	r3, [r4, #16]
 8003578:	9906      	ldr	r1, [sp, #24]
 800357a:	9805      	ldr	r0, [sp, #20]
 800357c:	9d07      	ldr	r5, [sp, #28]
 800357e:	47a8      	blx	r5
 8003580:	3001      	adds	r0, #1
 8003582:	d0ae      	beq.n	80034e2 <_printf_i+0x13a>
 8003584:	6823      	ldr	r3, [r4, #0]
 8003586:	079b      	lsls	r3, r3, #30
 8003588:	d415      	bmi.n	80035b6 <_printf_i+0x20e>
 800358a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800358c:	68e0      	ldr	r0, [r4, #12]
 800358e:	4298      	cmp	r0, r3
 8003590:	daa9      	bge.n	80034e6 <_printf_i+0x13e>
 8003592:	0018      	movs	r0, r3
 8003594:	e7a7      	b.n	80034e6 <_printf_i+0x13e>
 8003596:	0022      	movs	r2, r4
 8003598:	2301      	movs	r3, #1
 800359a:	9906      	ldr	r1, [sp, #24]
 800359c:	9805      	ldr	r0, [sp, #20]
 800359e:	9e07      	ldr	r6, [sp, #28]
 80035a0:	3219      	adds	r2, #25
 80035a2:	47b0      	blx	r6
 80035a4:	3001      	adds	r0, #1
 80035a6:	d09c      	beq.n	80034e2 <_printf_i+0x13a>
 80035a8:	3501      	adds	r5, #1
 80035aa:	68e3      	ldr	r3, [r4, #12]
 80035ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80035ae:	1a9b      	subs	r3, r3, r2
 80035b0:	42ab      	cmp	r3, r5
 80035b2:	dcf0      	bgt.n	8003596 <_printf_i+0x1ee>
 80035b4:	e7e9      	b.n	800358a <_printf_i+0x1e2>
 80035b6:	2500      	movs	r5, #0
 80035b8:	e7f7      	b.n	80035aa <_printf_i+0x202>
 80035ba:	46c0      	nop			@ (mov r8, r8)
 80035bc:	08003769 	.word	0x08003769
 80035c0:	0800377a 	.word	0x0800377a

080035c4 <memmove>:
 80035c4:	b510      	push	{r4, lr}
 80035c6:	4288      	cmp	r0, r1
 80035c8:	d806      	bhi.n	80035d8 <memmove+0x14>
 80035ca:	2300      	movs	r3, #0
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d008      	beq.n	80035e2 <memmove+0x1e>
 80035d0:	5ccc      	ldrb	r4, [r1, r3]
 80035d2:	54c4      	strb	r4, [r0, r3]
 80035d4:	3301      	adds	r3, #1
 80035d6:	e7f9      	b.n	80035cc <memmove+0x8>
 80035d8:	188b      	adds	r3, r1, r2
 80035da:	4298      	cmp	r0, r3
 80035dc:	d2f5      	bcs.n	80035ca <memmove+0x6>
 80035de:	3a01      	subs	r2, #1
 80035e0:	d200      	bcs.n	80035e4 <memmove+0x20>
 80035e2:	bd10      	pop	{r4, pc}
 80035e4:	5c8b      	ldrb	r3, [r1, r2]
 80035e6:	5483      	strb	r3, [r0, r2]
 80035e8:	e7f9      	b.n	80035de <memmove+0x1a>
	...

080035ec <_sbrk_r>:
 80035ec:	2300      	movs	r3, #0
 80035ee:	b570      	push	{r4, r5, r6, lr}
 80035f0:	4d06      	ldr	r5, [pc, #24]	@ (800360c <_sbrk_r+0x20>)
 80035f2:	0004      	movs	r4, r0
 80035f4:	0008      	movs	r0, r1
 80035f6:	602b      	str	r3, [r5, #0]
 80035f8:	f7fd f8ca 	bl	8000790 <_sbrk>
 80035fc:	1c43      	adds	r3, r0, #1
 80035fe:	d103      	bne.n	8003608 <_sbrk_r+0x1c>
 8003600:	682b      	ldr	r3, [r5, #0]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d000      	beq.n	8003608 <_sbrk_r+0x1c>
 8003606:	6023      	str	r3, [r4, #0]
 8003608:	bd70      	pop	{r4, r5, r6, pc}
 800360a:	46c0      	nop			@ (mov r8, r8)
 800360c:	200002d8 	.word	0x200002d8

08003610 <memchr>:
 8003610:	b2c9      	uxtb	r1, r1
 8003612:	1882      	adds	r2, r0, r2
 8003614:	4290      	cmp	r0, r2
 8003616:	d101      	bne.n	800361c <memchr+0xc>
 8003618:	2000      	movs	r0, #0
 800361a:	4770      	bx	lr
 800361c:	7803      	ldrb	r3, [r0, #0]
 800361e:	428b      	cmp	r3, r1
 8003620:	d0fb      	beq.n	800361a <memchr+0xa>
 8003622:	3001      	adds	r0, #1
 8003624:	e7f6      	b.n	8003614 <memchr+0x4>

08003626 <memcpy>:
 8003626:	2300      	movs	r3, #0
 8003628:	b510      	push	{r4, lr}
 800362a:	429a      	cmp	r2, r3
 800362c:	d100      	bne.n	8003630 <memcpy+0xa>
 800362e:	bd10      	pop	{r4, pc}
 8003630:	5ccc      	ldrb	r4, [r1, r3]
 8003632:	54c4      	strb	r4, [r0, r3]
 8003634:	3301      	adds	r3, #1
 8003636:	e7f8      	b.n	800362a <memcpy+0x4>

08003638 <_realloc_r>:
 8003638:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800363a:	0006      	movs	r6, r0
 800363c:	000c      	movs	r4, r1
 800363e:	0015      	movs	r5, r2
 8003640:	2900      	cmp	r1, #0
 8003642:	d105      	bne.n	8003650 <_realloc_r+0x18>
 8003644:	0011      	movs	r1, r2
 8003646:	f7ff fc51 	bl	8002eec <_malloc_r>
 800364a:	0004      	movs	r4, r0
 800364c:	0020      	movs	r0, r4
 800364e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003650:	2a00      	cmp	r2, #0
 8003652:	d103      	bne.n	800365c <_realloc_r+0x24>
 8003654:	f7ff fbde 	bl	8002e14 <_free_r>
 8003658:	2400      	movs	r4, #0
 800365a:	e7f7      	b.n	800364c <_realloc_r+0x14>
 800365c:	f000 f81b 	bl	8003696 <_malloc_usable_size_r>
 8003660:	0007      	movs	r7, r0
 8003662:	4285      	cmp	r5, r0
 8003664:	d802      	bhi.n	800366c <_realloc_r+0x34>
 8003666:	0843      	lsrs	r3, r0, #1
 8003668:	42ab      	cmp	r3, r5
 800366a:	d3ef      	bcc.n	800364c <_realloc_r+0x14>
 800366c:	0029      	movs	r1, r5
 800366e:	0030      	movs	r0, r6
 8003670:	f7ff fc3c 	bl	8002eec <_malloc_r>
 8003674:	9001      	str	r0, [sp, #4]
 8003676:	2800      	cmp	r0, #0
 8003678:	d0ee      	beq.n	8003658 <_realloc_r+0x20>
 800367a:	002a      	movs	r2, r5
 800367c:	42bd      	cmp	r5, r7
 800367e:	d900      	bls.n	8003682 <_realloc_r+0x4a>
 8003680:	003a      	movs	r2, r7
 8003682:	0021      	movs	r1, r4
 8003684:	9801      	ldr	r0, [sp, #4]
 8003686:	f7ff ffce 	bl	8003626 <memcpy>
 800368a:	0021      	movs	r1, r4
 800368c:	0030      	movs	r0, r6
 800368e:	f7ff fbc1 	bl	8002e14 <_free_r>
 8003692:	9c01      	ldr	r4, [sp, #4]
 8003694:	e7da      	b.n	800364c <_realloc_r+0x14>

08003696 <_malloc_usable_size_r>:
 8003696:	1f0b      	subs	r3, r1, #4
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	1f18      	subs	r0, r3, #4
 800369c:	2b00      	cmp	r3, #0
 800369e:	da01      	bge.n	80036a4 <_malloc_usable_size_r+0xe>
 80036a0:	580b      	ldr	r3, [r1, r0]
 80036a2:	18c0      	adds	r0, r0, r3
 80036a4:	4770      	bx	lr
	...

080036a8 <_init>:
 80036a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036aa:	46c0      	nop			@ (mov r8, r8)
 80036ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036ae:	bc08      	pop	{r3}
 80036b0:	469e      	mov	lr, r3
 80036b2:	4770      	bx	lr

080036b4 <_fini>:
 80036b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036b6:	46c0      	nop			@ (mov r8, r8)
 80036b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036ba:	bc08      	pop	{r3}
 80036bc:	469e      	mov	lr, r3
 80036be:	4770      	bx	lr
