vendor_name = ModelSim
source_file = 1, C:/Users/atiya/Desktop/verilog-practice/and_gate.v
source_file = 1, and_gate.bdf
source_file = 1, C:/Users/atiya/Desktop/verilog-practice/or_gate.v
source_file = 1, C:/Users/atiya/Desktop/verilog-practice/orgate.bdf
source_file = 1, C:/Users/atiya/Desktop/verilog-practice/Waveform.vwf
source_file = 1, C:/Users/atiya/Desktop/verilog-practice/Waveform1.vwf
source_file = 1, C:/Users/atiya/Desktop/verilog-practice/lab1.v
source_file = 1, C:/Users/atiya/Desktop/verilog-practice/lab1waveform.vwf
source_file = 1, C:/Users/atiya/Desktop/verilog-practice/lab1pt2.v
source_file = 1, C:/Users/atiya/Desktop/verilog-practice/lab1block.bdf
source_file = 1, C:/Users/atiya/Desktop/verilog-practice/Waveform2.vwf
source_file = 1, C:/Users/atiya/Desktop/verilog-practice/asu.v
source_file = 1, C:/Users/atiya/Desktop/verilog-practice/asuwaveform.vwf
source_file = 1, C:/Users/atiya/Desktop/verilog-practice/sseg.v
source_file = 1, C:/Users/atiya/Desktop/verilog-practice/fullasublock.bdf
source_file = 1, C:/Users/atiya/Desktop/verilog-practice/fullasuwaveform.vwf
source_file = 1, C:/Users/atiya/Desktop/verilog-practice/mux2to1.v
source_file = 1, C:/Users/atiya/Desktop/verilog-practice/mux4to1.v
source_file = 1, C:/Users/atiya/Desktop/verilog-practice/decoder2to4.v
source_file = 1, C:/Users/atiya/Desktop/verilog-practice/dflipflop.v
source_file = 1, C:/Users/atiya/Desktop/verilog-practice/dffclr.v
source_file = 1, C:/Users/atiya/Desktop/verilog-practice/jkff.v
source_file = 1, C:/Users/atiya/Desktop/verilog-practice/db/verilog_practice.cbx.xml
design_name = asu
instance = comp, \i_y[0]~I , i_y[0], asu, 1
instance = comp, \i_y[1]~I , i_y[1], asu, 1
instance = comp, \i_y[2]~I , i_y[2], asu, 1
instance = comp, \i_x[0]~I , i_x[0], asu, 1
instance = comp, \i_cin~I , i_cin, asu, 1
instance = comp, \Add0~1 , Add0~1, asu, 1
instance = comp, \Add0~2 , Add0~2, asu, 1
instance = comp, \Add2~1 , Add2~1, asu, 1
instance = comp, \Add2~2 , Add2~2, asu, 1
instance = comp, \Add2~4 , Add2~4, asu, 1
instance = comp, \i_x[1]~I , i_x[1], asu, 1
instance = comp, \Add2~5 , Add2~5, asu, 1
instance = comp, \Add0~4 , Add0~4, asu, 1
instance = comp, \Add2~7 , Add2~7, asu, 1
instance = comp, \i_x[2]~I , i_x[2], asu, 1
instance = comp, \Add0~6 , Add0~6, asu, 1
instance = comp, \Add2~8 , Add2~8, asu, 1
instance = comp, \Add2~10 , Add2~10, asu, 1
instance = comp, \i_y[3]~I , i_y[3], asu, 1
instance = comp, \Add0~8 , Add0~8, asu, 1
instance = comp, \Add2~11 , Add2~11, asu, 1
instance = comp, \Add2~13 , Add2~13, asu, 1
instance = comp, \Add2~14 , Add2~14, asu, 1
instance = comp, \Add0~10 , Add0~10, asu, 1
instance = comp, \Add2~16 , Add2~16, asu, 1
instance = comp, \i_x[3]~I , i_x[3], asu, 1
instance = comp, \o_overflow~0 , o_overflow~0, asu, 1
instance = comp, \oneg_temp~0 , oneg_temp~0, asu, 1
instance = comp, \o_s[0]~I , o_s[0], asu, 1
instance = comp, \o_s[1]~I , o_s[1], asu, 1
instance = comp, \o_s[2]~I , o_s[2], asu, 1
instance = comp, \o_s[3]~I , o_s[3], asu, 1
instance = comp, \o_count~I , o_count, asu, 1
instance = comp, \o_overflow~I , o_overflow, asu, 1
instance = comp, \o_neg~I , o_neg, asu, 1
