{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1412009312480 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1412009312481 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 29 11:48:32 2014 " "Processing started: Mon Sep 29 11:48:32 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1412009312481 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1412009312481 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c Complete_Adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c Complete_Adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1412009312481 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1412009313134 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Complete_Adder.sv(257) " "Verilog HDL warning at Complete_Adder.sv(257): extended using \"x\" or \"z\"" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 257 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1412009313243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complete_adder.sv 11 11 " "Found 11 design units, including 11 entities, in source file complete_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Complete_Adder " "Found entity 1: Complete_Adder" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412009313248 ""} { "Info" "ISGN_ENTITY_NAME" "2 carry_ripple_adder " "Found entity 2: carry_ripple_adder" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412009313248 ""} { "Info" "ISGN_ENTITY_NAME" "3 two_one_mux " "Found entity 3: two_one_mux" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412009313248 ""} { "Info" "ISGN_ENTITY_NAME" "4 carry_select_adder " "Found entity 4: carry_select_adder" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412009313248 ""} { "Info" "ISGN_ENTITY_NAME" "5 register_unit " "Found entity 5: register_unit" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412009313248 ""} { "Info" "ISGN_ENTITY_NAME" "6 full_adder " "Found entity 6: full_adder" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412009313248 ""} { "Info" "ISGN_ENTITY_NAME" "7 half_adder " "Found entity 7: half_adder" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412009313248 ""} { "Info" "ISGN_ENTITY_NAME" "8 cla_adder4 " "Found entity 8: cla_adder4" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412009313248 ""} { "Info" "ISGN_ENTITY_NAME" "9 carry_lookahead_adder " "Found entity 9: carry_lookahead_adder" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 206 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412009313248 ""} { "Info" "ISGN_ENTITY_NAME" "10 adder4 " "Found entity 10: adder4" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412009313248 ""} { "Info" "ISGN_ENTITY_NAME" "11 HexDriver " "Found entity 11: HexDriver" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 235 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412009313248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412009313248 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Complete_Adder.v " "Can't analyze file -- file Complete_Adder.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1412009313256 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Complete_Adder " "Elaborating entity \"Complete_Adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1412009313322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_unit register_unit:reg_unit " "Elaborating entity \"register_unit\" for hierarchy \"register_unit:reg_unit\"" {  } { { "Complete_Adder.sv" "reg_unit" { Text "C:/ece385/lab5/Complete_Adder.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412009313347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_ripple_adder carry_ripple_adder:cra " "Elaborating entity \"carry_ripple_adder\" for hierarchy \"carry_ripple_adder:cra\"" {  } { { "Complete_Adder.sv" "cra" { Text "C:/ece385/lab5/Complete_Adder.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412009313366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4 carry_ripple_adder:cra\|adder4:A41 " "Elaborating entity \"adder4\" for hierarchy \"carry_ripple_adder:cra\|adder4:A41\"" {  } { { "Complete_Adder.sv" "A41" { Text "C:/ece385/lab5/Complete_Adder.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412009313384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder carry_ripple_adder:cra\|adder4:A41\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"carry_ripple_adder:cra\|adder4:A41\|full_adder:FA0\"" {  } { { "Complete_Adder.sv" "FA0" { Text "C:/ece385/lab5/Complete_Adder.sv" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412009313399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:Hex0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:Hex0\"" {  } { { "Complete_Adder.sv" "Hex0" { Text "C:/ece385/lab5/Complete_Adder.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412009313433 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1412009314518 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|R\[15\] register_unit:reg_unit\|R\[15\]~_emulated register_unit:reg_unit\|R\[15\]~1 " "Register \"register_unit:reg_unit\|R\[15\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|R\[15\]~_emulated\" and latch \"register_unit:reg_unit\|R\[15\]~1\"" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1412009314540 "|Complete_Adder|register_unit:reg_unit|R[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|R\[14\] register_unit:reg_unit\|R\[14\]~_emulated register_unit:reg_unit\|R\[14\]~6 " "Register \"register_unit:reg_unit\|R\[14\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|R\[14\]~_emulated\" and latch \"register_unit:reg_unit\|R\[14\]~6\"" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1412009314540 "|Complete_Adder|register_unit:reg_unit|R[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|R\[13\] register_unit:reg_unit\|R\[13\]~_emulated register_unit:reg_unit\|R\[13\]~11 " "Register \"register_unit:reg_unit\|R\[13\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|R\[13\]~_emulated\" and latch \"register_unit:reg_unit\|R\[13\]~11\"" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1412009314540 "|Complete_Adder|register_unit:reg_unit|R[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|R\[12\] register_unit:reg_unit\|R\[12\]~_emulated register_unit:reg_unit\|R\[12\]~16 " "Register \"register_unit:reg_unit\|R\[12\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|R\[12\]~_emulated\" and latch \"register_unit:reg_unit\|R\[12\]~16\"" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1412009314540 "|Complete_Adder|register_unit:reg_unit|R[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|R\[11\] register_unit:reg_unit\|R\[11\]~_emulated register_unit:reg_unit\|R\[11\]~21 " "Register \"register_unit:reg_unit\|R\[11\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|R\[11\]~_emulated\" and latch \"register_unit:reg_unit\|R\[11\]~21\"" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1412009314540 "|Complete_Adder|register_unit:reg_unit|R[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|R\[10\] register_unit:reg_unit\|R\[10\]~_emulated register_unit:reg_unit\|R\[10\]~26 " "Register \"register_unit:reg_unit\|R\[10\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|R\[10\]~_emulated\" and latch \"register_unit:reg_unit\|R\[10\]~26\"" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1412009314540 "|Complete_Adder|register_unit:reg_unit|R[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|R\[9\] register_unit:reg_unit\|R\[9\]~_emulated register_unit:reg_unit\|R\[9\]~31 " "Register \"register_unit:reg_unit\|R\[9\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|R\[9\]~_emulated\" and latch \"register_unit:reg_unit\|R\[9\]~31\"" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1412009314540 "|Complete_Adder|register_unit:reg_unit|R[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|R\[8\] register_unit:reg_unit\|R\[8\]~_emulated register_unit:reg_unit\|R\[8\]~36 " "Register \"register_unit:reg_unit\|R\[8\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|R\[8\]~_emulated\" and latch \"register_unit:reg_unit\|R\[8\]~36\"" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1412009314540 "|Complete_Adder|register_unit:reg_unit|R[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|R\[7\] register_unit:reg_unit\|R\[7\]~_emulated register_unit:reg_unit\|R\[7\]~41 " "Register \"register_unit:reg_unit\|R\[7\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|R\[7\]~_emulated\" and latch \"register_unit:reg_unit\|R\[7\]~41\"" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1412009314540 "|Complete_Adder|register_unit:reg_unit|R[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|R\[6\] register_unit:reg_unit\|R\[6\]~_emulated register_unit:reg_unit\|R\[6\]~46 " "Register \"register_unit:reg_unit\|R\[6\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|R\[6\]~_emulated\" and latch \"register_unit:reg_unit\|R\[6\]~46\"" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1412009314540 "|Complete_Adder|register_unit:reg_unit|R[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|R\[5\] register_unit:reg_unit\|R\[5\]~_emulated register_unit:reg_unit\|R\[5\]~51 " "Register \"register_unit:reg_unit\|R\[5\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|R\[5\]~_emulated\" and latch \"register_unit:reg_unit\|R\[5\]~51\"" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1412009314540 "|Complete_Adder|register_unit:reg_unit|R[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|R\[4\] register_unit:reg_unit\|R\[4\]~_emulated register_unit:reg_unit\|R\[4\]~56 " "Register \"register_unit:reg_unit\|R\[4\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|R\[4\]~_emulated\" and latch \"register_unit:reg_unit\|R\[4\]~56\"" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1412009314540 "|Complete_Adder|register_unit:reg_unit|R[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|R\[3\] register_unit:reg_unit\|R\[3\]~_emulated register_unit:reg_unit\|R\[3\]~61 " "Register \"register_unit:reg_unit\|R\[3\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|R\[3\]~_emulated\" and latch \"register_unit:reg_unit\|R\[3\]~61\"" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1412009314540 "|Complete_Adder|register_unit:reg_unit|R[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|R\[2\] register_unit:reg_unit\|R\[2\]~_emulated register_unit:reg_unit\|R\[2\]~66 " "Register \"register_unit:reg_unit\|R\[2\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|R\[2\]~_emulated\" and latch \"register_unit:reg_unit\|R\[2\]~66\"" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1412009314540 "|Complete_Adder|register_unit:reg_unit|R[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|R\[0\] register_unit:reg_unit\|R\[0\]~_emulated register_unit:reg_unit\|R\[0\]~71 " "Register \"register_unit:reg_unit\|R\[0\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|R\[0\]~_emulated\" and latch \"register_unit:reg_unit\|R\[0\]~71\"" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1412009314540 "|Complete_Adder|register_unit:reg_unit|R[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|R\[1\] register_unit:reg_unit\|R\[1\]~_emulated register_unit:reg_unit\|R\[1\]~76 " "Register \"register_unit:reg_unit\|R\[1\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|R\[1\]~_emulated\" and latch \"register_unit:reg_unit\|R\[1\]~76\"" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1412009314540 "|Complete_Adder|register_unit:reg_unit|R[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1412009314540 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1412009314818 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ece385/lab5/output_files/Complete_Adder.map.smsg " "Generated suppressed messages file C:/ece385/lab5/output_files/Complete_Adder.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1412009316493 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1412009316743 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412009316743 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clk " "No output dependent on input pin \"Clk\"" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412009316875 "|Complete_Adder|Clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1412009316875 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "158 " "Implemented 158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1412009316876 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1412009316876 ""} { "Info" "ICUT_CUT_TM_LCELLS" "109 " "Implemented 109 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1412009316876 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1412009316876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "538 " "Peak virtual memory: 538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1412009316937 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 29 11:48:36 2014 " "Processing ended: Mon Sep 29 11:48:36 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1412009316937 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1412009316937 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1412009316937 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1412009316937 ""}
