;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB #172, @200
	CMP 0, @0
	SUB <21, <-21
	SUB @-127, 100
	SUB @100, 370
	SLT 721, 0
	CMP 12, <-10
	JMP @172, #200
	JMP @172, #200
	SUB 12, <-10
	ADD #220, 2
	SUB 12, <-10
	SUB 0, 240
	SLT @181, <70
	CMP 0, <12
	SUB 1, <-1
	SLT @181, <70
	SUB 1, <-1
	SUB @-122, 100
	SLT 30, 3
	SPL 12, <-10
	SLT 721, 0
	SUB 12, <-10
	DJN 0, <1
	SUB 12, <-10
	SUB 12, @-10
	MOV 20, @12
	SUB <21, <-21
	SPL 0, #2
	SLT 721, 0
	SLT 721, 0
	SLT 721, 0
	SLT 721, 0
	SPL @172, #200
	SUB -2, <-120
	SUB 1, <-1
	SLT @181, <70
	ADD #270, <1
	JMP -2, @-120
	SUB -2, <-120
	CMP -207, <-120
	SUB <-0, -20
	SPL 0, #2
	CMP -207, <-120
	CMP -207, <-120
