# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
SHELL=/bin/bash
SESSION_MANAGER=local/unix:@/tmp/.ICE-unix/3549890,unix/unix:/tmp/.ICE-unix/3549890
OPENSSL_ENGINES=/home/nv3401/amd/2024.2/vck190/sysroots/x86_64-petalinux-linux/usr/lib/engines-3
COLORTERM=truecolor
M4=m4
HISTCONTROL=ignoredups
XDG_MENU_PREFIX=gnome-
OECORE_TUNE_CCARGS= -mcpu=cortex-a72.cortex-a53+crc -mbranch-protection=standard
RDI_APPROOT=/tools/xilinx/Vitis/2024.2
RDI_JAVA_PLATFORM=
OECORE_SDK_VERSION=2024.2
__MODULES_LMALTNAME=xilinx/vivado/2024.2&as|xilinx/default&as|xilinx/latest&as|xilinx/vivado/default&as|xilinx/vivado/latest:xilinx/vitis/2024.2&as|xilinx/vitis/default&as|xilinx/vitis/latest
PKG_CONFIG_PATH=/home/nv3401/amd/2024.2/vck190/sysroots/cortexa72-cortexa53-xilinx-linux/usr/lib/pkgconfig:/home/nv3401/amd/2024.2/vck190/sysroots/cortexa72-cortexa53-xilinx-linux/usr/share/pkgconfig
HISTSIZE=1000
HOSTNAME=work5.itiv.kit.edu
LANGUAGE=en_US:en
GDB=aarch64-xilinx-linux-gdb
MAKE_TERMOUT=/dev/pts/51
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
RDI_BINROOT=/tools/xilinx/Vitis/2024.2/bin
SDKTARGETSYSROOT=/home/nv3401/amd/2024.2/vck190/sysroots/cortexa72-cortexa53-xilinx-linux
XILINX_VIVADO=/tools/xilinx/Vivado/2024.2
GUESTFISH_OUTPUT=\e[0m
SSH_AUTH_SOCK=/run/user/790943611/keyring/ssh
RDI_OPT_EXT=.o
RDI_INSTALLVER=2024.2
RDI_INSTALLROOT=/tools/xilinx
OECORE_BASELIB=lib
CPP=aarch64-xilinx-linux-gcc -E  -mcpu=cortex-a72.cortex-a53+crc -mbranch-protection=standard -fstack-protector-strong  -O2 -D_FORTIFY_SOURCE=2 -Wformat -Wformat-security -Werror=format-security --sysroot=/home/nv3401/amd/2024.2/vck190/sysroots/cortexa72-cortexa53-xilinx-linux
TARGET_PREFIX=aarch64-xilinx-linux-
OE_CMAKE_FIND_LIBRARY_CUSTOM_LIB_SUFFIX=
XMODIFIERS=@im=ibus
RDI_PATCHROOT=
SSH_AGENT_PID=3549722
XIL_NO_OVERRIDE=0
RDI_LIBDIR=/tools/xilinx/Vitis/2024.2/lib/lnx64.o/Rhel/9:/tools/xilinx/Vitis/2024.2/lib/lnx64.o/Rhel:/tools/xilinx/Vitis/2024.2/lib/lnx64.o
KRB5CCNAME=KEYRING:persistent:790943611
PWD=/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build
LOGNAME=nv3401
XDG_SESSION_TYPE=x11
_RDI_DONT_SET_XILINX_AS_PATH=True
MODULESHOME=/usr/share/Modules
MANPATH=/usr/share/man:
SYSTEMD_EXEC_PID=2708456
OECORE_TARGET_OS=linux
CXX=aarch64-xilinx-linux-g++  -mcpu=cortex-a72.cortex-a53+crc -mbranch-protection=standard -fstack-protector-strong  -O2 -D_FORTIFY_SOURCE=2 -Wformat -Wformat-security -Werror=format-security --sysroot=/home/nv3401/amd/2024.2/vck190/sysroots/cortexa72-cortexa53-xilinx-linux
CXXFLAGS= -O2 -pipe -g -feliminate-unused-debug-types 
__MODULES_SHARE_PATH=/tools/xilinx/DocNav:2
GUESTFISH_RESTORE=\e[0m
RDI_PREPEND_PATH=/tools/xilinx/Vitis/2024.2/bin
OECORE_NATIVE_SYSROOT=/home/nv3401/amd/2024.2/vck190/sysroots/x86_64-petalinux-linux
PULSE_SCRIPT=/etc/xrdp/pulse/default.pa
XILINX_DSP=
__MODULES_SHARE_MANPATH=:1
LDFLAGS=-Wl,-O1 -Wl,--hash-style=gnu -Wl,--as-needed  -Wl,-z,relro,-z,now
HOME=/home/nv3401
SYNTH_COMMON=/tools/xilinx/Vitis/2024.2/scripts/rt/data
SSH_ASKPASS=/usr/libexec/openssh/gnome-ssh-askpass
LANG=en_US.UTF-8
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=01;37;41:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.webp=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=01;36:*.au=01;36:*.flac=01;36:*.m4a=01;36:*.mid=01;36:*.midi=01;36:*.mka=01;36:*.mp3=01;36:*.mpc=01;36:*.ogg=01;36:*.ra=01;36:*.wav=01;36:*.oga=01;36:*.opus=01;36:*.spx=01;36:*.xspf=01;36:
OPENSSL_CONF=/home/nv3401/amd/2024.2/vck190/sysroots/x86_64-petalinux-linux/usr/lib/ssl-3/openssl.cnf
XDG_CURRENT_DESKTOP=GNOME
__MODULES_LMPREREQ=xilinx/2024.2&xilinx/vivado/2024.2&xilinx/vitis/2024.2
VTE_VERSION=6402
SSL_CERT_DIR=/home/nv3401/amd/2024.2/vck190/sysroots/x86_64-petalinux-linux/usr/lib/ssl-3/certs
XRDP_SOCKET_PATH=/run/xrdp/790943611
KCFLAGS=--sysroot=/home/nv3401/amd/2024.2/vck190/sysroots/cortexa72-cortexa53-xilinx-linux
XRDP_PULSE_SOURCE_SOCKET=xrdp_chansrv_audio_in_socket_16
XILINX_HLS=/tools/xilinx/Vitis/2024.2
OECORE_TARGET_SYSROOT=/home/nv3401/amd/2024.2/vck190/sysroots/cortexa72-cortexa53-xilinx-linux
GUESTFISH_PS1=\[\e[1;32m\]><fs>\[\e[0;31m\] 
HDI_PROCESSOR=x86_64
RDI_BUILD=yes
GNOME_TERMINAL_SCREEN=/org/gnome/Terminal/screen/37913f25_3c26_4f42_96d7_c8b5a85ffd86
CPPFLAGS=
RDI_PROG=/tools/xilinx/Vitis/2024.2/bin/unwrapped/lnx64.o/v++
OPENSSL_MODULES=/home/nv3401/amd/2024.2/vck190/sysroots/x86_64-petalinux-linux/usr/lib/ossl-modules/
LD=aarch64-xilinx-linux-ld  --sysroot=/home/nv3401/amd/2024.2/vck190/sysroots/cortexa72-cortexa53-xilinx-linux
__MODULES_LMTAG=xilinx/vivado/2024.2&auto-loaded:xilinx/vitis/2024.2&auto-loaded
RDI_SESSION_INFO=/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build:work5.itiv.kit.edu_1739193520_3814969
READELF=aarch64-xilinx-linux-readelf
RT_TCL_PATH=/tools/xilinx/Vitis/2024.2/scripts/rt/base_tcl/tcl
MFLAGS=-w
XILINX_SDK=/tools/xilinx/Vitis/2024.2
RDI_SHARED_DATA=/tools/xilinx/SharedData/2024.2/data
NETDATA_CACHE_DIR=/var/cache/netdata
XDG_SESSION_CLASS=user
MAKEFLAGS=w
RPM_NO_CHROOT_FOR_SCRIPTS=1
PYTHONPATH=/tools/python/3.11.2/lib64/python3.11/site-packages
TERM=xterm-256color
NETDATA_STOCK_CONFIG_DIR=/usr/lib/netdata/conf.d
LESSOPEN=||/usr/bin/lesspipe.sh %s
USER=nv3401
MAKE_TERMERR=/dev/pts/51
XILINX_PLANAHEAD=/tools/xilinx/Vitis/2024.2
GNOME_TERMINAL_SERVICE=:1.79
XRDP_SESSION=3549430
CONDA_SHLVL=0
MODULES_RUN_QUARANTINE=LD_LIBRARY_PATH LD_PRELOAD
AR=aarch64-xilinx-linux-ar
RDI_BASEROOT=/tools/xilinx/Vitis
ARCH=arm64
AS=aarch64-xilinx-linux-as 
RDI_TPS_ROOT=/tools/xilinx/Vivado/2024.2/tps/lnx64
RDI_JAVA_VERSION=21.0.1_12
LOADEDMODULES=xilinx/vivado/2024.2:xilinx/vitis/2024.2:xilinx/2024.2
RDI_DATADIR=/tools/xilinx/SharedData/2024.2/data:/tools/xilinx/Vitis/2024.2/data
DISPLAY=:16.0
XRDP_PULSE_SINK_SOCKET=xrdp_chansrv_audio_out_socket_16
SHLVL=3
NM=aarch64-xilinx-linux-nm
XILINX_VITIS_HLS_ENCAPSULATED=1
MAKELEVEL=2
NETDATA_USER_CONFIG_DIR=/etc/netdata
GUESTFISH_INIT=\e[1;34m
QT_IM_MODULE=ibus
OECORE_TARGET_ARCH=aarch64
XIL_CHECK_TCL_DEBUG=False
LM_LICENSE_FILE=27830@lsl.itiv.kit.edu
LD_LIBRARY_PATH=/tools/xilinx/Vitis/2024.2/lib/lnx64.o/Rhel/9:/tools/xilinx/Vitis/2024.2/lib/lnx64.o/Rhel:/tools/xilinx/Vitis/2024.2/lib/lnx64.o:/tools/xilinx/Vitis/2024.2/tps/lnx64/jre21.0.1_12/lib/:/tools/xilinx/Vitis/2024.2/tps/lnx64/jre21.0.1_12/lib//server:/tools/xilinx/Vitis/2024.2/lib/lnx64.o/Rhel/9:/tools/xilinx/Vitis/2024.2/lib/lnx64.o/Rhel:/tools/xilinx/Vitis/2024.2/lib/lnx64.o::/tools/xilinx/Vitis/2024.2/lib/lnx64.o:/tools/xilinx/Vitis/2024.2/lib/lnx64.o/Rhel/8
HDIPRELDPATH=/tools/xilinx/Vitis/2024.2/lib/lnx64.o/Rhel/9:/tools/xilinx/Vitis/2024.2/lib/lnx64.o/Rhel:/tools/xilinx/Vitis/2024.2/lib/lnx64.o::/tools/xilinx/Vitis/2024.2/lib/lnx64.o:/tools/xilinx/Vitis/2024.2/lib/lnx64.o/Rhel/8
XDG_RUNTIME_DIR=/run/user/790943611
SSL_CERT_FILE=/home/nv3401/amd/2024.2/vck190/sysroots/x86_64-petalinux-linux/usr/lib/ssl-3/certs/ca-certificates.crt
OECORE_DISTRO_VERSION=2024.2+release-S11061705
PKG_CONFIG_SYSROOT_DIR=/home/nv3401/amd/2024.2/vck190/sysroots/cortexa72-cortexa53-xilinx-linux
OECORE_ACLOCAL_OPTS=-I /home/nv3401/amd/2024.2/vck190/sysroots/x86_64-petalinux-linux/usr/share/aclocal
S_COLORS=auto
TCMALLOC_LARGE_ALLOC_REPORT_THRESHOLD=4294967296
__MODULES_LMINIT=module use --append /usr/share/Modules/modulefiles:module use --append /etc/modulefiles:module use --append /usr/share/modulefiles:module use --append /tools/modulefiles
OBJCOPY=aarch64-xilinx-linux-objcopy
NETDATA_VARLIB_DIR=/var/lib/netdata
TCL_LIBRARY=/tools/xilinx/Vitis/2024.2/tps/tcl/tcl8.6
which_declare=declare -f
LC_ALL=en_US.UTF-8
STRIP=aarch64-xilinx-linux-strip
XDG_DATA_DIRS=/home/nv3401/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share
__MODULES_SHARE_LM_LICENSE_FILE=27830@lsl.itiv.kit.edu:2
OBJDUMP=aarch64-xilinx-linux-objdump
CONFIG_SITE=/home/nv3401/amd/2024.2/vck190/site-config-cortexa72-cortexa53-xilinx-linux
PATH=/tools/xilinx/Vivado/2024.2/tps/lnx64/binutils-2.26/bin:/tools/xilinx/Vitis/2024.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/tools/xilinx/Vitis/2024.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/tools/xilinx/Vitis/2024.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/bin:/tools/xilinx/Vivado/2024.2/gnu/microblaze/lin/bin:/tools/xilinx/Vitis/2024.2/bin:/tools/xilinx/Vitis/2024.2/tps/lnx64/jre21.0.1_12/bin:/home/nv3401/amd/2024.2/vck190/sysroots/x86_64-petalinux-linux/usr/bin:/home/nv3401/amd/2024.2/vck190/sysroots/x86_64-petalinux-linux/usr/sbin:/home/nv3401/amd/2024.2/vck190/sysroots/x86_64-petalinux-linux/bin:/home/nv3401/amd/2024.2/vck190/sysroots/x86_64-petalinux-linux/sbin:/home/nv3401/amd/2024.2/vck190/sysroots/x86_64-petalinux-linux/usr/bin/../x86_64-petalinux-linux/bin:/home/nv3401/amd/2024.2/vck190/sysroots/x86_64-petalinux-linux/usr/bin/aarch64-xilinx-linux:/home/nv3401/amd/2024.2/vck190/sysroots/x86_64-petalinux-linux/usr/bin/aarch64-xilinx-linux-musl:/tools/xilinx/Vitis/2024.2/aietools/bin:/tools/xilinx/Vitis/2024.2/tps/lnx64/cmake-3.3.2/bin:/tools/xilinx/Vitis/2024.2/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/xilinx/Vitis/2024.2/gnu/aarch64/lin/aarch64-none/bin:/tools/xilinx/Vitis/2024.2/gnu/aarch64/lin/aarch64-linux/bin:/tools/xilinx/Vitis/2024.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/xilinx/Vitis/2024.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/xilinx/Vitis/2024.2/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/xilinx/Vitis/2024.2/gnu/arm/lin/bin:/tools/xilinx/Vitis/2024.2/gnu/microblaze/lin/bin:/tools/xilinx/DocNav:/tools/xilinx/Vivado/2024.2/bin:/tools/python/3.11.2/bin:/usr/share/Modules/bin:/usr/condabin:/usr/lib64/ccache:/sbin:/bin:/usr/bin:/usr/local/bin:/usr/local/sbin:/usr/sbin:/home/nv3401/.local/bin:/home/nv3401/bin
RT_LIBPATH=/tools/xilinx/Vitis/2024.2/scripts/rt/data
MODULEPATH=/etc/scl/modulefiles:/etc/scl/modulefiles:/etc/scl/modulefiles:/etc/scl/modulefiles:/usr/share/Modules/modulefiles:/etc/modulefiles:/usr/share/modulefiles:/tools/modulefiles
CC=aarch64-xilinx-linux-gcc  -mcpu=cortex-a72.cortex-a53+crc -mbranch-protection=standard -fstack-protector-strong  -O2 -D_FORTIFY_SOURCE=2 -Wformat -Wformat-security -Werror=format-security --sysroot=/home/nv3401/amd/2024.2/vck190/sysroots/cortexa72-cortexa53-xilinx-linux
CFLAGS= -O2 -pipe -g -feliminate-unused-debug-types 
_LMFILES_=/tools/modulefiles/xilinx/vivado/2024.2:/tools/modulefiles/xilinx/vitis/2024.2:/tools/modulefiles/xilinx/2024.2
HDI_APPROOT=/tools/xilinx/Vitis/2024.2
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/790943611/bus
RPM_ETCCONFIGDIR=/home/nv3401/amd/2024.2/vck190/sysroots/x86_64-petalinux-linux
CROSS_COMPILE=aarch64-xilinx-linux-
RDI_PLATFORM=lnx64
MYVIVADO=
MAIL=/var/spool/mail/nv3401
CONFIGURE_FLAGS=--target=aarch64-xilinx-linux --host=aarch64-xilinx-linux --build=x86_64-linux --with-libtool-sysroot=/home/nv3401/amd/2024.2/vck190/sysroots/cortexa72-cortexa53-xilinx-linux
ISL_IOSTREAMS_RSA=/tools/xilinx/Vitis/2024.2/tps/isl
UID=790943611
RANLIB=aarch64-xilinx-linux-ranlib
RPM_CONFIGDIR=/home/nv3401/amd/2024.2/vck190/sysroots/x86_64-petalinux-linux/usr/lib/rpm
LC_NUMERIC=en_US.utf8
XILINX_VITIS=/tools/xilinx/Vitis/2024.2
OLDPWD=/tools/xilinx/Vitis/2024.2/bin
MODULES_CMD=/usr/share/Modules/libexec/modulecmd.tcl
CMAKE_TOOLCHAIN_FILE=/home/nv3401/amd/2024.2/vck190/sysroots/x86_64-petalinux-linux/usr/share/cmake/OEToolchainConfig.cmake
BASH_FUNC_ml%%=() {  module ml "$@"
}
BASH_FUNC_which%%=() {  ( alias;
 eval ${which_declare} ) | /usr/bin/which --tty-only --read-alias --read-functions --show-tilde --show-dot $@
}
BASH_FUNC_module%%=() {  local _mlredir=1;
 if [ -n "${MODULES_REDIRECT_OUTPUT+x}" ]; then
 if [ "$MODULES_REDIRECT_OUTPUT" = '0' ]; then
 _mlredir=0;
 else
 if [ "$MODULES_REDIRECT_OUTPUT" = '1' ]; then
 _mlredir=1;
 fi;
 fi;
 fi;
 case " $@ " in 
 *' --no-redirect '*)
 _mlredir=0
 ;;
 *' --redirect '*)
 _mlredir=1
 ;;
 esac;
 if [ $_mlredir -eq 0 ]; then
 _module_raw "$@";
 else
 _module_raw "$@" 2>&1;
 fi
}
BASH_FUNC_scl%%=() {  if [ "$1" = "load" -o "$1" = "unload" ]; then
 eval "module $@";
 else
 /usr/bin/scl "$@";
 fi
}
BASH_FUNC__module_raw%%=() {  eval "$(/usr/bin/tclsh '/usr/share/Modules/libexec/modulecmd.tcl' bash "$@")";
 _mlstatus=$?;
 return $_mlstatus
}
_=/tools/xilinx/Vitis/2024.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=39127
XILINX_CD_SESSION=0b02f44b-7292-4b56-b151-1f0151ad746d


V++ command line:
------------------------------------------
/tools/xilinx/Vitis/2024.2/bin/unwrapped/lnx64.o/v++ --package -t hw --platform xilinx_vck190_base_202420_1 --config ../config/package.cfg harness.xsa -o harness.xclbin 

FINAL PROGRAM OPTIONS
--config ../config/package.cfg
--input_files harness.xsa
--optimize 0
--output harness.xclbin
--package
--package.boot_mode sd
--package.kernel_image /home/nv3401/amd/2024.2/vck190/Image
--package.rootfs /home/nv3401/amd/2024.2/vck190/rootfs.ext4
--platform xilinx_vck190_base_202420_1
--report_level 0
--target hw

PARSED COMMAND LINE OPTIONS
--package 
-t hw 
--platform xilinx_vck190_base_202420_1 
--config ../config/package.cfg 
harness.xsa 
-o harness.xclbin 

PARSED CONFIG FILE (1) OPTIONS
file: ../config/package.cfg
package.boot_mode sd 
package.rootfs /home/nv3401/amd/2024.2/vck190/rootfs.ext4 
package.kernel_image /home/nv3401/amd/2024.2/vck190/Image 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/tools/xilinx/Vitis/2024.2/base_platforms/xilinx_vck190_base_202420_1/xilinx_vck190_base_202420_1.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 10 Feb 2025 14:18:46
------------------------------------------
V++ internal step: extracting link runtime data from input xsa
timestamp: 10 Feb 2025 14:18:46
V++ internal step status: success
------------------------------------------
V++ internal step: extracting system.pdi from input.xsa
timestamp: 10 Feb 2025 14:18:46
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to add section BITSTREAM:RAW:/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/package/system.pdi to input xclbin '/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/package/link.xclbin' and generate output xclbin '/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/package/./.Xil/v++-3815044-work5.itiv.kit.edu/add.xclbin'
timestamp: 10 Feb 2025 14:18:46
cmd: /tools/xilinx/Vitis/2024.2/bin/xclbinutil --add-section BITSTREAM:RAW:/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/package/system.pdi --input /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/package/link.xclbin -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/package/./.Xil/v++-3815044-work5.itiv.kit.edu/add.xclbin --quiet --force
V++ internal step status: success
------------------------------------------
V++ internal step: copying xclbin from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/package/./.Xil/v++-3815044-work5.itiv.kit.edu/add.xclbin to /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/package/link.xclbin
timestamp: 10 Feb 2025 14:18:46
V++ internal step status: success
------------------------------------------
V++ internal step: removing temporary xclbin: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/package/./.Xil/v++-3815044-work5.itiv.kit.edu/add.xclbin
timestamp: 10 Feb 2025 14:18:46
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to extract system diagram from input xclbin
timestamp: 10 Feb 2025 14:18:46
cmd: /tools/xilinx/Vitis/2024.2/bin/xclbinutil --input /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/package/link.xclbin --dump-section SYSTEM_METADATA:RAW:/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/package/extractedSystemDiagram.json --quiet
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to dump text file which contains input xclbin content
timestamp: 10 Feb 2025 14:18:46
cmd: /tools/xilinx/Vitis/2024.2/bin/xclbinutil --input /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/package/link.xclbin --info /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/package/xclbinutil_info.txt --quiet --force
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to extract system.pdi from input xclbin for hw target
timestamp: 10 Feb 2025 14:18:46
cmd: /tools/xilinx/Vitis/2024.2/bin/xclbinutil --input /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/package/link.xclbin --dump-section BITSTREAM:RAW:/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/package/system.pdi --quiet
V++ internal step status: success
------------------------------------------
V++ internal step: generating a boot image
timestamp: 10 Feb 2025 14:18:46
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to replace a section PDI:RAW: with a file /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/BOOT.BIN to output xclbin: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness.xclbin
timestamp: 10 Feb 2025 14:18:49
cmd: /tools/xilinx/Vitis/2024.2/bin/xclbinutil --input /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/package/link.xclbin --replace-section PDI:RAW:/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/BOOT.BIN -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness.xclbin --quiet --force
V++ internal step status: fail
------------------------------------------
V++ internal step: running xclbinutil to add a section PDI:RAW: with a file /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/BOOT.BIN to output xclbin: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness.xclbin
timestamp: 10 Feb 2025 14:18:49
cmd: /tools/xilinx/Vitis/2024.2/bin/xclbinutil --input /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/package/link.xclbin --add-section PDI:RAW:/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/BOOT.BIN -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness.xclbin --quiet --force
V++ internal step status: success
------------------------------------------
V++ internal step: adding the repacked xclbin as sd file
timestamp: 10 Feb 2025 14:18:49
V++ internal step status: success
------------------------------------------
V++ internal step: generating other output files
timestamp: 10 Feb 2025 14:18:49
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to replace a section SYSTEM_METADATA:RAW: with a file /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/package/packagedSystemDiagram.json to output xclbin: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/package/./.Xil/v++-3815044-work5.itiv.kit.edu/upsert.xclbin
timestamp: 10 Feb 2025 14:19:18
cmd: /tools/xilinx/Vitis/2024.2/bin/xclbinutil --input /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness.xclbin --replace-section SYSTEM_METADATA:RAW:/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/package/packagedSystemDiagram.json -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/package/./.Xil/v++-3815044-work5.itiv.kit.edu/upsert.xclbin --quiet --force
V++ internal step status: success
------------------------------------------
V++ internal step: copying xclbin from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/package/./.Xil/v++-3815044-work5.itiv.kit.edu/upsert.xclbin to /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness.xclbin
timestamp: 10 Feb 2025 14:19:18
V++ internal step status: success
------------------------------------------
V++ internal step: removing temporary xclbin: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/package/./.Xil/v++-3815044-work5.itiv.kit.edu/upsert.xclbin
timestamp: 10 Feb 2025 14:19:18
V++ internal step status: success
