start_gui
create_project Serial_bus /home/prabathbk/ads_bus/da-bus/Serial/Vivado/Serial_bus -part xc7a200tfbg676-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
set_property board_part xilinx.com:ac701:part0:1.4 [current_project]
add_files -norecurse {/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/dec3.v /home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave.v /home/prabathbk/ads_bus/da-bus/Serial/rtl/core/addr_decoder.v /home/prabathbk/ads_bus/da-bus/Serial/rtl/core/bus_m2_s3.v /home/prabathbk/ads_bus/da-bus/Serial/rtl/ads_bus_top.v /home/prabathbk/ads_bus/da-bus/Serial/rtl/core/arbiter.v /home/prabathbk/ads_bus/da-bus/Serial/rtl/core/mux3.v /home/prabathbk/ads_bus/da-bus/Serial/rtl/core/mux2.v /home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave_memory_bram.v /home/prabathbk/ads_bus/da-bus/Serial/rtl/core/master_port.v /home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave_port.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/prabathbk/ads_bus/da-bus/Serial/tb/master2_slave3_tb.sv
update_compile_order -fileset sim_1
set_property top master2_slave3_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master2_slave3_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/ads_bus/da-bus/Serial/Vivado/Serial_bus/Serial_bus.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master2_slave3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/ads_bus/da-bus/Serial/Vivado/Serial_bus/Serial_bus.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj master2_slave3_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/addr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/bus_m2_s3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus_m2_s3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/dec3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/master_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_port
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave_memory_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave_memory_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave_port
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/prabathbk/ads_bus/da-bus/Serial/tb/master2_slave3_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master2_slave3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/ads_bus/da-bus/Serial/Vivado/Serial_bus/Serial_bus.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/ads_bus/da-bus/Serial/Vivado/Serial_bus/Serial_bus.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot master2_slave3_tb_behav xil_defaultlib.master2_slave3_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot master2_slave3_tb_behav xil_defaultlib.master2_slave3_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.master_port_default
Compiling module xil_defaultlib.slave_port(ADDR_WIDTH=11)
Compiling module xil_defaultlib.slave_memory_bram(ADDR_WIDTH=11,...
Compiling module xil_defaultlib.slave(ADDR_WIDTH=11,MEM_SIZE=204...
Compiling module xil_defaultlib.slave_port
Compiling module xil_defaultlib.slave_memory_bram_default
Compiling module xil_defaultlib.slave
Compiling module xil_defaultlib.slave_port(SPLIT_EN=1)
Compiling module xil_defaultlib.slave(SPLIT_EN=1)
Compiling module xil_defaultlib.arbiter
Compiling module xil_defaultlib.dec3
Compiling module xil_defaultlib.addr_decoder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(WIDTH=2)
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.bus_m2_s3_default
Compiling module xil_defaultlib.master2_slave3_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot master2_slave3_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/prabathbk/ads_bus/da-bus/Serial/Vivado/Serial_bus/Serial_bus.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master2_slave3_tb_behav -key {Behavioral:sim_1:Functional:master2_slave3_tb} -tclbatch {master2_slave3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master2_slave3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

=== ADS Bus System Test Started ===


--- Iteration 0 ---
Random delay: 5 cycles
[MASTER_PORT master2_slave3_tb.master1 @55000] IDLE: Starting new transaction (addr=0x0ae9, mode=WRITE), current rdata=0x00
[MASTER_PORT master2_slave3_tb.master1 @65000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @65000] IDLE: Starting new transaction (addr=0x0ae9, mode=WRITE), current rdata=0x00
[MASTER_PORT master2_slave3_tb.master1 @85000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @115000] IDLE: Starting new transaction (addr=0x0601, mode=WRITE), current rdata=0x00
[MASTER_PORT master2_slave3_tb.master2 @125000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @125000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @125000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @145000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @165000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @165000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @265000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @265000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @345000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @345000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @355000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @355000] SREADY state (WRITE): addr=0x2e9, wdata=0xa5
[MASTER_PORT master2_slave3_tb.master2 @375000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @415000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @415000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @435000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @455000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @455000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @555000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @555000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @635000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @635000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @645000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @645000] SREADY state (WRITE): addr=0x601, wdata=0x36
ERROR: Master 1 write failed - Addr: 0xae9, Expected: 0x52, Got: 0xa5
ERROR: Master 2 write failed - Addr: 0x601, Expected: 0x9b, Got: 0x36
[MASTER_PORT master2_slave3_tb.master2 @675000] IDLE: Starting new transaction (addr=0x0601, mode= READ), current rdata=0x00
[MASTER_PORT master2_slave3_tb.master1 @675000] IDLE: Starting new transaction (addr=0x0ae9, mode= READ), current rdata=0x00
[MASTER_PORT master2_slave3_tb.master2 @685000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @685000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @705000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @745000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @745000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @765000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @785000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @785000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @885000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @885000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @895000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @895000] SREADY state (READ): addr=0x2e9, starting read
[SLAVE_PORT @905000] RVALID state: smemren=1, rvalid=0, smemrdata=0x00, smemaddr=0x2e9
[SLAVE_PORT @915000] RVALID state: smemren=1, rvalid=0, smemrdata=0xa5, smemaddr=0x2e9
[SLAVE_PORT master2_slave3_tb.slave1.sp @925000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @925000] RVALID state: smemren=1, rvalid=1, smemrdata=0xa5, smemaddr=0x2e9
[SLAVE_PORT master2_slave3_tb.slave1.sp @935000] RDATA transmission START, data=0xa5
[MASTER_PORT master2_slave3_tb.master1 @955000] RDATA receiving: bit[0]=1, current_rdata=0x00
[MASTER_PORT master2_slave3_tb.master1 @975000] RDATA receiving: bit[1]=0, current_rdata=0x01
[MASTER_PORT master2_slave3_tb.master1 @995000] RDATA receiving: bit[2]=1, current_rdata=0x01
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master2_slave3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7275.008 ; gain = 67.160 ; free physical = 3381 ; free virtual = 8767
run 10 us
[MASTER_PORT master2_slave3_tb.master1 @1015000] RDATA receiving: bit[3]=0, current_rdata=0x05
[MASTER_PORT master2_slave3_tb.master1 @1035000] RDATA receiving: bit[4]=0, current_rdata=0x05
[MASTER_PORT master2_slave3_tb.master1 @1055000] RDATA receiving: bit[5]=1, current_rdata=0x05
[MASTER_PORT master2_slave3_tb.master1 @1075000] RDATA receiving: bit[6]=0, current_rdata=0x25
[SLAVE_PORT master2_slave3_tb.slave1.sp @1085000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @1095000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @1095000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @1095000] Transitioning RDATA->IDLE, rdata=0x25, drdata=0x25
[MASTER_PORT master2_slave3_tb.master1 @1095000] RDATA receiving: bit[7]=1, current_rdata=0x25
[MASTER_PORT master2_slave3_tb.master1 @1095000] RDATA COMPLETE: final rdata will be 0x4b after clock edge
[MASTER_PORT master2_slave3_tb.master2 @1125000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @1165000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @1165000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @1185000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @1205000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @1205000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @1305000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master2 @1305000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @1315000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @1315000] SREADY state (READ): addr=0x601, starting read
[SLAVE_PORT @1325000] RVALID state: smemren=1, rvalid=0, smemrdata=0xa5, smemaddr=0x601
[SLAVE_PORT @1335000] RVALID state: smemren=1, rvalid=0, smemrdata=0x36, smemaddr=0x601
[SLAVE_PORT master2_slave3_tb.slave1.sp @1345000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @1345000] RVALID state: smemren=1, rvalid=1, smemrdata=0x36, smemaddr=0x601
[SLAVE_PORT master2_slave3_tb.slave1.sp @1355000] RDATA transmission START, data=0x36
[MASTER_PORT master2_slave3_tb.master2 @1375000] RDATA receiving: bit[0]=0, current_rdata=0x00
[MASTER_PORT master2_slave3_tb.master2 @1395000] RDATA receiving: bit[1]=1, current_rdata=0x00
[MASTER_PORT master2_slave3_tb.master2 @1415000] RDATA receiving: bit[2]=1, current_rdata=0x02
[MASTER_PORT master2_slave3_tb.master2 @1435000] RDATA receiving: bit[3]=0, current_rdata=0x06
[MASTER_PORT master2_slave3_tb.master2 @1455000] RDATA receiving: bit[4]=1, current_rdata=0x06
[MASTER_PORT master2_slave3_tb.master2 @1475000] RDATA receiving: bit[5]=1, current_rdata=0x16
[MASTER_PORT master2_slave3_tb.master2 @1495000] RDATA receiving: bit[6]=0, current_rdata=0x36
[SLAVE_PORT master2_slave3_tb.slave1.sp @1505000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @1515000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @1515000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @1515000] Transitioning RDATA->IDLE, rdata=0x36, drdata=0x36
[MASTER_PORT master2_slave3_tb.master2 @1515000] RDATA receiving: bit[7]=0, current_rdata=0x36
[MASTER_PORT master2_slave3_tb.master2 @1515000] RDATA COMPLETE: final rdata will be 0x6c after clock edge
ERROR: Master 1 read failed - Addr: 0xae9, Expected: 0x52, Got: 0xa5
ERROR: Master 2 read failed - Addr: 0x601, Expected: 0x9b, Got: 0x36
Random delay: 0 cycles
[MASTER_PORT master2_slave3_tb.master2 @1545000] IDLE: Starting new transaction (addr=0x2f49, mode=WRITE), current rdata=0x36
[MASTER_PORT master2_slave3_tb.master2 @1555000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @1555000] IDLE: Starting new transaction (addr=0x2f49, mode=WRITE), current rdata=0x36
[MASTER_PORT master2_slave3_tb.master1 @1555000] IDLE: Starting new transaction (addr=0x2f49, mode= READ), current rdata=0xa5
[MASTER_PORT master2_slave3_tb.master1 @1565000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @1575000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @1615000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @1615000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @1635000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @1655000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @1655000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @1755000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @1765000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @1835000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @1845000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @1855000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @1855000] SREADY state (WRITE): addr=0xf49, wdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @1875000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @1915000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @1915000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @1935000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @1955000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @1955000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @2055000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @2065000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @2075000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @2075000] SREADY state (READ): addr=0xf49, starting read
[MASTER_PORT master2_slave3_tb.master1 @2095000] STATE: RDATA -> SPLIT, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @2125000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @2155000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @2155000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @2165000] RDATA transmission START, data=0xed
[MASTER_PORT master2_slave3_tb.master1 @2185000] RDATA receiving: bit[0]=1, current_rdata=0xa5
[MASTER_PORT master2_slave3_tb.master1 @2205000] RDATA receiving: bit[1]=0, current_rdata=0xa5
[MASTER_PORT master2_slave3_tb.master1 @2225000] RDATA receiving: bit[2]=1, current_rdata=0xa5
[MASTER_PORT master2_slave3_tb.master1 @2245000] RDATA receiving: bit[3]=1, current_rdata=0xa5
[MASTER_PORT master2_slave3_tb.master1 @2265000] RDATA receiving: bit[4]=0, current_rdata=0xad
[MASTER_PORT master2_slave3_tb.master1 @2285000] RDATA receiving: bit[5]=1, current_rdata=0xad
[MASTER_PORT master2_slave3_tb.master1 @2305000] RDATA receiving: bit[6]=1, current_rdata=0xad
[SLAVE_PORT master2_slave3_tb.slave3.sp @2315000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @2325000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @2325000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @2325000] Transitioning RDATA->IDLE, rdata=0xed, drdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @2325000] RDATA receiving: bit[7]=1, current_rdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @2325000] RDATA COMPLETE: final rdata will be 0xdb after clock edge
PASS: Write-Read conflict test successful

--- Iteration 1 ---
Random delay: 5 cycles
[MASTER_PORT master2_slave3_tb.master1 @2355000] IDLE: Starting new transaction (addr=0x2b98, mode=WRITE), current rdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @2365000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @2365000] IDLE: Starting new transaction (addr=0x2b98, mode=WRITE), current rdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @2385000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @2415000] IDLE: Starting new transaction (addr=0x21e3, mode=WRITE), current rdata=0x36
[MASTER_PORT master2_slave3_tb.master2 @2425000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @2425000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @2425000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @2445000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @2465000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @2465000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @2565000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @2575000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @2645000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @2655000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @2665000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @2665000] SREADY state (WRITE): addr=0xb98, wdata=0x9c
[MASTER_PORT master2_slave3_tb.master2 @2685000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @2725000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @2725000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @2745000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @2765000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @2765000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @2865000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @2875000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @2945000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @2955000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @2965000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @2965000] SREADY state (WRITE): addr=0x1e3, wdata=0x33
PASS: Master 1 write to 0x2b98 successful
PASS: Master 2 write to 0x21e3 successful
[MASTER_PORT master2_slave3_tb.master2 @2995000] IDLE: Starting new transaction (addr=0x21e3, mode= READ), current rdata=0x36
[MASTER_PORT master2_slave3_tb.master1 @2995000] IDLE: Starting new transaction (addr=0x2b98, mode= READ), current rdata=0xed
[MASTER_PORT master2_slave3_tb.master2 @3005000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @3005000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @3025000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @3065000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @3065000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @3085000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @3105000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @3105000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @3205000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @3215000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @3225000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @3225000] SREADY state (READ): addr=0xb98, starting read
[MASTER_PORT master2_slave3_tb.master1 @3245000] STATE: RDATA -> SPLIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @3255000] STATE: REQ -> SADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @3275000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @3295000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @3295000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @3355000] STATE: WAIT -> IDLE, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @3395000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @3395000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @3405000] RDATA transmission START, data=0x9c
[MASTER_PORT master2_slave3_tb.master1 @3425000] RDATA receiving: bit[0]=0, current_rdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @3445000] RDATA receiving: bit[1]=0, current_rdata=0xec
[MASTER_PORT master2_slave3_tb.master1 @3465000] RDATA receiving: bit[2]=1, current_rdata=0xec
[MASTER_PORT master2_slave3_tb.master1 @3485000] RDATA receiving: bit[3]=1, current_rdata=0xec
[MASTER_PORT master2_slave3_tb.master1 @3505000] RDATA receiving: bit[4]=1, current_rdata=0xec
[MASTER_PORT master2_slave3_tb.master1 @3525000] RDATA receiving: bit[5]=0, current_rdata=0xfc
[MASTER_PORT master2_slave3_tb.master1 @3545000] RDATA receiving: bit[6]=0, current_rdata=0xdc
[SLAVE_PORT master2_slave3_tb.slave3.sp @3555000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @3565000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @3565000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @3565000] Transitioning RDATA->IDLE, rdata=0x9c, drdata=0x9c
[MASTER_PORT master2_slave3_tb.master1 @3565000] RDATA receiving: bit[7]=1, current_rdata=0x9c
[MASTER_PORT master2_slave3_tb.master1 @3565000] RDATA COMPLETE: final rdata will be 0x39 after clock edge
PASS: Master 1 read from 0x2b98 successful
INFO: Master 2 read denied by arbiter (addr: 0x21e3)
Random delay: 3 cycles
[MASTER_PORT master2_slave3_tb.master2 @3595000] IDLE: Starting new transaction (addr=0x112c, mode=WRITE), current rdata=0x36
[MASTER_PORT master2_slave3_tb.master2 @3605000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @3605000] IDLE: Starting new transaction (addr=0x112c, mode=WRITE), current rdata=0x36
[MASTER_PORT master2_slave3_tb.master2 @3625000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @3635000] IDLE: Starting new transaction (addr=0x112c, mode= READ), current rdata=0x9c
[MASTER_PORT master2_slave3_tb.master1 @3645000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @3665000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @3665000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @3685000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @3705000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @3705000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @3805000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @3815000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @3885000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @3895000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @3905000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @3905000] SREADY state (WRITE): addr=0x12c, wdata=0xcf
[MASTER_PORT master2_slave3_tb.master1 @3925000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @3965000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @3965000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @3985000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @4005000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @4005000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @4105000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @4115000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @4125000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @4125000] SREADY state (READ): addr=0x12c, starting read
[SLAVE_PORT @4135000] RVALID state: smemren=1, rvalid=0, smemrdata=0x00, smemaddr=0x12c
[SLAVE_PORT @4145000] RVALID state: smemren=1, rvalid=0, smemrdata=0xcf, smemaddr=0x12c
[SLAVE_PORT master2_slave3_tb.slave2.sp @4155000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @4155000] RVALID state: smemren=1, rvalid=1, smemrdata=0xcf, smemaddr=0x12c
[SLAVE_PORT master2_slave3_tb.slave2.sp @4165000] RDATA transmission START, data=0xcf
[MASTER_PORT master2_slave3_tb.master1 @4185000] RDATA receiving: bit[0]=1, current_rdata=0x9c
[MASTER_PORT master2_slave3_tb.master1 @4205000] RDATA receiving: bit[1]=1, current_rdata=0x9d
[MASTER_PORT master2_slave3_tb.master1 @4225000] RDATA receiving: bit[2]=1, current_rdata=0x9f
[MASTER_PORT master2_slave3_tb.master1 @4245000] RDATA receiving: bit[3]=1, current_rdata=0x9f
[MASTER_PORT master2_slave3_tb.master1 @4265000] RDATA receiving: bit[4]=0, current_rdata=0x9f
[MASTER_PORT master2_slave3_tb.master1 @4285000] RDATA receiving: bit[5]=0, current_rdata=0x8f
[MASTER_PORT master2_slave3_tb.master1 @4305000] RDATA receiving: bit[6]=1, current_rdata=0x8f
[SLAVE_PORT master2_slave3_tb.slave2.sp @4315000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @4325000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @4325000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @4325000] Transitioning RDATA->IDLE, rdata=0xcf, drdata=0xcf
[MASTER_PORT master2_slave3_tb.master1 @4325000] RDATA receiving: bit[7]=1, current_rdata=0xcf
[MASTER_PORT master2_slave3_tb.master1 @4325000] RDATA COMPLETE: final rdata will be 0x9f after clock edge
PASS: Write-Read conflict test successful

--- Iteration 2 ---
Random delay: 3 cycles
[MASTER_PORT master2_slave3_tb.master1 @4355000] IDLE: Starting new transaction (addr=0x09e3, mode=WRITE), current rdata=0xcf
[MASTER_PORT master2_slave3_tb.master1 @4365000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @4365000] IDLE: Starting new transaction (addr=0x09e3, mode=WRITE), current rdata=0xcf
[MASTER_PORT master2_slave3_tb.master1 @4385000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @4395000] IDLE: Starting new transaction (addr=0x0ff8, mode=WRITE), current rdata=0x36
[MASTER_PORT master2_slave3_tb.master2 @4405000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @4425000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @4425000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @4445000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @4465000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @4465000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @4565000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @4565000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @4645000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @4645000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @4655000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @4655000] SREADY state (WRITE): addr=0x1e3, wdata=0x91
[MASTER_PORT master2_slave3_tb.master2 @4675000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @4715000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @4715000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @4735000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @4755000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @4755000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @4855000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @4855000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @4935000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @4935000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @4945000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @4945000] SREADY state (WRITE): addr=0x7f8, wdata=0x2d
ERROR: Master 1 write failed - Addr: 0x9e3, Expected: 0xc8, Got: 0x91
ERROR: Master 2 write failed - Addr: 0xff8, Expected: 0x16, Got: 0x2d
[MASTER_PORT master2_slave3_tb.master2 @4975000] IDLE: Starting new transaction (addr=0x0ff8, mode= READ), current rdata=0x36
[MASTER_PORT master2_slave3_tb.master1 @4975000] IDLE: Starting new transaction (addr=0x09e3, mode= READ), current rdata=0xcf
[MASTER_PORT master2_slave3_tb.master2 @4985000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @4985000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @5005000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @5045000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @5045000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @5065000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @5085000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @5085000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @5185000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @5185000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @5195000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @5195000] SREADY state (READ): addr=0x1e3, starting read
[SLAVE_PORT @5205000] RVALID state: smemren=1, rvalid=0, smemrdata=0x36, smemaddr=0x1e3
[SLAVE_PORT @5215000] RVALID state: smemren=1, rvalid=0, smemrdata=0x91, smemaddr=0x1e3
[SLAVE_PORT master2_slave3_tb.slave1.sp @5225000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @5225000] RVALID state: smemren=1, rvalid=1, smemrdata=0x91, smemaddr=0x1e3
[SLAVE_PORT master2_slave3_tb.slave1.sp @5235000] RDATA transmission START, data=0x91
[MASTER_PORT master2_slave3_tb.master1 @5255000] RDATA receiving: bit[0]=1, current_rdata=0xcf
[MASTER_PORT master2_slave3_tb.master1 @5275000] RDATA receiving: bit[1]=0, current_rdata=0xcf
[MASTER_PORT master2_slave3_tb.master1 @5295000] RDATA receiving: bit[2]=0, current_rdata=0xcd
[MASTER_PORT master2_slave3_tb.master1 @5315000] RDATA receiving: bit[3]=0, current_rdata=0xc9
[MASTER_PORT master2_slave3_tb.master1 @5335000] RDATA receiving: bit[4]=1, current_rdata=0xc1
[MASTER_PORT master2_slave3_tb.master1 @5355000] RDATA receiving: bit[5]=0, current_rdata=0xd1
[MASTER_PORT master2_slave3_tb.master1 @5375000] RDATA receiving: bit[6]=0, current_rdata=0xd1
[SLAVE_PORT master2_slave3_tb.slave1.sp @5385000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @5395000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @5395000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @5395000] Transitioning RDATA->IDLE, rdata=0x91, drdata=0x91
[MASTER_PORT master2_slave3_tb.master1 @5395000] RDATA receiving: bit[7]=1, current_rdata=0x91
[MASTER_PORT master2_slave3_tb.master1 @5395000] RDATA COMPLETE: final rdata will be 0x23 after clock edge
[MASTER_PORT master2_slave3_tb.master2 @5425000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @5465000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @5465000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @5485000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @5505000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @5505000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @5605000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master2 @5605000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @5615000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @5615000] SREADY state (READ): addr=0x7f8, starting read
[SLAVE_PORT @5625000] RVALID state: smemren=1, rvalid=0, smemrdata=0x91, smemaddr=0x7f8
[SLAVE_PORT @5635000] RVALID state: smemren=1, rvalid=0, smemrdata=0x2d, smemaddr=0x7f8
[SLAVE_PORT master2_slave3_tb.slave1.sp @5645000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @5645000] RVALID state: smemren=1, rvalid=1, smemrdata=0x2d, smemaddr=0x7f8
[SLAVE_PORT master2_slave3_tb.slave1.sp @5655000] RDATA transmission START, data=0x2d
[MASTER_PORT master2_slave3_tb.master2 @5675000] RDATA receiving: bit[0]=1, current_rdata=0x36
[MASTER_PORT master2_slave3_tb.master2 @5695000] RDATA receiving: bit[1]=0, current_rdata=0x37
[MASTER_PORT master2_slave3_tb.master2 @5715000] RDATA receiving: bit[2]=1, current_rdata=0x35
[MASTER_PORT master2_slave3_tb.master2 @5735000] RDATA receiving: bit[3]=1, current_rdata=0x35
[MASTER_PORT master2_slave3_tb.master2 @5755000] RDATA receiving: bit[4]=0, current_rdata=0x3d
[MASTER_PORT master2_slave3_tb.master2 @5775000] RDATA receiving: bit[5]=1, current_rdata=0x2d
[MASTER_PORT master2_slave3_tb.master2 @5795000] RDATA receiving: bit[6]=0, current_rdata=0x2d
[SLAVE_PORT master2_slave3_tb.slave1.sp @5805000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @5815000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @5815000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @5815000] Transitioning RDATA->IDLE, rdata=0x2d, drdata=0x2d
[MASTER_PORT master2_slave3_tb.master2 @5815000] RDATA receiving: bit[7]=0, current_rdata=0x2d
[MASTER_PORT master2_slave3_tb.master2 @5815000] RDATA COMPLETE: final rdata will be 0x5a after clock edge
ERROR: Master 1 read failed - Addr: 0x9e3, Expected: 0xc8, Got: 0x91
ERROR: Master 2 read failed - Addr: 0xff8, Expected: 0x16, Got: 0x2d
Random delay: 5 cycles
[MASTER_PORT master2_slave3_tb.master2 @5845000] IDLE: Starting new transaction (addr=0x2124, mode=WRITE), current rdata=0x2d
[MASTER_PORT master2_slave3_tb.master2 @5855000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @5855000] IDLE: Starting new transaction (addr=0x2124, mode=WRITE), current rdata=0x2d
[MASTER_PORT master2_slave3_tb.master2 @5875000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @5905000] IDLE: Starting new transaction (addr=0x2124, mode= READ), current rdata=0x91
[MASTER_PORT master2_slave3_tb.master2 @5915000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @5915000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @5915000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @5935000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @5955000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @5955000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @6055000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @6065000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @6135000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @6145000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @6155000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @6155000] SREADY state (WRITE): addr=0x124, wdata=0xde
[MASTER_PORT master2_slave3_tb.master1 @6175000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @6215000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @6215000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @6235000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @6255000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @6255000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @6355000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @6365000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @6375000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @6375000] SREADY state (READ): addr=0x124, starting read
[MASTER_PORT master2_slave3_tb.master1 @6395000] STATE: RDATA -> SPLIT, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @6425000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @6455000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @6455000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @6465000] RDATA transmission START, data=0xde
[MASTER_PORT master2_slave3_tb.master1 @6485000] RDATA receiving: bit[0]=0, current_rdata=0x91
[MASTER_PORT master2_slave3_tb.master1 @6505000] RDATA receiving: bit[1]=1, current_rdata=0x90
[MASTER_PORT master2_slave3_tb.master1 @6525000] RDATA receiving: bit[2]=1, current_rdata=0x92
[MASTER_PORT master2_slave3_tb.master1 @6545000] RDATA receiving: bit[3]=1, current_rdata=0x96
[MASTER_PORT master2_slave3_tb.master1 @6565000] RDATA receiving: bit[4]=1, current_rdata=0x9e
[MASTER_PORT master2_slave3_tb.master1 @6585000] RDATA receiving: bit[5]=0, current_rdata=0x9e
[MASTER_PORT master2_slave3_tb.master1 @6605000] RDATA receiving: bit[6]=1, current_rdata=0x9e
[SLAVE_PORT master2_slave3_tb.slave3.sp @6615000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @6625000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @6625000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @6625000] Transitioning RDATA->IDLE, rdata=0xde, drdata=0xde
[MASTER_PORT master2_slave3_tb.master1 @6625000] RDATA receiving: bit[7]=1, current_rdata=0xde
[MASTER_PORT master2_slave3_tb.master1 @6625000] RDATA COMPLETE: final rdata will be 0xbd after clock edge
PASS: Write-Read conflict test successful

--- Iteration 3 ---
Random delay: 8 cycles
[MASTER_PORT master2_slave3_tb.master1 @6655000] IDLE: Starting new transaction (addr=0x36f6, mode=WRITE), current rdata=0xde
[MASTER_PORT master2_slave3_tb.master1 @6665000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @6665000] IDLE: Starting new transaction (addr=0x36f6, mode=WRITE), current rdata=0xde
[MASTER_PORT master2_slave3_tb.master1 @6685000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @6725000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @6725000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @6745000] IDLE: Starting new transaction (addr=0x1a23, mode=WRITE), current rdata=0x2d
[MASTER_PORT master2_slave3_tb.master2 @6755000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @6785000] STATE: WAIT -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @6815000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @6855000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @6855000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @6875000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @6895000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @6895000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @6995000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @7005000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @7075000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @7085000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @7095000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @7095000] SREADY state (WRITE): addr=0xa23, wdata=0x0c
PASS: Master 2 write to 0x1a23 successful
[MASTER_PORT master2_slave3_tb.master2 @7125000] IDLE: Starting new transaction (addr=0x1a23, mode= READ), current rdata=0x2d
[MASTER_PORT master2_slave3_tb.master1 @7125000] IDLE: Starting new transaction (addr=0x36f6, mode= READ), current rdata=0xde
[MASTER_PORT master2_slave3_tb.master2 @7135000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @7135000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @7155000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @7195000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @7195000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @7255000] STATE: WAIT -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @7285000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @7325000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @7325000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @7345000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @7365000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @7365000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @7465000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @7475000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @7485000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @7485000] SREADY state (READ): addr=0xa23, starting read
[SLAVE_PORT @7495000] RVALID state: smemren=1, rvalid=0, smemrdata=0xcf, smemaddr=0xa23
[SLAVE_PORT @7505000] RVALID state: smemren=1, rvalid=0, smemrdata=0x0c, smemaddr=0xa23
[SLAVE_PORT master2_slave3_tb.slave2.sp @7515000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @7515000] RVALID state: smemren=1, rvalid=1, smemrdata=0x0c, smemaddr=0xa23
[SLAVE_PORT master2_slave3_tb.slave2.sp @7525000] RDATA transmission START, data=0x0c
[MASTER_PORT master2_slave3_tb.master2 @7545000] RDATA receiving: bit[0]=0, current_rdata=0x2d
[MASTER_PORT master2_slave3_tb.master2 @7565000] RDATA receiving: bit[1]=0, current_rdata=0x2c
[MASTER_PORT master2_slave3_tb.master2 @7585000] RDATA receiving: bit[2]=1, current_rdata=0x2c
[MASTER_PORT master2_slave3_tb.master2 @7605000] RDATA receiving: bit[3]=1, current_rdata=0x2c
[MASTER_PORT master2_slave3_tb.master2 @7625000] RDATA receiving: bit[4]=0, current_rdata=0x2c
[MASTER_PORT master2_slave3_tb.master2 @7645000] RDATA receiving: bit[5]=0, current_rdata=0x2c
[MASTER_PORT master2_slave3_tb.master2 @7665000] RDATA receiving: bit[6]=0, current_rdata=0x0c
[SLAVE_PORT master2_slave3_tb.slave2.sp @7675000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @7685000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @7685000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @7685000] Transitioning RDATA->IDLE, rdata=0x0c, drdata=0x0c
[MASTER_PORT master2_slave3_tb.master2 @7685000] RDATA receiving: bit[7]=0, current_rdata=0x0c
[MASTER_PORT master2_slave3_tb.master2 @7685000] RDATA COMPLETE: final rdata will be 0x18 after clock edge
PASS: Master 2 read from 0x1a23 successful
Random delay: 7 cycles
[MASTER_PORT master2_slave3_tb.master2 @7715000] IDLE: Starting new transaction (addr=0x3b47, mode=WRITE), current rdata=0x0c
[MASTER_PORT master2_slave3_tb.master2 @7725000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @7725000] IDLE: Starting new transaction (addr=0x3b47, mode=WRITE), current rdata=0x0c
[MASTER_PORT master2_slave3_tb.master2 @7745000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @7785000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @7785000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @7795000] IDLE: Starting new transaction (addr=0x3b47, mode= READ), current rdata=0xde
[MASTER_PORT master2_slave3_tb.master1 @7805000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @7845000] STATE: WAIT -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master1 @7875000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @7915000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @7915000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @7975000] STATE: WAIT -> IDLE, mode=0

--- Iteration 4 ---
Random delay: 5 cycles
[MASTER_PORT master2_slave3_tb.master1 @8005000] IDLE: Starting new transaction (addr=0x13f7, mode=WRITE), current rdata=0xde
[MASTER_PORT master2_slave3_tb.master1 @8015000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @8015000] IDLE: Starting new transaction (addr=0x13f7, mode=WRITE), current rdata=0xde
[MASTER_PORT master2_slave3_tb.master1 @8035000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @8065000] IDLE: Starting new transaction (addr=0x375a, mode=WRITE), current rdata=0x0c
[MASTER_PORT master2_slave3_tb.master2 @8075000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @8075000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @8075000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @8095000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @8115000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @8115000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @8215000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @8225000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @8295000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @8305000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @8315000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @8315000] SREADY state (WRITE): addr=0x3f7, wdata=0x34
[MASTER_PORT master2_slave3_tb.master2 @8335000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @8375000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @8375000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @8435000] STATE: WAIT -> IDLE, mode=1
PASS: Master 1 write to 0x13f7 successful
[MASTER_PORT master2_slave3_tb.master2 @8465000] IDLE: Starting new transaction (addr=0x375a, mode= READ), current rdata=0x0c
[MASTER_PORT master2_slave3_tb.master1 @8465000] IDLE: Starting new transaction (addr=0x13f7, mode= READ), current rdata=0xde
[MASTER_PORT master2_slave3_tb.master2 @8475000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @8475000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @8495000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @8535000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @8535000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @8555000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @8575000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @8575000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @8675000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @8685000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @8695000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @8695000] SREADY state (READ): addr=0x3f7, starting read
[SLAVE_PORT @8705000] RVALID state: smemren=1, rvalid=0, smemrdata=0x0c, smemaddr=0x3f7
[SLAVE_PORT @8715000] RVALID state: smemren=1, rvalid=0, smemrdata=0x34, smemaddr=0x3f7
[SLAVE_PORT master2_slave3_tb.slave2.sp @8725000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @8725000] RVALID state: smemren=1, rvalid=1, smemrdata=0x34, smemaddr=0x3f7
[SLAVE_PORT master2_slave3_tb.slave2.sp @8735000] RDATA transmission START, data=0x34
[MASTER_PORT master2_slave3_tb.master1 @8755000] RDATA receiving: bit[0]=0, current_rdata=0xde
[MASTER_PORT master2_slave3_tb.master1 @8775000] RDATA receiving: bit[1]=0, current_rdata=0xde
[MASTER_PORT master2_slave3_tb.master1 @8795000] RDATA receiving: bit[2]=1, current_rdata=0xdc
[MASTER_PORT master2_slave3_tb.master1 @8815000] RDATA receiving: bit[3]=0, current_rdata=0xdc
[MASTER_PORT master2_slave3_tb.master1 @8835000] RDATA receiving: bit[4]=1, current_rdata=0xd4
[MASTER_PORT master2_slave3_tb.master1 @8855000] RDATA receiving: bit[5]=1, current_rdata=0xd4
[MASTER_PORT master2_slave3_tb.master1 @8875000] RDATA receiving: bit[6]=0, current_rdata=0xf4
[SLAVE_PORT master2_slave3_tb.slave2.sp @8885000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @8895000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @8895000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @8895000] Transitioning RDATA->IDLE, rdata=0xb4, drdata=0xb4
[MASTER_PORT master2_slave3_tb.master1 @8895000] RDATA receiving: bit[7]=0, current_rdata=0xb4
[MASTER_PORT master2_slave3_tb.master1 @8895000] RDATA COMPLETE: final rdata will be 0x68 after clock edge
[MASTER_PORT master2_slave3_tb.master2 @8925000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @8965000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @8965000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @9025000] STATE: WAIT -> IDLE, mode=0
PASS: Master 1 read from 0x13f7 successful
Random delay: 9 cycles
[MASTER_PORT master2_slave3_tb.master2 @9055000] IDLE: Starting new transaction (addr=0x32a2, mode=WRITE), current rdata=0x0c
[MASTER_PORT master2_slave3_tb.master2 @9065000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @9065000] IDLE: Starting new transaction (addr=0x32a2, mode=WRITE), current rdata=0x0c
[MASTER_PORT master2_slave3_tb.master2 @9085000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @9125000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @9125000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @9155000] IDLE: Starting new transaction (addr=0x32a2, mode= READ), current rdata=0x34
[MASTER_PORT master2_slave3_tb.master1 @9165000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @9185000] STATE: WAIT -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master1 @9215000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @9255000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @9255000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @9315000] STATE: WAIT -> IDLE, mode=0

--- Iteration 5 ---
Random delay: 3 cycles
[MASTER_PORT master2_slave3_tb.master1 @9345000] IDLE: Starting new transaction (addr=0x1c2c, mode=WRITE), current rdata=0x34
[MASTER_PORT master2_slave3_tb.master1 @9355000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @9355000] IDLE: Starting new transaction (addr=0x1c2c, mode=WRITE), current rdata=0x34
[MASTER_PORT master2_slave3_tb.master1 @9375000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @9385000] IDLE: Starting new transaction (addr=0x3b95, mode=WRITE), current rdata=0x0c
[MASTER_PORT master2_slave3_tb.master2 @9395000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @9415000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @9415000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @9435000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @9455000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @9455000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @9555000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @9565000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @9635000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @9645000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @9655000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @9655000] SREADY state (WRITE): addr=0xc2c, wdata=0xd6
[MASTER_PORT master2_slave3_tb.master2 @9675000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @9715000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @9715000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @9775000] STATE: WAIT -> IDLE, mode=1
PASS: Master 1 write to 0x1c2c successful
[MASTER_PORT master2_slave3_tb.master2 @9805000] IDLE: Starting new transaction (addr=0x3b95, mode= READ), current rdata=0x0c
[MASTER_PORT master2_slave3_tb.master1 @9805000] IDLE: Starting new transaction (addr=0x1c2c, mode= READ), current rdata=0x34
[MASTER_PORT master2_slave3_tb.master2 @9815000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @9815000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @9835000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @9875000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @9875000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @9895000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @9915000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @9915000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @10015000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @10025000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @10035000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @10035000] SREADY state (READ): addr=0xc2c, starting read
[SLAVE_PORT @10045000] RVALID state: smemren=1, rvalid=0, smemrdata=0x34, smemaddr=0xc2c
[SLAVE_PORT @10055000] RVALID state: smemren=1, rvalid=0, smemrdata=0xd6, smemaddr=0xc2c
[SLAVE_PORT master2_slave3_tb.slave2.sp @10065000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @10065000] RVALID state: smemren=1, rvalid=1, smemrdata=0xd6, smemaddr=0xc2c
[SLAVE_PORT master2_slave3_tb.slave2.sp @10075000] RDATA transmission START, data=0xd6
[MASTER_PORT master2_slave3_tb.master1 @10095000] RDATA receiving: bit[0]=0, current_rdata=0x34
[MASTER_PORT master2_slave3_tb.master1 @10115000] RDATA receiving: bit[1]=1, current_rdata=0x34
[MASTER_PORT master2_slave3_tb.master1 @10135000] RDATA receiving: bit[2]=1, current_rdata=0x36
[MASTER_PORT master2_slave3_tb.master1 @10155000] RDATA receiving: bit[3]=0, current_rdata=0x36
[MASTER_PORT master2_slave3_tb.master1 @10175000] RDATA receiving: bit[4]=1, current_rdata=0x36
[MASTER_PORT master2_slave3_tb.master1 @10195000] RDATA receiving: bit[5]=0, current_rdata=0x36
[MASTER_PORT master2_slave3_tb.master1 @10215000] RDATA receiving: bit[6]=1, current_rdata=0x16
[SLAVE_PORT master2_slave3_tb.slave2.sp @10225000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @10235000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @10235000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @10235000] Transitioning RDATA->IDLE, rdata=0x56, drdata=0x56
[MASTER_PORT master2_slave3_tb.master1 @10235000] RDATA receiving: bit[7]=1, current_rdata=0x56
[MASTER_PORT master2_slave3_tb.master1 @10235000] RDATA COMPLETE: final rdata will be 0xad after clock edge
[MASTER_PORT master2_slave3_tb.master2 @10265000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @10305000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @10305000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @10365000] STATE: WAIT -> IDLE, mode=0
PASS: Master 1 read from 0x1c2c successful
Random delay: 0 cycles
[MASTER_PORT master2_slave3_tb.master2 @10395000] IDLE: Starting new transaction (addr=0x2e37, mode=WRITE), current rdata=0x0c
[MASTER_PORT master2_slave3_tb.master2 @10405000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @10405000] IDLE: Starting new transaction (addr=0x2e37, mode=WRITE), current rdata=0x0c
[MASTER_PORT master2_slave3_tb.master1 @10405000] IDLE: Starting new transaction (addr=0x2e37, mode= READ), current rdata=0xd6
[MASTER_PORT master2_slave3_tb.master1 @10415000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @10425000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @10465000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @10465000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @10485000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @10505000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @10505000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @10605000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @10615000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @10685000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @10695000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @10705000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @10705000] SREADY state (WRITE): addr=0xe37, wdata=0x05
[MASTER_PORT master2_slave3_tb.master1 @10725000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @10765000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @10765000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @10785000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @10805000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @10805000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @10905000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @10915000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @10925000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @10925000] SREADY state (READ): addr=0xe37, starting read
[MASTER_PORT master2_slave3_tb.master1 @10945000] STATE: RDATA -> SPLIT, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @10975000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
run 10 us
[SLAVE_PORT master2_slave3_tb.slave3.sp @11005000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @11005000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @11015000] RDATA transmission START, data=0x05
[MASTER_PORT master2_slave3_tb.master1 @11035000] RDATA receiving: bit[0]=1, current_rdata=0xd6
[MASTER_PORT master2_slave3_tb.master1 @11055000] RDATA receiving: bit[1]=0, current_rdata=0xd7
[MASTER_PORT master2_slave3_tb.master1 @11075000] RDATA receiving: bit[2]=1, current_rdata=0xd5
[MASTER_PORT master2_slave3_tb.master1 @11095000] RDATA receiving: bit[3]=0, current_rdata=0xd5
[MASTER_PORT master2_slave3_tb.master1 @11115000] RDATA receiving: bit[4]=0, current_rdata=0xd5
[MASTER_PORT master2_slave3_tb.master1 @11135000] RDATA receiving: bit[5]=0, current_rdata=0xc5
[MASTER_PORT master2_slave3_tb.master1 @11155000] RDATA receiving: bit[6]=0, current_rdata=0xc5
[SLAVE_PORT master2_slave3_tb.slave3.sp @11165000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @11175000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @11175000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @11175000] Transitioning RDATA->IDLE, rdata=0x85, drdata=0x85
[MASTER_PORT master2_slave3_tb.master1 @11175000] RDATA receiving: bit[7]=0, current_rdata=0x85
[MASTER_PORT master2_slave3_tb.master1 @11175000] RDATA COMPLETE: final rdata will be 0x0a after clock edge
PASS: Write-Read conflict test successful

--- Iteration 6 ---
Random delay: 5 cycles
[MASTER_PORT master2_slave3_tb.master1 @11205000] IDLE: Starting new transaction (addr=0x0237, mode=WRITE), current rdata=0x05
[MASTER_PORT master2_slave3_tb.master1 @11215000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @11215000] IDLE: Starting new transaction (addr=0x0237, mode=WRITE), current rdata=0x05
[MASTER_PORT master2_slave3_tb.master1 @11235000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @11265000] IDLE: Starting new transaction (addr=0x0300, mode=WRITE), current rdata=0x0c
[MASTER_PORT master2_slave3_tb.master2 @11275000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @11275000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @11275000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @11295000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @11315000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @11315000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @11415000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @11415000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @11495000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @11495000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @11505000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @11505000] SREADY state (WRITE): addr=0x237, wdata=0x1c
[MASTER_PORT master2_slave3_tb.master2 @11525000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @11565000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @11565000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @11585000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @11605000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @11605000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @11705000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @11705000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @11785000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @11785000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @11795000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @11795000] SREADY state (WRITE): addr=0x300, wdata=0xce
ERROR: Master 1 write failed - Addr: 0x237, Expected: 0xe, Got: 0x1c
ERROR: Master 2 write failed - Addr: 0x300, Expected: 0x67, Got: 0xce
[MASTER_PORT master2_slave3_tb.master2 @11825000] IDLE: Starting new transaction (addr=0x0300, mode= READ), current rdata=0x0c
[MASTER_PORT master2_slave3_tb.master1 @11825000] IDLE: Starting new transaction (addr=0x0237, mode= READ), current rdata=0x05
[MASTER_PORT master2_slave3_tb.master2 @11835000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @11835000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @11855000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @11895000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @11895000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @11915000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @11935000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @11935000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @12035000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @12035000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @12045000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @12045000] SREADY state (READ): addr=0x237, starting read
[SLAVE_PORT @12055000] RVALID state: smemren=1, rvalid=0, smemrdata=0x2d, smemaddr=0x237
[SLAVE_PORT @12065000] RVALID state: smemren=1, rvalid=0, smemrdata=0x1c, smemaddr=0x237
[SLAVE_PORT master2_slave3_tb.slave1.sp @12075000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @12075000] RVALID state: smemren=1, rvalid=1, smemrdata=0x1c, smemaddr=0x237
[SLAVE_PORT master2_slave3_tb.slave1.sp @12085000] RDATA transmission START, data=0x1c
[MASTER_PORT master2_slave3_tb.master1 @12105000] RDATA receiving: bit[0]=0, current_rdata=0x05
[MASTER_PORT master2_slave3_tb.master1 @12125000] RDATA receiving: bit[1]=0, current_rdata=0x04
[MASTER_PORT master2_slave3_tb.master1 @12145000] RDATA receiving: bit[2]=1, current_rdata=0x04
[MASTER_PORT master2_slave3_tb.master1 @12165000] RDATA receiving: bit[3]=1, current_rdata=0x04
[MASTER_PORT master2_slave3_tb.master1 @12185000] RDATA receiving: bit[4]=1, current_rdata=0x0c
[MASTER_PORT master2_slave3_tb.master1 @12205000] RDATA receiving: bit[5]=0, current_rdata=0x1c
[MASTER_PORT master2_slave3_tb.master1 @12225000] RDATA receiving: bit[6]=0, current_rdata=0x1c
[SLAVE_PORT master2_slave3_tb.slave1.sp @12235000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @12245000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @12245000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @12245000] Transitioning RDATA->IDLE, rdata=0x1c, drdata=0x1c
[MASTER_PORT master2_slave3_tb.master1 @12245000] RDATA receiving: bit[7]=0, current_rdata=0x1c
[MASTER_PORT master2_slave3_tb.master1 @12245000] RDATA COMPLETE: final rdata will be 0x38 after clock edge
[MASTER_PORT master2_slave3_tb.master2 @12275000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @12315000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @12315000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @12335000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @12355000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @12355000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @12455000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master2 @12455000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @12465000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @12465000] SREADY state (READ): addr=0x300, starting read
[SLAVE_PORT @12475000] RVALID state: smemren=1, rvalid=0, smemrdata=0x1c, smemaddr=0x300
[SLAVE_PORT @12485000] RVALID state: smemren=1, rvalid=0, smemrdata=0xce, smemaddr=0x300
[SLAVE_PORT master2_slave3_tb.slave1.sp @12495000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @12495000] RVALID state: smemren=1, rvalid=1, smemrdata=0xce, smemaddr=0x300
[SLAVE_PORT master2_slave3_tb.slave1.sp @12505000] RDATA transmission START, data=0xce
[MASTER_PORT master2_slave3_tb.master2 @12525000] RDATA receiving: bit[0]=0, current_rdata=0x0c
[MASTER_PORT master2_slave3_tb.master2 @12545000] RDATA receiving: bit[1]=1, current_rdata=0x0c
[MASTER_PORT master2_slave3_tb.master2 @12565000] RDATA receiving: bit[2]=1, current_rdata=0x0e
[MASTER_PORT master2_slave3_tb.master2 @12585000] RDATA receiving: bit[3]=1, current_rdata=0x0e
[MASTER_PORT master2_slave3_tb.master2 @12605000] RDATA receiving: bit[4]=0, current_rdata=0x0e
[MASTER_PORT master2_slave3_tb.master2 @12625000] RDATA receiving: bit[5]=0, current_rdata=0x0e
[MASTER_PORT master2_slave3_tb.master2 @12645000] RDATA receiving: bit[6]=1, current_rdata=0x0e
[SLAVE_PORT master2_slave3_tb.slave1.sp @12655000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @12665000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @12665000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @12665000] Transitioning RDATA->IDLE, rdata=0x4e, drdata=0x4e
[MASTER_PORT master2_slave3_tb.master2 @12665000] RDATA receiving: bit[7]=1, current_rdata=0x4e
[MASTER_PORT master2_slave3_tb.master2 @12665000] RDATA COMPLETE: final rdata will be 0x9d after clock edge
ERROR: Master 1 read failed - Addr: 0x237, Expected: 0xe, Got: 0x1c
ERROR: Master 2 read failed - Addr: 0x300, Expected: 0x67, Got: 0xce
Random delay: 3 cycles
[MASTER_PORT master2_slave3_tb.master2 @12695000] IDLE: Starting new transaction (addr=0x3137, mode=WRITE), current rdata=0xce
[MASTER_PORT master2_slave3_tb.master2 @12705000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @12705000] IDLE: Starting new transaction (addr=0x3137, mode=WRITE), current rdata=0xce
[MASTER_PORT master2_slave3_tb.master2 @12725000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @12735000] IDLE: Starting new transaction (addr=0x3137, mode= READ), current rdata=0x1c
[MASTER_PORT master2_slave3_tb.master1 @12745000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @12765000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @12765000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @12825000] STATE: WAIT -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master1 @12855000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @12895000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @12895000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @12955000] STATE: WAIT -> IDLE, mode=0

--- Iteration 7 ---
Random delay: 7 cycles
[MASTER_PORT master2_slave3_tb.master1 @12985000] IDLE: Starting new transaction (addr=0x3451, mode=WRITE), current rdata=0x1c
[MASTER_PORT master2_slave3_tb.master1 @12995000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @12995000] IDLE: Starting new transaction (addr=0x3451, mode=WRITE), current rdata=0x1c
[MASTER_PORT master2_slave3_tb.master1 @13015000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @13055000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @13055000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @13065000] IDLE: Starting new transaction (addr=0x0fd1, mode=WRITE), current rdata=0xce
[MASTER_PORT master2_slave3_tb.master2 @13075000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @13115000] STATE: WAIT -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @13145000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @13185000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @13185000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @13205000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @13225000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @13225000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @13325000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @13325000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @13405000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @13405000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @13415000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @13415000] SREADY state (WRITE): addr=0x7d1, wdata=0x71
ERROR: Master 2 write failed - Addr: 0xfd1, Expected: 0xb8, Got: 0x71
[MASTER_PORT master2_slave3_tb.master2 @13445000] IDLE: Starting new transaction (addr=0x0fd1, mode= READ), current rdata=0xce
[MASTER_PORT master2_slave3_tb.master1 @13445000] IDLE: Starting new transaction (addr=0x3451, mode= READ), current rdata=0x1c
[MASTER_PORT master2_slave3_tb.master2 @13455000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @13455000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @13475000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @13515000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @13515000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @13575000] STATE: WAIT -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @13605000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @13645000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @13645000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @13665000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @13685000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @13685000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @13785000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master2 @13785000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @13795000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @13795000] SREADY state (READ): addr=0x7d1, starting read
[SLAVE_PORT @13805000] RVALID state: smemren=1, rvalid=0, smemrdata=0xce, smemaddr=0x7d1
[SLAVE_PORT @13815000] RVALID state: smemren=1, rvalid=0, smemrdata=0x71, smemaddr=0x7d1
[SLAVE_PORT master2_slave3_tb.slave1.sp @13825000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @13825000] RVALID state: smemren=1, rvalid=1, smemrdata=0x71, smemaddr=0x7d1
[SLAVE_PORT master2_slave3_tb.slave1.sp @13835000] RDATA transmission START, data=0x71
[MASTER_PORT master2_slave3_tb.master2 @13855000] RDATA receiving: bit[0]=1, current_rdata=0xce
[MASTER_PORT master2_slave3_tb.master2 @13875000] RDATA receiving: bit[1]=0, current_rdata=0xcf
[MASTER_PORT master2_slave3_tb.master2 @13895000] RDATA receiving: bit[2]=0, current_rdata=0xcd
[MASTER_PORT master2_slave3_tb.master2 @13915000] RDATA receiving: bit[3]=0, current_rdata=0xc9
[MASTER_PORT master2_slave3_tb.master2 @13935000] RDATA receiving: bit[4]=1, current_rdata=0xc1
[MASTER_PORT master2_slave3_tb.master2 @13955000] RDATA receiving: bit[5]=1, current_rdata=0xd1
[MASTER_PORT master2_slave3_tb.master2 @13975000] RDATA receiving: bit[6]=1, current_rdata=0xf1
[SLAVE_PORT master2_slave3_tb.slave1.sp @13985000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @13995000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @13995000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @13995000] Transitioning RDATA->IDLE, rdata=0xf1, drdata=0xf1
[MASTER_PORT master2_slave3_tb.master2 @13995000] RDATA receiving: bit[7]=0, current_rdata=0xf1
[MASTER_PORT master2_slave3_tb.master2 @13995000] RDATA COMPLETE: final rdata will be 0xe2 after clock edge
ERROR: Master 2 read failed - Addr: 0xfd1, Expected: 0xb8, Got: 0x71
Random delay: 5 cycles
[MASTER_PORT master2_slave3_tb.master2 @14025000] IDLE: Starting new transaction (addr=0x0109, mode=WRITE), current rdata=0x71
[MASTER_PORT master2_slave3_tb.master2 @14035000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @14035000] IDLE: Starting new transaction (addr=0x0109, mode=WRITE), current rdata=0x71
[MASTER_PORT master2_slave3_tb.master2 @14055000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @14085000] IDLE: Starting new transaction (addr=0x0109, mode= READ), current rdata=0x1c
[MASTER_PORT master2_slave3_tb.master2 @14095000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @14095000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @14095000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @14115000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @14135000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @14135000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @14235000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @14235000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @14315000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @14315000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @14325000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @14325000] SREADY state (WRITE): addr=0x109, wdata=0xfa
[MASTER_PORT master2_slave3_tb.master1 @14345000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @14385000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @14385000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @14405000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @14425000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @14425000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @14525000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @14525000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @14535000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @14535000] SREADY state (READ): addr=0x109, starting read
[SLAVE_PORT @14545000] RVALID state: smemren=1, rvalid=0, smemrdata=0x71, smemaddr=0x109
[SLAVE_PORT @14555000] RVALID state: smemren=1, rvalid=0, smemrdata=0xfa, smemaddr=0x109
[SLAVE_PORT master2_slave3_tb.slave1.sp @14565000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @14565000] RVALID state: smemren=1, rvalid=1, smemrdata=0xfa, smemaddr=0x109
[SLAVE_PORT master2_slave3_tb.slave1.sp @14575000] RDATA transmission START, data=0xfa
[MASTER_PORT master2_slave3_tb.master1 @14595000] RDATA receiving: bit[0]=0, current_rdata=0x1c
[MASTER_PORT master2_slave3_tb.master1 @14615000] RDATA receiving: bit[1]=1, current_rdata=0x1c
[MASTER_PORT master2_slave3_tb.master1 @14635000] RDATA receiving: bit[2]=0, current_rdata=0x1e
[MASTER_PORT master2_slave3_tb.master1 @14655000] RDATA receiving: bit[3]=1, current_rdata=0x1a
[MASTER_PORT master2_slave3_tb.master1 @14675000] RDATA receiving: bit[4]=1, current_rdata=0x1a
[MASTER_PORT master2_slave3_tb.master1 @14695000] RDATA receiving: bit[5]=1, current_rdata=0x1a
[MASTER_PORT master2_slave3_tb.master1 @14715000] RDATA receiving: bit[6]=1, current_rdata=0x3a
[SLAVE_PORT master2_slave3_tb.slave1.sp @14725000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @14735000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @14735000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @14735000] Transitioning RDATA->IDLE, rdata=0x7a, drdata=0x7a
[MASTER_PORT master2_slave3_tb.master1 @14735000] RDATA receiving: bit[7]=1, current_rdata=0x7a
[MASTER_PORT master2_slave3_tb.master1 @14735000] RDATA COMPLETE: final rdata will be 0xf5 after clock edge
ERROR: Write-Read conflict test failed at write phase

--- Iteration 8 ---
Random delay: 9 cycles
[MASTER_PORT master2_slave3_tb.master1 @14765000] IDLE: Starting new transaction (addr=0x23b0, mode=WRITE), current rdata=0xfa
[MASTER_PORT master2_slave3_tb.master1 @14775000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @14775000] IDLE: Starting new transaction (addr=0x23b0, mode=WRITE), current rdata=0xfa
[MASTER_PORT master2_slave3_tb.master1 @14795000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @14835000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @14835000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @14855000] STATE: WAIT -> ADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @14865000] IDLE: Starting new transaction (addr=0x165b, mode=WRITE), current rdata=0x71
[SLAVE_PORT master2_slave3_tb.slave3.sp @14875000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @14875000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @14875000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @14975000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @14985000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @15055000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @15065000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @15075000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @15075000] SREADY state (WRITE): addr=0x3b0, wdata=0x4e
[MASTER_PORT master2_slave3_tb.master2 @15095000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @15135000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @15135000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @15155000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @15175000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @15175000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @15275000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @15285000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @15355000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @15365000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @15375000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @15375000] SREADY state (WRITE): addr=0x65b, wdata=0x68
PASS: Master 1 write to 0x23b0 successful
PASS: Master 2 write to 0x165b successful
[MASTER_PORT master2_slave3_tb.master2 @15405000] IDLE: Starting new transaction (addr=0x165b, mode= READ), current rdata=0x71
[MASTER_PORT master2_slave3_tb.master1 @15405000] IDLE: Starting new transaction (addr=0x23b0, mode= READ), current rdata=0xfa
[MASTER_PORT master2_slave3_tb.master2 @15415000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @15415000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @15435000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @15475000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @15475000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @15495000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @15515000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @15515000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @15615000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @15625000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @15635000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @15635000] SREADY state (READ): addr=0x3b0, starting read
[MASTER_PORT master2_slave3_tb.master1 @15655000] STATE: RDATA -> SPLIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @15665000] STATE: REQ -> SADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @15685000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @15705000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @15705000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @15725000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @15745000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @15745000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @15845000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @15855000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @15865000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @15865000] SREADY state (READ): addr=0x65b, starting read
[SLAVE_PORT @15875000] RVALID state: smemren=1, rvalid=0, smemrdata=0xd6, smemaddr=0x65b
[SLAVE_PORT @15885000] RVALID state: smemren=1, rvalid=0, smemrdata=0x68, smemaddr=0x65b
[SLAVE_PORT master2_slave3_tb.slave2.sp @15895000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @15895000] RVALID state: smemren=1, rvalid=1, smemrdata=0x68, smemaddr=0x65b
[SLAVE_PORT master2_slave3_tb.slave2.sp @15905000] RDATA transmission START, data=0x68
[MASTER_PORT master2_slave3_tb.master2 @15925000] RDATA receiving: bit[0]=0, current_rdata=0x71
[MASTER_PORT master2_slave3_tb.master2 @15945000] RDATA receiving: bit[1]=0, current_rdata=0x70
[MASTER_PORT master2_slave3_tb.master2 @15965000] RDATA receiving: bit[2]=0, current_rdata=0x70
[MASTER_PORT master2_slave3_tb.master2 @15985000] RDATA receiving: bit[3]=1, current_rdata=0x70
[MASTER_PORT master2_slave3_tb.master2 @16005000] RDATA receiving: bit[4]=0, current_rdata=0x78
[MASTER_PORT master2_slave3_tb.master2 @16025000] RDATA receiving: bit[5]=1, current_rdata=0x68
[MASTER_PORT master2_slave3_tb.master2 @16045000] RDATA receiving: bit[6]=1, current_rdata=0x68
[SLAVE_PORT master2_slave3_tb.slave2.sp @16055000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @16065000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @16065000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @16065000] Transitioning RDATA->IDLE, rdata=0x68, drdata=0x68
[MASTER_PORT master2_slave3_tb.master2 @16065000] RDATA receiving: bit[7]=0, current_rdata=0x68
[MASTER_PORT master2_slave3_tb.master2 @16065000] RDATA COMPLETE: final rdata will be 0xd0 after clock edge
[SLAVE_PORT master2_slave3_tb.slave3.sp @16105000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @16105000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @16115000] RDATA transmission START, data=0x4e
[MASTER_PORT master2_slave3_tb.master1 @16135000] RDATA receiving: bit[0]=0, current_rdata=0xfa
[MASTER_PORT master2_slave3_tb.master1 @16155000] RDATA receiving: bit[1]=1, current_rdata=0xfa
[MASTER_PORT master2_slave3_tb.master1 @16175000] RDATA receiving: bit[2]=1, current_rdata=0xfa
[MASTER_PORT master2_slave3_tb.master1 @16195000] RDATA receiving: bit[3]=1, current_rdata=0xfe
[MASTER_PORT master2_slave3_tb.master1 @16215000] RDATA receiving: bit[4]=0, current_rdata=0xfe
[MASTER_PORT master2_slave3_tb.master1 @16235000] RDATA receiving: bit[5]=0, current_rdata=0xee
[MASTER_PORT master2_slave3_tb.master1 @16255000] RDATA receiving: bit[6]=1, current_rdata=0xce
[SLAVE_PORT master2_slave3_tb.slave3.sp @16265000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @16275000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @16275000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @16275000] Transitioning RDATA->IDLE, rdata=0xce, drdata=0xce
[MASTER_PORT master2_slave3_tb.master1 @16275000] RDATA receiving: bit[7]=0, current_rdata=0xce
[MASTER_PORT master2_slave3_tb.master1 @16275000] RDATA COMPLETE: final rdata will be 0x9c after clock edge
PASS: Master 1 read from 0x23b0 successful
PASS: Master 2 read from 0x165b successful
Random delay: 9 cycles
[MASTER_PORT master2_slave3_tb.master2 @16305000] IDLE: Starting new transaction (addr=0x1764, mode=WRITE), current rdata=0x68
[MASTER_PORT master2_slave3_tb.master2 @16315000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @16315000] IDLE: Starting new transaction (addr=0x1764, mode=WRITE), current rdata=0x68
[MASTER_PORT master2_slave3_tb.master2 @16335000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @16375000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @16375000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @16395000] STATE: WAIT -> ADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @16405000] IDLE: Starting new transaction (addr=0x1764, mode= READ), current rdata=0x4e
[SLAVE_PORT master2_slave3_tb.slave2.sp @16415000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @16415000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @16415000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @16515000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @16525000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @16595000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @16605000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @16615000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @16615000] SREADY state (WRITE): addr=0x764, wdata=0xb6
[MASTER_PORT master2_slave3_tb.master1 @16635000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @16675000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @16675000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @16695000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @16715000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @16715000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @16815000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @16825000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @16835000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @16835000] SREADY state (READ): addr=0x764, starting read
[SLAVE_PORT @16845000] RVALID state: smemren=1, rvalid=0, smemrdata=0x68, smemaddr=0x764
[SLAVE_PORT @16855000] RVALID state: smemren=1, rvalid=0, smemrdata=0xb6, smemaddr=0x764
[SLAVE_PORT master2_slave3_tb.slave2.sp @16865000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @16865000] RVALID state: smemren=1, rvalid=1, smemrdata=0xb6, smemaddr=0x764
[SLAVE_PORT master2_slave3_tb.slave2.sp @16875000] RDATA transmission START, data=0xb6
[MASTER_PORT master2_slave3_tb.master1 @16895000] RDATA receiving: bit[0]=0, current_rdata=0x4e
[MASTER_PORT master2_slave3_tb.master1 @16915000] RDATA receiving: bit[1]=1, current_rdata=0x4e
[MASTER_PORT master2_slave3_tb.master1 @16935000] RDATA receiving: bit[2]=1, current_rdata=0x4e
[MASTER_PORT master2_slave3_tb.master1 @16955000] RDATA receiving: bit[3]=0, current_rdata=0x4e
[MASTER_PORT master2_slave3_tb.master1 @16975000] RDATA receiving: bit[4]=1, current_rdata=0x46
[MASTER_PORT master2_slave3_tb.master1 @16995000] RDATA receiving: bit[5]=1, current_rdata=0x56
[MASTER_PORT master2_slave3_tb.master1 @17015000] RDATA receiving: bit[6]=0, current_rdata=0x76
[SLAVE_PORT master2_slave3_tb.slave2.sp @17025000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @17035000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @17035000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @17035000] Transitioning RDATA->IDLE, rdata=0x36, drdata=0x36
[MASTER_PORT master2_slave3_tb.master1 @17035000] RDATA receiving: bit[7]=1, current_rdata=0x36
[MASTER_PORT master2_slave3_tb.master1 @17035000] RDATA COMPLETE: final rdata will be 0x6d after clock edge
PASS: Write-Read conflict test successful

--- Iteration 9 ---
Random delay: 8 cycles
[MASTER_PORT master2_slave3_tb.master1 @17065000] IDLE: Starting new transaction (addr=0x115d, mode=WRITE), current rdata=0xb6
[MASTER_PORT master2_slave3_tb.master1 @17075000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @17075000] IDLE: Starting new transaction (addr=0x115d, mode=WRITE), current rdata=0xb6
[MASTER_PORT master2_slave3_tb.master1 @17095000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @17135000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @17135000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @17155000] IDLE: Starting new transaction (addr=0x3a4c, mode=WRITE), current rdata=0x68
[MASTER_PORT master2_slave3_tb.master1 @17155000] STATE: WAIT -> ADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @17165000] STATE: IDLE -> REQ, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @17175000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @17175000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @17275000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @17285000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @17355000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @17365000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @17375000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @17375000] SREADY state (WRITE): addr=0x15d, wdata=0xb2
[MASTER_PORT master2_slave3_tb.master2 @17395000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @17435000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @17435000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @17495000] STATE: WAIT -> IDLE, mode=1
PASS: Master 1 write to 0x115d successful
[MASTER_PORT master2_slave3_tb.master2 @17525000] IDLE: Starting new transaction (addr=0x3a4c, mode= READ), current rdata=0x68
[MASTER_PORT master2_slave3_tb.master1 @17525000] IDLE: Starting new transaction (addr=0x115d, mode= READ), current rdata=0xb6
[MASTER_PORT master2_slave3_tb.master2 @17535000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @17535000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @17555000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @17595000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @17595000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @17615000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @17635000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @17635000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @17735000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @17745000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @17755000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @17755000] SREADY state (READ): addr=0x15d, starting read
[SLAVE_PORT @17765000] RVALID state: smemren=1, rvalid=0, smemrdata=0xb6, smemaddr=0x15d
[SLAVE_PORT @17775000] RVALID state: smemren=1, rvalid=0, smemrdata=0xb2, smemaddr=0x15d
[SLAVE_PORT master2_slave3_tb.slave2.sp @17785000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @17785000] RVALID state: smemren=1, rvalid=1, smemrdata=0xb2, smemaddr=0x15d
[SLAVE_PORT master2_slave3_tb.slave2.sp @17795000] RDATA transmission START, data=0xb2
[MASTER_PORT master2_slave3_tb.master1 @17815000] RDATA receiving: bit[0]=0, current_rdata=0xb6
[MASTER_PORT master2_slave3_tb.master1 @17835000] RDATA receiving: bit[1]=1, current_rdata=0xb6
[MASTER_PORT master2_slave3_tb.master1 @17855000] RDATA receiving: bit[2]=0, current_rdata=0xb6
[MASTER_PORT master2_slave3_tb.master1 @17875000] RDATA receiving: bit[3]=0, current_rdata=0xb2
[MASTER_PORT master2_slave3_tb.master1 @17895000] RDATA receiving: bit[4]=1, current_rdata=0xb2
[MASTER_PORT master2_slave3_tb.master1 @17915000] RDATA receiving: bit[5]=1, current_rdata=0xb2
[MASTER_PORT master2_slave3_tb.master1 @17935000] RDATA receiving: bit[6]=0, current_rdata=0xb2
[SLAVE_PORT master2_slave3_tb.slave2.sp @17945000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @17955000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @17955000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @17955000] Transitioning RDATA->IDLE, rdata=0xb2, drdata=0xb2
[MASTER_PORT master2_slave3_tb.master1 @17955000] RDATA receiving: bit[7]=1, current_rdata=0xb2
[MASTER_PORT master2_slave3_tb.master1 @17955000] RDATA COMPLETE: final rdata will be 0x65 after clock edge
[MASTER_PORT master2_slave3_tb.master2 @17985000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @18025000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @18025000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @18085000] STATE: WAIT -> IDLE, mode=0
PASS: Master 1 read from 0x115d successful
Random delay: 1 cycles
[MASTER_PORT master2_slave3_tb.master2 @18115000] IDLE: Starting new transaction (addr=0x11b0, mode=WRITE), current rdata=0x68
[MASTER_PORT master2_slave3_tb.master2 @18125000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @18125000] IDLE: Starting new transaction (addr=0x11b0, mode=WRITE), current rdata=0x68
[MASTER_PORT master2_slave3_tb.master1 @18135000] IDLE: Starting new transaction (addr=0x11b0, mode= READ), current rdata=0xb2
[MASTER_PORT master2_slave3_tb.master2 @18145000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @18145000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @18185000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @18185000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @18205000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @18225000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @18225000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @18325000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @18335000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @18405000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @18415000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @18425000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @18425000] SREADY state (WRITE): addr=0x1b0, wdata=0x77
[MASTER_PORT master2_slave3_tb.master1 @18445000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @18485000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @18485000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @18505000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @18525000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @18525000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @18625000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @18635000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @18645000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @18645000] SREADY state (READ): addr=0x1b0, starting read
[SLAVE_PORT @18655000] RVALID state: smemren=1, rvalid=0, smemrdata=0xb2, smemaddr=0x1b0
[SLAVE_PORT @18665000] RVALID state: smemren=1, rvalid=0, smemrdata=0x77, smemaddr=0x1b0
[SLAVE_PORT master2_slave3_tb.slave2.sp @18675000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @18675000] RVALID state: smemren=1, rvalid=1, smemrdata=0x77, smemaddr=0x1b0
[SLAVE_PORT master2_slave3_tb.slave2.sp @18685000] RDATA transmission START, data=0x77
[MASTER_PORT master2_slave3_tb.master1 @18705000] RDATA receiving: bit[0]=1, current_rdata=0xb2
[MASTER_PORT master2_slave3_tb.master1 @18725000] RDATA receiving: bit[1]=1, current_rdata=0xb3
[MASTER_PORT master2_slave3_tb.master1 @18745000] RDATA receiving: bit[2]=1, current_rdata=0xb3
[MASTER_PORT master2_slave3_tb.master1 @18765000] RDATA receiving: bit[3]=0, current_rdata=0xb7
[MASTER_PORT master2_slave3_tb.master1 @18785000] RDATA receiving: bit[4]=1, current_rdata=0xb7
[MASTER_PORT master2_slave3_tb.master1 @18805000] RDATA receiving: bit[5]=1, current_rdata=0xb7
[MASTER_PORT master2_slave3_tb.master1 @18825000] RDATA receiving: bit[6]=1, current_rdata=0xb7
[SLAVE_PORT master2_slave3_tb.slave2.sp @18835000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @18845000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @18845000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @18845000] Transitioning RDATA->IDLE, rdata=0xf7, drdata=0xf7
[MASTER_PORT master2_slave3_tb.master1 @18845000] RDATA receiving: bit[7]=0, current_rdata=0xf7
[MASTER_PORT master2_slave3_tb.master1 @18845000] RDATA COMPLETE: final rdata will be 0xee after clock edge
PASS: Write-Read conflict test successful

--- Iteration 10 ---
Random delay: 1 cycles
[MASTER_PORT master2_slave3_tb.master1 @18875000] IDLE: Starting new transaction (addr=0x14bd, mode=WRITE), current rdata=0x77
[MASTER_PORT master2_slave3_tb.master1 @18885000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @18885000] IDLE: Starting new transaction (addr=0x14bd, mode=WRITE), current rdata=0x77
[MASTER_PORT master2_slave3_tb.master2 @18895000] IDLE: Starting new transaction (addr=0x0d03, mode=WRITE), current rdata=0x68
[MASTER_PORT master2_slave3_tb.master2 @18905000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @18905000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @18945000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @18945000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @18965000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @18985000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @18985000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @19085000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @19095000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @19165000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @19175000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @19185000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @19185000] SREADY state (WRITE): addr=0x4bd, wdata=0x63
[MASTER_PORT master2_slave3_tb.master2 @19205000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @19245000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @19245000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @19265000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @19285000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @19285000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @19385000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @19385000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @19465000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @19465000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @19475000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @19475000] SREADY state (WRITE): addr=0x503, wdata=0x07
PASS: Master 1 write to 0x14bd successful
ERROR: Master 2 write failed - Addr: 0xd03, Expected: 0x83, Got: 0x7
[MASTER_PORT master2_slave3_tb.master2 @19505000] IDLE: Starting new transaction (addr=0x0d03, mode= READ), current rdata=0x68
[MASTER_PORT master2_slave3_tb.master1 @19505000] IDLE: Starting new transaction (addr=0x14bd, mode= READ), current rdata=0x77
[MASTER_PORT master2_slave3_tb.master2 @19515000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @19515000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @19535000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @19575000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @19575000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @19595000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @19615000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @19615000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @19715000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @19725000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @19735000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @19735000] SREADY state (READ): addr=0x4bd, starting read
[SLAVE_PORT @19745000] RVALID state: smemren=1, rvalid=0, smemrdata=0x77, smemaddr=0x4bd
[SLAVE_PORT @19755000] RVALID state: smemren=1, rvalid=0, smemrdata=0x63, smemaddr=0x4bd
[SLAVE_PORT master2_slave3_tb.slave2.sp @19765000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @19765000] RVALID state: smemren=1, rvalid=1, smemrdata=0x63, smemaddr=0x4bd
[SLAVE_PORT master2_slave3_tb.slave2.sp @19775000] RDATA transmission START, data=0x63
[MASTER_PORT master2_slave3_tb.master1 @19795000] RDATA receiving: bit[0]=1, current_rdata=0x77
[MASTER_PORT master2_slave3_tb.master1 @19815000] RDATA receiving: bit[1]=1, current_rdata=0x77
[MASTER_PORT master2_slave3_tb.master1 @19835000] RDATA receiving: bit[2]=0, current_rdata=0x77
[MASTER_PORT master2_slave3_tb.master1 @19855000] RDATA receiving: bit[3]=0, current_rdata=0x73
[MASTER_PORT master2_slave3_tb.master1 @19875000] RDATA receiving: bit[4]=0, current_rdata=0x73
[MASTER_PORT master2_slave3_tb.master1 @19895000] RDATA receiving: bit[5]=1, current_rdata=0x63
[MASTER_PORT master2_slave3_tb.master1 @19915000] RDATA receiving: bit[6]=1, current_rdata=0x63
[SLAVE_PORT master2_slave3_tb.slave2.sp @19925000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @19935000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @19935000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @19935000] Transitioning RDATA->IDLE, rdata=0x63, drdata=0x63
[MASTER_PORT master2_slave3_tb.master1 @19935000] RDATA receiving: bit[7]=0, current_rdata=0x63
[MASTER_PORT master2_slave3_tb.master1 @19935000] RDATA COMPLETE: final rdata will be 0xc6 after clock edge
[MASTER_PORT master2_slave3_tb.master2 @19965000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @20005000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @20005000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @20025000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @20045000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @20045000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @20145000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master2 @20145000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @20155000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @20155000] SREADY state (READ): addr=0x503, starting read
[SLAVE_PORT @20165000] RVALID state: smemren=1, rvalid=0, smemrdata=0xfa, smemaddr=0x503
[SLAVE_PORT @20175000] RVALID state: smemren=1, rvalid=0, smemrdata=0x07, smemaddr=0x503
[SLAVE_PORT master2_slave3_tb.slave1.sp @20185000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @20185000] RVALID state: smemren=1, rvalid=1, smemrdata=0x07, smemaddr=0x503
[SLAVE_PORT master2_slave3_tb.slave1.sp @20195000] RDATA transmission START, data=0x07
[MASTER_PORT master2_slave3_tb.master2 @20215000] RDATA receiving: bit[0]=1, current_rdata=0x68
[MASTER_PORT master2_slave3_tb.master2 @20235000] RDATA receiving: bit[1]=1, current_rdata=0x69
[MASTER_PORT master2_slave3_tb.master2 @20255000] RDATA receiving: bit[2]=1, current_rdata=0x6b
[MASTER_PORT master2_slave3_tb.master2 @20275000] RDATA receiving: bit[3]=0, current_rdata=0x6f
[MASTER_PORT master2_slave3_tb.master2 @20295000] RDATA receiving: bit[4]=0, current_rdata=0x67
[MASTER_PORT master2_slave3_tb.master2 @20315000] RDATA receiving: bit[5]=0, current_rdata=0x67
[MASTER_PORT master2_slave3_tb.master2 @20335000] RDATA receiving: bit[6]=0, current_rdata=0x47
[SLAVE_PORT master2_slave3_tb.slave1.sp @20345000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @20355000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @20355000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @20355000] Transitioning RDATA->IDLE, rdata=0x07, drdata=0x07
[MASTER_PORT master2_slave3_tb.master2 @20355000] RDATA receiving: bit[7]=0, current_rdata=0x07
[MASTER_PORT master2_slave3_tb.master2 @20355000] RDATA COMPLETE: final rdata will be 0x0e after clock edge
PASS: Master 1 read from 0x14bd successful
ERROR: Master 2 read failed - Addr: 0xd03, Expected: 0x83, Got: 0x7
Random delay: 2 cycles
[MASTER_PORT master2_slave3_tb.master2 @20385000] IDLE: Starting new transaction (addr=0x1eb4, mode=WRITE), current rdata=0x07
[MASTER_PORT master2_slave3_tb.master2 @20395000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @20395000] IDLE: Starting new transaction (addr=0x1eb4, mode=WRITE), current rdata=0x07
[MASTER_PORT master2_slave3_tb.master2 @20415000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @20415000] IDLE: Starting new transaction (addr=0x1eb4, mode= READ), current rdata=0x63
[MASTER_PORT master2_slave3_tb.master1 @20425000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @20455000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @20455000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @20475000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @20495000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @20495000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @20595000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @20605000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @20675000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @20685000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @20695000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @20695000] SREADY state (WRITE): addr=0xeb4, wdata=0xe6
[MASTER_PORT master2_slave3_tb.master1 @20715000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @20755000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @20755000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @20775000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @20795000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @20795000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @20895000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @20905000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @20915000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @20915000] SREADY state (READ): addr=0xeb4, starting read
[SLAVE_PORT @20925000] RVALID state: smemren=1, rvalid=0, smemrdata=0x63, smemaddr=0xeb4
[SLAVE_PORT @20935000] RVALID state: smemren=1, rvalid=0, smemrdata=0xe6, smemaddr=0xeb4
[SLAVE_PORT master2_slave3_tb.slave2.sp @20945000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @20945000] RVALID state: smemren=1, rvalid=1, smemrdata=0xe6, smemaddr=0xeb4
[SLAVE_PORT master2_slave3_tb.slave2.sp @20955000] RDATA transmission START, data=0xe6
[MASTER_PORT master2_slave3_tb.master1 @20975000] RDATA receiving: bit[0]=0, current_rdata=0x63
[MASTER_PORT master2_slave3_tb.master1 @20995000] RDATA receiving: bit[1]=1, current_rdata=0x62
run 10 us
[MASTER_PORT master2_slave3_tb.master1 @21015000] RDATA receiving: bit[2]=1, current_rdata=0x62
[MASTER_PORT master2_slave3_tb.master1 @21035000] RDATA receiving: bit[3]=0, current_rdata=0x66
[MASTER_PORT master2_slave3_tb.master1 @21055000] RDATA receiving: bit[4]=0, current_rdata=0x66
[MASTER_PORT master2_slave3_tb.master1 @21075000] RDATA receiving: bit[5]=1, current_rdata=0x66
[MASTER_PORT master2_slave3_tb.master1 @21095000] RDATA receiving: bit[6]=1, current_rdata=0x66
[SLAVE_PORT master2_slave3_tb.slave2.sp @21105000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @21115000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @21115000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @21115000] Transitioning RDATA->IDLE, rdata=0x66, drdata=0x66
[MASTER_PORT master2_slave3_tb.master1 @21115000] RDATA receiving: bit[7]=1, current_rdata=0x66
[MASTER_PORT master2_slave3_tb.master1 @21115000] RDATA COMPLETE: final rdata will be 0xcd after clock edge
PASS: Write-Read conflict test successful

--- Iteration 11 ---
Random delay: 8 cycles
[MASTER_PORT master2_slave3_tb.master1 @21145000] IDLE: Starting new transaction (addr=0x3f80, mode=WRITE), current rdata=0xe6
[MASTER_PORT master2_slave3_tb.master1 @21155000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @21155000] IDLE: Starting new transaction (addr=0x3f80, mode=WRITE), current rdata=0xe6
[MASTER_PORT master2_slave3_tb.master1 @21175000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @21215000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @21215000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @21235000] IDLE: Starting new transaction (addr=0x233d, mode=WRITE), current rdata=0x07
[MASTER_PORT master2_slave3_tb.master2 @21245000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @21275000] STATE: WAIT -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @21305000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @21345000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @21345000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @21365000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @21385000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @21385000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @21485000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @21495000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @21565000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @21575000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @21585000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @21585000] SREADY state (WRITE): addr=0x33d, wdata=0x03
PASS: Master 2 write to 0x233d successful
[MASTER_PORT master2_slave3_tb.master2 @21615000] IDLE: Starting new transaction (addr=0x233d, mode= READ), current rdata=0x07
[MASTER_PORT master2_slave3_tb.master1 @21615000] IDLE: Starting new transaction (addr=0x3f80, mode= READ), current rdata=0xe6
[MASTER_PORT master2_slave3_tb.master2 @21625000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @21625000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @21645000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @21685000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @21685000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @21745000] STATE: WAIT -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @21775000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @21815000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @21815000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @21835000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @21855000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @21855000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @21955000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @21965000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @21975000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @21975000] SREADY state (READ): addr=0x33d, starting read
[MASTER_PORT master2_slave3_tb.master2 @21995000] STATE: RDATA -> SPLIT, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @22025000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @22055000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @22055000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @22065000] RDATA transmission START, data=0x03
[MASTER_PORT master2_slave3_tb.master2 @22085000] RDATA receiving: bit[0]=1, current_rdata=0x07
[MASTER_PORT master2_slave3_tb.master2 @22105000] RDATA receiving: bit[1]=1, current_rdata=0x07
[MASTER_PORT master2_slave3_tb.master2 @22125000] RDATA receiving: bit[2]=0, current_rdata=0x07
[MASTER_PORT master2_slave3_tb.master2 @22145000] RDATA receiving: bit[3]=0, current_rdata=0x03
[MASTER_PORT master2_slave3_tb.master2 @22165000] RDATA receiving: bit[4]=0, current_rdata=0x03
[MASTER_PORT master2_slave3_tb.master2 @22185000] RDATA receiving: bit[5]=0, current_rdata=0x03
[MASTER_PORT master2_slave3_tb.master2 @22205000] RDATA receiving: bit[6]=0, current_rdata=0x03
[SLAVE_PORT master2_slave3_tb.slave3.sp @22215000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @22225000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @22225000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @22225000] Transitioning RDATA->IDLE, rdata=0x03, drdata=0x03
[MASTER_PORT master2_slave3_tb.master2 @22225000] RDATA receiving: bit[7]=0, current_rdata=0x03
[MASTER_PORT master2_slave3_tb.master2 @22225000] RDATA COMPLETE: final rdata will be 0x06 after clock edge
PASS: Master 2 read from 0x233d successful
Random delay: 7 cycles
[MASTER_PORT master2_slave3_tb.master2 @22255000] IDLE: Starting new transaction (addr=0x01f1, mode=WRITE), current rdata=0x03
[MASTER_PORT master2_slave3_tb.master2 @22265000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @22265000] IDLE: Starting new transaction (addr=0x01f1, mode=WRITE), current rdata=0x03
[MASTER_PORT master2_slave3_tb.master2 @22285000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @22325000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @22325000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @22335000] IDLE: Starting new transaction (addr=0x01f1, mode= READ), current rdata=0xe6
[MASTER_PORT master2_slave3_tb.master2 @22345000] STATE: WAIT -> ADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @22345000] STATE: IDLE -> REQ, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @22365000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @22365000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @22465000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @22465000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @22545000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @22545000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @22555000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @22555000] SREADY state (WRITE): addr=0x1f1, wdata=0x34
[MASTER_PORT master2_slave3_tb.master1 @22575000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @22615000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @22615000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @22635000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @22655000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @22655000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @22755000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @22755000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @22765000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @22765000] SREADY state (READ): addr=0x1f1, starting read
[SLAVE_PORT @22775000] RVALID state: smemren=1, rvalid=0, smemrdata=0x07, smemaddr=0x1f1
[SLAVE_PORT @22785000] RVALID state: smemren=1, rvalid=0, smemrdata=0x34, smemaddr=0x1f1
[SLAVE_PORT master2_slave3_tb.slave1.sp @22795000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @22795000] RVALID state: smemren=1, rvalid=1, smemrdata=0x34, smemaddr=0x1f1
[SLAVE_PORT master2_slave3_tb.slave1.sp @22805000] RDATA transmission START, data=0x34
[MASTER_PORT master2_slave3_tb.master1 @22825000] RDATA receiving: bit[0]=0, current_rdata=0xe6
[MASTER_PORT master2_slave3_tb.master1 @22845000] RDATA receiving: bit[1]=0, current_rdata=0xe6
[MASTER_PORT master2_slave3_tb.master1 @22865000] RDATA receiving: bit[2]=1, current_rdata=0xe4
[MASTER_PORT master2_slave3_tb.master1 @22885000] RDATA receiving: bit[3]=0, current_rdata=0xe4
[MASTER_PORT master2_slave3_tb.master1 @22905000] RDATA receiving: bit[4]=1, current_rdata=0xe4
[MASTER_PORT master2_slave3_tb.master1 @22925000] RDATA receiving: bit[5]=1, current_rdata=0xf4
[MASTER_PORT master2_slave3_tb.master1 @22945000] RDATA receiving: bit[6]=0, current_rdata=0xf4
[SLAVE_PORT master2_slave3_tb.slave1.sp @22955000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @22965000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @22965000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @22965000] Transitioning RDATA->IDLE, rdata=0xb4, drdata=0xb4
[MASTER_PORT master2_slave3_tb.master1 @22965000] RDATA receiving: bit[7]=0, current_rdata=0xb4
[MASTER_PORT master2_slave3_tb.master1 @22965000] RDATA COMPLETE: final rdata will be 0x68 after clock edge
ERROR: Write-Read conflict test failed at write phase

--- Iteration 12 ---
Random delay: 4 cycles
[MASTER_PORT master2_slave3_tb.master1 @22995000] IDLE: Starting new transaction (addr=0x305a, mode=WRITE), current rdata=0x34
[MASTER_PORT master2_slave3_tb.master1 @23005000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @23005000] IDLE: Starting new transaction (addr=0x305a, mode=WRITE), current rdata=0x34
[MASTER_PORT master2_slave3_tb.master1 @23025000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @23045000] IDLE: Starting new transaction (addr=0x3c7b, mode=WRITE), current rdata=0x03
[MASTER_PORT master2_slave3_tb.master2 @23055000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @23065000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @23065000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @23125000] STATE: WAIT -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @23155000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @23195000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @23195000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @23255000] STATE: WAIT -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @23285000] IDLE: Starting new transaction (addr=0x3c7b, mode= READ), current rdata=0x03
[MASTER_PORT master2_slave3_tb.master1 @23285000] IDLE: Starting new transaction (addr=0x305a, mode= READ), current rdata=0x34
[MASTER_PORT master2_slave3_tb.master2 @23295000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @23295000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @23315000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @23355000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @23355000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @23415000] STATE: WAIT -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @23445000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @23485000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @23485000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @23545000] STATE: WAIT -> IDLE, mode=0
Random delay: 5 cycles
[MASTER_PORT master2_slave3_tb.master2 @23575000] IDLE: Starting new transaction (addr=0x3e6c, mode=WRITE), current rdata=0x03
[MASTER_PORT master2_slave3_tb.master2 @23585000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @23585000] IDLE: Starting new transaction (addr=0x3e6c, mode=WRITE), current rdata=0x03
[MASTER_PORT master2_slave3_tb.master2 @23605000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @23635000] IDLE: Starting new transaction (addr=0x3e6c, mode= READ), current rdata=0x34
[MASTER_PORT master2_slave3_tb.master2 @23645000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @23645000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @23645000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @23705000] STATE: WAIT -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master1 @23735000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @23775000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @23775000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @23835000] STATE: WAIT -> IDLE, mode=0

--- Iteration 13 ---
Random delay: 9 cycles
[MASTER_PORT master2_slave3_tb.master1 @23865000] IDLE: Starting new transaction (addr=0x293d, mode=WRITE), current rdata=0x34
[MASTER_PORT master2_slave3_tb.master1 @23875000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @23875000] IDLE: Starting new transaction (addr=0x293d, mode=WRITE), current rdata=0x34
[MASTER_PORT master2_slave3_tb.master1 @23895000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @23935000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @23935000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @23955000] STATE: WAIT -> ADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @23965000] IDLE: Starting new transaction (addr=0x0916, mode=WRITE), current rdata=0x03
[SLAVE_PORT master2_slave3_tb.slave3.sp @23975000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @23975000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @23975000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @24075000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @24085000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @24155000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @24165000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @24175000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @24175000] SREADY state (WRITE): addr=0x93d, wdata=0x75
[MASTER_PORT master2_slave3_tb.master2 @24195000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @24235000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @24235000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @24255000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @24275000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @24275000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @24375000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @24375000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @24455000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @24455000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @24465000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @24465000] SREADY state (WRITE): addr=0x116, wdata=0x37
PASS: Master 1 write to 0x293d successful
ERROR: Master 2 write failed - Addr: 0x916, Expected: 0x9b, Got: 0x37
[MASTER_PORT master2_slave3_tb.master2 @24495000] IDLE: Starting new transaction (addr=0x0916, mode= READ), current rdata=0x03
[MASTER_PORT master2_slave3_tb.master1 @24495000] IDLE: Starting new transaction (addr=0x293d, mode= READ), current rdata=0x34
[MASTER_PORT master2_slave3_tb.master2 @24505000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @24505000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @24525000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @24565000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @24565000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @24585000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @24605000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @24605000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @24705000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @24715000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @24725000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @24725000] SREADY state (READ): addr=0x93d, starting read
[MASTER_PORT master2_slave3_tb.master1 @24745000] STATE: RDATA -> SPLIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @24755000] STATE: REQ -> SADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @24775000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @24795000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @24795000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @24815000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @24835000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @24835000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @24935000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master2 @24935000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @24945000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @24945000] SREADY state (READ): addr=0x116, starting read
[SLAVE_PORT @24955000] RVALID state: smemren=1, rvalid=0, smemrdata=0x34, smemaddr=0x116
[SLAVE_PORT @24965000] RVALID state: smemren=1, rvalid=0, smemrdata=0x37, smemaddr=0x116
[SLAVE_PORT master2_slave3_tb.slave1.sp @24975000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @24975000] RVALID state: smemren=1, rvalid=1, smemrdata=0x37, smemaddr=0x116
[SLAVE_PORT master2_slave3_tb.slave1.sp @24985000] RDATA transmission START, data=0x37
[MASTER_PORT master2_slave3_tb.master2 @25005000] RDATA receiving: bit[0]=1, current_rdata=0x03
[MASTER_PORT master2_slave3_tb.master2 @25025000] RDATA receiving: bit[1]=1, current_rdata=0x03
[MASTER_PORT master2_slave3_tb.master2 @25045000] RDATA receiving: bit[2]=1, current_rdata=0x03
[MASTER_PORT master2_slave3_tb.master2 @25065000] RDATA receiving: bit[3]=0, current_rdata=0x07
[MASTER_PORT master2_slave3_tb.master2 @25085000] RDATA receiving: bit[4]=1, current_rdata=0x07
[MASTER_PORT master2_slave3_tb.master2 @25105000] RDATA receiving: bit[5]=1, current_rdata=0x17
[MASTER_PORT master2_slave3_tb.master2 @25125000] RDATA receiving: bit[6]=0, current_rdata=0x37
[SLAVE_PORT master2_slave3_tb.slave1.sp @25135000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @25145000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @25145000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @25145000] Transitioning RDATA->IDLE, rdata=0x37, drdata=0x37
[MASTER_PORT master2_slave3_tb.master2 @25145000] RDATA receiving: bit[7]=0, current_rdata=0x37
[MASTER_PORT master2_slave3_tb.master2 @25145000] RDATA COMPLETE: final rdata will be 0x6e after clock edge
[SLAVE_PORT master2_slave3_tb.slave3.sp @25185000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @25185000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @25195000] RDATA transmission START, data=0x75
[MASTER_PORT master2_slave3_tb.master1 @25215000] RDATA receiving: bit[0]=1, current_rdata=0x34
[MASTER_PORT master2_slave3_tb.master1 @25235000] RDATA receiving: bit[1]=0, current_rdata=0x35
[MASTER_PORT master2_slave3_tb.master1 @25255000] RDATA receiving: bit[2]=1, current_rdata=0x35
[MASTER_PORT master2_slave3_tb.master1 @25275000] RDATA receiving: bit[3]=0, current_rdata=0x35
[MASTER_PORT master2_slave3_tb.master1 @25295000] RDATA receiving: bit[4]=1, current_rdata=0x35
[MASTER_PORT master2_slave3_tb.master1 @25315000] RDATA receiving: bit[5]=1, current_rdata=0x35
[MASTER_PORT master2_slave3_tb.master1 @25335000] RDATA receiving: bit[6]=1, current_rdata=0x35
[SLAVE_PORT master2_slave3_tb.slave3.sp @25345000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @25355000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @25355000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @25355000] Transitioning RDATA->IDLE, rdata=0x75, drdata=0x75
[MASTER_PORT master2_slave3_tb.master1 @25355000] RDATA receiving: bit[7]=0, current_rdata=0x75
[MASTER_PORT master2_slave3_tb.master1 @25355000] RDATA COMPLETE: final rdata will be 0xea after clock edge
PASS: Master 1 read from 0x293d successful
ERROR: Master 2 read failed - Addr: 0x916, Expected: 0x9b, Got: 0x37
Random delay: 0 cycles
[MASTER_PORT master2_slave3_tb.master2 @25385000] IDLE: Starting new transaction (addr=0x0783, mode=WRITE), current rdata=0x37
[MASTER_PORT master2_slave3_tb.master2 @25395000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @25395000] IDLE: Starting new transaction (addr=0x0783, mode=WRITE), current rdata=0x37
[MASTER_PORT master2_slave3_tb.master1 @25395000] IDLE: Starting new transaction (addr=0x0783, mode= READ), current rdata=0x75
[MASTER_PORT master2_slave3_tb.master1 @25405000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @25415000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @25455000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @25455000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @25475000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @25495000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @25495000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @25595000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @25595000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @25675000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @25675000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @25685000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @25685000] SREADY state (WRITE): addr=0x783, wdata=0x20
[MASTER_PORT master2_slave3_tb.master1 @25705000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @25745000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @25745000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @25765000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @25785000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @25785000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @25885000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @25885000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @25895000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @25895000] SREADY state (READ): addr=0x783, starting read
[SLAVE_PORT @25905000] RVALID state: smemren=1, rvalid=0, smemrdata=0x37, smemaddr=0x783
[SLAVE_PORT @25915000] RVALID state: smemren=1, rvalid=0, smemrdata=0x20, smemaddr=0x783
[SLAVE_PORT master2_slave3_tb.slave1.sp @25925000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @25925000] RVALID state: smemren=1, rvalid=1, smemrdata=0x20, smemaddr=0x783
[SLAVE_PORT master2_slave3_tb.slave1.sp @25935000] RDATA transmission START, data=0x20
[MASTER_PORT master2_slave3_tb.master1 @25955000] RDATA receiving: bit[0]=0, current_rdata=0x75
[MASTER_PORT master2_slave3_tb.master1 @25975000] RDATA receiving: bit[1]=0, current_rdata=0x74
[MASTER_PORT master2_slave3_tb.master1 @25995000] RDATA receiving: bit[2]=0, current_rdata=0x74
[MASTER_PORT master2_slave3_tb.master1 @26015000] RDATA receiving: bit[3]=0, current_rdata=0x70
[MASTER_PORT master2_slave3_tb.master1 @26035000] RDATA receiving: bit[4]=0, current_rdata=0x70
[MASTER_PORT master2_slave3_tb.master1 @26055000] RDATA receiving: bit[5]=1, current_rdata=0x60
[MASTER_PORT master2_slave3_tb.master1 @26075000] RDATA receiving: bit[6]=0, current_rdata=0x60
[SLAVE_PORT master2_slave3_tb.slave1.sp @26085000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @26095000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @26095000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @26095000] Transitioning RDATA->IDLE, rdata=0x20, drdata=0x20
[MASTER_PORT master2_slave3_tb.master1 @26095000] RDATA receiving: bit[7]=0, current_rdata=0x20
[MASTER_PORT master2_slave3_tb.master1 @26095000] RDATA COMPLETE: final rdata will be 0x40 after clock edge
ERROR: Write-Read conflict test failed at write phase

--- Iteration 14 ---
Random delay: 1 cycles
[MASTER_PORT master2_slave3_tb.master1 @26125000] IDLE: Starting new transaction (addr=0x2894, mode=WRITE), current rdata=0x20
[MASTER_PORT master2_slave3_tb.master1 @26135000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @26135000] IDLE: Starting new transaction (addr=0x2894, mode=WRITE), current rdata=0x20
[MASTER_PORT master2_slave3_tb.master2 @26145000] IDLE: Starting new transaction (addr=0x324d, mode=WRITE), current rdata=0x37
[MASTER_PORT master2_slave3_tb.master2 @26155000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @26155000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @26195000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @26195000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @26215000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @26235000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @26235000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @26335000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @26345000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @26415000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @26425000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @26435000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @26435000] SREADY state (WRITE): addr=0x894, wdata=0xf8
[MASTER_PORT master2_slave3_tb.master2 @26455000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @26495000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @26495000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @26555000] STATE: WAIT -> IDLE, mode=1
PASS: Master 1 write to 0x2894 successful
[MASTER_PORT master2_slave3_tb.master2 @26585000] IDLE: Starting new transaction (addr=0x324d, mode= READ), current rdata=0x37
[MASTER_PORT master2_slave3_tb.master1 @26585000] IDLE: Starting new transaction (addr=0x2894, mode= READ), current rdata=0x20
[MASTER_PORT master2_slave3_tb.master2 @26595000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @26595000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @26615000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @26655000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @26655000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @26675000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @26695000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @26695000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @26795000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @26805000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @26815000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @26815000] SREADY state (READ): addr=0x894, starting read
[MASTER_PORT master2_slave3_tb.master1 @26835000] STATE: RDATA -> SPLIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @26845000] STATE: REQ -> SADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @26865000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @26885000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @26885000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @26945000] STATE: WAIT -> IDLE, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @26985000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @26985000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @26995000] RDATA transmission START, data=0xf8
[MASTER_PORT master2_slave3_tb.master1 @27015000] RDATA receiving: bit[0]=0, current_rdata=0x20
[MASTER_PORT master2_slave3_tb.master1 @27035000] RDATA receiving: bit[1]=0, current_rdata=0x20
[MASTER_PORT master2_slave3_tb.master1 @27055000] RDATA receiving: bit[2]=0, current_rdata=0x20
[MASTER_PORT master2_slave3_tb.master1 @27075000] RDATA receiving: bit[3]=1, current_rdata=0x20
[MASTER_PORT master2_slave3_tb.master1 @27095000] RDATA receiving: bit[4]=1, current_rdata=0x28
[MASTER_PORT master2_slave3_tb.master1 @27115000] RDATA receiving: bit[5]=1, current_rdata=0x38
[MASTER_PORT master2_slave3_tb.master1 @27135000] RDATA receiving: bit[6]=1, current_rdata=0x38
[SLAVE_PORT master2_slave3_tb.slave3.sp @27145000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @27155000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @27155000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @27155000] Transitioning RDATA->IDLE, rdata=0x78, drdata=0x78
[MASTER_PORT master2_slave3_tb.master1 @27155000] RDATA receiving: bit[7]=1, current_rdata=0x78
[MASTER_PORT master2_slave3_tb.master1 @27155000] RDATA COMPLETE: final rdata will be 0xf1 after clock edge
PASS: Master 1 read from 0x2894 successful
Random delay: 2 cycles
[MASTER_PORT master2_slave3_tb.master2 @27185000] IDLE: Starting new transaction (addr=0x39d0, mode=WRITE), current rdata=0x37
[MASTER_PORT master2_slave3_tb.master2 @27195000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @27195000] IDLE: Starting new transaction (addr=0x39d0, mode=WRITE), current rdata=0x37
[MASTER_PORT master2_slave3_tb.master2 @27215000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @27215000] IDLE: Starting new transaction (addr=0x39d0, mode= READ), current rdata=0xf8
[MASTER_PORT master2_slave3_tb.master1 @27225000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @27255000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @27255000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @27315000] STATE: WAIT -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master1 @27345000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @27385000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @27385000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @27445000] STATE: WAIT -> IDLE, mode=0

--- Iteration 15 ---
Random delay: 9 cycles
[MASTER_PORT master2_slave3_tb.master1 @27475000] IDLE: Starting new transaction (addr=0x35e4, mode=WRITE), current rdata=0xf8
[MASTER_PORT master2_slave3_tb.master1 @27485000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @27485000] IDLE: Starting new transaction (addr=0x35e4, mode=WRITE), current rdata=0xf8
[MASTER_PORT master2_slave3_tb.master1 @27505000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @27545000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @27545000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @27575000] IDLE: Starting new transaction (addr=0x20b3, mode=WRITE), current rdata=0x37
[MASTER_PORT master2_slave3_tb.master2 @27585000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @27605000] STATE: WAIT -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @27635000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @27675000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @27675000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @27695000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @27715000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @27715000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @27815000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @27825000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @27895000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @27905000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @27915000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @27915000] SREADY state (WRITE): addr=0x0b3, wdata=0x13
PASS: Master 2 write to 0x20b3 successful
[MASTER_PORT master2_slave3_tb.master2 @27945000] IDLE: Starting new transaction (addr=0x20b3, mode= READ), current rdata=0x37
[MASTER_PORT master2_slave3_tb.master1 @27945000] IDLE: Starting new transaction (addr=0x35e4, mode= READ), current rdata=0xf8
[MASTER_PORT master2_slave3_tb.master2 @27955000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @27955000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @27975000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @28015000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @28015000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @28075000] STATE: WAIT -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @28105000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @28145000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @28145000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @28165000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @28185000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @28185000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @28285000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @28295000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @28305000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @28305000] SREADY state (READ): addr=0x0b3, starting read
[MASTER_PORT master2_slave3_tb.master2 @28325000] STATE: RDATA -> SPLIT, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @28355000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @28385000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @28385000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @28395000] RDATA transmission START, data=0x13
[MASTER_PORT master2_slave3_tb.master2 @28415000] RDATA receiving: bit[0]=1, current_rdata=0x37
[MASTER_PORT master2_slave3_tb.master2 @28435000] RDATA receiving: bit[1]=1, current_rdata=0x37
[MASTER_PORT master2_slave3_tb.master2 @28455000] RDATA receiving: bit[2]=0, current_rdata=0x37
[MASTER_PORT master2_slave3_tb.master2 @28475000] RDATA receiving: bit[3]=0, current_rdata=0x33
[MASTER_PORT master2_slave3_tb.master2 @28495000] RDATA receiving: bit[4]=1, current_rdata=0x33
[MASTER_PORT master2_slave3_tb.master2 @28515000] RDATA receiving: bit[5]=0, current_rdata=0x33
[MASTER_PORT master2_slave3_tb.master2 @28535000] RDATA receiving: bit[6]=0, current_rdata=0x13
[SLAVE_PORT master2_slave3_tb.slave3.sp @28545000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @28555000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @28555000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @28555000] Transitioning RDATA->IDLE, rdata=0x13, drdata=0x13
[MASTER_PORT master2_slave3_tb.master2 @28555000] RDATA receiving: bit[7]=0, current_rdata=0x13
[MASTER_PORT master2_slave3_tb.master2 @28555000] RDATA COMPLETE: final rdata will be 0x26 after clock edge
PASS: Master 2 read from 0x20b3 successful
Random delay: 5 cycles
[MASTER_PORT master2_slave3_tb.master2 @28585000] IDLE: Starting new transaction (addr=0x1a83, mode=WRITE), current rdata=0x13
[MASTER_PORT master2_slave3_tb.master2 @28595000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @28595000] IDLE: Starting new transaction (addr=0x1a83, mode=WRITE), current rdata=0x13
[MASTER_PORT master2_slave3_tb.master2 @28615000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @28645000] IDLE: Starting new transaction (addr=0x1a83, mode= READ), current rdata=0xf8
[MASTER_PORT master2_slave3_tb.master2 @28655000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @28655000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @28655000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @28675000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @28695000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @28695000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @28795000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @28805000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @28875000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @28885000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @28895000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @28895000] SREADY state (WRITE): addr=0xa83, wdata=0xdb
[MASTER_PORT master2_slave3_tb.master1 @28915000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @28955000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @28955000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @28975000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @28995000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @28995000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @29095000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @29105000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @29115000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @29115000] SREADY state (READ): addr=0xa83, starting read
[SLAVE_PORT @29125000] RVALID state: smemren=1, rvalid=0, smemrdata=0xe6, smemaddr=0xa83
[SLAVE_PORT @29135000] RVALID state: smemren=1, rvalid=0, smemrdata=0xdb, smemaddr=0xa83
[SLAVE_PORT master2_slave3_tb.slave2.sp @29145000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @29145000] RVALID state: smemren=1, rvalid=1, smemrdata=0xdb, smemaddr=0xa83
[SLAVE_PORT master2_slave3_tb.slave2.sp @29155000] RDATA transmission START, data=0xdb
[MASTER_PORT master2_slave3_tb.master1 @29175000] RDATA receiving: bit[0]=1, current_rdata=0xf8
[MASTER_PORT master2_slave3_tb.master1 @29195000] RDATA receiving: bit[1]=1, current_rdata=0xf9
[MASTER_PORT master2_slave3_tb.master1 @29215000] RDATA receiving: bit[2]=0, current_rdata=0xfb
[MASTER_PORT master2_slave3_tb.master1 @29235000] RDATA receiving: bit[3]=1, current_rdata=0xfb
[MASTER_PORT master2_slave3_tb.master1 @29255000] RDATA receiving: bit[4]=1, current_rdata=0xfb
[MASTER_PORT master2_slave3_tb.master1 @29275000] RDATA receiving: bit[5]=0, current_rdata=0xfb
[MASTER_PORT master2_slave3_tb.master1 @29295000] RDATA receiving: bit[6]=1, current_rdata=0xdb
[SLAVE_PORT master2_slave3_tb.slave2.sp @29305000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @29315000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @29315000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @29315000] Transitioning RDATA->IDLE, rdata=0xdb, drdata=0xdb
[MASTER_PORT master2_slave3_tb.master1 @29315000] RDATA receiving: bit[7]=1, current_rdata=0xdb
[MASTER_PORT master2_slave3_tb.master1 @29315000] RDATA COMPLETE: final rdata will be 0xb7 after clock edge
PASS: Write-Read conflict test successful

--- Iteration 16 ---
Random delay: 6 cycles
[MASTER_PORT master2_slave3_tb.master1 @29345000] IDLE: Starting new transaction (addr=0x0afb, mode=WRITE), current rdata=0xdb
[MASTER_PORT master2_slave3_tb.master1 @29355000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @29355000] IDLE: Starting new transaction (addr=0x0afb, mode=WRITE), current rdata=0xdb
[MASTER_PORT master2_slave3_tb.master1 @29375000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @29415000] IDLE: Starting new transaction (addr=0x0a2c, mode=WRITE), current rdata=0x13
[MASTER_PORT master2_slave3_tb.master1 @29415000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @29415000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @29425000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @29435000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @29455000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @29455000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @29555000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @29555000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @29635000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @29635000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @29645000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @29645000] SREADY state (WRITE): addr=0x2fb, wdata=0x97
[MASTER_PORT master2_slave3_tb.master2 @29665000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @29705000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @29705000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @29725000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @29745000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @29745000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @29845000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @29845000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @29925000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @29925000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @29935000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @29935000] SREADY state (WRITE): addr=0x22c, wdata=0x1f
ERROR: Master 1 write failed - Addr: 0xafb, Expected: 0x4b, Got: 0x97
ERROR: Master 2 write failed - Addr: 0xa2c, Expected: 0xf, Got: 0x1f
[MASTER_PORT master2_slave3_tb.master2 @29965000] IDLE: Starting new transaction (addr=0x0a2c, mode= READ), current rdata=0x13
[MASTER_PORT master2_slave3_tb.master1 @29965000] IDLE: Starting new transaction (addr=0x0afb, mode= READ), current rdata=0xdb
[MASTER_PORT master2_slave3_tb.master2 @29975000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @29975000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @29995000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @30035000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @30035000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @30055000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @30075000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @30075000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @30175000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @30175000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @30185000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @30185000] SREADY state (READ): addr=0x2fb, starting read
[SLAVE_PORT @30195000] RVALID state: smemren=1, rvalid=0, smemrdata=0x20, smemaddr=0x2fb
[SLAVE_PORT @30205000] RVALID state: smemren=1, rvalid=0, smemrdata=0x97, smemaddr=0x2fb
[SLAVE_PORT master2_slave3_tb.slave1.sp @30215000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @30215000] RVALID state: smemren=1, rvalid=1, smemrdata=0x97, smemaddr=0x2fb
[SLAVE_PORT master2_slave3_tb.slave1.sp @30225000] RDATA transmission START, data=0x97
[MASTER_PORT master2_slave3_tb.master1 @30245000] RDATA receiving: bit[0]=1, current_rdata=0xdb
[MASTER_PORT master2_slave3_tb.master1 @30265000] RDATA receiving: bit[1]=1, current_rdata=0xdb
[MASTER_PORT master2_slave3_tb.master1 @30285000] RDATA receiving: bit[2]=1, current_rdata=0xdb
[MASTER_PORT master2_slave3_tb.master1 @30305000] RDATA receiving: bit[3]=0, current_rdata=0xdf
[MASTER_PORT master2_slave3_tb.master1 @30325000] RDATA receiving: bit[4]=1, current_rdata=0xd7
[MASTER_PORT master2_slave3_tb.master1 @30345000] RDATA receiving: bit[5]=0, current_rdata=0xd7
[MASTER_PORT master2_slave3_tb.master1 @30365000] RDATA receiving: bit[6]=0, current_rdata=0xd7
[SLAVE_PORT master2_slave3_tb.slave1.sp @30375000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @30385000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @30385000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @30385000] Transitioning RDATA->IDLE, rdata=0x97, drdata=0x97
[MASTER_PORT master2_slave3_tb.master1 @30385000] RDATA receiving: bit[7]=1, current_rdata=0x97
[MASTER_PORT master2_slave3_tb.master1 @30385000] RDATA COMPLETE: final rdata will be 0x2f after clock edge
[MASTER_PORT master2_slave3_tb.master2 @30415000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @30455000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @30455000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @30475000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @30495000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @30495000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @30595000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master2 @30595000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @30605000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @30605000] SREADY state (READ): addr=0x22c, starting read
[SLAVE_PORT @30615000] RVALID state: smemren=1, rvalid=0, smemrdata=0x97, smemaddr=0x22c
[SLAVE_PORT @30625000] RVALID state: smemren=1, rvalid=0, smemrdata=0x1f, smemaddr=0x22c
[SLAVE_PORT master2_slave3_tb.slave1.sp @30635000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @30635000] RVALID state: smemren=1, rvalid=1, smemrdata=0x1f, smemaddr=0x22c
[SLAVE_PORT master2_slave3_tb.slave1.sp @30645000] RDATA transmission START, data=0x1f
[MASTER_PORT master2_slave3_tb.master2 @30665000] RDATA receiving: bit[0]=1, current_rdata=0x13
[MASTER_PORT master2_slave3_tb.master2 @30685000] RDATA receiving: bit[1]=1, current_rdata=0x13
[MASTER_PORT master2_slave3_tb.master2 @30705000] RDATA receiving: bit[2]=1, current_rdata=0x13
[MASTER_PORT master2_slave3_tb.master2 @30725000] RDATA receiving: bit[3]=1, current_rdata=0x17
[MASTER_PORT master2_slave3_tb.master2 @30745000] RDATA receiving: bit[4]=1, current_rdata=0x1f
[MASTER_PORT master2_slave3_tb.master2 @30765000] RDATA receiving: bit[5]=0, current_rdata=0x1f
[MASTER_PORT master2_slave3_tb.master2 @30785000] RDATA receiving: bit[6]=0, current_rdata=0x1f
[SLAVE_PORT master2_slave3_tb.slave1.sp @30795000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @30805000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @30805000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @30805000] Transitioning RDATA->IDLE, rdata=0x1f, drdata=0x1f
[MASTER_PORT master2_slave3_tb.master2 @30805000] RDATA receiving: bit[7]=0, current_rdata=0x1f
[MASTER_PORT master2_slave3_tb.master2 @30805000] RDATA COMPLETE: final rdata will be 0x3e after clock edge
ERROR: Master 1 read failed - Addr: 0xafb, Expected: 0x4b, Got: 0x97
ERROR: Master 2 read failed - Addr: 0xa2c, Expected: 0xf, Got: 0x1f
Random delay: 8 cycles
[MASTER_PORT master2_slave3_tb.master2 @30835000] IDLE: Starting new transaction (addr=0x24af, mode=WRITE), current rdata=0x1f
[MASTER_PORT master2_slave3_tb.master2 @30845000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @30845000] IDLE: Starting new transaction (addr=0x24af, mode=WRITE), current rdata=0x1f
[MASTER_PORT master2_slave3_tb.master2 @30865000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @30905000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @30905000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @30925000] STATE: WAIT -> ADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @30925000] IDLE: Starting new transaction (addr=0x24af, mode= READ), current rdata=0x97
[MASTER_PORT master2_slave3_tb.master1 @30935000] STATE: IDLE -> REQ, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @30945000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @30945000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
run 10 us
[MASTER_PORT master2_slave3_tb.master2 @31045000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @31055000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @31125000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @31135000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @31145000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @31145000] SREADY state (WRITE): addr=0x4af, wdata=0x5a
[MASTER_PORT master2_slave3_tb.master1 @31165000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @31205000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @31205000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @31225000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @31245000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @31245000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @31345000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @31355000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @31365000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @31365000] SREADY state (READ): addr=0x4af, starting read
[MASTER_PORT master2_slave3_tb.master1 @31385000] STATE: RDATA -> SPLIT, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @31415000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @31445000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @31445000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @31455000] RDATA transmission START, data=0x5a
[MASTER_PORT master2_slave3_tb.master1 @31475000] RDATA receiving: bit[0]=0, current_rdata=0x97
[MASTER_PORT master2_slave3_tb.master1 @31495000] RDATA receiving: bit[1]=1, current_rdata=0x96
[MASTER_PORT master2_slave3_tb.master1 @31515000] RDATA receiving: bit[2]=0, current_rdata=0x96
[MASTER_PORT master2_slave3_tb.master1 @31535000] RDATA receiving: bit[3]=1, current_rdata=0x92
[MASTER_PORT master2_slave3_tb.master1 @31555000] RDATA receiving: bit[4]=1, current_rdata=0x9a
[MASTER_PORT master2_slave3_tb.master1 @31575000] RDATA receiving: bit[5]=0, current_rdata=0x9a
[MASTER_PORT master2_slave3_tb.master1 @31595000] RDATA receiving: bit[6]=1, current_rdata=0x9a
[SLAVE_PORT master2_slave3_tb.slave3.sp @31605000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @31615000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @31615000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @31615000] Transitioning RDATA->IDLE, rdata=0xda, drdata=0xda
[MASTER_PORT master2_slave3_tb.master1 @31615000] RDATA receiving: bit[7]=0, current_rdata=0xda
[MASTER_PORT master2_slave3_tb.master1 @31615000] RDATA COMPLETE: final rdata will be 0xb4 after clock edge
PASS: Write-Read conflict test successful

--- Iteration 17 ---
Random delay: 1 cycles
[MASTER_PORT master2_slave3_tb.master1 @31645000] IDLE: Starting new transaction (addr=0x025e, mode=WRITE), current rdata=0x5a
[MASTER_PORT master2_slave3_tb.master1 @31655000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @31655000] IDLE: Starting new transaction (addr=0x025e, mode=WRITE), current rdata=0x5a
[MASTER_PORT master2_slave3_tb.master2 @31665000] IDLE: Starting new transaction (addr=0x39b5, mode=WRITE), current rdata=0x1f
[MASTER_PORT master2_slave3_tb.master2 @31675000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @31675000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @31715000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @31715000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @31735000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @31755000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @31755000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @31855000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @31855000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @31935000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @31935000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @31945000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @31945000] SREADY state (WRITE): addr=0x25e, wdata=0xf4
[MASTER_PORT master2_slave3_tb.master2 @31965000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @32005000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @32005000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @32065000] STATE: WAIT -> IDLE, mode=1
ERROR: Master 1 write failed - Addr: 0x25e, Expected: 0xfa, Got: 0xf4
[MASTER_PORT master2_slave3_tb.master2 @32095000] IDLE: Starting new transaction (addr=0x39b5, mode= READ), current rdata=0x1f
[MASTER_PORT master2_slave3_tb.master1 @32095000] IDLE: Starting new transaction (addr=0x025e, mode= READ), current rdata=0x5a
[MASTER_PORT master2_slave3_tb.master2 @32105000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @32105000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @32125000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @32165000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @32165000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @32185000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @32205000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @32205000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @32305000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @32305000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @32315000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @32315000] SREADY state (READ): addr=0x25e, starting read
[SLAVE_PORT @32325000] RVALID state: smemren=1, rvalid=0, smemrdata=0x1f, smemaddr=0x25e
[SLAVE_PORT @32335000] RVALID state: smemren=1, rvalid=0, smemrdata=0xf4, smemaddr=0x25e
[SLAVE_PORT master2_slave3_tb.slave1.sp @32345000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @32345000] RVALID state: smemren=1, rvalid=1, smemrdata=0xf4, smemaddr=0x25e
[SLAVE_PORT master2_slave3_tb.slave1.sp @32355000] RDATA transmission START, data=0xf4
[MASTER_PORT master2_slave3_tb.master1 @32375000] RDATA receiving: bit[0]=0, current_rdata=0x5a
[MASTER_PORT master2_slave3_tb.master1 @32395000] RDATA receiving: bit[1]=0, current_rdata=0x5a
[MASTER_PORT master2_slave3_tb.master1 @32415000] RDATA receiving: bit[2]=1, current_rdata=0x58
[MASTER_PORT master2_slave3_tb.master1 @32435000] RDATA receiving: bit[3]=0, current_rdata=0x5c
[MASTER_PORT master2_slave3_tb.master1 @32455000] RDATA receiving: bit[4]=1, current_rdata=0x54
[MASTER_PORT master2_slave3_tb.master1 @32475000] RDATA receiving: bit[5]=1, current_rdata=0x54
[MASTER_PORT master2_slave3_tb.master1 @32495000] RDATA receiving: bit[6]=1, current_rdata=0x74
[SLAVE_PORT master2_slave3_tb.slave1.sp @32505000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @32515000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @32515000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @32515000] Transitioning RDATA->IDLE, rdata=0x74, drdata=0x74
[MASTER_PORT master2_slave3_tb.master1 @32515000] RDATA receiving: bit[7]=1, current_rdata=0x74
[MASTER_PORT master2_slave3_tb.master1 @32515000] RDATA COMPLETE: final rdata will be 0xe9 after clock edge
[MASTER_PORT master2_slave3_tb.master2 @32545000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @32585000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @32585000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @32645000] STATE: WAIT -> IDLE, mode=0
ERROR: Master 1 read failed - Addr: 0x25e, Expected: 0xfa, Got: 0xf4
Random delay: 9 cycles
[MASTER_PORT master2_slave3_tb.master2 @32675000] IDLE: Starting new transaction (addr=0x1e64, mode=WRITE), current rdata=0x1f
[MASTER_PORT master2_slave3_tb.master2 @32685000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @32685000] IDLE: Starting new transaction (addr=0x1e64, mode=WRITE), current rdata=0x1f
[MASTER_PORT master2_slave3_tb.master2 @32705000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @32745000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @32745000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @32765000] STATE: WAIT -> ADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @32775000] IDLE: Starting new transaction (addr=0x1e64, mode= READ), current rdata=0xf4
[SLAVE_PORT master2_slave3_tb.slave2.sp @32785000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @32785000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @32785000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @32885000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @32895000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @32965000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @32975000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @32985000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @32985000] SREADY state (WRITE): addr=0xe64, wdata=0x67
[MASTER_PORT master2_slave3_tb.master1 @33005000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @33045000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @33045000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @33065000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @33085000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @33085000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @33185000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @33195000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @33205000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @33205000] SREADY state (READ): addr=0xe64, starting read
[SLAVE_PORT @33215000] RVALID state: smemren=1, rvalid=0, smemrdata=0xdb, smemaddr=0xe64
[SLAVE_PORT @33225000] RVALID state: smemren=1, rvalid=0, smemrdata=0x67, smemaddr=0xe64
[SLAVE_PORT master2_slave3_tb.slave2.sp @33235000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @33235000] RVALID state: smemren=1, rvalid=1, smemrdata=0x67, smemaddr=0xe64
[SLAVE_PORT master2_slave3_tb.slave2.sp @33245000] RDATA transmission START, data=0x67
[MASTER_PORT master2_slave3_tb.master1 @33265000] RDATA receiving: bit[0]=1, current_rdata=0xf4
[MASTER_PORT master2_slave3_tb.master1 @33285000] RDATA receiving: bit[1]=1, current_rdata=0xf5
[MASTER_PORT master2_slave3_tb.master1 @33305000] RDATA receiving: bit[2]=1, current_rdata=0xf7
[MASTER_PORT master2_slave3_tb.master1 @33325000] RDATA receiving: bit[3]=0, current_rdata=0xf7
[MASTER_PORT master2_slave3_tb.master1 @33345000] RDATA receiving: bit[4]=0, current_rdata=0xf7
[MASTER_PORT master2_slave3_tb.master1 @33365000] RDATA receiving: bit[5]=1, current_rdata=0xe7
[MASTER_PORT master2_slave3_tb.master1 @33385000] RDATA receiving: bit[6]=1, current_rdata=0xe7
[SLAVE_PORT master2_slave3_tb.slave2.sp @33395000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @33405000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @33405000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @33405000] Transitioning RDATA->IDLE, rdata=0xe7, drdata=0xe7
[MASTER_PORT master2_slave3_tb.master1 @33405000] RDATA receiving: bit[7]=0, current_rdata=0xe7
[MASTER_PORT master2_slave3_tb.master1 @33405000] RDATA COMPLETE: final rdata will be 0xce after clock edge
PASS: Write-Read conflict test successful

--- Iteration 18 ---
Random delay: 0 cycles
[MASTER_PORT master2_slave3_tb.master1 @33435000] IDLE: Starting new transaction (addr=0x00bb, mode=WRITE), current rdata=0x67
[MASTER_PORT master2_slave3_tb.master2 @33445000] IDLE: Starting new transaction (addr=0x31aa, mode=WRITE), current rdata=0x1f
[MASTER_PORT master2_slave3_tb.master1 @33445000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @33445000] IDLE: Starting new transaction (addr=0x00bb, mode=WRITE), current rdata=0x67
[MASTER_PORT master2_slave3_tb.master2 @33455000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @33465000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @33505000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @33505000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @33525000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @33545000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @33545000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @33645000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @33645000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @33725000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @33725000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @33735000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @33735000] SREADY state (WRITE): addr=0x0bb, wdata=0xbe
[MASTER_PORT master2_slave3_tb.master2 @33755000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @33795000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @33795000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @33855000] STATE: WAIT -> IDLE, mode=1
ERROR: Master 1 write failed - Addr: 0xbb, Expected: 0x5f, Got: 0xbe
[MASTER_PORT master2_slave3_tb.master2 @33885000] IDLE: Starting new transaction (addr=0x31aa, mode= READ), current rdata=0x1f
[MASTER_PORT master2_slave3_tb.master1 @33885000] IDLE: Starting new transaction (addr=0x00bb, mode= READ), current rdata=0x67
[MASTER_PORT master2_slave3_tb.master2 @33895000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @33895000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @33915000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @33955000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @33955000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @33975000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @33995000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @33995000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @34095000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @34095000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @34105000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @34105000] SREADY state (READ): addr=0x0bb, starting read
[SLAVE_PORT @34115000] RVALID state: smemren=1, rvalid=0, smemrdata=0xf4, smemaddr=0x0bb
[SLAVE_PORT @34125000] RVALID state: smemren=1, rvalid=0, smemrdata=0xbe, smemaddr=0x0bb
[SLAVE_PORT master2_slave3_tb.slave1.sp @34135000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @34135000] RVALID state: smemren=1, rvalid=1, smemrdata=0xbe, smemaddr=0x0bb
[SLAVE_PORT master2_slave3_tb.slave1.sp @34145000] RDATA transmission START, data=0xbe
[MASTER_PORT master2_slave3_tb.master1 @34165000] RDATA receiving: bit[0]=0, current_rdata=0x67
[MASTER_PORT master2_slave3_tb.master1 @34185000] RDATA receiving: bit[1]=1, current_rdata=0x66
[MASTER_PORT master2_slave3_tb.master1 @34205000] RDATA receiving: bit[2]=1, current_rdata=0x66
[MASTER_PORT master2_slave3_tb.master1 @34225000] RDATA receiving: bit[3]=1, current_rdata=0x66
[MASTER_PORT master2_slave3_tb.master1 @34245000] RDATA receiving: bit[4]=1, current_rdata=0x6e
[MASTER_PORT master2_slave3_tb.master1 @34265000] RDATA receiving: bit[5]=1, current_rdata=0x7e
[MASTER_PORT master2_slave3_tb.master1 @34285000] RDATA receiving: bit[6]=0, current_rdata=0x7e
[SLAVE_PORT master2_slave3_tb.slave1.sp @34295000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @34305000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @34305000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @34305000] Transitioning RDATA->IDLE, rdata=0x3e, drdata=0x3e
[MASTER_PORT master2_slave3_tb.master1 @34305000] RDATA receiving: bit[7]=1, current_rdata=0x3e
[MASTER_PORT master2_slave3_tb.master1 @34305000] RDATA COMPLETE: final rdata will be 0x7d after clock edge
[MASTER_PORT master2_slave3_tb.master2 @34335000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @34375000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @34375000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @34435000] STATE: WAIT -> IDLE, mode=0
ERROR: Master 1 read failed - Addr: 0xbb, Expected: 0x5f, Got: 0xbe
Random delay: 1 cycles
[MASTER_PORT master2_slave3_tb.master2 @34465000] IDLE: Starting new transaction (addr=0x100f, mode=WRITE), current rdata=0x1f
[MASTER_PORT master2_slave3_tb.master2 @34475000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @34475000] IDLE: Starting new transaction (addr=0x100f, mode=WRITE), current rdata=0x1f
[MASTER_PORT master2_slave3_tb.master1 @34485000] IDLE: Starting new transaction (addr=0x100f, mode= READ), current rdata=0xbe
[MASTER_PORT master2_slave3_tb.master2 @34495000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @34495000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @34535000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @34535000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @34555000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @34575000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @34575000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @34675000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @34685000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @34755000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @34765000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @34775000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @34775000] SREADY state (WRITE): addr=0x00f, wdata=0x87
[MASTER_PORT master2_slave3_tb.master1 @34795000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @34835000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @34835000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @34855000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @34875000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @34875000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @34975000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @34985000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @34995000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @34995000] SREADY state (READ): addr=0x00f, starting read
[SLAVE_PORT @35005000] RVALID state: smemren=1, rvalid=0, smemrdata=0x67, smemaddr=0x00f
[SLAVE_PORT @35015000] RVALID state: smemren=1, rvalid=0, smemrdata=0x87, smemaddr=0x00f
[SLAVE_PORT master2_slave3_tb.slave2.sp @35025000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @35025000] RVALID state: smemren=1, rvalid=1, smemrdata=0x87, smemaddr=0x00f
[SLAVE_PORT master2_slave3_tb.slave2.sp @35035000] RDATA transmission START, data=0x87
[MASTER_PORT master2_slave3_tb.master1 @35055000] RDATA receiving: bit[0]=1, current_rdata=0xbe
[MASTER_PORT master2_slave3_tb.master1 @35075000] RDATA receiving: bit[1]=1, current_rdata=0xbf
[MASTER_PORT master2_slave3_tb.master1 @35095000] RDATA receiving: bit[2]=1, current_rdata=0xbf
[MASTER_PORT master2_slave3_tb.master1 @35115000] RDATA receiving: bit[3]=0, current_rdata=0xbf
[MASTER_PORT master2_slave3_tb.master1 @35135000] RDATA receiving: bit[4]=0, current_rdata=0xb7
[MASTER_PORT master2_slave3_tb.master1 @35155000] RDATA receiving: bit[5]=0, current_rdata=0xa7
[MASTER_PORT master2_slave3_tb.master1 @35175000] RDATA receiving: bit[6]=0, current_rdata=0x87
[SLAVE_PORT master2_slave3_tb.slave2.sp @35185000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @35195000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @35195000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @35195000] Transitioning RDATA->IDLE, rdata=0x87, drdata=0x87
[MASTER_PORT master2_slave3_tb.master1 @35195000] RDATA receiving: bit[7]=1, current_rdata=0x87
[MASTER_PORT master2_slave3_tb.master1 @35195000] RDATA COMPLETE: final rdata will be 0x0f after clock edge
PASS: Write-Read conflict test successful

--- Iteration 19 ---
Random delay: 0 cycles
[MASTER_PORT master2_slave3_tb.master1 @35225000] IDLE: Starting new transaction (addr=0x2477, mode=WRITE), current rdata=0x87
[MASTER_PORT master2_slave3_tb.master2 @35235000] IDLE: Starting new transaction (addr=0x32c8, mode=WRITE), current rdata=0x1f
[MASTER_PORT master2_slave3_tb.master1 @35235000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @35235000] IDLE: Starting new transaction (addr=0x2477, mode=WRITE), current rdata=0x87
[MASTER_PORT master2_slave3_tb.master2 @35245000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @35255000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @35295000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @35295000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @35315000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @35335000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @35335000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @35435000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @35445000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @35515000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @35525000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @35535000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @35535000] SREADY state (WRITE): addr=0x477, wdata=0x6e
[MASTER_PORT master2_slave3_tb.master2 @35555000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @35595000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @35595000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @35655000] STATE: WAIT -> IDLE, mode=1
PASS: Master 1 write to 0x2477 successful
[MASTER_PORT master2_slave3_tb.master2 @35685000] IDLE: Starting new transaction (addr=0x32c8, mode= READ), current rdata=0x1f
[MASTER_PORT master2_slave3_tb.master1 @35685000] IDLE: Starting new transaction (addr=0x2477, mode= READ), current rdata=0x87
[MASTER_PORT master2_slave3_tb.master2 @35695000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @35695000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @35715000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @35755000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @35755000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @35775000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @35795000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @35795000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @35895000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @35905000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @35915000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @35915000] SREADY state (READ): addr=0x477, starting read
[MASTER_PORT master2_slave3_tb.master1 @35935000] STATE: RDATA -> SPLIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @35945000] STATE: REQ -> SADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @35965000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @35985000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @35985000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @36045000] STATE: WAIT -> IDLE, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @36085000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @36085000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @36095000] RDATA transmission START, data=0x6e
[MASTER_PORT master2_slave3_tb.master1 @36115000] RDATA receiving: bit[0]=0, current_rdata=0x87
[MASTER_PORT master2_slave3_tb.master1 @36135000] RDATA receiving: bit[1]=1, current_rdata=0x86
[MASTER_PORT master2_slave3_tb.master1 @36155000] RDATA receiving: bit[2]=1, current_rdata=0x86
[MASTER_PORT master2_slave3_tb.master1 @36175000] RDATA receiving: bit[3]=1, current_rdata=0x86
[MASTER_PORT master2_slave3_tb.master1 @36195000] RDATA receiving: bit[4]=0, current_rdata=0x8e
[MASTER_PORT master2_slave3_tb.master1 @36215000] RDATA receiving: bit[5]=1, current_rdata=0x8e
[MASTER_PORT master2_slave3_tb.master1 @36235000] RDATA receiving: bit[6]=1, current_rdata=0xae
[SLAVE_PORT master2_slave3_tb.slave3.sp @36245000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @36255000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @36255000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @36255000] Transitioning RDATA->IDLE, rdata=0xee, drdata=0xee
[MASTER_PORT master2_slave3_tb.master1 @36255000] RDATA receiving: bit[7]=0, current_rdata=0xee
[MASTER_PORT master2_slave3_tb.master1 @36255000] RDATA COMPLETE: final rdata will be 0xdc after clock edge
PASS: Master 1 read from 0x2477 successful
Random delay: 6 cycles
[MASTER_PORT master2_slave3_tb.master2 @36285000] IDLE: Starting new transaction (addr=0x02d7, mode=WRITE), current rdata=0x1f
[MASTER_PORT master2_slave3_tb.master2 @36295000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @36295000] IDLE: Starting new transaction (addr=0x02d7, mode=WRITE), current rdata=0x1f
[MASTER_PORT master2_slave3_tb.master2 @36315000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @36355000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @36355000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @36355000] IDLE: Starting new transaction (addr=0x02d7, mode= READ), current rdata=0x6e
[MASTER_PORT master2_slave3_tb.master1 @36365000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @36375000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @36395000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @36395000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @36495000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @36495000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @36575000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @36575000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @36585000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @36585000] SREADY state (WRITE): addr=0x2d7, wdata=0x1a
[MASTER_PORT master2_slave3_tb.master1 @36605000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @36645000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @36645000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @36665000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @36685000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @36685000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @36785000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @36785000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @36795000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @36795000] SREADY state (READ): addr=0x2d7, starting read
[SLAVE_PORT @36805000] RVALID state: smemren=1, rvalid=0, smemrdata=0xbe, smemaddr=0x2d7
[SLAVE_PORT @36815000] RVALID state: smemren=1, rvalid=0, smemrdata=0x1a, smemaddr=0x2d7
[SLAVE_PORT master2_slave3_tb.slave1.sp @36825000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @36825000] RVALID state: smemren=1, rvalid=1, smemrdata=0x1a, smemaddr=0x2d7
[SLAVE_PORT master2_slave3_tb.slave1.sp @36835000] RDATA transmission START, data=0x1a
[MASTER_PORT master2_slave3_tb.master1 @36855000] RDATA receiving: bit[0]=0, current_rdata=0x6e
[MASTER_PORT master2_slave3_tb.master1 @36875000] RDATA receiving: bit[1]=1, current_rdata=0x6e
[MASTER_PORT master2_slave3_tb.master1 @36895000] RDATA receiving: bit[2]=0, current_rdata=0x6e
[MASTER_PORT master2_slave3_tb.master1 @36915000] RDATA receiving: bit[3]=1, current_rdata=0x6a
[MASTER_PORT master2_slave3_tb.master1 @36935000] RDATA receiving: bit[4]=1, current_rdata=0x6a
[MASTER_PORT master2_slave3_tb.master1 @36955000] RDATA receiving: bit[5]=0, current_rdata=0x7a
[MASTER_PORT master2_slave3_tb.master1 @36975000] RDATA receiving: bit[6]=0, current_rdata=0x5a
[SLAVE_PORT master2_slave3_tb.slave1.sp @36985000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @36995000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @36995000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @36995000] Transitioning RDATA->IDLE, rdata=0x1a, drdata=0x1a
[MASTER_PORT master2_slave3_tb.master1 @36995000] RDATA receiving: bit[7]=0, current_rdata=0x1a
[MASTER_PORT master2_slave3_tb.master1 @36995000] RDATA COMPLETE: final rdata will be 0x34 after clock edge
ERROR: Write-Read conflict test failed at write phase

=== All Tests Completed ===

$finish called at time : 37115 ns : File "/home/prabathbk/ads_bus/da-bus/Serial/tb/master2_slave3_tb.sv" Line 542

