/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [13:0] _00_;
  reg [8:0] _01_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [30:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [9:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [6:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [14:0] celloutsig_0_3z;
  wire [16:0] celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire [27:0] celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [7:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [7:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [17:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [14:0] celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = celloutsig_0_35z | ~(celloutsig_0_34z);
  assign celloutsig_0_39z = celloutsig_0_30z | ~(celloutsig_0_38z);
  assign celloutsig_1_2z = celloutsig_1_0z | ~(celloutsig_1_1z[4]);
  assign celloutsig_1_16z = celloutsig_1_12z | ~(celloutsig_1_14z);
  assign celloutsig_0_10z = celloutsig_0_2z[4] | ~(celloutsig_0_3z[7]);
  assign celloutsig_0_18z = celloutsig_0_1z | ~(celloutsig_0_9z);
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _00_ <= 14'h0000;
    else _00_ <= in_data[32:19];
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _01_ <= 9'h000;
    else _01_ <= in_data[50:42];
  assign celloutsig_0_36z = { celloutsig_0_3z[5:0], celloutsig_0_23z } / { 1'h1, celloutsig_0_2z[3:1], celloutsig_0_11z, celloutsig_0_18z, in_data[0] };
  assign celloutsig_0_40z = { celloutsig_0_17z[18:13], celloutsig_0_36z, celloutsig_0_23z, celloutsig_0_9z, celloutsig_0_28z, celloutsig_0_39z } / { 1'h1, celloutsig_0_3z, celloutsig_0_18z };
  assign celloutsig_1_1z = { in_data[130:117], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } / { 1'h1, in_data[146:131], in_data[96] };
  assign celloutsig_0_5z = { celloutsig_0_3z[10:7], celloutsig_0_4z } / { 1'h1, celloutsig_0_3z[8:5] };
  assign celloutsig_1_7z = { celloutsig_1_6z[6:3], celloutsig_1_4z } / { 1'h1, in_data[97:96], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_13z = { celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_7z } / { 1'h1, celloutsig_1_1z[13:8], celloutsig_1_11z };
  assign celloutsig_1_19z = celloutsig_1_6z[7:4] / { 1'h1, celloutsig_1_5z[13:11] };
  assign celloutsig_0_7z = _00_[10:6] / { 1'h1, _00_[11:8] };
  assign celloutsig_0_13z = { celloutsig_0_8z[4], celloutsig_0_6z, celloutsig_0_1z } / { 1'h1, celloutsig_0_2z[1:0] };
  assign celloutsig_0_14z = { celloutsig_0_11z, celloutsig_0_13z } / { 1'h1, celloutsig_0_7z[3:1] };
  assign celloutsig_1_8z = { celloutsig_1_5z[5:1], celloutsig_1_2z } <= celloutsig_1_5z[10:5];
  assign celloutsig_1_11z = celloutsig_1_1z[3:1] <= { celloutsig_1_5z[11:10], celloutsig_1_2z };
  assign celloutsig_0_30z = _00_[11:3] !== { celloutsig_0_27z[8:2], celloutsig_0_11z, celloutsig_0_28z };
  assign celloutsig_0_31z = celloutsig_0_19z[6:1] !== _01_[8:3];
  assign celloutsig_0_35z = celloutsig_0_3z[12:0] !== { celloutsig_0_17z[30:22], celloutsig_0_14z };
  assign celloutsig_0_38z = { celloutsig_0_37z, celloutsig_0_11z, _01_, celloutsig_0_35z } !== { in_data[59:52], celloutsig_0_14z };
  assign celloutsig_1_0z = in_data[181:178] !== in_data[141:138];
  assign celloutsig_1_3z = in_data[125:108] !== celloutsig_1_1z;
  assign celloutsig_1_14z = { celloutsig_1_7z[2:1], celloutsig_1_0z } !== in_data[124:122];
  assign celloutsig_0_11z = { celloutsig_0_4z, celloutsig_0_7z } !== { celloutsig_0_3z[9:5], celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[31:22] !== in_data[44:35];
  assign celloutsig_0_23z = _00_[10:1] !== { in_data[30:22], celloutsig_0_16z };
  assign celloutsig_0_28z = { celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_27z, celloutsig_0_19z } !== { celloutsig_0_3z[10:9], celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_21z, _00_, celloutsig_0_14z };
  assign celloutsig_0_34z = ~^ { celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_31z };
  assign celloutsig_0_4z = ~^ { _00_[13:1], celloutsig_0_2z };
  assign celloutsig_1_12z = ~^ { celloutsig_1_7z[4:2], celloutsig_1_8z };
  assign celloutsig_0_15z = ~^ celloutsig_0_3z[8:3];
  assign celloutsig_0_21z = ~^ celloutsig_0_3z[12:7];
  assign celloutsig_0_3z = { celloutsig_0_1z, _00_ } ^ in_data[73:59];
  assign celloutsig_0_44z = { celloutsig_0_17z[27:1], celloutsig_0_1z } ^ { celloutsig_0_40z[16:1], celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_31z };
  assign celloutsig_1_6z = in_data[186:173] ^ { celloutsig_1_5z[13:1], celloutsig_1_2z };
  assign celloutsig_1_15z = { celloutsig_1_6z[7:2], celloutsig_1_14z, celloutsig_1_12z } ^ celloutsig_1_5z[8:1];
  assign celloutsig_0_8z = celloutsig_0_7z ^ celloutsig_0_2z;
  assign celloutsig_0_17z = { in_data[27:7], celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_5z } ^ { celloutsig_0_5z[4:2], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_10z, _00_, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_11z };
  assign celloutsig_0_19z = { celloutsig_0_3z[9:2], celloutsig_0_18z } ^ { in_data[43:41], celloutsig_0_5z, celloutsig_0_11z };
  assign celloutsig_0_2z = in_data[89:85] ^ _00_[10:6];
  assign celloutsig_0_27z = celloutsig_0_17z[22:13] ^ { celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_14z };
  assign celloutsig_0_43z = ~((celloutsig_0_12z & celloutsig_0_7z[4]) | (celloutsig_0_12z & celloutsig_0_17z[29]));
  assign celloutsig_1_4z = ~((in_data[191] & celloutsig_1_2z) | (celloutsig_1_1z[8] & celloutsig_1_3z));
  assign celloutsig_0_6z = ~((_00_[4] & in_data[90]) | (celloutsig_0_3z[4] & celloutsig_0_3z[1]));
  assign celloutsig_1_18z = ~((celloutsig_1_16z & celloutsig_1_14z) | (celloutsig_1_13z[4] & celloutsig_1_15z[5]));
  assign celloutsig_0_9z = ~((_00_[5] & celloutsig_0_2z[2]) | (celloutsig_0_4z & in_data[46]));
  assign celloutsig_0_12z = ~((celloutsig_0_3z[6] & celloutsig_0_11z) | (celloutsig_0_3z[11] & celloutsig_0_9z));
  assign celloutsig_0_16z = ~((celloutsig_0_15z & celloutsig_0_10z) | (celloutsig_0_9z & celloutsig_0_14z[0]));
  assign celloutsig_1_5z[14:1] = in_data[120:107] ^ { celloutsig_1_1z[12:0], celloutsig_1_0z };
  assign celloutsig_1_5z[0] = 1'h0;
  assign { out_data[128], out_data[99:96], out_data[32], out_data[27:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
