# Reading E:/Applications/modelsim_ase/tcl/vsim/pref.tcl
# do fsm_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying E:/Applications/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {fsm.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:25 on Oct 03,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." fsm.vo 
# -- Compiling module fsm
# -- Compiling module hard_block
# 
# Top level modules:
# 	fsm
# End time: 16:24:25 on Oct 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/E-yantra/Task\ 1/fsm/simulation/modelsim {E:/E-yantra/Task 1/fsm/simulation/modelsim/fsm_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:25 on Oct 03,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/E-yantra/Task 1/fsm/simulation/modelsim" E:/E-yantra/Task 1/fsm/simulation/modelsim/fsm_tb.v 
# -- Compiling module fsm_tb
# 
# Top level modules:
# 	fsm_tb
# End time: 16:24:25 on Oct 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  fsm_tb
# vsim -t 1ps -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" fsm_tb 
# Start time: 16:24:26 on Oct 03,2022
# Loading work.fsm_tb
# Loading work.fsm
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 4000 ps
# No errors encountered, congratulations!
# End time: 16:25:00 on Oct 03,2022, Elapsed time: 0:00:34
# Errors: 0, Warnings: 0
