/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 104 216 272 232)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "ASCII[7..0]" (rect 5 0 61 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 984 328 1160 344)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "Binary[2..0]" (rect 90 0 144 17)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(symbol
	(rect 568 256 728 352)
	(text "decre_4bit" (rect 5 0 69 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 75 24 92)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "Din[3..0]" (rect 0 0 50 19)(font "Intel Clear" (font_size 8)))
		(text "Din[3..0]" (rect 21 27 71 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 160 32)
		(output)
		(text "Dout[3..0]" (rect 0 0 59 19)(font "Intel Clear" (font_size 8)))
		(text "Dout[3..0]" (rect 80 27 139 46)(font "Intel Clear" (font_size 8)))
		(line (pt 160 32)(pt 144 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 144 80))
	)
)
(connector
	(text "l_in[7..0]" (rect 282 208 323 225)(font "Intel Clear" ))
	(pt 272 224)
	(pt 360 224)
	(bus)
)
(connector
	(pt 360 224)
	(pt 360 288)
	(bus)
)
(connector
	(pt 360 288)
	(pt 360 480)
	(bus)
)
(connector
	(text "l_in[3..0]" (rect 370 272 411 289)(font "Intel Clear" ))
	(pt 360 288)
	(pt 568 288)
	(bus)
)
(connector
	(text "l_out[3..0]" (rect 738 272 786 289)(font "Intel Clear" ))
	(pt 728 288)
	(pt 784 288)
	(bus)
)
(connector
	(pt 784 288)
	(pt 784 336)
	(bus)
)
(connector
	(pt 784 336)
	(pt 784 456)
	(bus)
)
(connector
	(text "l_out[2..0]" (rect 794 320 842 337)(font "Intel Clear" ))
	(pt 784 336)
	(pt 984 336)
	(bus)
)
(junction (pt 360 288))
(junction (pt 784 336))
