Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,4
design__inferred_latch__count,0
design__instance__count,838
design__instance__area,13051
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0008591287187300622
power__switching__total,0.0002898950478993356
power__leakage__total,0.000001108937226490525
power__total,0.0011501327389851213
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.26131483827547275
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26151545558169637
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.09849887850817995
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.65641516302682
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.098499
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,19.160910
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2756467077056919
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2758300610433943
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5732773307217927
timing__setup__ws__corner:nom_slow_1p08V_125C,13.194812727019798
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.573277
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,18.325193
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.266782548048511
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2669740892812516
timing__hold__ws__corner:nom_typ_1p20V_25C,0.27925024194535947
timing__setup__ws__corner:nom_typ_1p20V_25C,14.146804128564273
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.279250
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.859774
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.26131483827547275
clock__skew__worst_setup,0.26151545558169637
timing__hold__ws,0.09849887850817995
timing__setup__ws,13.194812727019798
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.098499
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,18.325193
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,838
design__instance__area__stdcell,13051
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.450944
design__instance__utilization__stdcell,0.450944
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,15
design__instance__area__class:inverter,81.648
design__instance__count__class:sequential_cell,102
design__instance__area__class:sequential_cell,4811.79
design__instance__count__class:multi_input_combinational_cell,543
design__instance__area__class:multi_input_combinational_cell,5771.61
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,151
design__instance__area__class:timing_repair_buffer,2177.28
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,19687.3
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,10
design__instance__area__class:clock_inverter,54.432
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,102
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,949
route__net__special,2
route__drc_errors__iter:0,691
route__wirelength__iter:0,22767
route__drc_errors__iter:1,307
route__wirelength__iter:1,22493
route__drc_errors__iter:2,270
route__wirelength__iter:2,22404
route__drc_errors__iter:3,38
route__wirelength__iter:3,22220
route__drc_errors__iter:4,1
route__wirelength__iter:4,22206
route__drc_errors__iter:5,0
route__wirelength__iter:5,22205
route__drc_errors,0
route__wirelength,22205
route__vias,5570
route__vias__singlecut,5570
route__vias__multicut,0
design__disconnected_pin__count,4
design__critical_disconnected_pin__count,0
route__wirelength__max,375.005
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,104
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,104
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,104
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,104
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000302232
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000028361
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000120255
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000028361
design_powergrid__voltage__worst,0.000028361
design_powergrid__voltage__worst__net:VPWR,1.19997
design_powergrid__drop__worst,0.0000302232
design_powergrid__drop__worst__net:VPWR,0.0000302232
design_powergrid__voltage__worst__net:VGND,0.000028361
design_powergrid__drop__worst__net:VGND,0.000028361
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000013600000000000000231607268086353457192672067321836948394775390625
ir__drop__worst,0.00003019999999999999884515121395534009707262157462537288665771484375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
