============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.25 - v14.20-s046_1
  Generated on:           Aug 02 2016  09:43:38 am
  Module:                 vin_spc
  Technology library:     h18_CORELIB_HV_WC revision 2.2
  Operating conditions:   worst (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

           Pin                 Type       Fanout  Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock Clk)                  launch                                125000 F 
RE_reg/CP                                                 0        125000 R 
RE_reg/Q                     DFCX6_HV          1 505.4 1829 +1625  126625 R 
RE                           out port                          +4  126628 R 
(vin_spc.sdc_line_11_34_1)   ext delay                      +4000  130628 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock Clk)                  capture                               250000 R 
                             uncertainty                     -100  249900 R 
----------------------------------------------------------------------------
Cost Group   : 'Clk' (path_group 'Clk')
Timing slack :  119272ps 
Start-point  : RE_reg/CP
End-point    : RE
