[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ImplicitFunc/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 40
LIB: work
FILE: ${SURELOG_DIR}/tests/ImplicitFunc/dut.sv
n<> u<39> t<Top_level_rule> c<1> l<1:1> el<13:1>
  n<> u<1> t<Null_rule> p<39> s<38> l<1:1>
  n<> u<38> t<Source_text> p<39> c<37> l<1:1> el<11:10>
    n<> u<37> t<Description> p<38> c<36> l<1:1> el<11:10>
      n<> u<36> t<Module_declaration> p<37> c<4> l<1:1> el<11:10>
        n<> u<4> t<Module_ansi_header> p<36> c<2> s<24> l<1:1> el<1:12>
          n<module> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
          n<dut> u<3> t<STRING_CONST> p<4> l<1:8> el<1:11>
        n<> u<24> t<Non_port_module_item> p<36> c<23> s<34> l<3:4> el<5:15>
          n<> u<23> t<Module_or_generate_item> p<24> c<22> l<3:4> el<5:15>
            n<> u<22> t<Module_common_item> p<23> c<21> l<3:4> el<5:15>
              n<> u<21> t<Module_or_generate_item_declaration> p<22> c<20> l<3:4> el<5:15>
                n<> u<20> t<Package_or_generate_item_declaration> p<21> c<19> l<3:4> el<5:15>
                  n<> u<19> t<Function_declaration> p<20> c<18> l<3:4> el<5:15>
                    n<> u<18> t<Function_body_declaration> p<19> c<15> l<3:13> el<5:15>
                      n<> u<15> t<Function_data_type_or_implicit> p<18> c<14> s<16> l<3:13> el<3:18>
                        n<> u<14> t<Packed_dimension> p<15> c<13> l<3:13> el<3:18>
                          n<> u<13> t<Constant_range> p<14> c<8> l<3:14> el<3:17>
                            n<> u<8> t<Constant_expression> p<13> c<7> s<12> l<3:14> el<3:15>
                              n<> u<7> t<Constant_primary> p<8> c<6> l<3:14> el<3:15>
                                n<> u<6> t<Primary_literal> p<7> c<5> l<3:14> el<3:15>
                                  n<1> u<5> t<INT_CONST> p<6> l<3:14> el<3:15>
                            n<> u<12> t<Constant_expression> p<13> c<11> l<3:16> el<3:17>
                              n<> u<11> t<Constant_primary> p<12> c<10> l<3:16> el<3:17>
                                n<> u<10> t<Primary_literal> p<11> c<9> l<3:16> el<3:17>
                                  n<0> u<9> t<INT_CONST> p<10> l<3:16> el<3:17>
                      n<foo> u<16> t<STRING_CONST> p<18> s<17> l<3:19> el<3:22>
                      n<> u<17> t<ENDFUNCTION> p<18> l<5:4> el<5:15>
        n<> u<34> t<Non_port_module_item> p<36> c<33> s<35> l<7:4> el<9:15>
          n<> u<33> t<Module_or_generate_item> p<34> c<32> l<7:4> el<9:15>
            n<> u<32> t<Module_common_item> p<33> c<31> l<7:4> el<9:15>
              n<> u<31> t<Module_or_generate_item_declaration> p<32> c<30> l<7:4> el<9:15>
                n<> u<30> t<Package_or_generate_item_declaration> p<31> c<29> l<7:4> el<9:15>
                  n<> u<29> t<Function_declaration> p<30> c<28> l<7:4> el<9:15>
                    n<> u<28> t<Function_body_declaration> p<29> c<25> l<7:13> el<9:15>
                      n<> u<25> t<Function_data_type_or_implicit> p<28> s<26> l<7:13> el<7:13>
                      n<bar> u<26> t<STRING_CONST> p<28> s<27> l<7:13> el<7:16>
                      n<> u<27> t<ENDFUNCTION> p<28> l<9:4> el<9:15>
        n<> u<35> t<ENDMODULE> p<36> l<11:1> el<11:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ImplicitFunc/dut.sv:1:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ImplicitFunc/dut.sv:1:1: Compile module "work@dut".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               4
Design                                                 1
Function                                               2
LogicTypespec                                          4
Module                                                 1
Range                                                  2
RefTypespec                                            4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ImplicitFunc/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ImplicitFunc/dut.sv, line:1:1, endln:11:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut
  |vpiInternalScope:
  \_Function: (work@dut.foo), line:3:4, endln:5:15
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ImplicitFunc/dut.sv, line:1:1, endln:11:10
    |vpiName:foo
    |vpiFullName:work@dut.foo
    |vpiTypedef:
    \_LogicTypespec: , line:3:13, endln:3:18
      |vpiParent:
      \_Function: (work@dut.foo), line:3:4, endln:5:15
      |vpiRange:
      \_Range: , line:3:13, endln:3:18
        |vpiParent:
        \_LogicTypespec: , line:3:13, endln:3:18
        |vpiLeftRange:
        \_Constant: , line:3:14, endln:3:15
          |vpiParent:
          \_Range: , line:3:13, endln:3:18
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:3:16, endln:3:17
          |vpiParent:
          \_Range: , line:3:13, endln:3:18
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiTypedef:
    \_LogicTypespec: , line:3:13, endln:3:18
      |vpiParent:
      \_Function: (work@dut.foo), line:3:4, endln:5:15
      |vpiRange:
      \_Range: , line:3:13, endln:3:18
        |vpiParent:
        \_LogicTypespec: , line:3:13, endln:3:18
        |vpiLeftRange:
        \_Constant: , line:3:14, endln:3:15
          |vpiParent:
          \_Range: , line:3:13, endln:3:18
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:3:16, endln:3:17
          |vpiParent:
          \_Range: , line:3:13, endln:3:18
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiImportTypespec:
    \_LogicTypespec: , line:3:13, endln:3:18
    |vpiImportTypespec:
    \_LogicTypespec: , line:3:13, endln:3:18
    |vpiVisibility:1
    |vpiReturn:
    \_RefTypespec: (work@dut.foo), line:3:13, endln:3:18
      |vpiParent:
      \_Function: (work@dut.foo), line:3:4, endln:5:15
      |vpiFullName:work@dut.foo
      |vpiActual:
      \_LogicTypespec: , line:3:13, endln:3:18
  |vpiInternalScope:
  \_Function: (work@dut.bar), line:7:4, endln:9:15
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ImplicitFunc/dut.sv, line:1:1, endln:11:10
    |vpiName:bar
    |vpiFullName:work@dut.bar
    |vpiTypedef:
    \_LogicTypespec: 
      |vpiParent:
      \_Function: (work@dut.bar), line:7:4, endln:9:15
    |vpiTypedef:
    \_LogicTypespec: 
      |vpiParent:
      \_Function: (work@dut.bar), line:7:4, endln:9:15
    |vpiImportTypespec:
    \_LogicTypespec: 
    |vpiImportTypespec:
    \_LogicTypespec: 
    |vpiVisibility:1
    |vpiReturn:
    \_RefTypespec: (work@dut.bar)
      |vpiParent:
      \_Function: (work@dut.bar), line:7:4, endln:9:15
      |vpiFullName:work@dut.bar
      |vpiActual:
      \_LogicTypespec: 
  |vpiImportTypespec:
  \_Function: (work@dut.foo), line:3:4, endln:5:15
  |vpiImportTypespec:
  \_Function: (work@dut.bar), line:7:4, endln:9:15
  |vpiDefName:work@dut
  |vpiTaskFunc:
  \_Function: (work@dut.foo), line:3:4, endln:5:15
  |vpiTaskFunc:
  \_Function: (work@dut.bar), line:7:4, endln:9:15
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
