Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : register_ref
Version: T-2022.03-SP2
Date   : Wed May 14 19:08:51 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          0.30
  Critical Path Slack:          -0.24
  Critical Path Clk Period:      0.10
  Total Negative Slack:       -220.69
  No. of Violating Paths:      992.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:              10.00
  Critical Path Length:          0.47
  Critical Path Slack:          -0.37
  Critical Path Clk Period:       n/a
  Total Negative Slack:        -23.57
  No. of Violating Paths:       64.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               4468
  Buf/Inv Cell Count:             760
  Buf Cell Count:                 401
  Inv Cell Count:                 359
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      3476
  Sequential Cell Count:          992
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4305.476082
  Noncombinational Area:  5277.440170
  Buf/Inv Area:            568.175997
  Total Buffer Area:           371.60
  Total Inverter Area:         196.57
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              9582.916252
  Design Area:            9582.916252


  Design Rules
  -----------------------------------
  Total Number of Nets:          5234
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: acf3030

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.74
  Logic Optimization:                 30.91
  Mapping Optimization:               23.06
  -----------------------------------------
  Overall Compile Time:               56.10
  Overall Compile Wall Clock Time:    56.46

  --------------------------------------------------------------------

  Design  WNS: 0.37  TNS: 244.26  Number of Violating Paths: 1056


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
