#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 15;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5632ab412900 .scope module, "reg_bank_TB" "reg_bank_TB" 2 3;
 .timescale -15 -15;
v0x5632ab449be0_0 .var "address_a", 1 0;
v0x5632ab449cf0_0 .var "address_b", 1 0;
v0x5632ab449dc0_0 .var "clk", 0 0;
v0x5632ab449ec0_0 .net "data_a", 7 0, v0x5632ab449510_0;  1 drivers
v0x5632ab449f90_0 .net "data_b", 7 0, v0x5632ab4495f0_0;  1 drivers
v0x5632ab44a030_0 .var "expected_a", 7 0;
v0x5632ab44a0d0_0 .var "expected_b", 7 0;
v0x5632ab44a190_0 .var "write_address", 1 0;
v0x5632ab44a280_0 .var "write_data", 7 0;
v0x5632ab44a3e0_0 .var "write_enable", 0 0;
E_0x5632ab424440 .event edge, v0x5632ab449440_0;
S_0x5632ab426920 .scope module, "DUT" "reg_bank" 2 23, 3 1 0, S_0x5632ab412900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 2 "address_a";
    .port_info 3 /INPUT 2 "address_b";
    .port_info 4 /INPUT 2 "write_address";
    .port_info 5 /INPUT 8 "write_data";
    .port_info 6 /OUTPUT 8 "data_a";
    .port_info 7 /OUTPUT 8 "data_b";
P_0x5632ab40e9e0 .param/l "BITS" 0 3 2, +C4<00000000000000000000000000001000>;
P_0x5632ab40ea20 .param/l "REG_SIZE" 0 3 3, +C4<00000000000000000000000000000100>;
v0x5632ab4136f0_0 .net "address_a", 0 1, v0x5632ab449be0_0;  1 drivers
v0x5632ab449360_0 .net "address_b", 0 1, v0x5632ab449cf0_0;  1 drivers
v0x5632ab449440_0 .net "clk", 0 0, v0x5632ab449dc0_0;  1 drivers
v0x5632ab449510_0 .var "data_a", 7 0;
v0x5632ab4495f0_0 .var "data_b", 7 0;
v0x5632ab449720 .array "reg_bank", 3 0, 7 0;
v0x5632ab449860_0 .net "write_address", 0 1, v0x5632ab44a190_0;  1 drivers
v0x5632ab449940_0 .net "write_data", 7 0, v0x5632ab44a280_0;  1 drivers
v0x5632ab449a20_0 .net "write_enable", 0 0, v0x5632ab44a3e0_0;  1 drivers
E_0x5632ab422ba0 .event posedge, v0x5632ab449440_0;
v0x5632ab449720_0 .array/port v0x5632ab449720, 0;
v0x5632ab449720_1 .array/port v0x5632ab449720, 1;
v0x5632ab449720_2 .array/port v0x5632ab449720, 2;
E_0x5632ab40d9b0/0 .event edge, v0x5632ab4136f0_0, v0x5632ab449720_0, v0x5632ab449720_1, v0x5632ab449720_2;
v0x5632ab449720_3 .array/port v0x5632ab449720, 3;
E_0x5632ab40d9b0/1 .event edge, v0x5632ab449720_3, v0x5632ab449360_0;
E_0x5632ab40d9b0 .event/or E_0x5632ab40d9b0/0, E_0x5632ab40d9b0/1;
    .scope S_0x5632ab426920;
T_0 ;
    %wait E_0x5632ab40d9b0;
    %load/vec4 v0x5632ab4136f0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x5632ab449720, 4;
    %store/vec4 v0x5632ab449510_0, 0, 8;
    %load/vec4 v0x5632ab449360_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x5632ab449720, 4;
    %store/vec4 v0x5632ab4495f0_0, 0, 8;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5632ab426920;
T_1 ;
    %wait E_0x5632ab422ba0;
    %load/vec4 v0x5632ab449a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5632ab449940_0;
    %load/vec4 v0x5632ab449860_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x5632ab449720, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5632ab412900;
T_2 ;
    %vpi_call 2 16 "$dumpfile", "reg_bank.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5632ab412900 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5632ab412900;
T_3 ;
    %delay 4, 0;
    %load/vec4 v0x5632ab449dc0_0;
    %nor/r;
    %store/vec4 v0x5632ab449dc0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5632ab412900;
T_4 ;
    %vpi_call 2 37 "$monitor", "%10d    0x%02H    0x%02H    0x%02H    0x%02H    0x%02H    0x%02H     0x%02H     0x%02H    0x%02H    0x%02H", $time, v0x5632ab449dc0_0, v0x5632ab44a3e0_0, v0x5632ab44a190_0, v0x5632ab44a280_0, v0x5632ab449be0_0, v0x5632ab449ec0_0, v0x5632ab44a030_0, v0x5632ab449cf0_0, v0x5632ab449f90_0, v0x5632ab44a0d0_0 {0 0 0};
    %vpi_call 2 42 "$display", "\012### Test: reg bank" {0 0 0};
    %vpi_call 2 43 "$display", "-------------------------------------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 44 "$display", "%10s %7s %6s  %8s %7s %7s %7s %8s %5s %7s %8s", "TIME", "CLK", "WE", "W_ADDR", "W_DATA", "ADDR_A", "DATA_A", "EXPECTED_A", "ADDR_B", "DATA_B", "EXPECTED_B" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5632ab449dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5632ab44a3e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5632ab44a280_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5632ab44a190_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5632ab449be0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5632ab449cf0_0, 0, 2;
    %end;
    .thread T_4;
    .scope S_0x5632ab412900;
T_5 ;
    %wait E_0x5632ab424440;
    %load/vec4 v0x5632ab449dc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x5632ab44a3e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x5632ab44a190_0;
    %addi 1, 0, 2;
    %store/vec4 v0x5632ab44a190_0, 0, 2;
    %load/vec4 v0x5632ab44a190_0;
    %subi 1, 0, 2;
    %store/vec4 v0x5632ab449be0_0, 0, 2;
    %load/vec4 v0x5632ab449be0_0;
    %subi 1, 0, 2;
    %store/vec4 v0x5632ab449cf0_0, 0, 2;
    %load/vec4 v0x5632ab449cf0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x5632ab44a030_0;
    %store/vec4 v0x5632ab44a0d0_0, 0, 8;
T_5.4 ;
    %load/vec4 v0x5632ab44a190_0;
    %pad/u 8;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v0x5632ab44a280_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5632ab44a280_0, 0, 8;
T_5.6 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x5632ab44a280_0;
    %store/vec4 v0x5632ab44a030_0, 0, 8;
T_5.3 ;
    %load/vec4 v0x5632ab44a3e0_0;
    %nor/r;
    %store/vec4 v0x5632ab44a3e0_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5632ab44a3e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.8, 4;
    %delay 1, 0;
    %load/vec4 v0x5632ab44a030_0;
    %load/vec4 v0x5632ab449ec0_0;
    %cmp/ne;
    %jmp/0xz  T_5.10, 6;
    %vpi_call 2 71 "$fatal", 32'sb00000000000000000000000000000000, "ASSERTION FAILED -- expected: 0x%02H, actual: 0x%02H", v0x5632ab449ec0_0, v0x5632ab44a030_0 {0 0 0};
T_5.10 ;
    %delay 1, 0;
    %load/vec4 v0x5632ab44a0d0_0;
    %load/vec4 v0x5632ab449f90_0;
    %cmp/ne;
    %jmp/0xz  T_5.12, 6;
    %vpi_call 2 72 "$fatal", 32'sb00000000000000000000000000000000, "ASSERTION FAILED -- expected: 0x%02H, actual: 0x%02H", v0x5632ab449f90_0, v0x5632ab44a0d0_0 {0 0 0};
T_5.12 ;
    %load/vec4 v0x5632ab44a0d0_0;
    %pushi/vec4 255, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5632ab449cf0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %vpi_call 2 71 "$display" {0 0 0};
    %vpi_call 2 72 "$finish" {0 0 0};
T_5.14 ;
T_5.8 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "../reg_bank/reg_bank_TB.v";
    "../reg_bank/reg_bank.v";
