Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9221623e9d994b4b85fc6734aa77f8c0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Lab02_Part2_Full_Adder_TB_behav xil_defaultlib.Lab02_Part2_Full_Adder_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture arch_full_adder of entity xil_defaultlib.Lab02_part2_full_adder [lab02_part2_full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.lab02_part2_full_adder_tb
Built simulation snapshot Lab02_Part2_Full_Adder_TB_behav
