{"sha": "b100079f2f901d64b6a0f3f996ba3a6d96e508c6", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YjEwMDA3OWYyZjkwMWQ2NGI2YTBmM2Y5OTZiYTNhNmQ5NmU1MDhjNg==", "commit": {"author": {"name": "Richard Henderson", "email": "rth@redhat.com", "date": "2005-01-20T06:35:37Z"}, "committer": {"name": "Richard Henderson", "email": "rth@gcc.gnu.org", "date": "2005-01-20T06:35:37Z"}, "message": "re PR target/19427 (gcc.c-torture/execute/simd-1.c compilation fails for i686 with -msse)\n\n        PR target/19427\n        * config/i386/i386.c (ix86_expand_vector_set): Fix third and fourth\n        shufps elements.\n        (ix86_expand_vector_extract): Likewise.\n\nFrom-SVN: r93946", "tree": {"sha": "7bdf73468288831d4be85f913fdadd4300139dab", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/7bdf73468288831d4be85f913fdadd4300139dab"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/b100079f2f901d64b6a0f3f996ba3a6d96e508c6", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b100079f2f901d64b6a0f3f996ba3a6d96e508c6", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b100079f2f901d64b6a0f3f996ba3a6d96e508c6", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b100079f2f901d64b6a0f3f996ba3a6d96e508c6/comments", "author": null, "committer": null, "parents": [{"sha": "539eaa3aaaf75211773d0861322b0e3bde6f7df9", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/539eaa3aaaf75211773d0861322b0e3bde6f7df9", "html_url": "https://github.com/Rust-GCC/gccrs/commit/539eaa3aaaf75211773d0861322b0e3bde6f7df9"}], "stats": {"total": 15, "additions": 11, "deletions": 4}, "files": [{"sha": "ca86ebb3622951d53b52eff2bf2d0dd4a43c5c7a", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b100079f2f901d64b6a0f3f996ba3a6d96e508c6/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b100079f2f901d64b6a0f3f996ba3a6d96e508c6/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=b100079f2f901d64b6a0f3f996ba3a6d96e508c6", "patch": "@@ -1,3 +1,10 @@\n+2005-01-19  Richard Henderson  <rth@redhat.com>\n+\n+\tPR target/19427\n+\t* config/i386/i386.c (ix86_expand_vector_set): Fix third and fourth\n+\tshufps elements.\n+\t(ix86_expand_vector_extract): Likewise.\n+\n 2005-01-19  Richard Henderson  <rth@redhat.com>\n \n \tPR middle-end/19304"}, {"sha": "800cd5264cf9b9926f978a6e8fc39d8dd44a3d82", "filename": "gcc/config/i386/i386.c", "status": "modified", "additions": 4, "deletions": 4, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b100079f2f901d64b6a0f3f996ba3a6d96e508c6/gcc%2Fconfig%2Fi386%2Fi386.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b100079f2f901d64b6a0f3f996ba3a6d96e508c6/gcc%2Fconfig%2Fi386%2Fi386.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.c?ref=b100079f2f901d64b6a0f3f996ba3a6d96e508c6", "patch": "@@ -16269,23 +16269,23 @@ ix86_expand_vector_set (bool mmx_ok, rtx target, rtx val, int elt)\n \t  /* op0 = A B X D  */\n \t  emit_insn (gen_sse_shufps_1 (target, target, tmp,\n \t\t\t\t       GEN_INT (1), GEN_INT (0),\n-\t\t\t\t       GEN_INT (2), GEN_INT (3)));\n+\t\t\t\t       GEN_INT (2+4), GEN_INT (3+4)));\n \t  return;\n \n \tcase 2:\n \t  tmp = copy_to_reg (target);\n \t  ix86_expand_vector_set (false, target, val, 0);\n \t  emit_insn (gen_sse_shufps_1 (target, target, tmp,\n \t\t\t\t       GEN_INT (0), GEN_INT (1),\n-\t\t\t\t       GEN_INT (0), GEN_INT (3)));\n+\t\t\t\t       GEN_INT (0+4), GEN_INT (3+4)));\n \t  return;\n \n \tcase 3:\n \t  tmp = copy_to_reg (target);\n \t  ix86_expand_vector_set (false, target, val, 0);\n \t  emit_insn (gen_sse_shufps_1 (target, target, tmp,\n \t\t\t\t       GEN_INT (0), GEN_INT (1),\n-\t\t\t\t       GEN_INT (2), GEN_INT (0)));\n+\t\t\t\t       GEN_INT (2+4), GEN_INT (0+4)));\n \t  return;\n \n \tdefault:\n@@ -16395,7 +16395,7 @@ ix86_expand_vector_extract (bool mmx_ok, rtx target, rtx vec, int elt)\n \t  tmp = gen_reg_rtx (mode);\n \t  emit_insn (gen_sse_shufps_1 (tmp, vec, vec,\n \t\t\t\t       GEN_INT (elt), GEN_INT (elt),\n-\t\t\t\t       GEN_INT (elt), GEN_INT (elt)));\n+\t\t\t\t       GEN_INT (elt+4), GEN_INT (elt+4)));\n \t  break;\n \n \tcase 2:"}]}