
---------- Begin Simulation Statistics ----------
final_tick                               882987207500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  88734                       # Simulator instruction rate (inst/s)
host_mem_usage                                 657552                       # Number of bytes of host memory used
host_op_rate                                   163464                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1126.97                       # Real time elapsed on the host
host_tick_rate                              783507369                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184218810                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.882987                       # Number of seconds simulated
sim_ticks                                882987207500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184218810                       # Number of ops (including micro ops) committed
system.cpu.cpi                              17.659744                       # CPI: cycles per instruction
system.cpu.discardedOps                          4352                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                      1507192133                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.056626                       # IPC: instructions per cycle
system.cpu.numCycles                       1765974415                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640467     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114702      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     10      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               24      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380913     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218810                       # Class of committed instruction
system.cpu.tickCycles                       258782282                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10509981                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      21037145                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          250                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10529552                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          917                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     21060937                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            918                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10657924                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10649851                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1451                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650051                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648865                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.988864                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2684                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             182                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 18                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              164                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          106                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     65329422                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         65329422                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     65329452                       # number of overall hits
system.cpu.dcache.overall_hits::total        65329452                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     21051318                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       21051318                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     21051359                       # number of overall misses
system.cpu.dcache.overall_misses::total      21051359                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 1675692341499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1675692341499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 1675692341499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1675692341499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380740                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380740                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380811                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380811                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.243704                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.243704                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.243704                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.243704                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79600.352885                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79600.352885                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79600.197854                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79600.197854                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          115                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          115                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10527009                       # number of writebacks
system.cpu.dcache.writebacks::total          10527009                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data     10520927                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     10520927                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data     10520927                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     10520927                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     10530391                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10530391                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     10530432                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10530432                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 827568899500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 827568899500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 827572564500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 827572564500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.121907                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.121907                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.121907                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.121907                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78588.620261                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78588.620261                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78588.662317                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78588.662317                       # average overall mshr miss latency
system.cpu.dcache.replacements               10529410                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2041465                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2041465                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2627                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2627                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     66460500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     66460500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044092                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044092                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001285                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001285                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25299.010278                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25299.010278                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           45                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2582                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2582                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     61423000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     61423000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001263                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001263                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23788.923315                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23788.923315                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     63287957                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       63287957                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     21048691                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     21048691                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 1675625880999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1675625880999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336648                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336648                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.249579                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.249579                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79607.130011                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79607.130011                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data     10520882                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     10520882                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data     10527809                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     10527809                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 827507476500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 827507476500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124831                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.124831                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78602.060172                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78602.060172                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           30                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            30                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           41                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           41                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.577465                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.577465                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           41                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           41                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3665000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3665000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.577465                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.577465                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 89390.243902                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89390.243902                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           31                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           31                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       245000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       245000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.088235                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.088235                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 81666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 81666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       242000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       242000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.088235                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.088235                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 80666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 80666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 882987207500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.840859                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            75859951                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10530434                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.203877                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.840859                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999845                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999845                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          904                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          96911313                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         96911313                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 882987207500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 882987207500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 882987207500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45070205                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086014                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            168944                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     42891262                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         42891262                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     42891262                       # number of overall hits
system.cpu.icache.overall_hits::total        42891262                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          950                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            950                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          950                       # number of overall misses
system.cpu.icache.overall_misses::total           950                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     73428500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     73428500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     73428500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     73428500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     42892212                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     42892212                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     42892212                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     42892212                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77293.157895                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77293.157895                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77293.157895                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77293.157895                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          142                       # number of writebacks
system.cpu.icache.writebacks::total               142                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          950                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          950                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          950                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          950                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     72478500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     72478500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     72478500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     72478500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76293.157895                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76293.157895                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76293.157895                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76293.157895                       # average overall mshr miss latency
system.cpu.icache.replacements                    142                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     42891262                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        42891262                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          950                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           950                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     73428500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     73428500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     42892212                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     42892212                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77293.157895                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77293.157895                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          950                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          950                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     72478500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     72478500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76293.157895                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76293.157895                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 882987207500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           687.207954                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            42892212                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               950                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          45149.696842                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   687.207954                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.335551                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.335551                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          808                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          808                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.394531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          42893162                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         42893162                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 882987207500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 882987207500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 882987207500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 882987207500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000000                       # Number of Instructions committed
system.cpu.thread0.numOps                   184218810                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   42                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 4163                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4205                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  42                       # number of overall hits
system.l2.overall_hits::.cpu.data                4163                       # number of overall hits
system.l2.overall_hits::total                    4205                       # number of overall hits
system.l2.demand_misses::.cpu.inst                908                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data           10526270                       # number of demand (read+write) misses
system.l2.demand_misses::total               10527178                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               908                       # number of overall misses
system.l2.overall_misses::.cpu.data          10526270                       # number of overall misses
system.l2.overall_misses::total              10527178                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     70584500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 811727633000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     811798217500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     70584500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 811727633000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    811798217500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              950                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         10530433                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10531383                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             950                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        10530433                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10531383                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.955789                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999605                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999601                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.955789                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999605                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999601                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77736.233480                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77114.460583                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77114.514213                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77736.233480                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77114.460583                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77114.514213                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            10509503                       # number of writebacks
system.l2.writebacks::total                  10509503                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           907                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data      10526266                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10527173                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          907                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data     10526266                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10527173                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     61456000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 706464748500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 706526204500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     61456000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 706464748500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 706526204500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.954737                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999604                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999600                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.954737                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999604                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999600                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67757.442117                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67114.468559                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67114.523956                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67757.442117                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67114.468559                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67114.523956                       # average overall mshr miss latency
system.l2.replacements                       10510876                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10527009                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10527009                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10527009                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10527009                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          141                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              141                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          141                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          141                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           14                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            14                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1957                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1957                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data        10525850                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            10525850                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 811691566000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  811691566000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data      10527807                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10527807                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999814                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999814                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77114.111069                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77114.111069                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data     10525850                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       10525850                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 706433076000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 706433076000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67114.112019                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67114.112019                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             42                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 42                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          908                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              908                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     70584500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     70584500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          950                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            950                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.955789                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.955789                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77736.233480                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77736.233480                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          907                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          907                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     61456000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     61456000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.954737                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.954737                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67757.442117                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67757.442117                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2206                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2206                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          420                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             420                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     36067000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     36067000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         2626                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2626                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.159939                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.159939                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85873.809524                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85873.809524                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          416                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          416                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     31672500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     31672500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.158416                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.158416                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76135.817308                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76135.817308                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.500000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.500000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19500                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 882987207500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16334.111153                       # Cycle average of tags in use
system.l2.tags.total_refs                    21060666                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10527261                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.000584                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.101817                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.670642                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16331.338694                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.996786                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996955                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1075                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10759                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4430                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  52648635                       # Number of tag accesses
system.l2.tags.data_accesses                 52648635                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 882987207500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5255300.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       907.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples  10526265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000860101000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       328452                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       328452                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            31442312                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4946549                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10527172                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   10509503                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10527172                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 10509503                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               5254203                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.78                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              10527172                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5             10509503                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10525654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 328451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 328453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 328452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 328453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 328452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 328453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 328452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 328452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 328452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 328452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 328452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 328452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 328452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 328452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 328452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 328452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       328452                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.050854                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.004609                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     17.748468                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        328447    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        328452                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       328452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000149                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000141                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.017006                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           328426     99.99%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               23      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        328452                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336869504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336304096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    381.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    380.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  882987188000                       # Total gap between requests
system.mem_ctrls.avgGap                      41973.70                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        29024                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336840480                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    168168992                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 32870.238383379976                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 381478323.965412557125                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 190454618.789027005434                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          907                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data     10526265                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks     10509503                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     24342500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 277352337000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 21616835353000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26838.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26348.60                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2056884.65                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        29024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336840480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336869504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        29024                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        29024                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    336304096                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    336304096                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          907                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data     10526265                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       10527172                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks     10509503                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total      10509503                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        32870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    381478324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        381511194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        32870                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        32870                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    380870859                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       380870859                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    380870859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        32870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    381478324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       762382053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             10527172                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5255281                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       657806                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       658125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       658053                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       658125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       657952                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       658115                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       658130                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       658023                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       657774                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       657712                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       657767                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       657809                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       657984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       658003                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       657937                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       657857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       328348                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       328549                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       328527                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       328576                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       328485                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       328530                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       328539                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       328509                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       328355                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       328325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       328332                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       328385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       328500                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       328474                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       328424                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       328423                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             79992204500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           52635860000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       277376679500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7598.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26348.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             9731324                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4875649                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.44                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.78                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1175479                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   859.289423                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   754.089854                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   293.819693                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        30432      2.59%      2.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        70537      6.00%      8.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        38802      3.30%     11.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        36300      3.09%     14.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        57662      4.91%     19.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        29932      2.55%     22.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        53760      4.57%     27.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        52082      4.43%     31.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       805972     68.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1175479                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             673739008                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          336337984                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              763.022388                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              380.909238                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.94                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 882987207500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      4196492160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      2230484685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    37587309060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13718488860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 69702019920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 203834743410                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 167416777440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  498686315535                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   564.771846                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 428450513000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  29484780000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 425051914500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      4196435040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      2230458120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    37576699020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13714077960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 69702019920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 203811123750                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 167436667680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  498667481490                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   564.750516                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 428488353500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  29484780000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 425014074000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 882987207500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1323                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     10509503                       # Transaction distribution
system.membus.trans_dist::CleanEvict              469                       # Transaction distribution
system.membus.trans_dist::ReadExReq          10525849                       # Transaction distribution
system.membus.trans_dist::ReadExResp         10525849                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1323                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     31564317                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               31564317                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    673173600                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               673173600                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10527173                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10527173    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10527173                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 882987207500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         42080098000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        34356575500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              3576                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     21036512                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          142                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3774                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10527807                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10527806                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           950                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2626                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            2                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            2                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2042                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     31590279                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              31592321                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        34944                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    673838112                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              673873056                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                        10510876                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336304096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         21042261                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000056                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007460                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               21041093     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1167      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21042261                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 882987207500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        15794044000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            950499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       10530434996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
