INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pwnies/laba_5/laba_5.srcs/sources_1/new/alu_opcodes_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pwnies/lab2/lab2.srcs/sources_1/new/alu_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pwnies/laba3_2/laba3_2.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pwnies/laba_5/laba_5.srcs/sources_1/new/riscv_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pwnies/laba_5/laba_5.srcs/sources_1/new/decoder_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pwnies/lab1/lab1.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pwnies/lab1/lab1.srcs/sources_1/new/fulladder32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pwnies/laba3/laba3.srcs/sources_1/new/instr_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pwnies/laba_6/laba_6.srcs/sources_1/new/pc_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pwnies/lab1/lab1.srcs/sources_1/new/quadadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quadadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pwnies/laba_3_3/laba_3_3.srcs/sources_1/new/rf_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pwnies/laba_6/laba_6.srcs/sources_1/new/riscv_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pwnies/laba_6/laba_6.srcs/sources_1/new/riscv_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pwnies/Downloads/tb_riscv_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_unit
