--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf main.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s200,ft256,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
U<0>        |    6.043(R)|   -0.984(R)|clk_BUFGP         |   0.000|
U<1>        |    5.485(R)|   -0.469(R)|clk_BUFGP         |   0.000|
U<2>        |    4.950(R)|   -0.052(R)|clk_BUFGP         |   0.000|
U<3>        |    5.867(R)|   -0.542(R)|clk_BUFGP         |   0.000|
U<4>        |    4.783(R)|    0.927(R)|clk_BUFGP         |   0.000|
U<5>        |    4.264(R)|   -0.272(R)|clk_BUFGP         |   0.000|
U<6>        |    5.131(R)|   -0.421(R)|clk_BUFGP         |   0.000|
U<7>        |    5.257(R)|    0.294(R)|clk_BUFGP         |   0.000|
count       |    1.597(R)|   -0.002(R)|clk_BUFGP         |   0.000|
rst         |    4.394(R)|    0.726(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
C_to_print<0>    |    7.957(R)|clk_BUFGP         |   0.000|
C_to_print<1>    |    8.458(R)|clk_BUFGP         |   0.000|
C_to_print<2>    |    7.658(R)|clk_BUFGP         |   0.000|
C_to_print<3>    |    8.018(R)|clk_BUFGP         |   0.000|
C_to_print<4>    |    8.011(R)|clk_BUFGP         |   0.000|
C_to_print<5>    |    8.373(R)|clk_BUFGP         |   0.000|
C_to_print<6>    |    8.799(R)|clk_BUFGP         |   0.000|
C_to_print<7>    |    9.217(R)|clk_BUFGP         |   0.000|
led<0>           |    9.661(R)|clk_BUFGP         |   0.000|
led<1>           |    9.980(R)|clk_BUFGP         |   0.000|
led<2>           |   10.922(R)|clk_BUFGP         |   0.000|
led<3>           |   10.419(R)|clk_BUFGP         |   0.000|
led<4>           |   10.205(R)|clk_BUFGP         |   0.000|
led<5>           |    9.191(R)|clk_BUFGP         |   0.000|
led<6>           |    9.905(R)|clk_BUFGP         |   0.000|
state_to_print<0>|    8.636(R)|clk_BUFGP         |   0.000|
state_to_print<1>|    8.624(R)|clk_BUFGP         |   0.000|
state_to_print<2>|    8.543(R)|clk_BUFGP         |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.170|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Dec 13 09:34:24 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 308 MB



