Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Nov 18 09:07:00 2022
| Host         : DESKTOP-CRRKENA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file newTop_timing_summary_routed.rpt -pb newTop_timing_summary_routed.pb -rpx newTop_timing_summary_routed.rpx -warn_on_violation
| Design       : newTop
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  201         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (505)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1024)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (505)
--------------------------
 There are 49 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: debouncer/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: debouncer/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: debouncer/FSM_sequential_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1024)
---------------------------------------------------
 There are 1024 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1036          inf        0.000                      0                 1036           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1036 Endpoints
Min Delay          1036 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top1/mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ssd[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.158ns  (logic 6.149ns (29.064%)  route 15.008ns (70.936%))
  Logic Levels:           13  (CARRY4=4 FDCE=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  top1/mips/dp/pcreg/q_reg[5]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  top1/mips/dp/pcreg/q_reg[5]/Q
                         net (fo=129, routed)         4.403     4.822    top1/mips/dp/pcreg/q[5]
    SLICE_X61Y20         LUT5 (Prop_lut5_I1_O)        0.299     5.121 r  top1/mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          2.452     7.573    top1/mips/dp/rf/rf_reg_r2_0_31_6_11/ADDRA2
    SLICE_X56Y22         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.721 r  top1/mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA/O
                         net (fo=2, routed)           1.150     8.871    top1/mips/dp/pcreg/rd20[6]
    SLICE_X53Y19         LUT6 (Prop_lut6_I5_O)        0.328     9.199 r  top1/mips/dp/pcreg/result0_carry__0_i_10/O
                         net (fo=5, routed)           0.989    10.188    top1/mips/dp/pcreg/q_reg[6]_1[4]
    SLICE_X50Y22         LUT5 (Prop_lut5_I4_O)        0.124    10.312 r  top1/mips/dp/pcreg/result2_carry_i_1/O
                         net (fo=1, routed)           0.520    10.832    top1/mips/dp/alu/DI[3]
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.217 r  top1/mips/dp/alu/result2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.217    top1/mips/dp/alu/result2_carry_n_1
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.331 r  top1/mips/dp/alu/result2_carry__0/CO[3]
                         net (fo=1, routed)           0.009    11.340    top1/mips/dp/alu/result2_carry__0_n_1
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.454 r  top1/mips/dp/alu/result2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.454    top1/mips/dp/alu/result2_carry__1_n_1
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.568 r  top1/mips/dp/alu/result2_carry__2/CO[3]
                         net (fo=1, routed)           1.117    12.685    top1/mips/dp/pcreg/CO[0]
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.809 r  top1/mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_19/O
                         net (fo=4, routed)           1.686    14.495    top1/mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_19_n_1
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.124    14.619 r  top1/mips/dp/pcreg/ssd_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.823    15.442    top1/mips/dp/pcreg/ssd_OBUF[6]_inst_i_5_n_1
    SLICE_X64Y20         LUT4 (Prop_lut4_I3_O)        0.148    15.590 r  top1/mips/dp/pcreg/ssd_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.859    17.449    ssd_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.708    21.158 r  ssd_OBUF[5]_inst/O
                         net (fo=0)                   0.000    21.158    ssd[5]
    V5                                                                r  ssd[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top1/mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ssd[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.971ns  (logic 5.948ns (28.366%)  route 15.022ns (71.634%))
  Logic Levels:           13  (CARRY4=4 FDCE=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  top1/mips/dp/pcreg/q_reg[5]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  top1/mips/dp/pcreg/q_reg[5]/Q
                         net (fo=129, routed)         4.403     4.822    top1/mips/dp/pcreg/q[5]
    SLICE_X61Y20         LUT5 (Prop_lut5_I1_O)        0.299     5.121 r  top1/mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          2.452     7.573    top1/mips/dp/rf/rf_reg_r2_0_31_6_11/ADDRA2
    SLICE_X56Y22         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.721 r  top1/mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA/O
                         net (fo=2, routed)           1.150     8.871    top1/mips/dp/pcreg/rd20[6]
    SLICE_X53Y19         LUT6 (Prop_lut6_I5_O)        0.328     9.199 r  top1/mips/dp/pcreg/result0_carry__0_i_10/O
                         net (fo=5, routed)           0.989    10.188    top1/mips/dp/pcreg/q_reg[6]_1[4]
    SLICE_X50Y22         LUT5 (Prop_lut5_I4_O)        0.124    10.312 r  top1/mips/dp/pcreg/result2_carry_i_1/O
                         net (fo=1, routed)           0.520    10.832    top1/mips/dp/alu/DI[3]
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.217 r  top1/mips/dp/alu/result2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.217    top1/mips/dp/alu/result2_carry_n_1
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.331 r  top1/mips/dp/alu/result2_carry__0/CO[3]
                         net (fo=1, routed)           0.009    11.340    top1/mips/dp/alu/result2_carry__0_n_1
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.454 r  top1/mips/dp/alu/result2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.454    top1/mips/dp/alu/result2_carry__1_n_1
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.568 r  top1/mips/dp/alu/result2_carry__2/CO[3]
                         net (fo=1, routed)           1.117    12.685    top1/mips/dp/pcreg/CO[0]
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.809 r  top1/mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_19/O
                         net (fo=4, routed)           1.686    14.495    top1/mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_19_n_1
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.124    14.619 r  top1/mips/dp/pcreg/ssd_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.821    15.440    top1/mips/dp/pcreg/ssd_OBUF[6]_inst_i_5_n_1
    SLICE_X64Y20         LUT4 (Prop_lut4_I3_O)        0.124    15.564 r  top1/mips/dp/pcreg/ssd_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.875    17.439    ssd_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    20.971 r  ssd_OBUF[6]_inst/O
                         net (fo=0)                   0.000    20.971    ssd[6]
    U7                                                                r  ssd[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top1/mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ssd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.963ns  (logic 6.156ns (29.364%)  route 14.808ns (70.636%))
  Logic Levels:           13  (CARRY4=4 FDCE=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  top1/mips/dp/pcreg/q_reg[5]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  top1/mips/dp/pcreg/q_reg[5]/Q
                         net (fo=129, routed)         4.403     4.822    top1/mips/dp/pcreg/q[5]
    SLICE_X61Y20         LUT5 (Prop_lut5_I1_O)        0.299     5.121 r  top1/mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          2.452     7.573    top1/mips/dp/rf/rf_reg_r2_0_31_6_11/ADDRA2
    SLICE_X56Y22         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.721 r  top1/mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA/O
                         net (fo=2, routed)           1.150     8.871    top1/mips/dp/pcreg/rd20[6]
    SLICE_X53Y19         LUT6 (Prop_lut6_I5_O)        0.328     9.199 r  top1/mips/dp/pcreg/result0_carry__0_i_10/O
                         net (fo=5, routed)           0.989    10.188    top1/mips/dp/pcreg/q_reg[6]_1[4]
    SLICE_X50Y22         LUT5 (Prop_lut5_I4_O)        0.124    10.312 r  top1/mips/dp/pcreg/result2_carry_i_1/O
                         net (fo=1, routed)           0.520    10.832    top1/mips/dp/alu/DI[3]
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.217 r  top1/mips/dp/alu/result2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.217    top1/mips/dp/alu/result2_carry_n_1
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.331 r  top1/mips/dp/alu/result2_carry__0/CO[3]
                         net (fo=1, routed)           0.009    11.340    top1/mips/dp/alu/result2_carry__0_n_1
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.454 r  top1/mips/dp/alu/result2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.454    top1/mips/dp/alu/result2_carry__1_n_1
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.568 r  top1/mips/dp/alu/result2_carry__2/CO[3]
                         net (fo=1, routed)           1.117    12.685    top1/mips/dp/pcreg/CO[0]
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.809 r  top1/mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_19/O
                         net (fo=4, routed)           1.686    14.495    top1/mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_19_n_1
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.124    14.619 r  top1/mips/dp/pcreg/ssd_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.674    15.293    top1/mips/dp/pcreg/ssd_OBUF[6]_inst_i_5_n_1
    SLICE_X64Y21         LUT4 (Prop_lut4_I1_O)        0.148    15.441 r  top1/mips/dp/pcreg/ssd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.807    17.249    ssd_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    20.963 r  ssd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.963    ssd[0]
    W7                                                                r  ssd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top1/mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ssd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.896ns  (logic 5.937ns (28.412%)  route 14.959ns (71.588%))
  Logic Levels:           13  (CARRY4=4 FDCE=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  top1/mips/dp/pcreg/q_reg[5]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  top1/mips/dp/pcreg/q_reg[5]/Q
                         net (fo=129, routed)         4.403     4.822    top1/mips/dp/pcreg/q[5]
    SLICE_X61Y20         LUT5 (Prop_lut5_I1_O)        0.299     5.121 r  top1/mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          2.452     7.573    top1/mips/dp/rf/rf_reg_r2_0_31_6_11/ADDRA2
    SLICE_X56Y22         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.721 r  top1/mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA/O
                         net (fo=2, routed)           1.150     8.871    top1/mips/dp/pcreg/rd20[6]
    SLICE_X53Y19         LUT6 (Prop_lut6_I5_O)        0.328     9.199 r  top1/mips/dp/pcreg/result0_carry__0_i_10/O
                         net (fo=5, routed)           0.989    10.188    top1/mips/dp/pcreg/q_reg[6]_1[4]
    SLICE_X50Y22         LUT5 (Prop_lut5_I4_O)        0.124    10.312 r  top1/mips/dp/pcreg/result2_carry_i_1/O
                         net (fo=1, routed)           0.520    10.832    top1/mips/dp/alu/DI[3]
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.217 r  top1/mips/dp/alu/result2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.217    top1/mips/dp/alu/result2_carry_n_1
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.331 r  top1/mips/dp/alu/result2_carry__0/CO[3]
                         net (fo=1, routed)           0.009    11.340    top1/mips/dp/alu/result2_carry__0_n_1
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.454 r  top1/mips/dp/alu/result2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.454    top1/mips/dp/alu/result2_carry__1_n_1
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.568 r  top1/mips/dp/alu/result2_carry__2/CO[3]
                         net (fo=1, routed)           1.117    12.685    top1/mips/dp/pcreg/CO[0]
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.809 r  top1/mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_19/O
                         net (fo=4, routed)           1.686    14.495    top1/mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_19_n_1
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.124    14.619 r  top1/mips/dp/pcreg/ssd_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.823    15.442    top1/mips/dp/pcreg/ssd_OBUF[6]_inst_i_5_n_1
    SLICE_X64Y20         LUT4 (Prop_lut4_I0_O)        0.124    15.566 r  top1/mips/dp/pcreg/ssd_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.810    17.376    ssd_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    20.896 r  ssd_OBUF[4]_inst/O
                         net (fo=0)                   0.000    20.896    ssd[4]
    U5                                                                r  ssd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top1/mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ssd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.764ns  (logic 6.005ns (28.919%)  route 14.759ns (71.081%))
  Logic Levels:           10  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  top1/mips/dp/pcreg/q_reg[5]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  top1/mips/dp/pcreg/q_reg[5]/Q
                         net (fo=129, routed)         4.403     4.822    top1/mips/dp/pcreg/q[5]
    SLICE_X61Y20         LUT5 (Prop_lut5_I1_O)        0.299     5.121 r  top1/mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          2.590     7.711    top1/mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRC2
    SLICE_X56Y21         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     7.835 r  top1/mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/O
                         net (fo=2, routed)           0.884     8.719    top1/mips/dp/pcreg/rd20[5]
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.843 r  top1/mips/dp/pcreg/result0_carry__0_i_11/O
                         net (fo=5, routed)           1.260    10.102    top1/mips/dp/alu/srcb[3]
    SLICE_X52Y22         LUT3 (Prop_lut3_I2_O)        0.124    10.226 r  top1/mips/dp/alu/RAM_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.000    10.226    top1/mips/dp/pcreg/RAM_reg_0_63_0_0_i_4_0[1]
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.804 r  top1/mips/dp/pcreg/RAM_reg_0_63_0_0_i_14/O[2]
                         net (fo=1, routed)           0.837    11.641    top1/mips/dp/pcreg/data0[6]
    SLICE_X52Y20         LUT5 (Prop_lut5_I3_O)        0.301    11.942 r  top1/mips/dp/pcreg/RAM_reg_0_63_0_0_i_6/O
                         net (fo=36, routed)          2.166    14.109    top1/mips/dp/pcreg/q_reg[2]_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I3_O)        0.124    14.233 r  top1/mips/dp/pcreg/ssd_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.956    15.189    top1/mips/dp/pcreg/ssd_OBUF[6]_inst_i_4_n_1
    SLICE_X64Y21         LUT4 (Prop_lut4_I3_O)        0.152    15.341 r  top1/mips/dp/pcreg/ssd_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.663    17.004    ssd_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    20.764 r  ssd_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.764    ssd[3]
    V8                                                                r  ssd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top1/mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ssd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.754ns  (logic 5.946ns (28.650%)  route 14.808ns (71.350%))
  Logic Levels:           13  (CARRY4=4 FDCE=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  top1/mips/dp/pcreg/q_reg[5]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  top1/mips/dp/pcreg/q_reg[5]/Q
                         net (fo=129, routed)         4.403     4.822    top1/mips/dp/pcreg/q[5]
    SLICE_X61Y20         LUT5 (Prop_lut5_I1_O)        0.299     5.121 r  top1/mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          2.452     7.573    top1/mips/dp/rf/rf_reg_r2_0_31_6_11/ADDRA2
    SLICE_X56Y22         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.721 r  top1/mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA/O
                         net (fo=2, routed)           1.150     8.871    top1/mips/dp/pcreg/rd20[6]
    SLICE_X53Y19         LUT6 (Prop_lut6_I5_O)        0.328     9.199 r  top1/mips/dp/pcreg/result0_carry__0_i_10/O
                         net (fo=5, routed)           0.989    10.188    top1/mips/dp/pcreg/q_reg[6]_1[4]
    SLICE_X50Y22         LUT5 (Prop_lut5_I4_O)        0.124    10.312 r  top1/mips/dp/pcreg/result2_carry_i_1/O
                         net (fo=1, routed)           0.520    10.832    top1/mips/dp/alu/DI[3]
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.217 r  top1/mips/dp/alu/result2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.217    top1/mips/dp/alu/result2_carry_n_1
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.331 r  top1/mips/dp/alu/result2_carry__0/CO[3]
                         net (fo=1, routed)           0.009    11.340    top1/mips/dp/alu/result2_carry__0_n_1
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.454 r  top1/mips/dp/alu/result2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.454    top1/mips/dp/alu/result2_carry__1_n_1
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.568 r  top1/mips/dp/alu/result2_carry__2/CO[3]
                         net (fo=1, routed)           1.117    12.685    top1/mips/dp/pcreg/CO[0]
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.809 r  top1/mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_19/O
                         net (fo=4, routed)           1.686    14.495    top1/mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_19_n_1
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.124    14.619 r  top1/mips/dp/pcreg/ssd_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.674    15.293    top1/mips/dp/pcreg/ssd_OBUF[6]_inst_i_5_n_1
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.124    15.417 r  top1/mips/dp/pcreg/ssd_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.808    17.225    ssd_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    20.754 r  ssd_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.754    ssd[1]
    W6                                                                r  ssd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top1/mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ssd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.516ns  (logic 5.752ns (28.038%)  route 14.764ns (71.962%))
  Logic Levels:           10  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  top1/mips/dp/pcreg/q_reg[5]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  top1/mips/dp/pcreg/q_reg[5]/Q
                         net (fo=129, routed)         4.403     4.822    top1/mips/dp/pcreg/q[5]
    SLICE_X61Y20         LUT5 (Prop_lut5_I1_O)        0.299     5.121 r  top1/mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          2.590     7.711    top1/mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRC2
    SLICE_X56Y21         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     7.835 r  top1/mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/O
                         net (fo=2, routed)           0.884     8.719    top1/mips/dp/pcreg/rd20[5]
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.843 r  top1/mips/dp/pcreg/result0_carry__0_i_11/O
                         net (fo=5, routed)           1.260    10.102    top1/mips/dp/alu/srcb[3]
    SLICE_X52Y22         LUT3 (Prop_lut3_I2_O)        0.124    10.226 r  top1/mips/dp/alu/RAM_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.000    10.226    top1/mips/dp/pcreg/RAM_reg_0_63_0_0_i_4_0[1]
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.804 r  top1/mips/dp/pcreg/RAM_reg_0_63_0_0_i_14/O[2]
                         net (fo=1, routed)           0.837    11.641    top1/mips/dp/pcreg/data0[6]
    SLICE_X52Y20         LUT5 (Prop_lut5_I3_O)        0.301    11.942 r  top1/mips/dp/pcreg/RAM_reg_0_63_0_0_i_6/O
                         net (fo=36, routed)          2.166    14.109    top1/mips/dp/pcreg/q_reg[2]_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I3_O)        0.124    14.233 r  top1/mips/dp/pcreg/ssd_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.956    15.189    top1/mips/dp/pcreg/ssd_OBUF[6]_inst_i_4_n_1
    SLICE_X64Y21         LUT4 (Prop_lut4_I1_O)        0.124    15.313 r  top1/mips/dp/pcreg/ssd_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668    16.981    ssd_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    20.516 r  ssd_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.516    ssd[2]
    U8                                                                r  ssd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top1/mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top1/mips/dp/pcreg/q_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.095ns  (logic 4.280ns (22.414%)  route 14.815ns (77.586%))
  Logic Levels:           21  (CARRY4=11 FDCE=1 LUT4=1 LUT5=4 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  top1/mips/dp/pcreg/q_reg[5]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  top1/mips/dp/pcreg/q_reg[5]/Q
                         net (fo=129, routed)         4.403     4.822    top1/mips/dp/pcreg/q[5]
    SLICE_X61Y20         LUT5 (Prop_lut5_I1_O)        0.299     5.121 r  top1/mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          2.452     7.573    top1/mips/dp/rf/rf_reg_r2_0_31_6_11/ADDRA2
    SLICE_X56Y22         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.721 r  top1/mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA/O
                         net (fo=2, routed)           1.150     8.871    top1/mips/dp/pcreg/rd20[6]
    SLICE_X53Y19         LUT6 (Prop_lut6_I5_O)        0.328     9.199 r  top1/mips/dp/pcreg/result0_carry__0_i_10/O
                         net (fo=5, routed)           0.989    10.188    top1/mips/dp/pcreg/q_reg[6]_1[4]
    SLICE_X50Y22         LUT5 (Prop_lut5_I4_O)        0.124    10.312 r  top1/mips/dp/pcreg/result2_carry_i_1/O
                         net (fo=1, routed)           0.520    10.832    top1/mips/dp/alu/DI[3]
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.217 r  top1/mips/dp/alu/result2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.217    top1/mips/dp/alu/result2_carry_n_1
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.331 r  top1/mips/dp/alu/result2_carry__0/CO[3]
                         net (fo=1, routed)           0.009    11.340    top1/mips/dp/alu/result2_carry__0_n_1
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.454 r  top1/mips/dp/alu/result2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.454    top1/mips/dp/alu/result2_carry__1_n_1
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.568 r  top1/mips/dp/alu/result2_carry__2/CO[3]
                         net (fo=1, routed)           1.117    12.685    top1/mips/dp/pcreg/CO[0]
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.809 r  top1/mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_19/O
                         net (fo=4, routed)           1.157    13.967    top1/mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_19_n_1
    SLICE_X57Y23         LUT4 (Prop_lut4_I0_O)        0.124    14.091 r  top1/mips/dp/pcreg/y_carry_i_11/O
                         net (fo=1, routed)           0.796    14.887    top1/mips/dp/pcreg/y_carry_i_11_n_1
    SLICE_X57Y24         LUT5 (Prop_lut5_I4_O)        0.124    15.011 r  top1/mips/dp/pcreg/y_carry_i_5/O
                         net (fo=3, routed)           1.204    16.214    top1/mips/dp/pcreg/y_carry_i_5_n_1
    SLICE_X59Y21         LUT6 (Prop_lut6_I1_O)        0.124    16.338 r  top1/mips/dp/pcreg/y_carry_i_3/O
                         net (fo=1, routed)           0.000    16.338    top1/mips/dp/pcadd2/S[0]
    SLICE_X59Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.888 r  top1/mips/dp/pcadd2/y_carry/CO[3]
                         net (fo=1, routed)           0.000    16.888    top1/mips/dp/pcadd2/y_carry_n_1
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.002 r  top1/mips/dp/pcadd2/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.002    top1/mips/dp/pcadd2/y_carry__0_n_1
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.116 r  top1/mips/dp/pcadd2/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.116    top1/mips/dp/pcadd2/y_carry__1_n_1
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.230 r  top1/mips/dp/pcadd2/y_carry__2/CO[3]
                         net (fo=1, routed)           0.009    17.239    top1/mips/dp/pcadd2/y_carry__2_n_1
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.353 r  top1/mips/dp/pcadd2/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.353    top1/mips/dp/pcadd2/y_carry__3_n_1
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.467 r  top1/mips/dp/pcadd2/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.467    top1/mips/dp/pcadd2/y_carry__4_n_1
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.780 r  top1/mips/dp/pcadd2/y_carry__5/O[3]
                         net (fo=1, routed)           1.009    18.789    top1/mips/dp/pcreg/y[27]
    SLICE_X62Y27         LUT5 (Prop_lut5_I4_O)        0.306    19.095 r  top1/mips/dp/pcreg/q[28]_i_1/O
                         net (fo=1, routed)           0.000    19.095    top1/mips/dp/pcreg/q[28]_i_1_n_1
    SLICE_X62Y27         FDCE                                         r  top1/mips/dp/pcreg/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top1/mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top1/mips/dp/pcreg/q_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.030ns  (logic 4.412ns (23.184%)  route 14.618ns (76.816%))
  Logic Levels:           22  (CARRY4=12 FDCE=1 LUT4=1 LUT5=4 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  top1/mips/dp/pcreg/q_reg[5]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  top1/mips/dp/pcreg/q_reg[5]/Q
                         net (fo=129, routed)         4.403     4.822    top1/mips/dp/pcreg/q[5]
    SLICE_X61Y20         LUT5 (Prop_lut5_I1_O)        0.299     5.121 r  top1/mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          2.452     7.573    top1/mips/dp/rf/rf_reg_r2_0_31_6_11/ADDRA2
    SLICE_X56Y22         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.721 r  top1/mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA/O
                         net (fo=2, routed)           1.150     8.871    top1/mips/dp/pcreg/rd20[6]
    SLICE_X53Y19         LUT6 (Prop_lut6_I5_O)        0.328     9.199 r  top1/mips/dp/pcreg/result0_carry__0_i_10/O
                         net (fo=5, routed)           0.989    10.188    top1/mips/dp/pcreg/q_reg[6]_1[4]
    SLICE_X50Y22         LUT5 (Prop_lut5_I4_O)        0.124    10.312 r  top1/mips/dp/pcreg/result2_carry_i_1/O
                         net (fo=1, routed)           0.520    10.832    top1/mips/dp/alu/DI[3]
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.217 r  top1/mips/dp/alu/result2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.217    top1/mips/dp/alu/result2_carry_n_1
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.331 r  top1/mips/dp/alu/result2_carry__0/CO[3]
                         net (fo=1, routed)           0.009    11.340    top1/mips/dp/alu/result2_carry__0_n_1
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.454 r  top1/mips/dp/alu/result2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.454    top1/mips/dp/alu/result2_carry__1_n_1
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.568 r  top1/mips/dp/alu/result2_carry__2/CO[3]
                         net (fo=1, routed)           1.117    12.685    top1/mips/dp/pcreg/CO[0]
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.809 r  top1/mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_19/O
                         net (fo=4, routed)           1.157    13.967    top1/mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_19_n_1
    SLICE_X57Y23         LUT4 (Prop_lut4_I0_O)        0.124    14.091 r  top1/mips/dp/pcreg/y_carry_i_11/O
                         net (fo=1, routed)           0.796    14.887    top1/mips/dp/pcreg/y_carry_i_11_n_1
    SLICE_X57Y24         LUT5 (Prop_lut5_I4_O)        0.124    15.011 r  top1/mips/dp/pcreg/y_carry_i_5/O
                         net (fo=3, routed)           1.204    16.214    top1/mips/dp/pcreg/y_carry_i_5_n_1
    SLICE_X59Y21         LUT6 (Prop_lut6_I1_O)        0.124    16.338 r  top1/mips/dp/pcreg/y_carry_i_3/O
                         net (fo=1, routed)           0.000    16.338    top1/mips/dp/pcadd2/S[0]
    SLICE_X59Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.888 r  top1/mips/dp/pcadd2/y_carry/CO[3]
                         net (fo=1, routed)           0.000    16.888    top1/mips/dp/pcadd2/y_carry_n_1
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.002 r  top1/mips/dp/pcadd2/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.002    top1/mips/dp/pcadd2/y_carry__0_n_1
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.116 r  top1/mips/dp/pcadd2/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.116    top1/mips/dp/pcadd2/y_carry__1_n_1
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.230 r  top1/mips/dp/pcadd2/y_carry__2/CO[3]
                         net (fo=1, routed)           0.009    17.239    top1/mips/dp/pcadd2/y_carry__2_n_1
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.353 r  top1/mips/dp/pcadd2/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.353    top1/mips/dp/pcadd2/y_carry__3_n_1
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.467 r  top1/mips/dp/pcadd2/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.467    top1/mips/dp/pcadd2/y_carry__4_n_1
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.581 r  top1/mips/dp/pcadd2/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.581    top1/mips/dp/pcadd2/y_carry__5_n_1
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.915 r  top1/mips/dp/pcadd2/y_carry__6/O[1]
                         net (fo=1, routed)           0.812    18.727    top1/mips/dp/pcreg/y[29]
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.303    19.030 r  top1/mips/dp/pcreg/q[30]_i_1/O
                         net (fo=1, routed)           0.000    19.030    top1/mips/dp/pcreg/q[30]_i_1_n_1
    SLICE_X59Y29         FDCE                                         r  top1/mips/dp/pcreg/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top1/mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top1/mips/dp/pcreg/q_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.950ns  (logic 4.184ns (22.079%)  route 14.766ns (77.921%))
  Logic Levels:           20  (CARRY4=10 FDCE=1 LUT4=1 LUT5=3 LUT6=4 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  top1/mips/dp/pcreg/q_reg[5]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  top1/mips/dp/pcreg/q_reg[5]/Q
                         net (fo=129, routed)         4.403     4.822    top1/mips/dp/pcreg/q[5]
    SLICE_X61Y20         LUT5 (Prop_lut5_I1_O)        0.299     5.121 r  top1/mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          2.452     7.573    top1/mips/dp/rf/rf_reg_r2_0_31_6_11/ADDRA2
    SLICE_X56Y22         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.721 r  top1/mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA/O
                         net (fo=2, routed)           1.150     8.871    top1/mips/dp/pcreg/rd20[6]
    SLICE_X53Y19         LUT6 (Prop_lut6_I5_O)        0.328     9.199 r  top1/mips/dp/pcreg/result0_carry__0_i_10/O
                         net (fo=5, routed)           0.989    10.188    top1/mips/dp/pcreg/q_reg[6]_1[4]
    SLICE_X50Y22         LUT5 (Prop_lut5_I4_O)        0.124    10.312 r  top1/mips/dp/pcreg/result2_carry_i_1/O
                         net (fo=1, routed)           0.520    10.832    top1/mips/dp/alu/DI[3]
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.217 r  top1/mips/dp/alu/result2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.217    top1/mips/dp/alu/result2_carry_n_1
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.331 r  top1/mips/dp/alu/result2_carry__0/CO[3]
                         net (fo=1, routed)           0.009    11.340    top1/mips/dp/alu/result2_carry__0_n_1
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.454 r  top1/mips/dp/alu/result2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.454    top1/mips/dp/alu/result2_carry__1_n_1
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.568 r  top1/mips/dp/alu/result2_carry__2/CO[3]
                         net (fo=1, routed)           1.117    12.685    top1/mips/dp/pcreg/CO[0]
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.809 r  top1/mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_19/O
                         net (fo=4, routed)           1.157    13.967    top1/mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_19_n_1
    SLICE_X57Y23         LUT4 (Prop_lut4_I0_O)        0.124    14.091 r  top1/mips/dp/pcreg/y_carry_i_11/O
                         net (fo=1, routed)           0.796    14.887    top1/mips/dp/pcreg/y_carry_i_11_n_1
    SLICE_X57Y24         LUT5 (Prop_lut5_I4_O)        0.124    15.011 r  top1/mips/dp/pcreg/y_carry_i_5/O
                         net (fo=3, routed)           1.204    16.214    top1/mips/dp/pcreg/y_carry_i_5_n_1
    SLICE_X59Y21         LUT6 (Prop_lut6_I1_O)        0.124    16.338 r  top1/mips/dp/pcreg/y_carry_i_3/O
                         net (fo=1, routed)           0.000    16.338    top1/mips/dp/pcadd2/S[0]
    SLICE_X59Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.888 r  top1/mips/dp/pcadd2/y_carry/CO[3]
                         net (fo=1, routed)           0.000    16.888    top1/mips/dp/pcadd2/y_carry_n_1
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.002 r  top1/mips/dp/pcadd2/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.002    top1/mips/dp/pcadd2/y_carry__0_n_1
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.116 r  top1/mips/dp/pcadd2/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.116    top1/mips/dp/pcadd2/y_carry__1_n_1
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.230 r  top1/mips/dp/pcadd2/y_carry__2/CO[3]
                         net (fo=1, routed)           0.009    17.239    top1/mips/dp/pcadd2/y_carry__2_n_1
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.353 r  top1/mips/dp/pcadd2/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.353    top1/mips/dp/pcadd2/y_carry__3_n_1
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.687 r  top1/mips/dp/pcadd2/y_carry__4/O[1]
                         net (fo=1, routed)           0.960    18.647    top1/mips/dp/pcreg/y[21]
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.303    18.950 r  top1/mips/dp/pcreg/q[22]_i_1/O
                         net (fo=1, routed)           0.000    18.950    top1/mips/dp/pcreg/q[22]_i_1_n_1
    SLICE_X62Y26         FDCE                                         r  top1/mips/dp/pcreg/q_reg[22]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debouncer/CNT_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debouncer/CNT_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE                         0.000     0.000 r  debouncer/CNT_reg[9]/C
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debouncer/CNT_reg[9]/Q
                         net (fo=3, routed)           0.078     0.219    debouncer/CNT_reg_n_1_[9]
    SLICE_X13Y22         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.343 r  debouncer/CNT0_carry__1/O[1]
                         net (fo=1, routed)           0.000     0.343    debouncer/in4[10]
    SLICE_X13Y22         FDRE                                         r  debouncer/CNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer/CNT_reg[13]/C
                            (rising edge-triggered cell FDSE)
  Destination:            debouncer/CNT_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDSE                         0.000     0.000 r  debouncer/CNT_reg[13]/C
    SLICE_X13Y23         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  debouncer/CNT_reg[13]/Q
                         net (fo=3, routed)           0.078     0.219    debouncer/CNT_reg_n_1_[13]
    SLICE_X13Y23         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.343 r  debouncer/CNT0_carry__2/O[1]
                         net (fo=1, routed)           0.000     0.343    debouncer/in4[14]
    SLICE_X13Y23         FDSE                                         r  debouncer/CNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer/CNT_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debouncer/CNT_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE                         0.000     0.000 r  debouncer/CNT_reg[17]/C
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debouncer/CNT_reg[17]/Q
                         net (fo=3, routed)           0.078     0.219    debouncer/CNT_reg_n_1_[17]
    SLICE_X13Y24         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.343 r  debouncer/CNT0_carry__3/O[1]
                         net (fo=1, routed)           0.000     0.343    debouncer/in4[18]
    SLICE_X13Y24         FDSE                                         r  debouncer/CNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer/CNT_reg[21]/C
                            (rising edge-triggered cell FDSE)
  Destination:            debouncer/CNT_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDSE                         0.000     0.000 r  debouncer/CNT_reg[21]/C
    SLICE_X13Y25         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  debouncer/CNT_reg[21]/Q
                         net (fo=3, routed)           0.078     0.219    debouncer/CNT_reg_n_1_[21]
    SLICE_X13Y25         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.343 r  debouncer/CNT0_carry__4/O[1]
                         net (fo=1, routed)           0.000     0.343    debouncer/in4[22]
    SLICE_X13Y25         FDSE                                         r  debouncer/CNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer/CNT_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debouncer/CNT_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE                         0.000     0.000 r  debouncer/CNT_reg[25]/C
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debouncer/CNT_reg[25]/Q
                         net (fo=3, routed)           0.078     0.219    debouncer/CNT_reg_n_1_[25]
    SLICE_X13Y26         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.343 r  debouncer/CNT0_carry__5/O[1]
                         net (fo=1, routed)           0.000     0.343    debouncer/in4[26]
    SLICE_X13Y26         FDSE                                         r  debouncer/CNT_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer/CNT_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debouncer/CNT_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE                         0.000     0.000 r  debouncer/CNT_reg[5]/C
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debouncer/CNT_reg[5]/Q
                         net (fo=3, routed)           0.078     0.219    debouncer/CNT_reg_n_1_[5]
    SLICE_X13Y21         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.343 r  debouncer/CNT0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.343    debouncer/in4[6]
    SLICE_X13Y21         FDRE                                         r  debouncer/CNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer/CNT_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debouncer/CNT_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.268ns (77.433%)  route 0.078ns (22.567%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE                         0.000     0.000 r  debouncer/CNT_reg[11]/C
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debouncer/CNT_reg[11]/Q
                         net (fo=3, routed)           0.078     0.219    debouncer/CNT_reg_n_1_[11]
    SLICE_X13Y22         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.346 r  debouncer/CNT0_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.346    debouncer/in4[12]
    SLICE_X13Y22         FDRE                                         r  debouncer/CNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer/CNT_reg[15]/C
                            (rising edge-triggered cell FDSE)
  Destination:            debouncer/CNT_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.268ns (77.433%)  route 0.078ns (22.567%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDSE                         0.000     0.000 r  debouncer/CNT_reg[15]/C
    SLICE_X13Y23         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  debouncer/CNT_reg[15]/Q
                         net (fo=3, routed)           0.078     0.219    debouncer/CNT_reg_n_1_[15]
    SLICE_X13Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.346 r  debouncer/CNT0_carry__2/O[3]
                         net (fo=1, routed)           0.000     0.346    debouncer/in4[16]
    SLICE_X13Y23         FDSE                                         r  debouncer/CNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer/CNT_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debouncer/CNT_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.268ns (77.433%)  route 0.078ns (22.567%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE                         0.000     0.000 r  debouncer/CNT_reg[19]/C
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debouncer/CNT_reg[19]/Q
                         net (fo=3, routed)           0.078     0.219    debouncer/CNT_reg_n_1_[19]
    SLICE_X13Y24         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.346 r  debouncer/CNT0_carry__3/O[3]
                         net (fo=1, routed)           0.000     0.346    debouncer/in4[20]
    SLICE_X13Y24         FDSE                                         r  debouncer/CNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer/CNT_reg[23]/C
                            (rising edge-triggered cell FDSE)
  Destination:            debouncer/CNT_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.268ns (77.433%)  route 0.078ns (22.567%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDSE                         0.000     0.000 r  debouncer/CNT_reg[23]/C
    SLICE_X13Y25         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  debouncer/CNT_reg[23]/Q
                         net (fo=3, routed)           0.078     0.219    debouncer/CNT_reg_n_1_[23]
    SLICE_X13Y25         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.346 r  debouncer/CNT0_carry__4/O[3]
                         net (fo=1, routed)           0.000     0.346    debouncer/in4[24]
    SLICE_X13Y25         FDSE                                         r  debouncer/CNT_reg[24]/D
  -------------------------------------------------------------------    -------------------





