// Seed: 2988154110
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1
);
  assign id_2 = 1 == 1'b0;
  assign id_2 = 1;
  logic id_3;
endmodule
