Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jun 11 15:39:35 2025
| Host         : YOGA7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.744        0.000                      0                 2199        0.052        0.000                      0                 2199        4.020        0.000                       0                   826  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.744        0.000                      0                 2199        0.052        0.000                      0                 2199        4.020        0.000                       0                   826  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.744ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/asteroidSize_4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/asteroidActive_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.228ns  (logic 3.111ns (37.811%)  route 5.117ns (62.189%))
  Logic Levels:           10  (CARRY4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.550     5.071    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X48Y83         FDRE                                         r  gameTop/gameLogic/asteroidSize_4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  gameTop/gameLogic/asteroidSize_4_reg[0]/Q
                         net (fo=5, routed)           1.130     6.657    gameTop/gameLogic/asteroidSize_4[0]
    SLICE_X46Y82         LUT5 (Prop_lut5_I1_O)        0.150     6.807 f  gameTop/gameLogic/rocketActive_0_i_218/O
                         net (fo=4, routed)           0.501     7.307    gameTop/gameLogic/_GEN_179[4]
    SLICE_X46Y82         LUT6 (Prop_lut6_I5_O)        0.328     7.635 r  gameTop/gameLogic/rocketActive_0_i_217/O
                         net (fo=2, routed)           0.585     8.221    gameTop/gameLogic/_GEN_179[5]
    SLICE_X44Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.345 r  gameTop/gameLogic/rocketActive_0_i_224/O
                         net (fo=1, routed)           0.000     8.345    gameTop/gameLogic/rocketActive_0_i_224_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.743 r  gameTop/gameLogic/rocketActive_0_reg_i_166/CO[3]
                         net (fo=1, routed)           0.000     8.743    gameTop/gameLogic/rocketActive_0_reg_i_166_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.056 f  gameTop/gameLogic/rocketActive_0_reg_i_103/O[3]
                         net (fo=2, routed)           0.741     9.797    gameTop/gameLogic/asteroidRight[10]
    SLICE_X42Y82         LUT6 (Prop_lut6_I5_O)        0.306    10.103 r  gameTop/gameLogic/rocketActive_0_i_34/O
                         net (fo=1, routed)           0.471    10.575    gameTop/gameLogic/rocketActive_0_i_34_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    11.031 r  gameTop/gameLogic/rocketActive_0_reg_i_13/CO[1]
                         net (fo=1, routed)           0.620    11.651    gameTop/gameLogic/_T_1061
    SLICE_X42Y83         LUT6 (Prop_lut6_I3_O)        0.332    11.983 r  gameTop/gameLogic/rocketActive_0_i_6/O
                         net (fo=5, routed)           0.338    12.322    gameTop/gameLogic/rocketActive_0_i_6_n_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I0_O)        0.124    12.446 r  gameTop/gameLogic/asteroidActive_0_i_3/O
                         net (fo=3, routed)           0.729    13.175    gameTop/gameLogic_n_181
    SLICE_X48Y85         LUT6 (Prop_lut6_I3_O)        0.124    13.299 r  gameTop/asteroidActive_2_i_1/O
                         net (fo=1, routed)           0.000    13.299    gameTop/gameLogic/asteroidActive_2_reg_1
    SLICE_X48Y85         FDRE                                         r  gameTop/gameLogic/asteroidActive_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.436    14.777    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X48Y85         FDRE                                         r  gameTop/gameLogic/asteroidActive_2_reg/C
                         clock pessimism              0.272    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X48Y85         FDRE (Setup_fdre_C_D)        0.029    15.043    gameTop/gameLogic/asteroidActive_2_reg
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -13.299    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.745ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/asteroidSize_4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/asteroidActive_4_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.226ns  (logic 3.111ns (37.821%)  route 5.115ns (62.179%))
  Logic Levels:           10  (CARRY4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.550     5.071    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X48Y83         FDRE                                         r  gameTop/gameLogic/asteroidSize_4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  gameTop/gameLogic/asteroidSize_4_reg[0]/Q
                         net (fo=5, routed)           1.130     6.657    gameTop/gameLogic/asteroidSize_4[0]
    SLICE_X46Y82         LUT5 (Prop_lut5_I1_O)        0.150     6.807 f  gameTop/gameLogic/rocketActive_0_i_218/O
                         net (fo=4, routed)           0.501     7.307    gameTop/gameLogic/_GEN_179[4]
    SLICE_X46Y82         LUT6 (Prop_lut6_I5_O)        0.328     7.635 r  gameTop/gameLogic/rocketActive_0_i_217/O
                         net (fo=2, routed)           0.585     8.221    gameTop/gameLogic/_GEN_179[5]
    SLICE_X44Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.345 r  gameTop/gameLogic/rocketActive_0_i_224/O
                         net (fo=1, routed)           0.000     8.345    gameTop/gameLogic/rocketActive_0_i_224_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.743 r  gameTop/gameLogic/rocketActive_0_reg_i_166/CO[3]
                         net (fo=1, routed)           0.000     8.743    gameTop/gameLogic/rocketActive_0_reg_i_166_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.056 f  gameTop/gameLogic/rocketActive_0_reg_i_103/O[3]
                         net (fo=2, routed)           0.741     9.797    gameTop/gameLogic/asteroidRight[10]
    SLICE_X42Y82         LUT6 (Prop_lut6_I5_O)        0.306    10.103 r  gameTop/gameLogic/rocketActive_0_i_34/O
                         net (fo=1, routed)           0.471    10.575    gameTop/gameLogic/rocketActive_0_i_34_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    11.031 r  gameTop/gameLogic/rocketActive_0_reg_i_13/CO[1]
                         net (fo=1, routed)           0.620    11.651    gameTop/gameLogic/_T_1061
    SLICE_X42Y83         LUT6 (Prop_lut6_I3_O)        0.332    11.983 r  gameTop/gameLogic/rocketActive_0_i_6/O
                         net (fo=5, routed)           0.338    12.322    gameTop/gameLogic/rocketActive_0_i_6_n_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I0_O)        0.124    12.446 r  gameTop/gameLogic/asteroidActive_0_i_3/O
                         net (fo=3, routed)           0.727    13.172    gameTop/gameLogic_n_181
    SLICE_X48Y84         LUT6 (Prop_lut6_I2_O)        0.124    13.296 r  gameTop/asteroidActive_4_i_1/O
                         net (fo=1, routed)           0.000    13.296    gameTop/gameLogic/asteroidActive_4_reg_0
    SLICE_X48Y84         FDRE                                         r  gameTop/gameLogic/asteroidActive_4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.435    14.776    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X48Y84         FDRE                                         r  gameTop/gameLogic/asteroidActive_4_reg/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X48Y84         FDRE (Setup_fdre_C_D)        0.029    15.042    gameTop/gameLogic/asteroidActive_4_reg
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -13.296    
  -------------------------------------------------------------------
                         slack                                  1.745    

Slack (MET) :             1.879ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/rocketX_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/asteroidActive_3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.087ns  (logic 2.498ns (30.891%)  route 5.589ns (69.109%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.544     5.065    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X38Y82         FDRE                                         r  gameTop/gameLogic/rocketX_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.478     5.543 f  gameTop/gameLogic/rocketX_2_reg[3]/Q
                         net (fo=7, routed)           0.997     6.540    gameTop/gameLogic/graphicEngineVGA_io_spriteXPosition_13[3]
    SLICE_X38Y79         LUT6 (Prop_lut6_I2_O)        0.301     6.841 r  gameTop/gameLogic/rocketActive_0_i_171/O
                         net (fo=11, routed)          1.051     7.893    gameTop/gameLogic/rocketActive_0_i_171_n_0
    SLICE_X41Y80         LUT5 (Prop_lut5_I1_O)        0.124     8.017 r  gameTop/gameLogic/rocketActive_0_i_165/O
                         net (fo=5, routed)           0.481     8.497    gameTop/gameLogic/rocketActive_0_i_165_n_0
    SLICE_X41Y80         LUT2 (Prop_lut2_I1_O)        0.150     8.647 r  gameTop/gameLogic/rocketActive_0_i_99/O
                         net (fo=12, routed)          0.770     9.418    gameTop/gameLogic/rocketActive_0_i_99_n_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I3_O)        0.326     9.744 r  gameTop/gameLogic/rocketActive_0_i_139/O
                         net (fo=1, routed)           0.501    10.244    gameTop/gameLogic/rocketActive_0_i_139_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.629 r  gameTop/gameLogic/rocketActive_0_reg_i_59/CO[3]
                         net (fo=1, routed)           0.000    10.629    gameTop/gameLogic/rocketActive_0_reg_i_59_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.786 r  gameTop/gameLogic/rocketActive_0_reg_i_19/CO[1]
                         net (fo=1, routed)           0.568    11.354    gameTop/gameLogic/_T_1231
    SLICE_X42Y83         LUT6 (Prop_lut6_I4_O)        0.329    11.683 r  gameTop/gameLogic/rocketActive_0_i_7/O
                         net (fo=5, routed)           0.494    12.177    gameTop/gameLogic/rocketActive_0_i_7_n_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.301 r  gameTop/gameLogic/asteroidActive_5_i_4/O
                         net (fo=3, routed)           0.726    13.027    gameTop/gameLogic_n_182
    SLICE_X48Y85         LUT6 (Prop_lut6_I3_O)        0.124    13.151 r  gameTop/asteroidActive_3_i_1/O
                         net (fo=1, routed)           0.000    13.151    gameTop/gameLogic/asteroidActive_3_reg_1
    SLICE_X48Y85         FDRE                                         r  gameTop/gameLogic/asteroidActive_3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.436    14.777    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X48Y85         FDRE                                         r  gameTop/gameLogic/asteroidActive_3_reg/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X48Y85         FDRE (Setup_fdre_C_D)        0.031    15.031    gameTop/gameLogic/asteroidActive_3_reg
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -13.151    
  -------------------------------------------------------------------
                         slack                                  1.879    

Slack (MET) :             1.911ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/asteroidSize_4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/rocketActive_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.043ns  (logic 3.111ns (38.681%)  route 4.932ns (61.319%))
  Logic Levels:           10  (CARRY4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.550     5.071    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X48Y83         FDRE                                         r  gameTop/gameLogic/asteroidSize_4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  gameTop/gameLogic/asteroidSize_4_reg[0]/Q
                         net (fo=5, routed)           1.130     6.657    gameTop/gameLogic/asteroidSize_4[0]
    SLICE_X46Y82         LUT5 (Prop_lut5_I1_O)        0.150     6.807 f  gameTop/gameLogic/rocketActive_0_i_218/O
                         net (fo=4, routed)           0.501     7.307    gameTop/gameLogic/_GEN_179[4]
    SLICE_X46Y82         LUT6 (Prop_lut6_I5_O)        0.328     7.635 r  gameTop/gameLogic/rocketActive_0_i_217/O
                         net (fo=2, routed)           0.585     8.221    gameTop/gameLogic/_GEN_179[5]
    SLICE_X44Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.345 r  gameTop/gameLogic/rocketActive_0_i_224/O
                         net (fo=1, routed)           0.000     8.345    gameTop/gameLogic/rocketActive_0_i_224_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.743 r  gameTop/gameLogic/rocketActive_0_reg_i_166/CO[3]
                         net (fo=1, routed)           0.000     8.743    gameTop/gameLogic/rocketActive_0_reg_i_166_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.056 f  gameTop/gameLogic/rocketActive_0_reg_i_103/O[3]
                         net (fo=2, routed)           0.741     9.797    gameTop/gameLogic/asteroidRight[10]
    SLICE_X42Y82         LUT6 (Prop_lut6_I5_O)        0.306    10.103 r  gameTop/gameLogic/rocketActive_0_i_34/O
                         net (fo=1, routed)           0.471    10.575    gameTop/gameLogic/rocketActive_0_i_34_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    11.031 f  gameTop/gameLogic/rocketActive_0_reg_i_13/CO[1]
                         net (fo=1, routed)           0.620    11.651    gameTop/gameLogic/_T_1061
    SLICE_X42Y83         LUT6 (Prop_lut6_I3_O)        0.332    11.983 f  gameTop/gameLogic/rocketActive_0_i_6/O
                         net (fo=5, routed)           0.478    12.462    gameTop/gameLogic/rocketActive_0_i_6_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I3_O)        0.124    12.586 r  gameTop/gameLogic/rocketActive_1_i_3/O
                         net (fo=1, routed)           0.404    12.990    gameTop/gameLogic_n_179
    SLICE_X37Y85         LUT6 (Prop_lut6_I3_O)        0.124    13.114 r  gameTop/rocketActive_1_i_1/O
                         net (fo=1, routed)           0.000    13.114    gameTop/gameLogic/rocketActive_1_reg_0
    SLICE_X37Y85         FDRE                                         r  gameTop/gameLogic/rocketActive_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.430    14.771    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X37Y85         FDRE                                         r  gameTop/gameLogic/rocketActive_1_reg/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X37Y85         FDRE (Setup_fdre_C_D)        0.031    15.025    gameTop/gameLogic/rocketActive_1_reg
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -13.114    
  -------------------------------------------------------------------
                         slack                                  1.911    

Slack (MET) :             1.994ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/asteroidSize_4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/rocketActive_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.957ns  (logic 3.111ns (39.097%)  route 4.846ns (60.903%))
  Logic Levels:           10  (CARRY4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.550     5.071    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X48Y83         FDRE                                         r  gameTop/gameLogic/asteroidSize_4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  gameTop/gameLogic/asteroidSize_4_reg[0]/Q
                         net (fo=5, routed)           1.130     6.657    gameTop/gameLogic/asteroidSize_4[0]
    SLICE_X46Y82         LUT5 (Prop_lut5_I1_O)        0.150     6.807 f  gameTop/gameLogic/rocketActive_0_i_218/O
                         net (fo=4, routed)           0.501     7.307    gameTop/gameLogic/_GEN_179[4]
    SLICE_X46Y82         LUT6 (Prop_lut6_I5_O)        0.328     7.635 r  gameTop/gameLogic/rocketActive_0_i_217/O
                         net (fo=2, routed)           0.585     8.221    gameTop/gameLogic/_GEN_179[5]
    SLICE_X44Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.345 r  gameTop/gameLogic/rocketActive_0_i_224/O
                         net (fo=1, routed)           0.000     8.345    gameTop/gameLogic/rocketActive_0_i_224_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.743 r  gameTop/gameLogic/rocketActive_0_reg_i_166/CO[3]
                         net (fo=1, routed)           0.000     8.743    gameTop/gameLogic/rocketActive_0_reg_i_166_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.056 f  gameTop/gameLogic/rocketActive_0_reg_i_103/O[3]
                         net (fo=2, routed)           0.741     9.797    gameTop/gameLogic/asteroidRight[10]
    SLICE_X42Y82         LUT6 (Prop_lut6_I5_O)        0.306    10.103 r  gameTop/gameLogic/rocketActive_0_i_34/O
                         net (fo=1, routed)           0.471    10.575    gameTop/gameLogic/rocketActive_0_i_34_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    11.031 f  gameTop/gameLogic/rocketActive_0_reg_i_13/CO[1]
                         net (fo=1, routed)           0.620    11.651    gameTop/gameLogic/_T_1061
    SLICE_X42Y83         LUT6 (Prop_lut6_I3_O)        0.332    11.983 f  gameTop/gameLogic/rocketActive_0_i_6/O
                         net (fo=5, routed)           0.494    12.477    gameTop/gameLogic/rocketActive_0_i_6_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124    12.601 r  gameTop/gameLogic/rocketActive_0_i_2/O
                         net (fo=1, routed)           0.303    12.904    gameTop/gameLogic_n_180
    SLICE_X36Y85         LUT6 (Prop_lut6_I3_O)        0.124    13.028 r  gameTop/rocketActive_0_i_1/O
                         net (fo=1, routed)           0.000    13.028    gameTop/gameLogic/rocketActive_0_reg_1
    SLICE_X36Y85         FDRE                                         r  gameTop/gameLogic/rocketActive_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.430    14.771    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X36Y85         FDRE                                         r  gameTop/gameLogic/rocketActive_0_reg/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X36Y85         FDRE (Setup_fdre_C_D)        0.029    15.023    gameTop/gameLogic/rocketActive_0_reg
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -13.028    
  -------------------------------------------------------------------
                         slack                                  1.994    

Slack (MET) :             1.997ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/asteroidSize_4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/rocketActive_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.957ns  (logic 3.111ns (39.098%)  route 4.846ns (60.902%))
  Logic Levels:           10  (CARRY4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.550     5.071    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X48Y83         FDRE                                         r  gameTop/gameLogic/asteroidSize_4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  gameTop/gameLogic/asteroidSize_4_reg[0]/Q
                         net (fo=5, routed)           1.130     6.657    gameTop/gameLogic/asteroidSize_4[0]
    SLICE_X46Y82         LUT5 (Prop_lut5_I1_O)        0.150     6.807 f  gameTop/gameLogic/rocketActive_0_i_218/O
                         net (fo=4, routed)           0.501     7.307    gameTop/gameLogic/_GEN_179[4]
    SLICE_X46Y82         LUT6 (Prop_lut6_I5_O)        0.328     7.635 r  gameTop/gameLogic/rocketActive_0_i_217/O
                         net (fo=2, routed)           0.585     8.221    gameTop/gameLogic/_GEN_179[5]
    SLICE_X44Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.345 r  gameTop/gameLogic/rocketActive_0_i_224/O
                         net (fo=1, routed)           0.000     8.345    gameTop/gameLogic/rocketActive_0_i_224_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.743 r  gameTop/gameLogic/rocketActive_0_reg_i_166/CO[3]
                         net (fo=1, routed)           0.000     8.743    gameTop/gameLogic/rocketActive_0_reg_i_166_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.056 f  gameTop/gameLogic/rocketActive_0_reg_i_103/O[3]
                         net (fo=2, routed)           0.741     9.797    gameTop/gameLogic/asteroidRight[10]
    SLICE_X42Y82         LUT6 (Prop_lut6_I5_O)        0.306    10.103 r  gameTop/gameLogic/rocketActive_0_i_34/O
                         net (fo=1, routed)           0.471    10.575    gameTop/gameLogic/rocketActive_0_i_34_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    11.031 f  gameTop/gameLogic/rocketActive_0_reg_i_13/CO[1]
                         net (fo=1, routed)           0.620    11.651    gameTop/gameLogic/_T_1061
    SLICE_X42Y83         LUT6 (Prop_lut6_I3_O)        0.332    11.983 f  gameTop/gameLogic/rocketActive_0_i_6/O
                         net (fo=5, routed)           0.497    12.480    gameTop/gameLogic/rocketActive_0_i_6_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124    12.604 r  gameTop/gameLogic/rocketActive_2_i_3/O
                         net (fo=1, routed)           0.299    12.904    gameTop/gameLogic_n_178
    SLICE_X36Y85         LUT6 (Prop_lut6_I3_O)        0.124    13.028 r  gameTop/rocketActive_2_i_1/O
                         net (fo=1, routed)           0.000    13.028    gameTop/gameLogic/rocketActive_2_reg_0
    SLICE_X36Y85         FDRE                                         r  gameTop/gameLogic/rocketActive_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.430    14.771    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X36Y85         FDRE                                         r  gameTop/gameLogic/rocketActive_2_reg/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X36Y85         FDRE (Setup_fdre_C_D)        0.031    15.025    gameTop/gameLogic/rocketActive_2_reg
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -13.028    
  -------------------------------------------------------------------
                         slack                                  1.997    

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/asteroidSize_4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/rocketActive_3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 3.111ns (39.200%)  route 4.825ns (60.800%))
  Logic Levels:           10  (CARRY4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.550     5.071    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X48Y83         FDRE                                         r  gameTop/gameLogic/asteroidSize_4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  gameTop/gameLogic/asteroidSize_4_reg[0]/Q
                         net (fo=5, routed)           1.130     6.657    gameTop/gameLogic/asteroidSize_4[0]
    SLICE_X46Y82         LUT5 (Prop_lut5_I1_O)        0.150     6.807 f  gameTop/gameLogic/rocketActive_0_i_218/O
                         net (fo=4, routed)           0.501     7.307    gameTop/gameLogic/_GEN_179[4]
    SLICE_X46Y82         LUT6 (Prop_lut6_I5_O)        0.328     7.635 r  gameTop/gameLogic/rocketActive_0_i_217/O
                         net (fo=2, routed)           0.585     8.221    gameTop/gameLogic/_GEN_179[5]
    SLICE_X44Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.345 r  gameTop/gameLogic/rocketActive_0_i_224/O
                         net (fo=1, routed)           0.000     8.345    gameTop/gameLogic/rocketActive_0_i_224_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.743 r  gameTop/gameLogic/rocketActive_0_reg_i_166/CO[3]
                         net (fo=1, routed)           0.000     8.743    gameTop/gameLogic/rocketActive_0_reg_i_166_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.056 f  gameTop/gameLogic/rocketActive_0_reg_i_103/O[3]
                         net (fo=2, routed)           0.741     9.797    gameTop/gameLogic/asteroidRight[10]
    SLICE_X42Y82         LUT6 (Prop_lut6_I5_O)        0.306    10.103 r  gameTop/gameLogic/rocketActive_0_i_34/O
                         net (fo=1, routed)           0.471    10.575    gameTop/gameLogic/rocketActive_0_i_34_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    11.031 f  gameTop/gameLogic/rocketActive_0_reg_i_13/CO[1]
                         net (fo=1, routed)           0.620    11.651    gameTop/gameLogic/_T_1061
    SLICE_X42Y83         LUT6 (Prop_lut6_I3_O)        0.332    11.983 f  gameTop/gameLogic/rocketActive_0_i_6/O
                         net (fo=5, routed)           0.491    12.474    gameTop/gameLogic/rocketActive_0_i_6_n_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I5_O)        0.124    12.598 r  gameTop/gameLogic/rocketActive_3_i_3/O
                         net (fo=1, routed)           0.285    12.883    gameTop/gameLogic_n_183
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    13.007 r  gameTop/rocketActive_3_i_1/O
                         net (fo=1, routed)           0.000    13.007    gameTop/gameLogic/rocketActive_3_reg_0
    SLICE_X37Y84         FDRE                                         r  gameTop/gameLogic/rocketActive_3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.429    14.770    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X37Y84         FDRE                                         r  gameTop/gameLogic/rocketActive_3_reg/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X37Y84         FDRE (Setup_fdre_C_D)        0.031    15.024    gameTop/gameLogic/rocketActive_3_reg
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -13.007    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/rocketX_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/asteroidActive_5_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.947ns  (logic 2.498ns (31.435%)  route 5.449ns (68.565%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.544     5.065    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X38Y82         FDRE                                         r  gameTop/gameLogic/rocketX_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.478     5.543 f  gameTop/gameLogic/rocketX_2_reg[3]/Q
                         net (fo=7, routed)           0.997     6.540    gameTop/gameLogic/graphicEngineVGA_io_spriteXPosition_13[3]
    SLICE_X38Y79         LUT6 (Prop_lut6_I2_O)        0.301     6.841 r  gameTop/gameLogic/rocketActive_0_i_171/O
                         net (fo=11, routed)          1.051     7.893    gameTop/gameLogic/rocketActive_0_i_171_n_0
    SLICE_X41Y80         LUT5 (Prop_lut5_I1_O)        0.124     8.017 r  gameTop/gameLogic/rocketActive_0_i_165/O
                         net (fo=5, routed)           0.481     8.497    gameTop/gameLogic/rocketActive_0_i_165_n_0
    SLICE_X41Y80         LUT2 (Prop_lut2_I1_O)        0.150     8.647 r  gameTop/gameLogic/rocketActive_0_i_99/O
                         net (fo=12, routed)          0.770     9.418    gameTop/gameLogic/rocketActive_0_i_99_n_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I3_O)        0.326     9.744 r  gameTop/gameLogic/rocketActive_0_i_139/O
                         net (fo=1, routed)           0.501    10.244    gameTop/gameLogic/rocketActive_0_i_139_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.629 r  gameTop/gameLogic/rocketActive_0_reg_i_59/CO[3]
                         net (fo=1, routed)           0.000    10.629    gameTop/gameLogic/rocketActive_0_reg_i_59_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.786 r  gameTop/gameLogic/rocketActive_0_reg_i_19/CO[1]
                         net (fo=1, routed)           0.568    11.354    gameTop/gameLogic/_T_1231
    SLICE_X42Y83         LUT6 (Prop_lut6_I4_O)        0.329    11.683 r  gameTop/gameLogic/rocketActive_0_i_7/O
                         net (fo=5, routed)           0.494    12.177    gameTop/gameLogic/rocketActive_0_i_7_n_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.301 r  gameTop/gameLogic/asteroidActive_5_i_4/O
                         net (fo=3, routed)           0.586    12.887    gameTop/gameLogic_n_182
    SLICE_X48Y84         LUT6 (Prop_lut6_I3_O)        0.124    13.011 r  gameTop/asteroidActive_5_i_1/O
                         net (fo=1, routed)           0.000    13.011    gameTop/gameLogic/asteroidActive_5_reg_0
    SLICE_X48Y84         FDRE                                         r  gameTop/gameLogic/asteroidActive_5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.435    14.776    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X48Y84         FDRE                                         r  gameTop/gameLogic/asteroidActive_5_reg/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X48Y84         FDRE (Setup_fdre_C_D)        0.031    15.030    gameTop/gameLogic/asteroidActive_5_reg
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -13.011    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.035ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/asteroidSize_4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/asteroidActive_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.965ns  (logic 3.111ns (39.057%)  route 4.854ns (60.943%))
  Logic Levels:           10  (CARRY4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.550     5.071    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X48Y83         FDRE                                         r  gameTop/gameLogic/asteroidSize_4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  gameTop/gameLogic/asteroidSize_4_reg[0]/Q
                         net (fo=5, routed)           1.130     6.657    gameTop/gameLogic/asteroidSize_4[0]
    SLICE_X46Y82         LUT5 (Prop_lut5_I1_O)        0.150     6.807 f  gameTop/gameLogic/rocketActive_0_i_218/O
                         net (fo=4, routed)           0.501     7.307    gameTop/gameLogic/_GEN_179[4]
    SLICE_X46Y82         LUT6 (Prop_lut6_I5_O)        0.328     7.635 r  gameTop/gameLogic/rocketActive_0_i_217/O
                         net (fo=2, routed)           0.585     8.221    gameTop/gameLogic/_GEN_179[5]
    SLICE_X44Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.345 r  gameTop/gameLogic/rocketActive_0_i_224/O
                         net (fo=1, routed)           0.000     8.345    gameTop/gameLogic/rocketActive_0_i_224_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.743 r  gameTop/gameLogic/rocketActive_0_reg_i_166/CO[3]
                         net (fo=1, routed)           0.000     8.743    gameTop/gameLogic/rocketActive_0_reg_i_166_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.056 f  gameTop/gameLogic/rocketActive_0_reg_i_103/O[3]
                         net (fo=2, routed)           0.741     9.797    gameTop/gameLogic/asteroidRight[10]
    SLICE_X42Y82         LUT6 (Prop_lut6_I5_O)        0.306    10.103 r  gameTop/gameLogic/rocketActive_0_i_34/O
                         net (fo=1, routed)           0.471    10.575    gameTop/gameLogic/rocketActive_0_i_34_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    11.031 r  gameTop/gameLogic/rocketActive_0_reg_i_13/CO[1]
                         net (fo=1, routed)           0.620    11.651    gameTop/gameLogic/_T_1061
    SLICE_X42Y83         LUT6 (Prop_lut6_I3_O)        0.332    11.983 r  gameTop/gameLogic/rocketActive_0_i_6/O
                         net (fo=5, routed)           0.338    12.322    gameTop/gameLogic/rocketActive_0_i_6_n_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I0_O)        0.124    12.446 r  gameTop/gameLogic/asteroidActive_0_i_3/O
                         net (fo=3, routed)           0.467    12.912    gameTop/gameLogic_n_181
    SLICE_X46Y83         LUT5 (Prop_lut5_I2_O)        0.124    13.036 r  gameTop/asteroidActive_0_i_1/O
                         net (fo=1, routed)           0.000    13.036    gameTop/gameLogic/asteroidActive_0_reg_2
    SLICE_X46Y83         FDRE                                         r  gameTop/gameLogic/asteroidActive_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.431    14.772    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X46Y83         FDRE                                         r  gameTop/gameLogic/asteroidActive_0_reg/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X46Y83         FDRE (Setup_fdre_C_D)        0.077    15.072    gameTop/gameLogic/asteroidActive_0_reg
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -13.036    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.156ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/rocketX_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/asteroidActive_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.855ns  (logic 2.498ns (31.802%)  route 5.357ns (68.198%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.544     5.065    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X38Y82         FDRE                                         r  gameTop/gameLogic/rocketX_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.478     5.543 f  gameTop/gameLogic/rocketX_2_reg[3]/Q
                         net (fo=7, routed)           0.997     6.540    gameTop/gameLogic/graphicEngineVGA_io_spriteXPosition_13[3]
    SLICE_X38Y79         LUT6 (Prop_lut6_I2_O)        0.301     6.841 r  gameTop/gameLogic/rocketActive_0_i_171/O
                         net (fo=11, routed)          1.051     7.893    gameTop/gameLogic/rocketActive_0_i_171_n_0
    SLICE_X41Y80         LUT5 (Prop_lut5_I1_O)        0.124     8.017 r  gameTop/gameLogic/rocketActive_0_i_165/O
                         net (fo=5, routed)           0.481     8.497    gameTop/gameLogic/rocketActive_0_i_165_n_0
    SLICE_X41Y80         LUT2 (Prop_lut2_I1_O)        0.150     8.647 r  gameTop/gameLogic/rocketActive_0_i_99/O
                         net (fo=12, routed)          0.770     9.418    gameTop/gameLogic/rocketActive_0_i_99_n_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I3_O)        0.326     9.744 r  gameTop/gameLogic/rocketActive_0_i_139/O
                         net (fo=1, routed)           0.501    10.244    gameTop/gameLogic/rocketActive_0_i_139_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.629 r  gameTop/gameLogic/rocketActive_0_reg_i_59/CO[3]
                         net (fo=1, routed)           0.000    10.629    gameTop/gameLogic/rocketActive_0_reg_i_59_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.786 r  gameTop/gameLogic/rocketActive_0_reg_i_19/CO[1]
                         net (fo=1, routed)           0.568    11.354    gameTop/gameLogic/_T_1231
    SLICE_X42Y83         LUT6 (Prop_lut6_I4_O)        0.329    11.683 r  gameTop/gameLogic/rocketActive_0_i_7/O
                         net (fo=5, routed)           0.494    12.177    gameTop/gameLogic/rocketActive_0_i_7_n_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.301 r  gameTop/gameLogic/asteroidActive_5_i_4/O
                         net (fo=3, routed)           0.495    12.796    gameTop/gameLogic_n_182
    SLICE_X46Y83         LUT6 (Prop_lut6_I3_O)        0.124    12.920 r  gameTop/asteroidActive_1_i_1/O
                         net (fo=1, routed)           0.000    12.920    gameTop/gameLogic/asteroidActive_1_reg_2
    SLICE_X46Y83         FDRE                                         r  gameTop/gameLogic/asteroidActive_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.431    14.772    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X46Y83         FDRE                                         r  gameTop/gameLogic/asteroidActive_1_reg/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X46Y83         FDRE (Setup_fdre_C_D)        0.081    15.076    gameTop/gameLogic/asteroidActive_1_reg
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -12.920    
  -------------------------------------------------------------------
                         slack                                  2.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/rocketY_3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.888%)  route 0.231ns (62.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.551     1.434    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X39Y77         FDRE                                         r  gameTop/gameLogic/rocketY_3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gameTop/gameLogic/rocketY_3_reg[6]/Q
                         net (fo=2, routed)           0.231     1.806    gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[9]_0[6]
    SLICE_X34Y77         FDRE                                         r  gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.815     1.943    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X34Y77         FDRE                                         r  gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[6]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X34Y77         FDRE (Hold_fdre_C_D)         0.060     1.754    gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/spriteVisibleReg_15_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_15_pipeReg__1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.646%)  route 0.244ns (63.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.558     1.441    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X36Y87         FDSE                                         r  gameTop/graphicEngineVGA/spriteVisibleReg_15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDSE (Prop_fdse_C_Q)         0.141     1.582 r  gameTop/graphicEngineVGA/spriteVisibleReg_15_reg/Q
                         net (fo=2, routed)           0.244     1.826    gameTop/graphicEngineVGA/spriteVisibleReg_15
    SLICE_X35Y85         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_15_pipeReg__1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.823     1.951    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X35Y85         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_15_pipeReg__1_reg/C
                         clock pessimism             -0.249     1.702    
    SLICE_X35Y85         FDRE (Hold_fdre_C_D)         0.066     1.768    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_15_pipeReg__1_reg
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/rocketY_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteYPositionReg_13_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.991%)  route 0.236ns (59.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.549     1.432    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X38Y76         FDRE                                         r  gameTop/gameLogic/rocketY_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  gameTop/gameLogic/rocketY_2_reg[2]/Q
                         net (fo=2, routed)           0.236     1.832    gameTop/graphicEngineVGA/spriteYPositionReg_13_reg[9]_0[2]
    SLICE_X32Y77         FDRE                                         r  gameTop/graphicEngineVGA/spriteYPositionReg_13_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.816     1.944    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X32Y77         FDRE                                         r  gameTop/graphicEngineVGA/spriteYPositionReg_13_reg[2]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X32Y77         FDRE (Hold_fdre_C_D)         0.057     1.752    gameTop/graphicEngineVGA/spriteYPositionReg_13_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/rocketX_3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteXPositionReg_14_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.333%)  route 0.224ns (63.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.555     1.438    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X36Y82         FDRE                                         r  gameTop/gameLogic/rocketX_3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.128     1.566 r  gameTop/gameLogic/rocketX_3_reg[9]/Q
                         net (fo=5, routed)           0.224     1.791    gameTop/graphicEngineVGA/spriteXPositionReg_14_reg[10]_0[9]
    SLICE_X34Y84         FDRE                                         r  gameTop/graphicEngineVGA/spriteXPositionReg_14_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.822     1.950    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X34Y84         FDRE                                         r  gameTop/graphicEngineVGA/spriteXPositionReg_14_reg[9]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X34Y84         FDRE (Hold_fdre_C_D)         0.009     1.710    gameTop/graphicEngineVGA/spriteXPositionReg_14_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/spriteVisibleReg_8_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_8_pipeReg__1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.105%)  route 0.237ns (64.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.558     1.441    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X36Y87         FDSE                                         r  gameTop/graphicEngineVGA/spriteVisibleReg_8_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDSE (Prop_fdse_C_Q)         0.128     1.569 r  gameTop/graphicEngineVGA/spriteVisibleReg_8_reg/Q
                         net (fo=2, routed)           0.237     1.806    gameTop/graphicEngineVGA/spriteVisibleReg_8
    SLICE_X33Y87         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_8_pipeReg__1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.825     1.953    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X33Y87         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_8_pipeReg__1_reg/C
                         clock pessimism             -0.249     1.704    
    SLICE_X33Y87         FDRE (Hold_fdre_C_D)         0.013     1.717    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_8_pipeReg__1_reg
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/rocketX_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteXPositionReg_11_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.268%)  route 0.296ns (67.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.554     1.437    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X37Y81         FDRE                                         r  gameTop/gameLogic/rocketX_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  gameTop/gameLogic/rocketX_0_reg[5]/Q
                         net (fo=5, routed)           0.296     1.874    gameTop/graphicEngineVGA/spriteXPositionReg_11_reg[10]_0[5]
    SLICE_X34Y77         FDRE                                         r  gameTop/graphicEngineVGA/spriteXPositionReg_11_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.815     1.943    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X34Y77         FDRE                                         r  gameTop/graphicEngineVGA/spriteXPositionReg_11_reg[5]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X34Y77         FDRE (Hold_fdre_C_D)         0.075     1.769    gameTop/graphicEngineVGA/spriteXPositionReg_11_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/rocketY_3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.038%)  route 0.286ns (66.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.551     1.434    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X36Y77         FDRE                                         r  gameTop/gameLogic/rocketY_3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gameTop/gameLogic/rocketY_3_reg[8]/Q
                         net (fo=2, routed)           0.286     1.861    gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[9]_0[8]
    SLICE_X32Y78         FDRE                                         r  gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.817     1.945    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X32Y78         FDRE                                         r  gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[8]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X32Y78         FDRE (Hold_fdre_C_D)         0.059     1.755    gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/rocketY_3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.128ns (30.652%)  route 0.290ns (69.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.551     1.434    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X36Y77         FDRE                                         r  gameTop/gameLogic/rocketY_3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.128     1.562 r  gameTop/gameLogic/rocketY_3_reg[9]/Q
                         net (fo=2, routed)           0.290     1.852    gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[9]_0[9]
    SLICE_X30Y79         FDRE                                         r  gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.818     1.946    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X30Y79         FDRE                                         r  gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[9]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X30Y79         FDRE (Hold_fdre_C_D)         0.029     1.726    gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/rocketY_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.320%)  route 0.309ns (68.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.551     1.434    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X36Y77         FDRE                                         r  gameTop/gameLogic/rocketY_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gameTop/gameLogic/rocketY_3_reg[1]/Q
                         net (fo=2, routed)           0.309     1.884    gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[9]_0[1]
    SLICE_X31Y77         FDRE                                         r  gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.816     1.944    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X31Y77         FDRE                                         r  gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[1]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X31Y77         FDRE (Hold_fdre_C_D)         0.059     1.754    gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/rocketX_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteXPositionReg_11_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.128ns (32.035%)  route 0.272ns (67.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.552     1.435    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X36Y79         FDRE                                         r  gameTop/gameLogic/rocketX_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.128     1.563 r  gameTop/gameLogic/rocketX_0_reg[2]/Q
                         net (fo=8, routed)           0.272     1.835    gameTop/graphicEngineVGA/spriteXPositionReg_11_reg[10]_0[2]
    SLICE_X34Y78         FDRE                                         r  gameTop/graphicEngineVGA/spriteXPositionReg_11_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.817     1.944    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X34Y78         FDRE                                         r  gameTop/graphicEngineVGA/spriteXPositionReg_11_reg[2]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X34Y78         FDRE (Hold_fdre_C_D)         0.005     1.700    gameTop/graphicEngineVGA/spriteXPositionReg_11_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y38  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y36  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y37  gameTop/graphicEngineVGA/backBufferShadowMemory/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34  gameTop/graphicEngineVGA/backTileMemories_0/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y36  gameTop/graphicEngineVGA/backTileMemories_15/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y30  gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y32  gameTop/graphicEngineVGA/spriteMemories_1/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y32  gameTop/graphicEngineVGA/spriteMemories_1/ramsSpWf/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y34  gameTop/graphicEngineVGA/spriteMemories_10/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y31  gameTop/graphicEngineVGA/spriteMemories_11/ramsSpWf/RAM_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y86  gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y86  gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y70  gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y70  gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y86  gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y86  gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y95  pipeResetReg_0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y95  pipeResetReg_0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y95  pipeResetReg_1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y95  pipeResetReg_1_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y86  gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y86  gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y70  gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y70  gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y86  gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y86  gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y95  pipeResetReg_0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y95  pipeResetReg_0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y95  pipeResetReg_1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y95  pipeResetReg_1_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_Hsync_pipeReg_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.207ns  (logic 4.146ns (50.513%)  route 4.061ns (49.487%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.548     5.069    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X30Y86         FDRE                                         r  gameTop/graphicEngineVGA/io_Hsync_pipeReg_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_fdre_C_Q)         0.478     5.547 r  gameTop/graphicEngineVGA/io_Hsync_pipeReg_0_reg__0/Q
                         net (fo=1, routed)           4.061     9.608    io_Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.668    13.276 r  io_Hsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.276    io_Hsync
    P19                                                               r  io_Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/gameLogic/ledActive_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.015ns  (logic 3.957ns (49.371%)  route 4.058ns (50.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.546     5.067    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X36Y84         FDRE                                         r  gameTop/gameLogic/ledActive_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  gameTop/gameLogic/ledActive_2_reg/Q
                         net (fo=1, routed)           4.058     9.581    io_led_2_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.501    13.082 r  io_led_2_OBUF_inst/O
                         net (fo=0)                   0.000    13.082    io_led_2
    U19                                                               r  io_led_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.985ns  (logic 3.975ns (49.778%)  route 4.010ns (50.222%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.549     5.070    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X29Y85         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]/Q
                         net (fo=1, routed)           4.010     9.536    io_vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    13.055 r  io_vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.055    io_vgaBlue[2]
    K18                                                               r  io_vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.839ns  (logic 3.958ns (50.497%)  route 3.881ns (49.503%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.549     5.070    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X28Y85         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]/Q
                         net (fo=1, routed)           3.881     9.406    io_vgaRed_OBUF[1]
    N19                  OBUF (Prop_obuf_I_O)         3.502    12.909 r  io_vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.909    io_vgaRed[3]
    N19                                                               r  io_vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.799ns  (logic 3.980ns (51.033%)  route 3.819ns (48.967%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.546     5.067    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X32Y84         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]/Q
                         net (fo=1, routed)           3.819     9.342    io_vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    12.866 r  io_vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.866    io_vgaRed[2]
    J19                                                               r  io_vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.784ns  (logic 3.980ns (51.129%)  route 3.804ns (48.871%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.546     5.067    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X32Y84         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.804     9.327    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         3.524    12.851 r  io_vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.851    io_vgaRed[0]
    G19                                                               r  io_vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.782ns  (logic 3.977ns (51.102%)  route 3.805ns (48.898%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.546     5.067    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X32Y84         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.805     9.328    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         3.521    12.849 r  io_vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.849    io_vgaGreen[0]
    J17                                                               r  io_vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.768ns  (logic 3.959ns (50.970%)  route 3.809ns (49.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.549     5.070    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X28Y85         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.809     9.334    lopt_2
    L18                  OBUF (Prop_obuf_I_O)         3.503    12.838 r  io_vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.838    io_vgaBlue[1]
    L18                                                               r  io_vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.770ns  (logic 3.985ns (51.290%)  route 3.785ns (48.710%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.546     5.067    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X32Y84         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/Q
                         net (fo=1, routed)           3.785     9.308    io_vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    12.837 r  io_vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.837    io_vgaGreen[2]
    G17                                                               r  io_vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_Vsync_pipeReg_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.745ns  (logic 4.152ns (53.615%)  route 3.592ns (46.385%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.540     5.061    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X30Y70         FDRE                                         r  gameTop/graphicEngineVGA/io_Vsync_pipeReg_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.478     5.539 r  gameTop/graphicEngineVGA/io_Vsync_pipeReg_0_reg__0/Q
                         net (fo=1, routed)           3.592     9.131    io_Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.674    12.805 r  io_Vsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.805    io_Vsync
    R19                                                               r  io_Vsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/missingFrameErrorReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_missingFrameError
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.234ns  (logic 1.363ns (61.018%)  route 0.871ns (38.982%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.555     1.438    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X40Y82         FDRE                                         r  gameTop/graphicEngineVGA/missingFrameErrorReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  gameTop/graphicEngineVGA/missingFrameErrorReg_reg/Q
                         net (fo=2, routed)           0.871     2.450    io_missingFrameError_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.673 r  io_missingFrameError_OBUF_inst/O
                         net (fo=0)                   0.000     3.673    io_missingFrameError
    L1                                                                r  io_missingFrameError (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.355ns  (logic 1.372ns (58.265%)  route 0.983ns (41.735%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.557     1.440    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X29Y84         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]/Q
                         net (fo=1, routed)           0.983     2.564    io_vgaGreen_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.796 r  io_vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.796    io_vgaGreen[3]
    D17                                                               r  io_vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.417ns  (logic 1.367ns (56.547%)  route 1.050ns (43.453%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.557     1.440    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X28Y85         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/Q
                         net (fo=1, routed)           1.050     2.631    io_vgaBlue_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.857 r  io_vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.857    io_vgaBlue[3]
    J18                                                               r  io_vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.450ns  (logic 1.338ns (54.590%)  route 1.113ns (45.410%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.557     1.440    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X29Y85         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.113     2.694    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.890 r  io_vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.890    io_vgaBlue[0]
    N18                                                               r  io_vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.597ns  (logic 1.361ns (52.411%)  route 1.236ns (47.589%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.557     1.440    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X28Y85         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.236     2.817    lopt_10
    H19                  OBUF (Prop_obuf_I_O)         1.220     4.038 r  io_vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.038    io_vgaRed[1]
    H19                                                               r  io_vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.608ns  (logic 1.348ns (51.675%)  route 1.260ns (48.325%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.557     1.440    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X29Y84         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.260     2.841    lopt_6
    H17                  OBUF (Prop_obuf_I_O)         1.207     4.048 r  io_vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.048    io_vgaGreen[1]
    H17                                                               r  io_vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_Vsync_pipeReg_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.622ns  (logic 1.405ns (53.607%)  route 1.216ns (46.393%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.552     1.435    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X30Y70         FDRE                                         r  gameTop/graphicEngineVGA/io_Vsync_pipeReg_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.148     1.583 r  gameTop/graphicEngineVGA/io_Vsync_pipeReg_0_reg__0/Q
                         net (fo=1, routed)           1.216     2.800    io_Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.257     4.057 r  io_Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.057    io_Vsync
    R19                                                               r  io_Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/gameLogic/ledActive_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.627ns  (logic 1.372ns (52.220%)  route 1.255ns (47.780%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.557     1.440    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X44Y83         FDRE                                         r  gameTop/gameLogic/ledActive_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  gameTop/gameLogic/ledActive_1_reg/Q
                         net (fo=1, routed)           1.255     2.836    io_led_1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         1.231     4.067 r  io_led_1_OBUF_inst/O
                         net (fo=0)                   0.000     4.067    io_led_1
    E19                                                               r  io_led_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.661ns  (logic 1.346ns (50.561%)  route 1.316ns (49.439%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.557     1.440    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X28Y85         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.316     2.897    lopt_2
    L18                  OBUF (Prop_obuf_I_O)         1.205     4.101 r  io_vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.101    io_vgaBlue[1]
    L18                                                               r  io_vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.674ns  (logic 1.371ns (51.279%)  route 1.303ns (48.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.557     1.440    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X32Y84         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/Q
                         net (fo=1, routed)           1.303     2.884    io_vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     4.114 r  io_vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.114    io_vgaGreen[2]
    G17                                                               r  io_vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_btnC
                            (input port)
  Destination:            gameTop/btnCState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.745ns  (logic 1.441ns (25.087%)  route 4.304ns (74.913%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  io_btnC (IN)
                         net (fo=0)                   0.000     0.000    io_btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  io_btnC_IBUF_inst/O
                         net (fo=1, routed)           4.304     5.745    gameTop/io_btnC_IBUF
    SLICE_X46Y91         FDRE                                         r  gameTop/btnCState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.437     4.778    gameTop/clock_IBUF_BUFG
    SLICE_X46Y91         FDRE                                         r  gameTop/btnCState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnD
                            (input port)
  Destination:            gameTop/btnDState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.628ns  (logic 1.452ns (25.808%)  route 4.175ns (74.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  io_btnD (IN)
                         net (fo=0)                   0.000     0.000    io_btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  io_btnD_IBUF_inst/O
                         net (fo=1, routed)           4.175     5.628    gameTop/io_btnD_IBUF
    SLICE_X44Y92         FDRE                                         r  gameTop/btnDState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.437     4.778    gameTop/clock_IBUF_BUFG
    SLICE_X44Y92         FDRE                                         r  gameTop/btnDState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnR
                            (input port)
  Destination:            gameTop/btnRState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.572ns  (logic 1.451ns (26.045%)  route 4.120ns (73.955%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  io_btnR (IN)
                         net (fo=0)                   0.000     0.000    io_btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  io_btnR_IBUF_inst/O
                         net (fo=1, routed)           4.120     5.572    gameTop/io_btnR_IBUF
    SLICE_X46Y91         FDRE                                         r  gameTop/btnRState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.437     4.778    gameTop/clock_IBUF_BUFG
    SLICE_X46Y91         FDRE                                         r  gameTop/btnRState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnU
                            (input port)
  Destination:            gameTop/btnUState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.520ns  (logic 1.454ns (26.337%)  route 4.066ns (73.663%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  io_btnU (IN)
                         net (fo=0)                   0.000     0.000    io_btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  io_btnU_IBUF_inst/O
                         net (fo=1, routed)           4.066     5.520    gameTop/io_btnU_IBUF
    SLICE_X44Y92         FDRE                                         r  gameTop/btnUState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.437     4.778    gameTop/clock_IBUF_BUFG
    SLICE_X44Y92         FDRE                                         r  gameTop/btnUState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            syncResetInput_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.480ns  (logic 1.456ns (41.850%)  route 2.023ns (58.150%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=1, routed)           2.023     3.480    reset_IBUF
    SLICE_X58Y94         FDRE                                         r  syncResetInput_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.508     4.849    clock_IBUF_BUFG
    SLICE_X58Y94         FDRE                                         r  syncResetInput_REG_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            syncResetInput_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.224ns (22.038%)  route 0.793ns (77.962%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.018    reset_IBUF
    SLICE_X58Y94         FDRE                                         r  syncResetInput_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.861     1.989    clock_IBUF_BUFG
    SLICE_X58Y94         FDRE                                         r  syncResetInput_REG_reg/C

Slack:                    inf
  Source:                 io_btnR
                            (input port)
  Destination:            gameTop/btnRState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.018ns  (logic 0.219ns (10.867%)  route 1.798ns (89.133%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  io_btnR (IN)
                         net (fo=0)                   0.000     0.000    io_btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  io_btnR_IBUF_inst/O
                         net (fo=1, routed)           1.798     2.018    gameTop/io_btnR_IBUF
    SLICE_X46Y91         FDRE                                         r  gameTop/btnRState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.831     1.958    gameTop/clock_IBUF_BUFG
    SLICE_X46Y91         FDRE                                         r  gameTop/btnRState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnU
                            (input port)
  Destination:            gameTop/btnUState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.032ns  (logic 0.222ns (10.919%)  route 1.810ns (89.081%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  io_btnU (IN)
                         net (fo=0)                   0.000     0.000    io_btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  io_btnU_IBUF_inst/O
                         net (fo=1, routed)           1.810     2.032    gameTop/io_btnU_IBUF
    SLICE_X44Y92         FDRE                                         r  gameTop/btnUState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.831     1.958    gameTop/clock_IBUF_BUFG
    SLICE_X44Y92         FDRE                                         r  gameTop/btnUState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnD
                            (input port)
  Destination:            gameTop/btnDState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.087ns  (logic 0.221ns (10.569%)  route 1.866ns (89.431%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  io_btnD (IN)
                         net (fo=0)                   0.000     0.000    io_btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_btnD_IBUF_inst/O
                         net (fo=1, routed)           1.866     2.087    gameTop/io_btnD_IBUF
    SLICE_X44Y92         FDRE                                         r  gameTop/btnDState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.831     1.958    gameTop/clock_IBUF_BUFG
    SLICE_X44Y92         FDRE                                         r  gameTop/btnDState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnC
                            (input port)
  Destination:            gameTop/btnCState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.111ns  (logic 0.210ns (9.923%)  route 1.902ns (90.077%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  io_btnC (IN)
                         net (fo=0)                   0.000     0.000    io_btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  io_btnC_IBUF_inst/O
                         net (fo=1, routed)           1.902     2.111    gameTop/io_btnC_IBUF
    SLICE_X46Y91         FDRE                                         r  gameTop/btnCState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.831     1.958    gameTop/clock_IBUF_BUFG
    SLICE_X46Y91         FDRE                                         r  gameTop/btnCState_pipeReg_2_reg/C





