{"vcs1":{"timestamp_begin":1730995712.104440820, "rt":2.89, "ut":1.53, "st":0.30}}
{"vcselab":{"timestamp_begin":1730995715.085074544, "rt":5.38, "ut":0.31, "st":0.24}}
{"link":{"timestamp_begin":1730995720.561922726, "rt":0.42, "ut":0.17, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730995711.297433581}
{"VCS_COMP_START_TIME": 1730995711.297433581}
{"VCS_COMP_END_TIME": 1730995722.445511496}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 334868}}
{"stitch_vcselab": {"peak_mem": 231556}}
