{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731372416421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731372416421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 01:46:56 2024 " "Processing started: Tue Nov 12 01:46:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731372416421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731372416421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off blink -c blink " "Command: quartus_map --read_settings_files=on --write_settings_files=off blink -c blink" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731372416421 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731372417221 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731372417221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync-behav " "Found design unit 1: sync-behav" {  } { { "sync_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_5/sync_ea.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731372428120 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "sync_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_5/sync_ea.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731372428120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731372428120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_ea.vhd 3 1 " "Found 3 design units, including 1 entities, in source file fsm_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 std_definitions " "Found design unit 1: std_definitions" {  } { { "fsm_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_5/fsm_ea.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731372428123 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fsm-behav " "Found design unit 2: fsm-behav" {  } { { "fsm_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_5/fsm_ea.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731372428123 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_5/fsm_ea.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731372428123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731372428123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behav " "Found design unit 1: counter-behav" {  } { { "counter_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_5/counter_ea.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731372428126 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_5/counter_ea.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731372428126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731372428126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blink_board_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blink_board_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blink-behav " "Found design unit 1: blink-behav" {  } { { "blink_board_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_5/blink_board_ea.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731372428128 ""} { "Info" "ISGN_ENTITY_NAME" "1 blink " "Found entity 1: blink" {  } { { "blink_board_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_5/blink_board_ea.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731372428128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731372428128 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "blink " "Elaborating entity \"blink\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731372428167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "counter counter:counter_ent A:behav " "Elaborating entity \"counter\" using architecture \"A:behav\" for hierarchy \"counter:counter_ent\"" {  } { { "blink_board_ea.vhd" "counter_ent" { Text "C:/Users/simon/source/vhdl_projects/ex_5/blink_board_ea.vhd" 30 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731372428168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "fsm fsm:fsm_ent A:behav " "Elaborating entity \"fsm\" using architecture \"A:behav\" for hierarchy \"fsm:fsm_ent\"" {  } { { "blink_board_ea.vhd" "fsm_ent" { Text "C:/Users/simon/source/vhdl_projects/ex_5/blink_board_ea.vhd" 41 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731372428169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sync sync:sync_ent A:behav " "Elaborating entity \"sync\" using architecture \"A:behav\" for hierarchy \"sync:sync_ent\"" {  } { { "blink_board_ea.vhd" "sync_ent" { Text "C:/Users/simon/source/vhdl_projects/ex_5/blink_board_ea.vhd" 54 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731372428170 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "sync_chain\[3\] sync_ea.vhd(31) " "Can't infer register for \"sync_chain\[3\]\" at sync_ea.vhd(31) because it does not hold its value outside the clock edge" {  } { { "sync_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_5/sync_ea.vhd" 31 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1731372428172 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sync_chain\[3\] sync_ea.vhd(26) " "Inferred latch for \"sync_chain\[3\]\" at sync_ea.vhd(26)" {  } { { "sync_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_5/sync_ea.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731372428172 "|blink|sync:sync_ent"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "sync_chain\[2\] sync_ea.vhd(31) " "Can't infer register for \"sync_chain\[2\]\" at sync_ea.vhd(31) because it does not hold its value outside the clock edge" {  } { { "sync_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_5/sync_ea.vhd" 31 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1731372428172 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sync_chain\[2\] sync_ea.vhd(26) " "Inferred latch for \"sync_chain\[2\]\" at sync_ea.vhd(26)" {  } { { "sync_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_5/sync_ea.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731372428172 "|blink|sync:sync_ent"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "sync_chain\[1\] sync_ea.vhd(31) " "Can't infer register for \"sync_chain\[1\]\" at sync_ea.vhd(31) because it does not hold its value outside the clock edge" {  } { { "sync_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_5/sync_ea.vhd" 31 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1731372428172 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sync_chain\[1\] sync_ea.vhd(26) " "Inferred latch for \"sync_chain\[1\]\" at sync_ea.vhd(26)" {  } { { "sync_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_5/sync_ea.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731372428172 "|blink|sync:sync_ent"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "sync_ea.vhd(31) " "HDL error at sync_ea.vhd(31): couldn't implement registers for assignments on this clock edge" {  } { { "sync_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_5/sync_ea.vhd" 31 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1731372428172 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "sync:sync_ent " "Can't elaborate user hierarchy \"sync:sync_ent\"" {  } { { "blink_board_ea.vhd" "sync_ent" { Text "C:/Users/simon/source/vhdl_projects/ex_5/blink_board_ea.vhd" 54 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731372428172 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731372428314 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 12 01:47:08 2024 " "Processing ended: Tue Nov 12 01:47:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731372428314 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731372428314 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731372428314 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731372428314 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731372429003 ""}
