\hypertarget{struct__PciNativeHeader}{}\section{\+\_\+\+Pci\+Native\+Header Struct Reference}
\label{struct__PciNativeHeader}\index{\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}}


{\ttfamily \#include $<$P\+C\+I.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint16\+\_\+t \hyperlink{struct__PciNativeHeader_acc809b557a84fbe99da19b442210e6a1}{Vendor\+Id}
\item 
uint16\+\_\+t \hyperlink{struct__PciNativeHeader_a4cb00b77b64768cc8754c3b5938a09ea}{Device\+Id}
\item 
uint16\+\_\+t \hyperlink{struct__PciNativeHeader_a81ce29fa9d9c0c10e6dd3694171a4c26}{Command}
\item 
uint16\+\_\+t \hyperlink{struct__PciNativeHeader_a8e4bcdfb2744454f91bae6ee68ce0a44}{Status}
\item 
uint8\+\_\+t \hyperlink{struct__PciNativeHeader_a655b55f4aec8aa162568754a43e61117}{Revision}
\item 
uint8\+\_\+t \hyperlink{struct__PciNativeHeader_ada9dcea6b70e8eb30bfc652af3e90cb1}{Interface}
\item 
uint8\+\_\+t \hyperlink{struct__PciNativeHeader_a988d996c402af2ac9a89b86d409815b5}{Subclass}
\item 
uint8\+\_\+t \hyperlink{struct__PciNativeHeader_a2feb2dca74bf9ff2af1e08ebbb310241}{Class}
\item 
uint8\+\_\+t \hyperlink{struct__PciNativeHeader_a2a524801b4961a6ef1ed8df9fd658621}{Cache\+Line\+Size}
\item 
uint8\+\_\+t \hyperlink{struct__PciNativeHeader_a730fa76240530058c4833de2b1fd6925}{Latency\+Timer}
\item 
uint8\+\_\+t \hyperlink{struct__PciNativeHeader_a3eadff3dde49511e8771e19769964e23}{Header\+Type}
\item 
uint8\+\_\+t \hyperlink{struct__PciNativeHeader_a57e75ff47ecc5d366d176a20e4023931}{Bist}
\item 
uint32\+\_\+t \hyperlink{struct__PciNativeHeader_a5ea1ceacaf1539a1f43d418cb35d5ae0}{Bar0}
\item 
uint32\+\_\+t \hyperlink{struct__PciNativeHeader_aa9af6e2520f693035c7db1b08532bbac}{Bar1}
\item 
uint32\+\_\+t \hyperlink{struct__PciNativeHeader_aefeefb8bb0d4d2c8c9d699b146472abb}{Bar2}
\item 
uint32\+\_\+t \hyperlink{struct__PciNativeHeader_a7db6363b61b19d6a52ef679b22f560cb}{Bar3}
\item 
uint32\+\_\+t \hyperlink{struct__PciNativeHeader_a1fdd80a61e6b295ebbe6ba26483c9e2a}{Bar4}
\item 
uint32\+\_\+t \hyperlink{struct__PciNativeHeader_aa18626af4b1e61cb290c6c8fb2e8a895}{Bar5}
\item 
uint32\+\_\+t \hyperlink{struct__PciNativeHeader_a229757839cd81fceafa182234d1ec930}{Cardbus\+C\+I\+S\+Ptr}
\item 
uint16\+\_\+t \hyperlink{struct__PciNativeHeader_aded2bf4a3ea0efc410cf091ae736ae7e}{Sub\+System\+Vendor\+Id}
\item 
uint16\+\_\+t \hyperlink{struct__PciNativeHeader_a890fa8d2edfa526899a3c547f0fff6ee}{Sub\+System\+Id}
\item 
uint32\+\_\+t \hyperlink{struct__PciNativeHeader_aed3842654fc63d6948453582c90c7897}{Expansion\+Rom\+Base\+Addr}
\item 
uint32\+\_\+t \hyperlink{struct__PciNativeHeader_ac6854a65538b035591311219fc52b973}{Reserved0}
\item 
uint32\+\_\+t \hyperlink{struct__PciNativeHeader_a34aafe4c4f8bcc909d2fad92f04c1c6c}{Reserved1}
\item 
uint8\+\_\+t \hyperlink{struct__PciNativeHeader_a5d3013816300453589fefcd1ed9c5cee}{Interrupt\+Line}
\item 
uint8\+\_\+t \hyperlink{struct__PciNativeHeader_aa1d37e93fd702731475ccc0775b048d8}{Interrupt\+Pin}
\item 
uint8\+\_\+t \hyperlink{struct__PciNativeHeader_a5c11c079111e6235bd01540b9affdb8b}{Min\+Grant}
\item 
uint8\+\_\+t \hyperlink{struct__PciNativeHeader_af9a63a39fe2cd333b78e77b0c8a9652e}{Max\+Latency}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


Definition at line 77 of file P\+C\+I.\+h.



\subsection{Field Documentation}
\index{\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}!Bar0@{Bar0}}
\index{Bar0@{Bar0}!\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}}
\subsubsection[{\texorpdfstring{Bar0}{Bar0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+\+Pci\+Native\+Header\+::\+Bar0}\hypertarget{struct__PciNativeHeader_a5ea1ceacaf1539a1f43d418cb35d5ae0}{}\label{struct__PciNativeHeader_a5ea1ceacaf1539a1f43d418cb35d5ae0}


Definition at line 100 of file P\+C\+I.\+h.

\index{\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}!Bar1@{Bar1}}
\index{Bar1@{Bar1}!\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}}
\subsubsection[{\texorpdfstring{Bar1}{Bar1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+\+Pci\+Native\+Header\+::\+Bar1}\hypertarget{struct__PciNativeHeader_aa9af6e2520f693035c7db1b08532bbac}{}\label{struct__PciNativeHeader_aa9af6e2520f693035c7db1b08532bbac}


Definition at line 102 of file P\+C\+I.\+h.

\index{\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}!Bar2@{Bar2}}
\index{Bar2@{Bar2}!\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}}
\subsubsection[{\texorpdfstring{Bar2}{Bar2}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+\+Pci\+Native\+Header\+::\+Bar2}\hypertarget{struct__PciNativeHeader_aefeefb8bb0d4d2c8c9d699b146472abb}{}\label{struct__PciNativeHeader_aefeefb8bb0d4d2c8c9d699b146472abb}


Definition at line 104 of file P\+C\+I.\+h.

\index{\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}!Bar3@{Bar3}}
\index{Bar3@{Bar3}!\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}}
\subsubsection[{\texorpdfstring{Bar3}{Bar3}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+\+Pci\+Native\+Header\+::\+Bar3}\hypertarget{struct__PciNativeHeader_a7db6363b61b19d6a52ef679b22f560cb}{}\label{struct__PciNativeHeader_a7db6363b61b19d6a52ef679b22f560cb}


Definition at line 106 of file P\+C\+I.\+h.

\index{\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}!Bar4@{Bar4}}
\index{Bar4@{Bar4}!\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}}
\subsubsection[{\texorpdfstring{Bar4}{Bar4}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+\+Pci\+Native\+Header\+::\+Bar4}\hypertarget{struct__PciNativeHeader_a1fdd80a61e6b295ebbe6ba26483c9e2a}{}\label{struct__PciNativeHeader_a1fdd80a61e6b295ebbe6ba26483c9e2a}


Definition at line 108 of file P\+C\+I.\+h.

\index{\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}!Bar5@{Bar5}}
\index{Bar5@{Bar5}!\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}}
\subsubsection[{\texorpdfstring{Bar5}{Bar5}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+\+Pci\+Native\+Header\+::\+Bar5}\hypertarget{struct__PciNativeHeader_aa18626af4b1e61cb290c6c8fb2e8a895}{}\label{struct__PciNativeHeader_aa18626af4b1e61cb290c6c8fb2e8a895}


Definition at line 110 of file P\+C\+I.\+h.

\index{\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}!Bist@{Bist}}
\index{Bist@{Bist}!\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}}
\subsubsection[{\texorpdfstring{Bist}{Bist}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+\+Pci\+Native\+Header\+::\+Bist}\hypertarget{struct__PciNativeHeader_a57e75ff47ecc5d366d176a20e4023931}{}\label{struct__PciNativeHeader_a57e75ff47ecc5d366d176a20e4023931}


Definition at line 97 of file P\+C\+I.\+h.

\index{\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}!Cache\+Line\+Size@{Cache\+Line\+Size}}
\index{Cache\+Line\+Size@{Cache\+Line\+Size}!\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}}
\subsubsection[{\texorpdfstring{Cache\+Line\+Size}{CacheLineSize}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+\+Pci\+Native\+Header\+::\+Cache\+Line\+Size}\hypertarget{struct__PciNativeHeader_a2a524801b4961a6ef1ed8df9fd658621}{}\label{struct__PciNativeHeader_a2a524801b4961a6ef1ed8df9fd658621}


Definition at line 94 of file P\+C\+I.\+h.

\index{\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}!Cardbus\+C\+I\+S\+Ptr@{Cardbus\+C\+I\+S\+Ptr}}
\index{Cardbus\+C\+I\+S\+Ptr@{Cardbus\+C\+I\+S\+Ptr}!\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}}
\subsubsection[{\texorpdfstring{Cardbus\+C\+I\+S\+Ptr}{CardbusCISPtr}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+\+Pci\+Native\+Header\+::\+Cardbus\+C\+I\+S\+Ptr}\hypertarget{struct__PciNativeHeader_a229757839cd81fceafa182234d1ec930}{}\label{struct__PciNativeHeader_a229757839cd81fceafa182234d1ec930}


Definition at line 113 of file P\+C\+I.\+h.

\index{\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}!Class@{Class}}
\index{Class@{Class}!\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}}
\subsubsection[{\texorpdfstring{Class}{Class}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+\+Pci\+Native\+Header\+::\+Class}\hypertarget{struct__PciNativeHeader_a2feb2dca74bf9ff2af1e08ebbb310241}{}\label{struct__PciNativeHeader_a2feb2dca74bf9ff2af1e08ebbb310241}


Definition at line 91 of file P\+C\+I.\+h.

\index{\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}!Command@{Command}}
\index{Command@{Command}!\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}}
\subsubsection[{\texorpdfstring{Command}{Command}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t \+\_\+\+Pci\+Native\+Header\+::\+Command}\hypertarget{struct__PciNativeHeader_a81ce29fa9d9c0c10e6dd3694171a4c26}{}\label{struct__PciNativeHeader_a81ce29fa9d9c0c10e6dd3694171a4c26}


Definition at line 84 of file P\+C\+I.\+h.

\index{\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}!Device\+Id@{Device\+Id}}
\index{Device\+Id@{Device\+Id}!\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}}
\subsubsection[{\texorpdfstring{Device\+Id}{DeviceId}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t \+\_\+\+Pci\+Native\+Header\+::\+Device\+Id}\hypertarget{struct__PciNativeHeader_a4cb00b77b64768cc8754c3b5938a09ea}{}\label{struct__PciNativeHeader_a4cb00b77b64768cc8754c3b5938a09ea}


Definition at line 81 of file P\+C\+I.\+h.

\index{\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}!Expansion\+Rom\+Base\+Addr@{Expansion\+Rom\+Base\+Addr}}
\index{Expansion\+Rom\+Base\+Addr@{Expansion\+Rom\+Base\+Addr}!\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}}
\subsubsection[{\texorpdfstring{Expansion\+Rom\+Base\+Addr}{ExpansionRomBaseAddr}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+\+Pci\+Native\+Header\+::\+Expansion\+Rom\+Base\+Addr}\hypertarget{struct__PciNativeHeader_aed3842654fc63d6948453582c90c7897}{}\label{struct__PciNativeHeader_aed3842654fc63d6948453582c90c7897}


Definition at line 119 of file P\+C\+I.\+h.

\index{\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}!Header\+Type@{Header\+Type}}
\index{Header\+Type@{Header\+Type}!\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}}
\subsubsection[{\texorpdfstring{Header\+Type}{HeaderType}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+\+Pci\+Native\+Header\+::\+Header\+Type}\hypertarget{struct__PciNativeHeader_a3eadff3dde49511e8771e19769964e23}{}\label{struct__PciNativeHeader_a3eadff3dde49511e8771e19769964e23}


Definition at line 96 of file P\+C\+I.\+h.

\index{\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}!Interface@{Interface}}
\index{Interface@{Interface}!\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}}
\subsubsection[{\texorpdfstring{Interface}{Interface}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+\+Pci\+Native\+Header\+::\+Interface}\hypertarget{struct__PciNativeHeader_ada9dcea6b70e8eb30bfc652af3e90cb1}{}\label{struct__PciNativeHeader_ada9dcea6b70e8eb30bfc652af3e90cb1}


Definition at line 89 of file P\+C\+I.\+h.

\index{\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}!Interrupt\+Line@{Interrupt\+Line}}
\index{Interrupt\+Line@{Interrupt\+Line}!\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}}
\subsubsection[{\texorpdfstring{Interrupt\+Line}{InterruptLine}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+\+Pci\+Native\+Header\+::\+Interrupt\+Line}\hypertarget{struct__PciNativeHeader_a5d3013816300453589fefcd1ed9c5cee}{}\label{struct__PciNativeHeader_a5d3013816300453589fefcd1ed9c5cee}


Definition at line 128 of file P\+C\+I.\+h.

\index{\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}!Interrupt\+Pin@{Interrupt\+Pin}}
\index{Interrupt\+Pin@{Interrupt\+Pin}!\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}}
\subsubsection[{\texorpdfstring{Interrupt\+Pin}{InterruptPin}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+\+Pci\+Native\+Header\+::\+Interrupt\+Pin}\hypertarget{struct__PciNativeHeader_aa1d37e93fd702731475ccc0775b048d8}{}\label{struct__PciNativeHeader_aa1d37e93fd702731475ccc0775b048d8}


Definition at line 129 of file P\+C\+I.\+h.

\index{\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}!Latency\+Timer@{Latency\+Timer}}
\index{Latency\+Timer@{Latency\+Timer}!\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}}
\subsubsection[{\texorpdfstring{Latency\+Timer}{LatencyTimer}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+\+Pci\+Native\+Header\+::\+Latency\+Timer}\hypertarget{struct__PciNativeHeader_a730fa76240530058c4833de2b1fd6925}{}\label{struct__PciNativeHeader_a730fa76240530058c4833de2b1fd6925}


Definition at line 95 of file P\+C\+I.\+h.

\index{\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}!Max\+Latency@{Max\+Latency}}
\index{Max\+Latency@{Max\+Latency}!\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}}
\subsubsection[{\texorpdfstring{Max\+Latency}{MaxLatency}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+\+Pci\+Native\+Header\+::\+Max\+Latency}\hypertarget{struct__PciNativeHeader_af9a63a39fe2cd333b78e77b0c8a9652e}{}\label{struct__PciNativeHeader_af9a63a39fe2cd333b78e77b0c8a9652e}


Definition at line 131 of file P\+C\+I.\+h.

\index{\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}!Min\+Grant@{Min\+Grant}}
\index{Min\+Grant@{Min\+Grant}!\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}}
\subsubsection[{\texorpdfstring{Min\+Grant}{MinGrant}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+\+Pci\+Native\+Header\+::\+Min\+Grant}\hypertarget{struct__PciNativeHeader_a5c11c079111e6235bd01540b9affdb8b}{}\label{struct__PciNativeHeader_a5c11c079111e6235bd01540b9affdb8b}


Definition at line 130 of file P\+C\+I.\+h.

\index{\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}!Reserved0@{Reserved0}}
\index{Reserved0@{Reserved0}!\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}}
\subsubsection[{\texorpdfstring{Reserved0}{Reserved0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+\+Pci\+Native\+Header\+::\+Reserved0}\hypertarget{struct__PciNativeHeader_ac6854a65538b035591311219fc52b973}{}\label{struct__PciNativeHeader_ac6854a65538b035591311219fc52b973}


Definition at line 122 of file P\+C\+I.\+h.

\index{\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}!Reserved1@{Reserved1}}
\index{Reserved1@{Reserved1}!\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}}
\subsubsection[{\texorpdfstring{Reserved1}{Reserved1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+\+Pci\+Native\+Header\+::\+Reserved1}\hypertarget{struct__PciNativeHeader_a34aafe4c4f8bcc909d2fad92f04c1c6c}{}\label{struct__PciNativeHeader_a34aafe4c4f8bcc909d2fad92f04c1c6c}


Definition at line 125 of file P\+C\+I.\+h.

\index{\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}!Revision@{Revision}}
\index{Revision@{Revision}!\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}}
\subsubsection[{\texorpdfstring{Revision}{Revision}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+\+Pci\+Native\+Header\+::\+Revision}\hypertarget{struct__PciNativeHeader_a655b55f4aec8aa162568754a43e61117}{}\label{struct__PciNativeHeader_a655b55f4aec8aa162568754a43e61117}


Definition at line 88 of file P\+C\+I.\+h.

\index{\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}!Status@{Status}}
\index{Status@{Status}!\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}}
\subsubsection[{\texorpdfstring{Status}{Status}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t \+\_\+\+Pci\+Native\+Header\+::\+Status}\hypertarget{struct__PciNativeHeader_a8e4bcdfb2744454f91bae6ee68ce0a44}{}\label{struct__PciNativeHeader_a8e4bcdfb2744454f91bae6ee68ce0a44}


Definition at line 85 of file P\+C\+I.\+h.

\index{\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}!Subclass@{Subclass}}
\index{Subclass@{Subclass}!\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}}
\subsubsection[{\texorpdfstring{Subclass}{Subclass}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+\+Pci\+Native\+Header\+::\+Subclass}\hypertarget{struct__PciNativeHeader_a988d996c402af2ac9a89b86d409815b5}{}\label{struct__PciNativeHeader_a988d996c402af2ac9a89b86d409815b5}


Definition at line 90 of file P\+C\+I.\+h.

\index{\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}!Sub\+System\+Id@{Sub\+System\+Id}}
\index{Sub\+System\+Id@{Sub\+System\+Id}!\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}}
\subsubsection[{\texorpdfstring{Sub\+System\+Id}{SubSystemId}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t \+\_\+\+Pci\+Native\+Header\+::\+Sub\+System\+Id}\hypertarget{struct__PciNativeHeader_a890fa8d2edfa526899a3c547f0fff6ee}{}\label{struct__PciNativeHeader_a890fa8d2edfa526899a3c547f0fff6ee}


Definition at line 116 of file P\+C\+I.\+h.

\index{\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}!Sub\+System\+Vendor\+Id@{Sub\+System\+Vendor\+Id}}
\index{Sub\+System\+Vendor\+Id@{Sub\+System\+Vendor\+Id}!\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}}
\subsubsection[{\texorpdfstring{Sub\+System\+Vendor\+Id}{SubSystemVendorId}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t \+\_\+\+Pci\+Native\+Header\+::\+Sub\+System\+Vendor\+Id}\hypertarget{struct__PciNativeHeader_aded2bf4a3ea0efc410cf091ae736ae7e}{}\label{struct__PciNativeHeader_aded2bf4a3ea0efc410cf091ae736ae7e}


Definition at line 115 of file P\+C\+I.\+h.

\index{\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}!Vendor\+Id@{Vendor\+Id}}
\index{Vendor\+Id@{Vendor\+Id}!\+\_\+\+Pci\+Native\+Header@{\+\_\+\+Pci\+Native\+Header}}
\subsubsection[{\texorpdfstring{Vendor\+Id}{VendorId}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t \+\_\+\+Pci\+Native\+Header\+::\+Vendor\+Id}\hypertarget{struct__PciNativeHeader_acc809b557a84fbe99da19b442210e6a1}{}\label{struct__PciNativeHeader_acc809b557a84fbe99da19b442210e6a1}


Definition at line 80 of file P\+C\+I.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Experimental Edition/\+Source/\+Drivers/\+P\+C\+I/\hyperlink{PCI_8h}{P\+C\+I.\+h}\end{DoxyCompactItemize}
