--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_net = PERIOD TIMEGRP "clk_net" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 952 paths analyzed, 116 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.199ns.
--------------------------------------------------------------------------------

Paths for end point i0/finished (SLICE_X7Y37.A4), 116 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i0/cnt_0 (FF)
  Destination:          i0/finished (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.149ns (Levels of Logic = 8)
  Clock Path Skew:      -0.015ns (0.147 - 0.162)
  Source Clock:         fpga_clk_BUFGP rising at 0.000ns
  Destination Clock:    fpga_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i0/cnt_0 to i0/finished
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.AQ       Tcko                  0.408   i0/cnt<3>
                                                       i0/cnt_0
    SLICE_X4Y35.A2       net (fanout=2)        0.782   i0/cnt<0>
    SLICE_X4Y35.COUT     Topcya                0.379   i0/Madd__n0024_cy<3>
                                                       i0/Madd__n0024_lut<0>_INV_0
                                                       i0/Madd__n0024_cy<3>
    SLICE_X4Y36.CIN      net (fanout=1)        0.003   i0/Madd__n0024_cy<3>
    SLICE_X4Y36.COUT     Tbyp                  0.076   i0/Madd__n0024_cy<7>
                                                       i0/Madd__n0024_cy<7>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   i0/Madd__n0024_cy<7>
    SLICE_X4Y37.COUT     Tbyp                  0.076   i0/Madd__n0024_cy<11>
                                                       i0/Madd__n0024_cy<11>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   i0/Madd__n0024_cy<11>
    SLICE_X4Y38.COUT     Tbyp                  0.076   i0/Madd__n0024_cy<15>
                                                       i0/Madd__n0024_cy<15>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   i0/Madd__n0024_cy<15>
    SLICE_X4Y39.COUT     Tbyp                  0.076   i0/Madd__n0024_cy<19>
                                                       i0/Madd__n0024_cy<19>
    SLICE_X4Y40.CIN      net (fanout=1)        0.082   i0/Madd__n0024_cy<19>
    SLICE_X4Y40.BMUX     Tcinb                 0.292   i0/_n0024<0>
                                                       i0/Madd__n0024_xor<23>
    SLICE_X5Y37.B2       net (fanout=1)        0.836   i0/_n0024<2>
    SLICE_X5Y37.B        Tilo                  0.259   i0/started
                                                       i0/_n0042<0>1_SW0
    SLICE_X7Y37.A4       net (fanout=3)        0.473   N4
    SLICE_X7Y37.CLK      Tas                   0.322   i0/finished
                                                       i0/finished_glue_set
                                                       i0/finished
    -------------------------------------------------  ---------------------------
    Total                                      4.149ns (1.964ns logic, 2.185ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i0/cnt_4 (FF)
  Destination:          i0/finished (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.070ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.147 - 0.161)
  Source Clock:         fpga_clk_BUFGP rising at 0.000ns
  Destination Clock:    fpga_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i0/cnt_4 to i0/finished
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.AQ       Tcko                  0.408   i0/cnt<7>
                                                       i0/cnt_4
    SLICE_X4Y36.A2       net (fanout=2)        0.782   i0/cnt<4>
    SLICE_X4Y36.COUT     Topcya                0.379   i0/Madd__n0024_cy<7>
                                                       i0/cnt<4>_rt
                                                       i0/Madd__n0024_cy<7>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   i0/Madd__n0024_cy<7>
    SLICE_X4Y37.COUT     Tbyp                  0.076   i0/Madd__n0024_cy<11>
                                                       i0/Madd__n0024_cy<11>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   i0/Madd__n0024_cy<11>
    SLICE_X4Y38.COUT     Tbyp                  0.076   i0/Madd__n0024_cy<15>
                                                       i0/Madd__n0024_cy<15>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   i0/Madd__n0024_cy<15>
    SLICE_X4Y39.COUT     Tbyp                  0.076   i0/Madd__n0024_cy<19>
                                                       i0/Madd__n0024_cy<19>
    SLICE_X4Y40.CIN      net (fanout=1)        0.082   i0/Madd__n0024_cy<19>
    SLICE_X4Y40.BMUX     Tcinb                 0.292   i0/_n0024<0>
                                                       i0/Madd__n0024_xor<23>
    SLICE_X5Y37.B2       net (fanout=1)        0.836   i0/_n0024<2>
    SLICE_X5Y37.B        Tilo                  0.259   i0/started
                                                       i0/_n0042<0>1_SW0
    SLICE_X7Y37.A4       net (fanout=3)        0.473   N4
    SLICE_X7Y37.CLK      Tas                   0.322   i0/finished
                                                       i0/finished_glue_set
                                                       i0/finished
    -------------------------------------------------  ---------------------------
    Total                                      4.070ns (1.888ns logic, 2.182ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i0/cnt_8 (FF)
  Destination:          i0/finished (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.991ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.147 - 0.159)
  Source Clock:         fpga_clk_BUFGP rising at 0.000ns
  Destination Clock:    fpga_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i0/cnt_8 to i0/finished
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y36.AQ       Tcko                  0.408   i0/cnt<11>
                                                       i0/cnt_8
    SLICE_X4Y37.A2       net (fanout=2)        0.782   i0/cnt<8>
    SLICE_X4Y37.COUT     Topcya                0.379   i0/Madd__n0024_cy<11>
                                                       i0/cnt<8>_rt
                                                       i0/Madd__n0024_cy<11>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   i0/Madd__n0024_cy<11>
    SLICE_X4Y38.COUT     Tbyp                  0.076   i0/Madd__n0024_cy<15>
                                                       i0/Madd__n0024_cy<15>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   i0/Madd__n0024_cy<15>
    SLICE_X4Y39.COUT     Tbyp                  0.076   i0/Madd__n0024_cy<19>
                                                       i0/Madd__n0024_cy<19>
    SLICE_X4Y40.CIN      net (fanout=1)        0.082   i0/Madd__n0024_cy<19>
    SLICE_X4Y40.BMUX     Tcinb                 0.292   i0/_n0024<0>
                                                       i0/Madd__n0024_xor<23>
    SLICE_X5Y37.B2       net (fanout=1)        0.836   i0/_n0024<2>
    SLICE_X5Y37.B        Tilo                  0.259   i0/started
                                                       i0/_n0042<0>1_SW0
    SLICE_X7Y37.A4       net (fanout=3)        0.473   N4
    SLICE_X7Y37.CLK      Tas                   0.322   i0/finished
                                                       i0/finished_glue_set
                                                       i0/finished
    -------------------------------------------------  ---------------------------
    Total                                      3.991ns (1.812ns logic, 2.179ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Paths for end point i0/started (SLICE_X5Y37.A3), 70 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i0/cnt_0 (FF)
  Destination:          i0/started (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.904ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.272 - 0.292)
  Source Clock:         fpga_clk_BUFGP rising at 0.000ns
  Destination Clock:    fpga_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i0/cnt_0 to i0/started
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.AQ       Tcko                  0.408   i0/cnt<3>
                                                       i0/cnt_0
    SLICE_X4Y35.A2       net (fanout=2)        0.782   i0/cnt<0>
    SLICE_X4Y35.COUT     Topcya                0.379   i0/Madd__n0024_cy<3>
                                                       i0/Madd__n0024_lut<0>_INV_0
                                                       i0/Madd__n0024_cy<3>
    SLICE_X4Y36.CIN      net (fanout=1)        0.003   i0/Madd__n0024_cy<3>
    SLICE_X4Y36.COUT     Tbyp                  0.076   i0/Madd__n0024_cy<7>
                                                       i0/Madd__n0024_cy<7>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   i0/Madd__n0024_cy<7>
    SLICE_X4Y37.COUT     Tbyp                  0.076   i0/Madd__n0024_cy<11>
                                                       i0/Madd__n0024_cy<11>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   i0/Madd__n0024_cy<11>
    SLICE_X4Y38.COUT     Tbyp                  0.076   i0/Madd__n0024_cy<15>
                                                       i0/Madd__n0024_cy<15>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   i0/Madd__n0024_cy<15>
    SLICE_X4Y39.AMUX     Tcina                 0.202   i0/Madd__n0024_cy<19>
                                                       i0/Madd__n0024_cy<19>
    SLICE_X7Y37.C1       net (fanout=1)        0.822   i0/_n0024<7>
    SLICE_X7Y37.C        Tilo                  0.259   i0/finished
                                                       i0/_n0042<0>7_SW0
    SLICE_X5Y37.A3       net (fanout=3)        0.490   N2
    SLICE_X5Y37.CLK      Tas                   0.322   i0/started
                                                       i0/started_glue_set
                                                       i0/started
    -------------------------------------------------  ---------------------------
    Total                                      3.904ns (1.798ns logic, 2.106ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i0/cnt_4 (FF)
  Destination:          i0/started (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.825ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.272 - 0.291)
  Source Clock:         fpga_clk_BUFGP rising at 0.000ns
  Destination Clock:    fpga_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i0/cnt_4 to i0/started
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.AQ       Tcko                  0.408   i0/cnt<7>
                                                       i0/cnt_4
    SLICE_X4Y36.A2       net (fanout=2)        0.782   i0/cnt<4>
    SLICE_X4Y36.COUT     Topcya                0.379   i0/Madd__n0024_cy<7>
                                                       i0/cnt<4>_rt
                                                       i0/Madd__n0024_cy<7>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   i0/Madd__n0024_cy<7>
    SLICE_X4Y37.COUT     Tbyp                  0.076   i0/Madd__n0024_cy<11>
                                                       i0/Madd__n0024_cy<11>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   i0/Madd__n0024_cy<11>
    SLICE_X4Y38.COUT     Tbyp                  0.076   i0/Madd__n0024_cy<15>
                                                       i0/Madd__n0024_cy<15>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   i0/Madd__n0024_cy<15>
    SLICE_X4Y39.AMUX     Tcina                 0.202   i0/Madd__n0024_cy<19>
                                                       i0/Madd__n0024_cy<19>
    SLICE_X7Y37.C1       net (fanout=1)        0.822   i0/_n0024<7>
    SLICE_X7Y37.C        Tilo                  0.259   i0/finished
                                                       i0/_n0042<0>7_SW0
    SLICE_X5Y37.A3       net (fanout=3)        0.490   N2
    SLICE_X5Y37.CLK      Tas                   0.322   i0/started
                                                       i0/started_glue_set
                                                       i0/started
    -------------------------------------------------  ---------------------------
    Total                                      3.825ns (1.722ns logic, 2.103ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i0/cnt_0 (FF)
  Destination:          i0/started (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.755ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.272 - 0.292)
  Source Clock:         fpga_clk_BUFGP rising at 0.000ns
  Destination Clock:    fpga_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i0/cnt_0 to i0/started
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.AQ       Tcko                  0.408   i0/cnt<3>
                                                       i0/cnt_0
    SLICE_X4Y35.A2       net (fanout=2)        0.782   i0/cnt<0>
    SLICE_X4Y35.COUT     Topcya                0.379   i0/Madd__n0024_cy<3>
                                                       i0/Madd__n0024_lut<0>_INV_0
                                                       i0/Madd__n0024_cy<3>
    SLICE_X4Y36.CIN      net (fanout=1)        0.003   i0/Madd__n0024_cy<3>
    SLICE_X4Y36.COUT     Tbyp                  0.076   i0/Madd__n0024_cy<7>
                                                       i0/Madd__n0024_cy<7>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   i0/Madd__n0024_cy<7>
    SLICE_X4Y37.COUT     Tbyp                  0.076   i0/Madd__n0024_cy<11>
                                                       i0/Madd__n0024_cy<11>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   i0/Madd__n0024_cy<11>
    SLICE_X4Y38.CMUX     Tcinc                 0.261   i0/Madd__n0024_cy<15>
                                                       i0/Madd__n0024_cy<15>
    SLICE_X7Y37.C3       net (fanout=1)        0.693   i0/_n0024<9>
    SLICE_X7Y37.C        Tilo                  0.259   i0/finished
                                                       i0/_n0042<0>7_SW0
    SLICE_X5Y37.A3       net (fanout=3)        0.490   N2
    SLICE_X5Y37.CLK      Tas                   0.322   i0/started
                                                       i0/started_glue_set
                                                       i0/started
    -------------------------------------------------  ---------------------------
    Total                                      3.755ns (1.781ns logic, 1.974ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Paths for end point i0/started (SLICE_X5Y37.A5), 116 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i0/cnt_0 (FF)
  Destination:          i0/started (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.877ns (Levels of Logic = 8)
  Clock Path Skew:      -0.020ns (0.272 - 0.292)
  Source Clock:         fpga_clk_BUFGP rising at 0.000ns
  Destination Clock:    fpga_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i0/cnt_0 to i0/started
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.AQ       Tcko                  0.408   i0/cnt<3>
                                                       i0/cnt_0
    SLICE_X4Y35.A2       net (fanout=2)        0.782   i0/cnt<0>
    SLICE_X4Y35.COUT     Topcya                0.379   i0/Madd__n0024_cy<3>
                                                       i0/Madd__n0024_lut<0>_INV_0
                                                       i0/Madd__n0024_cy<3>
    SLICE_X4Y36.CIN      net (fanout=1)        0.003   i0/Madd__n0024_cy<3>
    SLICE_X4Y36.COUT     Tbyp                  0.076   i0/Madd__n0024_cy<7>
                                                       i0/Madd__n0024_cy<7>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   i0/Madd__n0024_cy<7>
    SLICE_X4Y37.COUT     Tbyp                  0.076   i0/Madd__n0024_cy<11>
                                                       i0/Madd__n0024_cy<11>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   i0/Madd__n0024_cy<11>
    SLICE_X4Y38.COUT     Tbyp                  0.076   i0/Madd__n0024_cy<15>
                                                       i0/Madd__n0024_cy<15>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   i0/Madd__n0024_cy<15>
    SLICE_X4Y39.COUT     Tbyp                  0.076   i0/Madd__n0024_cy<19>
                                                       i0/Madd__n0024_cy<19>
    SLICE_X4Y40.CIN      net (fanout=1)        0.082   i0/Madd__n0024_cy<19>
    SLICE_X4Y40.BMUX     Tcinb                 0.292   i0/_n0024<0>
                                                       i0/Madd__n0024_xor<23>
    SLICE_X5Y37.B2       net (fanout=1)        0.836   i0/_n0024<2>
    SLICE_X5Y37.B        Tilo                  0.259   i0/started
                                                       i0/_n0042<0>1_SW0
    SLICE_X5Y37.A5       net (fanout=3)        0.201   N4
    SLICE_X5Y37.CLK      Tas                   0.322   i0/started
                                                       i0/started_glue_set
                                                       i0/started
    -------------------------------------------------  ---------------------------
    Total                                      3.877ns (1.964ns logic, 1.913ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i0/cnt_4 (FF)
  Destination:          i0/started (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.798ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.272 - 0.291)
  Source Clock:         fpga_clk_BUFGP rising at 0.000ns
  Destination Clock:    fpga_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i0/cnt_4 to i0/started
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.AQ       Tcko                  0.408   i0/cnt<7>
                                                       i0/cnt_4
    SLICE_X4Y36.A2       net (fanout=2)        0.782   i0/cnt<4>
    SLICE_X4Y36.COUT     Topcya                0.379   i0/Madd__n0024_cy<7>
                                                       i0/cnt<4>_rt
                                                       i0/Madd__n0024_cy<7>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   i0/Madd__n0024_cy<7>
    SLICE_X4Y37.COUT     Tbyp                  0.076   i0/Madd__n0024_cy<11>
                                                       i0/Madd__n0024_cy<11>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   i0/Madd__n0024_cy<11>
    SLICE_X4Y38.COUT     Tbyp                  0.076   i0/Madd__n0024_cy<15>
                                                       i0/Madd__n0024_cy<15>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   i0/Madd__n0024_cy<15>
    SLICE_X4Y39.COUT     Tbyp                  0.076   i0/Madd__n0024_cy<19>
                                                       i0/Madd__n0024_cy<19>
    SLICE_X4Y40.CIN      net (fanout=1)        0.082   i0/Madd__n0024_cy<19>
    SLICE_X4Y40.BMUX     Tcinb                 0.292   i0/_n0024<0>
                                                       i0/Madd__n0024_xor<23>
    SLICE_X5Y37.B2       net (fanout=1)        0.836   i0/_n0024<2>
    SLICE_X5Y37.B        Tilo                  0.259   i0/started
                                                       i0/_n0042<0>1_SW0
    SLICE_X5Y37.A5       net (fanout=3)        0.201   N4
    SLICE_X5Y37.CLK      Tas                   0.322   i0/started
                                                       i0/started_glue_set
                                                       i0/started
    -------------------------------------------------  ---------------------------
    Total                                      3.798ns (1.888ns logic, 1.910ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i0/cnt_8 (FF)
  Destination:          i0/started (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.719ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.272 - 0.289)
  Source Clock:         fpga_clk_BUFGP rising at 0.000ns
  Destination Clock:    fpga_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i0/cnt_8 to i0/started
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y36.AQ       Tcko                  0.408   i0/cnt<11>
                                                       i0/cnt_8
    SLICE_X4Y37.A2       net (fanout=2)        0.782   i0/cnt<8>
    SLICE_X4Y37.COUT     Topcya                0.379   i0/Madd__n0024_cy<11>
                                                       i0/cnt<8>_rt
                                                       i0/Madd__n0024_cy<11>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   i0/Madd__n0024_cy<11>
    SLICE_X4Y38.COUT     Tbyp                  0.076   i0/Madd__n0024_cy<15>
                                                       i0/Madd__n0024_cy<15>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   i0/Madd__n0024_cy<15>
    SLICE_X4Y39.COUT     Tbyp                  0.076   i0/Madd__n0024_cy<19>
                                                       i0/Madd__n0024_cy<19>
    SLICE_X4Y40.CIN      net (fanout=1)        0.082   i0/Madd__n0024_cy<19>
    SLICE_X4Y40.BMUX     Tcinb                 0.292   i0/_n0024<0>
                                                       i0/Madd__n0024_xor<23>
    SLICE_X5Y37.B2       net (fanout=1)        0.836   i0/_n0024<2>
    SLICE_X5Y37.B        Tilo                  0.259   i0/started
                                                       i0/_n0042<0>1_SW0
    SLICE_X5Y37.A5       net (fanout=3)        0.201   N4
    SLICE_X5Y37.CLK      Tas                   0.322   i0/started
                                                       i0/started_glue_set
                                                       i0/started
    -------------------------------------------------  ---------------------------
    Total                                      3.719ns (1.812ns logic, 1.907ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_net = PERIOD TIMEGRP "clk_net" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i0/cnt_23 (SLICE_X6Y39.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i0/cnt_23 (FF)
  Destination:          i0/cnt_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk_BUFGP rising at 10.000ns
  Destination Clock:    fpga_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i0/cnt_23 to i0/cnt_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.DQ       Tcko                  0.200   i0/cnt<23>
                                                       i0/cnt_23
    SLICE_X6Y39.D6       net (fanout=2)        0.026   i0/cnt<23>
    SLICE_X6Y39.CLK      Tah         (-Th)    -0.237   i0/cnt<23>
                                                       i0/cnt<23>_rt.1
                                                       i0/Mcount_cnt_xor<23>
                                                       i0/cnt_23
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.437ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point i0/cnt_1 (SLICE_X6Y34.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i0/cnt_1 (FF)
  Destination:          i0/cnt_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk_BUFGP rising at 10.000ns
  Destination Clock:    fpga_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i0/cnt_1 to i0/cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.BQ       Tcko                  0.200   i0/cnt<3>
                                                       i0/cnt_1
    SLICE_X6Y34.B5       net (fanout=2)        0.079   i0/cnt<1>
    SLICE_X6Y34.CLK      Tah         (-Th)    -0.234   i0/cnt<3>
                                                       i0/cnt<1>_rt.1
                                                       i0/Mcount_cnt_cy<3>
                                                       i0/cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.434ns logic, 0.079ns route)
                                                       (84.6% logic, 15.4% route)

--------------------------------------------------------------------------------

Paths for end point i0/cnt_5 (SLICE_X6Y35.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i0/cnt_5 (FF)
  Destination:          i0/cnt_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk_BUFGP rising at 10.000ns
  Destination Clock:    fpga_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i0/cnt_5 to i0/cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.BQ       Tcko                  0.200   i0/cnt<7>
                                                       i0/cnt_5
    SLICE_X6Y35.B5       net (fanout=2)        0.079   i0/cnt<5>
    SLICE_X6Y35.CLK      Tah         (-Th)    -0.234   i0/cnt<7>
                                                       i0/cnt<5>_rt.1
                                                       i0/Mcount_cnt_cy<7>
                                                       i0/cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.434ns logic, 0.079ns route)
                                                       (84.6% logic, 15.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_net = PERIOD TIMEGRP "clk_net" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: fpga_clk_BUFGP/BUFG/I0
  Logical resource: fpga_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: fpga_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: i0/cnt<3>/CLK
  Logical resource: i0/cnt_0/CK
  Location pin: SLICE_X6Y34.CLK
  Clock network: fpga_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: i0/cnt<3>/CLK
  Logical resource: i0/cnt_1/CK
  Location pin: SLICE_X6Y34.CLK
  Clock network: fpga_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk       |    4.199|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 952 paths, 0 nets, and 116 connections

Design statistics:
   Minimum period:   4.199ns{1}   (Maximum frequency: 238.152MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jun 13 16:32:43 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 377 MB



