# Reading D:/ModelSim/modelsim_ase/tcl/vsim/pref.tcl
# do FPGA_8FFT_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/ModelSim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT {C:/Users/denlo/Documents/Quartus/FPGA_16FFT/UART_TX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:45 on Mar 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT" C:/Users/denlo/Documents/Quartus/FPGA_16FFT/UART_TX.v 
# -- Compiling module UART_TX
# 
# Top level modules:
# 	UART_TX
# End time: 19:40:45 on Mar 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT {C:/Users/denlo/Documents/Quartus/FPGA_16FFT/UART_RX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:45 on Mar 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT" C:/Users/denlo/Documents/Quartus/FPGA_16FFT/UART_RX.v 
# -- Compiling module UART_RX
# 
# Top level modules:
# 	UART_RX
# End time: 19:40:45 on Mar 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT {C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:45 on Mar 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT" C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v 
# -- Compiling module FFT16_top
# 
# Top level modules:
# 	FFT16_top
# End time: 19:40:46 on Mar 30,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT {C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:46 on Mar 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT" C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v 
# -- Compiling module FFT_for_OFDM
# 
# Top level modules:
# 	FFT_for_OFDM
# End time: 19:40:46 on Mar 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT {C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:46 on Mar 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT" C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v 
# -- Compiling module butterfly2
# 
# Top level modules:
# 	butterfly2
# End time: 19:40:46 on Mar 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT {C:/Users/denlo/Documents/Quartus/FPGA_16FFT/multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:46 on Mar 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT" C:/Users/denlo/Documents/Quartus/FPGA_16FFT/multiplier.v 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 19:40:46 on Mar 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT {C:/Users/denlo/Documents/Quartus/FPGA_16FFT/get_negative.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:46 on Mar 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT" C:/Users/denlo/Documents/Quartus/FPGA_16FFT/get_negative.v 
# -- Compiling module get_negative
# 
# Top level modules:
# 	get_negative
# End time: 19:40:46 on Mar 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT {C:/Users/denlo/Documents/Quartus/FPGA_16FFT/adder3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:46 on Mar 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT" C:/Users/denlo/Documents/Quartus/FPGA_16FFT/adder3.v 
# -- Compiling module adder3
# 
# Top level modules:
# 	adder3
# End time: 19:40:46 on Mar 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT {C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:46 on Mar 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT" C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 19:40:46 on Mar 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT {C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux2in1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:46 on Mar 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT" C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux2in1.v 
# -- Compiling module mux2in1
# 
# Top level modules:
# 	mux2in1
# End time: 19:40:46 on Mar 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT {C:/Users/denlo/Documents/Quartus/FPGA_16FFT/flash.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:46 on Mar 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT" C:/Users/denlo/Documents/Quartus/FPGA_16FFT/flash.v 
# -- Compiling module flash
# 
# Top level modules:
# 	flash
# End time: 19:40:46 on Mar 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT {C:/Users/denlo/Documents/Quartus/FPGA_16FFT/rom_twiddle.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:46 on Mar 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT" C:/Users/denlo/Documents/Quartus/FPGA_16FFT/rom_twiddle.v 
# -- Compiling module rom_twiddle
# 
# Top level modules:
# 	rom_twiddle
# End time: 19:40:46 on Mar 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT {C:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_16_byte.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:46 on Mar 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT" C:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_16_byte.v 
# -- Compiling module ram_16_byte
# 
# Top level modules:
# 	ram_16_byte
# End time: 19:40:46 on Mar 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT {C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux4in1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:46 on Mar 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT" C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux4in1.v 
# -- Compiling module mux4in1
# 
# Top level modules:
# 	mux4in1
# End time: 19:40:46 on Mar 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT {C:/Users/denlo/Documents/Quartus/FPGA_16FFT/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:46 on Mar 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT" C:/Users/denlo/Documents/Quartus/FPGA_16FFT/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 19:40:46 on Mar 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT {C:/Users/denlo/Documents/Quartus/FPGA_16FFT/top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:46 on Mar 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT" C:/Users/denlo/Documents/Quartus/FPGA_16FFT/top.v 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 19:40:46 on Mar 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT {C:/Users/denlo/Documents/Quartus/FPGA_16FFT/rom_QAM4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:47 on Mar 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT" C:/Users/denlo/Documents/Quartus/FPGA_16FFT/rom_QAM4.v 
# -- Compiling module rom_QAM4
# 
# Top level modules:
# 	rom_QAM4
# End time: 19:40:47 on Mar 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT {C:/Users/denlo/Documents/Quartus/FPGA_16FFT/choose_harmonic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:47 on Mar 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT" C:/Users/denlo/Documents/Quartus/FPGA_16FFT/choose_harmonic.v 
# -- Compiling module choose_harmonic
# 
# Top level modules:
# 	choose_harmonic
# End time: 19:40:47 on Mar 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT {C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux32in1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:47 on Mar 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT" C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux32in1.v 
# -- Compiling module mux32in1
# 
# Top level modules:
# 	mux32in1
# End time: 19:40:47 on Mar 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT {C:/Users/denlo/Documents/Quartus/FPGA_16FFT/top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:47 on Mar 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT" C:/Users/denlo/Documents/Quartus/FPGA_16FFT/top_tb.v 
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# End time: 19:40:47 on Mar 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT {C:/Users/denlo/Documents/Quartus/FPGA_16FFT/top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:47 on Mar 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT" C:/Users/denlo/Documents/Quartus/FPGA_16FFT/top_tb.v 
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# End time: 19:40:47 on Mar 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  top_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" top_tb 
# Start time: 19:40:47 on Mar 30,2024
# Loading work.top_tb
# Loading work.top
# Loading work.mux32in1
# Loading work.FFT_for_OFDM
# Loading work.rom_QAM4
# Loading work.choose_harmonic
# Loading work.FFT16_top
# Loading work.control_unit
# Loading work.rom_twiddle
# Loading work.mux4in1
# Loading work.butterfly2
# Loading work.flash
# Loading work.mux2in1
# Loading work.multiplier
# Loading work.get_negative
# Loading work.adder3
# Loading work.clock_divider
# Loading work.ram_16_byte
# Loading work.UART_RX
# Loading work.UART_TX
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/top.v(132): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_byte'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v
# ** Warning: (vsim-3017) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v(136): [TFMPC] - Too few port connections. Expected 68, found 67.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v(136): [PCDPC] - Port size (16) does not match connection size (32) for port 'in2_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v(136): [PCDPC] - Port size (16) does not match connection size (32) for port 'in2_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v(136): [PCDPC] - Port size (16) does not match connection size (32) for port 'in4_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v(136): [PCDPC] - Port size (16) does not match connection size (32) for port 'in4_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v(136): [PCDPC] - Port size (16) does not match connection size (32) for port 'in5_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v(136): [PCDPC] - Port size (16) does not match connection size (32) for port 'in5_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v(136): [PCDPC] - Port size (16) does not match connection size (32) for port 'in6_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v(136): [PCDPC] - Port size (16) does not match connection size (32) for port 'in6_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v(136): [PCDPC] - Port size (16) does not match connection size (32) for port 'in8_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(21).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v(136): [PCDPC] - Port size (16) does not match connection size (32) for port 'in8_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v(136): [PCDPC] - Port size (16) does not match connection size (32) for port 'in9_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(23).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v(136): [PCDPC] - Port size (16) does not match connection size (32) for port 'in9_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(24).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v(136): [PCDPC] - Port size (16) does not match connection size (32) for port 'in10_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(25).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v(136): [PCDPC] - Port size (16) does not match connection size (32) for port 'in10_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(26).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v(136): [PCDPC] - Port size (16) does not match connection size (32) for port 'in11_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v(136): [PCDPC] - Port size (16) does not match connection size (32) for port 'in11_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(28).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v(136): [PCDPC] - Port size (16) does not match connection size (32) for port 'in12_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(29).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v(136): [PCDPC] - Port size (16) does not match connection size (32) for port 'in12_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v(136): [PCDPC] - Port size (16) does not match connection size (32) for port 'in13_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v(136): [PCDPC] - Port size (16) does not match connection size (32) for port 'in13_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v(136): [PCDPC] - Port size (16) does not match connection size (32) for port 'in14_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v(136): [PCDPC] - Port size (16) does not match connection size (32) for port 'in14_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v(136): [PCDPC] - Port size (16) does not match connection size (32) for port 'in15_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v(136): [PCDPC] - Port size (16) does not match connection size (32) for port 'in15_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(36).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v(136): [TFMPC] - Missing connection for port 'o_butterfly_done'.
# ** Warning: (vsim-3017) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(295): [TFMPC] - Too few port connections. Expected 15, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16/butterfly0 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(295): [TFMPC] - Missing connection for port 'clk_divided16'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(295): [TFMPC] - Missing connection for port 'clk_divided32'.
# ** Warning: (vsim-3017) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16/butterfly0/clc_div File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided2'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided4'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided8'.
# ** Warning: (vsim-3017) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(378): [TFMPC] - Too few port connections. Expected 15, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16/butterfly1 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(378): [TFMPC] - Missing connection for port 'o_butterfly_done'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(378): [TFMPC] - Missing connection for port 'clk_divided16'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(378): [TFMPC] - Missing connection for port 'clk_divided32'.
# ** Warning: (vsim-3017) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16/butterfly1/clc_div File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided2'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided4'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided8'.
# ** Warning: (vsim-3017) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(459): [TFMPC] - Too few port connections. Expected 15, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16/butterfly2 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(459): [TFMPC] - Missing connection for port 'o_butterfly_done'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(459): [TFMPC] - Missing connection for port 'clk_divided16'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(459): [TFMPC] - Missing connection for port 'clk_divided32'.
# ** Warning: (vsim-3017) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16/butterfly2/clc_div File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided2'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided4'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided8'.
# ** Warning: (vsim-3017) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(540): [TFMPC] - Too few port connections. Expected 15, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16/butterfly3 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(540): [TFMPC] - Missing connection for port 'o_butterfly_done'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(540): [TFMPC] - Missing connection for port 'clk_divided16'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(540): [TFMPC] - Missing connection for port 'clk_divided32'.
# ** Warning: (vsim-3017) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16/butterfly3/clc_div File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided2'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided4'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided8'.
# ** Warning: (vsim-3017) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(621): [TFMPC] - Too few port connections. Expected 15, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16/butterfly4 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(621): [TFMPC] - Missing connection for port 'o_butterfly_done'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(621): [TFMPC] - Missing connection for port 'clk_divided16'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(621): [TFMPC] - Missing connection for port 'clk_divided32'.
# ** Warning: (vsim-3017) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16/butterfly4/clc_div File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided2'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided4'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided8'.
# ** Warning: (vsim-3017) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(702): [TFMPC] - Too few port connections. Expected 15, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16/butterfly5 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(702): [TFMPC] - Missing connection for port 'o_butterfly_done'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(702): [TFMPC] - Missing connection for port 'clk_divided16'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(702): [TFMPC] - Missing connection for port 'clk_divided32'.
# ** Warning: (vsim-3017) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16/butterfly5/clc_div File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided2'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided4'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided8'.
# ** Warning: (vsim-3017) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(783): [TFMPC] - Too few port connections. Expected 15, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16/butterfly6 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(783): [TFMPC] - Missing connection for port 'o_butterfly_done'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(783): [TFMPC] - Missing connection for port 'clk_divided16'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(783): [TFMPC] - Missing connection for port 'clk_divided32'.
# ** Warning: (vsim-3017) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16/butterfly6/clc_div File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided2'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided4'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided8'.
# ** Warning: (vsim-3017) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(864): [TFMPC] - Too few port connections. Expected 15, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16/butterfly7 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(864): [TFMPC] - Missing connection for port 'o_butterfly_done'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(864): [TFMPC] - Missing connection for port 'clk_divided16'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(864): [TFMPC] - Missing connection for port 'clk_divided32'.
# ** Warning: (vsim-3017) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_top/FFT_for_OFDM/FFT16/butterfly7/clc_div File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided2'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided4'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided8'.
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/top_tb.v(47): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_rst'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/UART_TX.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/tb_Transmitter File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/UART_TX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Simulation stop requested.
# End time: 19:42:01 on Mar 30,2024, Elapsed time: 0:01:14
# Errors: 0, Warnings: 91
