
*** Running vivado
    with args -log design_1_ChenIDct_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ChenIDct_0_1.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_ChenIDct_0_1.tcl -notrace
Command: synth_design -top design_1_ChenIDct_0_1 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1223] The version limit for your license is '2018.05' and will expire in 15 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15950 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1609.535 ; gain = 0.000 ; free physical = 6508 ; free virtual = 20226
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_ChenIDct_0_1' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_ChenIDct_0_1/synth/design_1_ChenIDct_0_1.v:58]
INFO: [Synth 8-638] synthesizing module 'ChenIDct' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:12]
	Parameter ap_ST_fsm_state1 bound to: 67'b0000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 67'b0000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 67'b0000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 67'b0000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 67'b0000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 67'b0000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 67'b0000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 67'b0000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 67'b0000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state12 bound to: 67'b0000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state13 bound to: 67'b0000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state14 bound to: 67'b0000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 67'b0000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 67'b0000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state17 bound to: 67'b0000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 67'b0000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 67'b0000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 67'b0000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 67'b0000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 67'b0000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 67'b0000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 67'b0000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 67'b0000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 67'b0000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 67'b0000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 67'b0000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 67'b0000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 67'b0000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 67'b0000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 67'b0000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 67'b0000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 67'b0000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 67'b0000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 67'b0000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 67'b0000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 67'b0000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 67'b0000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 67'b0000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 67'b0000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 67'b0000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 67'b0000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 67'b0000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 67'b0000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 67'b0000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 67'b0000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 67'b0000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 67'b0000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 67'b0000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 67'b0000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 67'b0000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 67'b0000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 67'b0000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 67'b0000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 67'b0000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 67'b0000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 67'b0000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 67'b0000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 67'b0000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 67'b0000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 67'b0000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 67'b0000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 67'b0000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 67'b0000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 67'b0001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 67'b0010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 67'b0100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 67'b1000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_BUS_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BUS_CTRL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_BUS_SRC_DST_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_SRC_DST_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_BUS_SRC_DST_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_BUS_SRC_DST_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_SRC_DST_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_SRC_DST_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_SRC_DST_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_SRC_DST_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_SRC_DST_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_BUS_SRC_DST_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_BUS_SRC_DST_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BUS_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_BUS_SRC_DST_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:238]
INFO: [Synth 8-638] synthesizing module 'ChenIDct_BUS_CTRL_s_axi' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_CTRL_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_X_DATA_0 bound to: 6'b010000 
	Parameter ADDR_X_DATA_1 bound to: 6'b010100 
	Parameter ADDR_X_CTRL bound to: 6'b011000 
	Parameter ADDR_Y_DATA_0 bound to: 6'b011100 
	Parameter ADDR_Y_DATA_1 bound to: 6'b100000 
	Parameter ADDR_Y_CTRL bound to: 6'b100100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_CTRL_s_axi.v:209]
INFO: [Synth 8-256] done synthesizing module 'ChenIDct_BUS_CTRL_s_axi' (1#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_CTRL_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'ChenIDct_BUS_SRC_DST_m_axi' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:10]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ChenIDct_BUS_SRC_DST_m_axi_throttl' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:689]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter threshold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ChenIDct_BUS_SRC_DST_m_axi_throttl' (2#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:689]
INFO: [Synth 8-638] synthesizing module 'ChenIDct_BUS_SRC_DST_m_axi_write' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:1536]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'ChenIDct_BUS_SRC_DST_m_axi_fifo' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:399]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ChenIDct_BUS_SRC_DST_m_axi_fifo' (3#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'ChenIDct_BUS_SRC_DST_m_axi_reg_slice' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:295]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'ChenIDct_BUS_SRC_DST_m_axi_reg_slice' (4#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:295]
INFO: [Synth 8-638] synthesizing module 'ChenIDct_BUS_SRC_DST_m_axi_fifo__parameterized0' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:399]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ChenIDct_BUS_SRC_DST_m_axi_fifo__parameterized0' (4#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'ChenIDct_BUS_SRC_DST_m_axi_buffer' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:508]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ChenIDct_BUS_SRC_DST_m_axi_buffer' (5#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:508]
INFO: [Synth 8-638] synthesizing module 'ChenIDct_BUS_SRC_DST_m_axi_fifo__parameterized1' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:399]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ChenIDct_BUS_SRC_DST_m_axi_fifo__parameterized1' (5#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'ChenIDct_BUS_SRC_DST_m_axi_fifo__parameterized2' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:399]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ChenIDct_BUS_SRC_DST_m_axi_fifo__parameterized2' (5#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:399]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:1903]
INFO: [Synth 8-256] done synthesizing module 'ChenIDct_BUS_SRC_DST_m_axi_write' (6#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:1536]
INFO: [Synth 8-638] synthesizing module 'ChenIDct_BUS_SRC_DST_m_axi_read' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:741]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'ChenIDct_BUS_SRC_DST_m_axi_buffer__parameterized0' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:508]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ChenIDct_BUS_SRC_DST_m_axi_buffer__parameterized0' (6#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:508]
INFO: [Synth 8-638] synthesizing module 'ChenIDct_BUS_SRC_DST_m_axi_reg_slice__parameterized0' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:295]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'ChenIDct_BUS_SRC_DST_m_axi_reg_slice__parameterized0' (6#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:295]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:1088]
INFO: [Synth 8-256] done synthesizing module 'ChenIDct_BUS_SRC_DST_m_axi_read' (7#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:741]
INFO: [Synth 8-256] done synthesizing module 'ChenIDct_BUS_SRC_DST_m_axi' (8#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'ChenIDct_inp1_buf' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_inp1_buf.v:58]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ChenIDct_inp1_buf_ram' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_inp1_buf.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_inp1_buf.v:25]
INFO: [Synth 8-256] done synthesizing module 'ChenIDct_inp1_buf_ram' (9#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_inp1_buf.v:9]
INFO: [Synth 8-256] done synthesizing module 'ChenIDct_inp1_buf' (10#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_inp1_buf.v:58]
INFO: [Synth 8-638] synthesizing module 'ChenIDct_inp2_buf' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_inp2_buf.v:66]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ChenIDct_inp2_buf_ram' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_inp2_buf.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_inp2_buf.v:27]
INFO: [Synth 8-256] done synthesizing module 'ChenIDct_inp2_buf_ram' (11#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_inp2_buf.v:9]
INFO: [Synth 8-256] done synthesizing module 'ChenIDct_inp2_buf' (12#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_inp2_buf.v:66]
INFO: [Synth 8-638] synthesizing module 'ChenIDct_mul_8ns_bkb' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_8ns_bkb.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ChenIDct_mul_8ns_bkb_MulnS_0' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_8ns_bkb.v:11]
INFO: [Synth 8-256] done synthesizing module 'ChenIDct_mul_8ns_bkb_MulnS_0' (13#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_8ns_bkb.v:11]
INFO: [Synth 8-256] done synthesizing module 'ChenIDct_mul_8ns_bkb' (14#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_8ns_bkb.v:29]
INFO: [Synth 8-638] synthesizing module 'ChenIDct_mul_10s_cud' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10s_cud.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 41 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ChenIDct_mul_10s_cud_MulnS_1' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10s_cud.v:11]
INFO: [Synth 8-256] done synthesizing module 'ChenIDct_mul_10s_cud_MulnS_1' (15#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10s_cud.v:11]
INFO: [Synth 8-256] done synthesizing module 'ChenIDct_mul_10s_cud' (16#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10s_cud.v:29]
INFO: [Synth 8-638] synthesizing module 'ChenIDct_mul_10nsdEe' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 41 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ChenIDct_mul_10nsdEe_MulnS_2' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:11]
INFO: [Synth 8-256] done synthesizing module 'ChenIDct_mul_10nsdEe_MulnS_2' (17#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:11]
INFO: [Synth 8-256] done synthesizing module 'ChenIDct_mul_10nsdEe' (18#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:29]
INFO: [Synth 8-638] synthesizing module 'ChenIDct_mul_9ns_eOg' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_9ns_eOg.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 41 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ChenIDct_mul_9ns_eOg_MulnS_3' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_9ns_eOg.v:11]
INFO: [Synth 8-256] done synthesizing module 'ChenIDct_mul_9ns_eOg_MulnS_3' (19#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_9ns_eOg.v:11]
INFO: [Synth 8-256] done synthesizing module 'ChenIDct_mul_9ns_eOg' (20#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_9ns_eOg.v:29]
INFO: [Synth 8-638] synthesizing module 'ChenIDct_mux_326_fYi' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mux_326_fYi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ChenIDct_mux_326_fYi' (21#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mux_326_fYi.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4718]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4720]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4722]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4724]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4728]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4730]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4732]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4734]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4738]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4740]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4742]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4744]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4748]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4750]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4752]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4754]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4758]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4760]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4762]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4764]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4768]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4770]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4772]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4774]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4778]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4780]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4782]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4784]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4786]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4788]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4790]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4792]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4794]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4796]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4798]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4800]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4802]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4804]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4806]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4808]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4810]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4812]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4814]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4816]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4820]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4822]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4824]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4826]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4830]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4832]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4834]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4836]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4840]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4842]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4846]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4850]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4852]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4854]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4856]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4860]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4862]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4864]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4866]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4870]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4872]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4874]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4876]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4880]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4882]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4884]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4886]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4890]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4892]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4894]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4896]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4900]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4902]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4904]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4906]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4908]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4910]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4912]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4914]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4916]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4918]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4920]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4922]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4924]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4926]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4928]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4930]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4932]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4934]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4936]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:4938]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:5094]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:5132]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:5136]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:5140]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'ChenIDct' (22#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_ChenIDct_0_1' (23#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_ChenIDct_0_1/synth/design_1_ChenIDct_0_1.v:58]
WARNING: [Synth 8-3331] design ChenIDct_mux_326_fYi has unconnected port din32[5]
WARNING: [Synth 8-3331] design ChenIDct_mul_10nsdEe has unconnected port reset
WARNING: [Synth 8-3331] design ChenIDct_mul_9ns_eOg has unconnected port reset
WARNING: [Synth 8-3331] design ChenIDct_mul_10s_cud has unconnected port reset
WARNING: [Synth 8-3331] design ChenIDct_mul_8ns_bkb has unconnected port reset
WARNING: [Synth 8-3331] design ChenIDct_inp2_buf has unconnected port reset
WARNING: [Synth 8-3331] design ChenIDct_inp1_buf has unconnected port reset
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi has unconnected port I_ARLOCK[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1609.539 ; gain = 0.004 ; free physical = 6503 ; free virtual = 20208
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1609.539 ; gain = 0.004 ; free physical = 6509 ; free virtual = 20214
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_ChenIDct_0_1/constraints/ChenIDct_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_ChenIDct_0_1/constraints/ChenIDct_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/design_1_ChenIDct_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/design_1_ChenIDct_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2286.945 ; gain = 3.996 ; free physical = 5724 ; free virtual = 19450
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 2286.945 ; gain = 677.410 ; free physical = 5844 ; free virtual = 19562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 2286.945 ; gain = 677.410 ; free physical = 5844 ; free virtual = 19562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/design_1_ChenIDct_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 2286.945 ; gain = 677.410 ; free physical = 5847 ; free virtual = 19564
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'ChenIDct_BUS_CTRL_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element throttl_cnt_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:723]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:500]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:591]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:487]
WARNING: [Synth 8-6014] Unused sequential element pout_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:485]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[5] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[6] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[7] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[8] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[9] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[10] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[11] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[12] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[13] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[14] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:1976]
WARNING: [Synth 8-6014] Unused sequential element bus_equal_gen.len_cnt_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:2119]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:591]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:589]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:1161]
INFO: [Synth 8-4471] merging register 'aptr_1_reg_6975_reg[5:3]' into 'aptr_assign_15_sum1_reg_6970_reg[5:3]' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:2910]
INFO: [Synth 8-4471] merging register 'aptr_3_reg_6985_reg[5:3]' into 'aptr_assign_13_sum2_reg_6980_reg[5:3]' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:2911]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_6671_reg[3:0]' into 'tmp_6_reg_6666_reg[3:0]' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:3130]
INFO: [Synth 8-4471] merging register 'BUS_SRC_DST_addr_1_reg_6559_reg[63:62]' into 'BUS_SRC_DST_addr_reg_6551_reg[63:62]' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:5326]
INFO: [Synth 8-4471] merging register 'i_cast1_reg_6588_reg[5:4]' into 'BUS_SRC_DST_addr_reg_6551_reg[63:62]' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:5318]
INFO: [Synth 8-4471] merging register 'tmp_13_reg_6636_reg[63:6]' into 'tmp_10_reg_6626_reg[63:6]' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:5331]
INFO: [Synth 8-4471] merging register 'tmp_2_reg_6656_reg[63:4]' into 'tmp_5_reg_6606_reg[63:4]' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:5332]
INFO: [Synth 8-4471] merging register 'tmp_27_reg_6797_reg[1:0]' into 'BUS_SRC_DST_addr_reg_6551_reg[63:62]' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:5337]
INFO: [Synth 8-4471] merging register 'tmp_29_reg_6802_reg[1:0]' into 'BUS_SRC_DST_addr_reg_6551_reg[63:62]' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:5338]
INFO: [Synth 8-4471] merging register 'aptr_1_reg_6975_reg[2:0]' into 'aptr_assign_15_sum1_reg_6970_reg[2:0]' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:5341]
INFO: [Synth 8-4471] merging register 'aptr_3_reg_6985_reg[2:0]' into 'aptr_assign_13_sum2_reg_6980_reg[2:0]' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:5343]
INFO: [Synth 8-4471] merging register 'aptr_reg_7011_reg[2:0]' into 'tmp_50_reg_6964_reg[2:0]' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:5348]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:3914]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter1_indvar1_reg_495_reg' and it is trimmed from '7' to '6' bits. [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:2887]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter1_indvar_reg_483_reg' and it is trimmed from '7' to '6' bits. [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:2879]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond8_fu_4033_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond1_fu_3494_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_3511_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond9_fu_3532_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond3_fu_4500_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond7_fu_4517_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_fu_4809_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_6445_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_4529_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'tmp_2_reg_6656_reg[3:0]' into 'tmp_6_reg_6666_reg[3:0]' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:3128]
WARNING: [Synth 8-6014] Unused sequential element indvar2_reg_530_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:2207]
WARNING: [Synth 8-6014] Unused sequential element indvar3_reg_936_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:2215]
WARNING: [Synth 8-6014] Unused sequential element indvar4_reg_3422_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:2223]
WARNING: [Synth 8-6014] Unused sequential element indvar_next1_reg_6583_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:2983]
WARNING: [Synth 8-6014] Unused sequential element indvar_next_reg_6569_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:2989]
INFO: [Synth 8-5544] ROM "exitcond8_fu_4033_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond1_fu_3494_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_3511_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond9_fu_3532_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond3_fu_4500_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond7_fu_4517_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_fu_4809_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_6445_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_4529_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_142_cast_cast_fu_4967_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_145_cast_cast_fu_5031_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_148_cast_cast_fu_5095_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_151_cast_cast_fu_5159_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_154_cast_cast_fu_5223_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_157_cast_cast_fu_5287_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_160_cast_cast_fu_5351_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_163_cast_cast_fu_5415_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_166_cast_cast_fu_5479_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_169_cast_cast_fu_5543_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_172_cast_cast_fu_5607_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_175_cast_cast_fu_5671_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_178_cast_cast_fu_5735_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_181_cast_cast_fu_5799_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_131_cast_cast_fu_4839_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_139_cast_cast_fu_4903_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'ChenIDct_BUS_CTRL_s_axi'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:52 . Memory (MB): peak = 2286.945 ; gain = 677.410 ; free physical = 5832 ; free virtual = 19549
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 4     
	   2 Input     52 Bit       Adders := 2     
	   2 Input     41 Bit       Adders := 12    
	   2 Input     32 Bit       Adders := 36    
	   3 Input     32 Bit       Adders := 17    
	   4 Input     32 Bit       Adders := 2     
	   5 Input     32 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 16    
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 10    
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               96 Bit    Registers := 6     
	               67 Bit    Registers := 1     
	               64 Bit    Registers := 10    
	               62 Bit    Registers := 2     
	               60 Bit    Registers := 4     
	               59 Bit    Registers := 1     
	               52 Bit    Registers := 2     
	               41 Bit    Registers := 48    
	               40 Bit    Registers := 8     
	               36 Bit    Registers := 3     
	               35 Bit    Registers := 3     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 166   
	               30 Bit    Registers := 2     
	               28 Bit    Registers := 32    
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 10    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 16    
	                3 Bit    Registers := 21    
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 102   
+---Multipliers : 
	                10x32  Multipliers := 10    
	                11x32  Multipliers := 18    
	                 9x32  Multipliers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
	               8K Bit         RAMs := 1     
	               2K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 2     
	   2 Input     67 Bit        Muxes := 1     
	  68 Input     67 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 10    
	   3 Input     63 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   3 Input     59 Bit        Muxes := 1     
	   2 Input     57 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 2     
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 1     
	   3 Input     45 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 118   
	   2 Input     29 Bit        Muxes := 16    
	   3 Input     18 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 27    
	   5 Input      2 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 122   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ChenIDct_BUS_CTRL_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ChenIDct_BUS_SRC_DST_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ChenIDct_BUS_SRC_DST_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ChenIDct_BUS_SRC_DST_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module ChenIDct_BUS_SRC_DST_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               96 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ChenIDct_BUS_SRC_DST_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ChenIDct_BUS_SRC_DST_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ChenIDct_BUS_SRC_DST_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ChenIDct_BUS_SRC_DST_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     52 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               52 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     52 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module ChenIDct_BUS_SRC_DST_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ChenIDct_BUS_SRC_DST_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module ChenIDct_BUS_SRC_DST_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     52 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               52 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     52 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module ChenIDct_inp1_buf_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module ChenIDct_inp2_buf_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module ChenIDct_mul_8ns_bkb_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---Multipliers : 
	                 9x32  Multipliers := 1     
Module ChenIDct_mul_10s_cud_MulnS_1 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
+---Multipliers : 
	                10x32  Multipliers := 1     
Module ChenIDct_mul_10nsdEe_MulnS_2 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
+---Multipliers : 
	                11x32  Multipliers := 1     
Module ChenIDct_mul_9ns_eOg_MulnS_3 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
+---Multipliers : 
	                10x32  Multipliers := 1     
Module ChenIDct_mux_326_fYi 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 31    
Module ChenIDct 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     41 Bit       Adders := 12    
	   2 Input     32 Bit       Adders := 34    
	   3 Input     32 Bit       Adders := 17    
	   4 Input     32 Bit       Adders := 2     
	   5 Input     32 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 16    
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               67 Bit    Registers := 1     
	               62 Bit    Registers := 2     
	               60 Bit    Registers := 4     
	               59 Bit    Registers := 1     
	               41 Bit    Registers := 20    
	               40 Bit    Registers := 4     
	               32 Bit    Registers := 153   
	               30 Bit    Registers := 2     
	               28 Bit    Registers := 32    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 17    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 46    
+---Muxes : 
	   2 Input     67 Bit        Muxes := 1     
	  68 Input     67 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   3 Input     63 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   3 Input     59 Bit        Muxes := 1     
	   2 Input     57 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 1     
	   3 Input     45 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 87    
	   2 Input     29 Bit        Muxes := 16    
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 67    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element throttl_cnt_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:723]
WARNING: [Synth 8-6014] Unused sequential element buff_wdata/usedw_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:589]
WARNING: [Synth 8-6014] Unused sequential element fifo_resp/pout_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:485]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:1976]
WARNING: [Synth 8-6014] Unused sequential element bus_equal_gen.len_cnt_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:2119]
WARNING: [Synth 8-6014] Unused sequential element fifo_rctl/q_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:437]
WARNING: [Synth 8-6014] Unused sequential element buff_rdata/usedw_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:589]
WARNING: [Synth 8-6014] Unused sequential element fifo_rctl/pout_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:485]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_BUS_SRC_DST_m_axi.v:1161]
INFO: [Synth 8-4471] merging register 'aptr_assign_15_sum1_reg_6970_reg[5:3]' into 'tmp_50_reg_6964_reg[5:3]' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:2910]
INFO: [Synth 8-4471] merging register 'aptr_assign_13_sum2_reg_6980_reg[5:3]' into 'tmp_50_reg_6964_reg[5:3]' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:2911]
WARNING: [Synth 8-3936] Found unconnected internal register 'inp1_buf_load_7_reg_6651_reg' and it is trimmed from '32' to '30' bits. [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:2996]
WARNING: [Synth 8-3936] Found unconnected internal register 'inp1_buf_load_5_reg_6646_reg' and it is trimmed from '32' to '30' bits. [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:2995]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3443_reg' and it is trimmed from '32' to '30' bits. [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:2767]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3438_reg' and it is trimmed from '32' to '30' bits. [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:2759]
INFO: [Synth 8-5544] ROM "data121" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data141" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond1_fu_3494_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_3511_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_4500_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_9ns_eOg.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10s_cud.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_9ns_eOg.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10s_cud.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_8ns_bkb.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10s_cud.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_8ns_bkb.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_9ns_eOg.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10s_cud.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_8ns_bkb.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10s_cud.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_8ns_bkb.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_9ns_eOg.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10s_cud.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:20]
WARNING: [Synth 8-6014] Unused sequential element ChenIDct_mul_8ns_bkb_U1/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_8ns_bkb.v:23]
WARNING: [Synth 8-6014] Unused sequential element ChenIDct_mul_10s_cud_U2/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10s_cud.v:23]
WARNING: [Synth 8-6014] Unused sequential element ChenIDct_mul_10nsdEe_U3/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:23]
WARNING: [Synth 8-6014] Unused sequential element ChenIDct_mul_10s_cud_U4/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10s_cud.v:23]
WARNING: [Synth 8-6014] Unused sequential element ChenIDct_mul_10nsdEe_U5/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:23]
WARNING: [Synth 8-6014] Unused sequential element ChenIDct_mul_10nsdEe_U6/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:23]
WARNING: [Synth 8-6014] Unused sequential element ChenIDct_mul_10nsdEe_U7/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:23]
WARNING: [Synth 8-6014] Unused sequential element ChenIDct_mul_8ns_bkb_U8/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_8ns_bkb.v:23]
WARNING: [Synth 8-6014] Unused sequential element ChenIDct_mul_10nsdEe_U9/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:23]
WARNING: [Synth 8-6014] Unused sequential element ChenIDct_mul_9ns_eOg_U10/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_9ns_eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element ChenIDct_mul_10s_cud_U11/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10s_cud.v:23]
WARNING: [Synth 8-6014] Unused sequential element ChenIDct_mul_10nsdEe_U12/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:23]
WARNING: [Synth 8-6014] Unused sequential element ChenIDct_mul_9ns_eOg_U13/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_9ns_eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element ChenIDct_mul_10nsdEe_U14/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:23]
WARNING: [Synth 8-6014] Unused sequential element ChenIDct_mul_10nsdEe_U15/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:23]
WARNING: [Synth 8-6014] Unused sequential element ChenIDct_mul_10nsdEe_U16/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:23]
WARNING: [Synth 8-6014] Unused sequential element ChenIDct_mul_8ns_bkb_U17/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_8ns_bkb.v:23]
WARNING: [Synth 8-6014] Unused sequential element ChenIDct_mul_10s_cud_U18/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10s_cud.v:23]
WARNING: [Synth 8-6014] Unused sequential element ChenIDct_mul_10nsdEe_U19/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:23]
WARNING: [Synth 8-6014] Unused sequential element ChenIDct_mul_10s_cud_U20/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10s_cud.v:23]
WARNING: [Synth 8-6014] Unused sequential element ChenIDct_mul_10nsdEe_U21/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:23]
WARNING: [Synth 8-6014] Unused sequential element ChenIDct_mul_10nsdEe_U22/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:23]
WARNING: [Synth 8-6014] Unused sequential element ChenIDct_mul_10nsdEe_U23/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:23]
WARNING: [Synth 8-6014] Unused sequential element ChenIDct_mul_8ns_bkb_U24/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_8ns_bkb.v:23]
WARNING: [Synth 8-6014] Unused sequential element ChenIDct_mul_10nsdEe_U25/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:23]
WARNING: [Synth 8-6014] Unused sequential element ChenIDct_mul_9ns_eOg_U26/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_9ns_eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element ChenIDct_mul_10s_cud_U27/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10s_cud.v:23]
WARNING: [Synth 8-6014] Unused sequential element ChenIDct_mul_10nsdEe_U28/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:23]
WARNING: [Synth 8-6014] Unused sequential element ChenIDct_mul_9ns_eOg_U29/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_9ns_eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element ChenIDct_mul_10nsdEe_U30/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:23]
WARNING: [Synth 8-6014] Unused sequential element ChenIDct_mul_10nsdEe_U31/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:23]
WARNING: [Synth 8-6014] Unused sequential element ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_mul_10nsdEe.v:23]
WARNING: [Synth 8-6014] Unused sequential element indvar_next_reg_6569_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:2989]
WARNING: [Synth 8-6014] Unused sequential element indvar_next1_reg_6583_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:2983]
WARNING: [Synth 8-6014] Unused sequential element indvar4_reg_3422_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:2223]
WARNING: [Synth 8-6014] Unused sequential element indvar2_reg_530_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:2207]
WARNING: [Synth 8-6014] Unused sequential element indvar3_reg_936_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct.v:2215]
DSP Report: Generating DSP ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product.
DSP Report: operator ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product.
DSP Report: Generating DSP ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg is absorbed into DSP ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: operator ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: operator ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: Generating DSP ChenIDct_mul_10nsdEe_U30/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ChenIDct_mul_10nsdEe_U30/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U30/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product.
DSP Report: operator ChenIDct_mul_10nsdEe_U30/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U30/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product.
DSP Report: Generating DSP ChenIDct_mul_10nsdEe_U30/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ChenIDct_mul_10nsdEe_U30/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg is absorbed into DSP ChenIDct_mul_10nsdEe_U30/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: operator ChenIDct_mul_10nsdEe_U30/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U30/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: operator ChenIDct_mul_10nsdEe_U30/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U30/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: Generating DSP ChenIDct_mul_9ns_eOg_U26/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ChenIDct_mul_9ns_eOg_U26/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product is absorbed into DSP ChenIDct_mul_9ns_eOg_U26/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product.
DSP Report: operator ChenIDct_mul_9ns_eOg_U26/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product is absorbed into DSP ChenIDct_mul_9ns_eOg_U26/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product.
DSP Report: Generating DSP ChenIDct_mul_9ns_eOg_U26/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ChenIDct_mul_9ns_eOg_U26/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg is absorbed into DSP ChenIDct_mul_9ns_eOg_U26/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg.
DSP Report: operator ChenIDct_mul_9ns_eOg_U26/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product is absorbed into DSP ChenIDct_mul_9ns_eOg_U26/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg.
DSP Report: operator ChenIDct_mul_9ns_eOg_U26/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product is absorbed into DSP ChenIDct_mul_9ns_eOg_U26/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg.
DSP Report: Generating DSP ChenIDct_mul_10s_cud_U27/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ChenIDct_mul_10s_cud_U27/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product is absorbed into DSP ChenIDct_mul_10s_cud_U27/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product.
DSP Report: operator ChenIDct_mul_10s_cud_U27/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product is absorbed into DSP ChenIDct_mul_10s_cud_U27/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product.
DSP Report: Generating DSP ChenIDct_mul_10s_cud_U27/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ChenIDct_mul_10s_cud_U27/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg is absorbed into DSP ChenIDct_mul_10s_cud_U27/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg.
DSP Report: operator ChenIDct_mul_10s_cud_U27/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product is absorbed into DSP ChenIDct_mul_10s_cud_U27/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg.
DSP Report: operator ChenIDct_mul_10s_cud_U27/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product is absorbed into DSP ChenIDct_mul_10s_cud_U27/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg.
DSP Report: Generating DSP ChenIDct_mul_10nsdEe_U31/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ChenIDct_mul_10nsdEe_U31/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U31/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product.
DSP Report: operator ChenIDct_mul_10nsdEe_U31/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U31/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product.
DSP Report: Generating DSP ChenIDct_mul_10nsdEe_U31/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ChenIDct_mul_10nsdEe_U31/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg is absorbed into DSP ChenIDct_mul_10nsdEe_U31/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: operator ChenIDct_mul_10nsdEe_U31/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U31/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: operator ChenIDct_mul_10nsdEe_U31/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U31/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: Generating DSP ChenIDct_mul_10nsdEe_U21/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ChenIDct_mul_10nsdEe_U21/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U21/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product.
DSP Report: operator ChenIDct_mul_10nsdEe_U21/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U21/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product.
DSP Report: Generating DSP ChenIDct_mul_10nsdEe_U21/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ChenIDct_mul_10nsdEe_U21/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg is absorbed into DSP ChenIDct_mul_10nsdEe_U21/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: operator ChenIDct_mul_10nsdEe_U21/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U21/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: operator ChenIDct_mul_10nsdEe_U21/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U21/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: Generating DSP ChenIDct_mul_10nsdEe_U22/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ChenIDct_mul_10nsdEe_U22/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U22/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product.
DSP Report: operator ChenIDct_mul_10nsdEe_U22/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U22/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product.
DSP Report: Generating DSP ChenIDct_mul_10nsdEe_U22/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ChenIDct_mul_10nsdEe_U22/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg is absorbed into DSP ChenIDct_mul_10nsdEe_U22/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: operator ChenIDct_mul_10nsdEe_U22/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U22/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: operator ChenIDct_mul_10nsdEe_U22/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U22/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: Generating DSP ChenIDct_mul_10nsdEe_U23/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ChenIDct_mul_10nsdEe_U23/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U23/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product.
DSP Report: operator ChenIDct_mul_10nsdEe_U23/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U23/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product.
DSP Report: Generating DSP ChenIDct_mul_10nsdEe_U23/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ChenIDct_mul_10nsdEe_U23/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg is absorbed into DSP ChenIDct_mul_10nsdEe_U23/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: operator ChenIDct_mul_10nsdEe_U23/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U23/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: operator ChenIDct_mul_10nsdEe_U23/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U23/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: Generating DSP ChenIDct_mul_8ns_bkb_U24/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ChenIDct_mul_8ns_bkb_U24/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP ChenIDct_mul_8ns_bkb_U24/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product.
DSP Report: operator ChenIDct_mul_8ns_bkb_U24/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP ChenIDct_mul_8ns_bkb_U24/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP ChenIDct_mul_8ns_bkb_U24/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ChenIDct_mul_8ns_bkb_U24/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg is absorbed into DSP ChenIDct_mul_8ns_bkb_U24/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg.
DSP Report: operator ChenIDct_mul_8ns_bkb_U24/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP ChenIDct_mul_8ns_bkb_U24/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg.
DSP Report: operator ChenIDct_mul_8ns_bkb_U24/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP ChenIDct_mul_8ns_bkb_U24/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg.
DSP Report: Generating DSP ChenIDct_mul_10nsdEe_U25/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ChenIDct_mul_10nsdEe_U25/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U25/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product.
DSP Report: operator ChenIDct_mul_10nsdEe_U25/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U25/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product.
DSP Report: Generating DSP ChenIDct_mul_10nsdEe_U25/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ChenIDct_mul_10nsdEe_U25/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg is absorbed into DSP ChenIDct_mul_10nsdEe_U25/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: operator ChenIDct_mul_10nsdEe_U25/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U25/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: operator ChenIDct_mul_10nsdEe_U25/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U25/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: Generating DSP ChenIDct_mul_10nsdEe_U28/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ChenIDct_mul_10nsdEe_U28/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U28/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product.
DSP Report: operator ChenIDct_mul_10nsdEe_U28/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U28/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product.
DSP Report: Generating DSP ChenIDct_mul_10nsdEe_U28/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ChenIDct_mul_10nsdEe_U28/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg is absorbed into DSP ChenIDct_mul_10nsdEe_U28/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: operator ChenIDct_mul_10nsdEe_U28/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U28/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: operator ChenIDct_mul_10nsdEe_U28/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U28/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: Generating DSP ChenIDct_mul_9ns_eOg_U29/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ChenIDct_mul_9ns_eOg_U29/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product is absorbed into DSP ChenIDct_mul_9ns_eOg_U29/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product.
DSP Report: operator ChenIDct_mul_9ns_eOg_U29/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product is absorbed into DSP ChenIDct_mul_9ns_eOg_U29/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product.
DSP Report: Generating DSP ChenIDct_mul_9ns_eOg_U29/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ChenIDct_mul_9ns_eOg_U29/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg is absorbed into DSP ChenIDct_mul_9ns_eOg_U29/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg.
DSP Report: operator ChenIDct_mul_9ns_eOg_U29/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product is absorbed into DSP ChenIDct_mul_9ns_eOg_U29/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg.
DSP Report: operator ChenIDct_mul_9ns_eOg_U29/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product is absorbed into DSP ChenIDct_mul_9ns_eOg_U29/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg.
DSP Report: Generating DSP ChenIDct_mul_10s_cud_U20/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ChenIDct_mul_10s_cud_U20/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product is absorbed into DSP ChenIDct_mul_10s_cud_U20/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product.
DSP Report: operator ChenIDct_mul_10s_cud_U20/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product is absorbed into DSP ChenIDct_mul_10s_cud_U20/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product.
DSP Report: Generating DSP ChenIDct_mul_10s_cud_U20/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ChenIDct_mul_10s_cud_U20/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg is absorbed into DSP ChenIDct_mul_10s_cud_U20/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg.
DSP Report: operator ChenIDct_mul_10s_cud_U20/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product is absorbed into DSP ChenIDct_mul_10s_cud_U20/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg.
DSP Report: operator ChenIDct_mul_10s_cud_U20/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product is absorbed into DSP ChenIDct_mul_10s_cud_U20/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg.
DSP Report: Generating DSP ChenIDct_mul_10nsdEe_U19/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ChenIDct_mul_10nsdEe_U19/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U19/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product.
DSP Report: operator ChenIDct_mul_10nsdEe_U19/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U19/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product.
DSP Report: Generating DSP ChenIDct_mul_10nsdEe_U19/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ChenIDct_mul_10nsdEe_U19/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg is absorbed into DSP ChenIDct_mul_10nsdEe_U19/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: operator ChenIDct_mul_10nsdEe_U19/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U19/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: operator ChenIDct_mul_10nsdEe_U19/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U19/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: Generating DSP ChenIDct_mul_8ns_bkb_U17/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ChenIDct_mul_8ns_bkb_U17/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP ChenIDct_mul_8ns_bkb_U17/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product.
DSP Report: operator ChenIDct_mul_8ns_bkb_U17/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP ChenIDct_mul_8ns_bkb_U17/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP ChenIDct_mul_8ns_bkb_U17/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ChenIDct_mul_8ns_bkb_U17/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg is absorbed into DSP ChenIDct_mul_8ns_bkb_U17/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg.
DSP Report: operator ChenIDct_mul_8ns_bkb_U17/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP ChenIDct_mul_8ns_bkb_U17/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg.
DSP Report: operator ChenIDct_mul_8ns_bkb_U17/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP ChenIDct_mul_8ns_bkb_U17/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg.
DSP Report: Generating DSP ChenIDct_mul_10s_cud_U18/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ChenIDct_mul_10s_cud_U18/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product is absorbed into DSP ChenIDct_mul_10s_cud_U18/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product.
DSP Report: operator ChenIDct_mul_10s_cud_U18/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product is absorbed into DSP ChenIDct_mul_10s_cud_U18/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product.
DSP Report: Generating DSP ChenIDct_mul_10s_cud_U18/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ChenIDct_mul_10s_cud_U18/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg is absorbed into DSP ChenIDct_mul_10s_cud_U18/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg.
DSP Report: operator ChenIDct_mul_10s_cud_U18/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product is absorbed into DSP ChenIDct_mul_10s_cud_U18/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg.
DSP Report: operator ChenIDct_mul_10s_cud_U18/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product is absorbed into DSP ChenIDct_mul_10s_cud_U18/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg.
DSP Report: Generating DSP ChenIDct_mul_10nsdEe_U5/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ChenIDct_mul_10nsdEe_U5/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U5/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product.
DSP Report: operator ChenIDct_mul_10nsdEe_U5/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U5/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product.
DSP Report: Generating DSP ChenIDct_mul_10nsdEe_U5/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ChenIDct_mul_10nsdEe_U5/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg is absorbed into DSP ChenIDct_mul_10nsdEe_U5/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: operator ChenIDct_mul_10nsdEe_U5/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U5/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: operator ChenIDct_mul_10nsdEe_U5/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U5/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: Generating DSP ChenIDct_mul_10nsdEe_U6/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ChenIDct_mul_10nsdEe_U6/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U6/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product.
DSP Report: operator ChenIDct_mul_10nsdEe_U6/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U6/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product.
DSP Report: Generating DSP ChenIDct_mul_10nsdEe_U6/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ChenIDct_mul_10nsdEe_U6/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg is absorbed into DSP ChenIDct_mul_10nsdEe_U6/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: operator ChenIDct_mul_10nsdEe_U6/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U6/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: operator ChenIDct_mul_10nsdEe_U6/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U6/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: Generating DSP ChenIDct_mul_10nsdEe_U7/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ChenIDct_mul_10nsdEe_U7/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U7/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product.
DSP Report: operator ChenIDct_mul_10nsdEe_U7/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U7/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product.
DSP Report: Generating DSP ChenIDct_mul_10nsdEe_U7/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ChenIDct_mul_10nsdEe_U7/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg is absorbed into DSP ChenIDct_mul_10nsdEe_U7/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: operator ChenIDct_mul_10nsdEe_U7/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U7/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: operator ChenIDct_mul_10nsdEe_U7/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U7/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: Generating DSP ChenIDct_mul_8ns_bkb_U8/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ChenIDct_mul_8ns_bkb_U8/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP ChenIDct_mul_8ns_bkb_U8/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product.
DSP Report: operator ChenIDct_mul_8ns_bkb_U8/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP ChenIDct_mul_8ns_bkb_U8/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP ChenIDct_mul_8ns_bkb_U8/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ChenIDct_mul_8ns_bkb_U8/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg is absorbed into DSP ChenIDct_mul_8ns_bkb_U8/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg.
DSP Report: operator ChenIDct_mul_8ns_bkb_U8/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP ChenIDct_mul_8ns_bkb_U8/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg.
DSP Report: operator ChenIDct_mul_8ns_bkb_U8/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP ChenIDct_mul_8ns_bkb_U8/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg.
DSP Report: Generating DSP ChenIDct_mul_10nsdEe_U14/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ChenIDct_mul_10nsdEe_U14/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U14/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product.
DSP Report: operator ChenIDct_mul_10nsdEe_U14/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U14/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product.
DSP Report: Generating DSP ChenIDct_mul_10nsdEe_U14/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ChenIDct_mul_10nsdEe_U14/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg is absorbed into DSP ChenIDct_mul_10nsdEe_U14/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: operator ChenIDct_mul_10nsdEe_U14/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U14/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: operator ChenIDct_mul_10nsdEe_U14/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U14/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: Generating DSP ChenIDct_mul_10nsdEe_U12/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ChenIDct_mul_10nsdEe_U12/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U12/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product.
DSP Report: operator ChenIDct_mul_10nsdEe_U12/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U12/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product.
DSP Report: Generating DSP ChenIDct_mul_10nsdEe_U12/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ChenIDct_mul_10nsdEe_U12/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg is absorbed into DSP ChenIDct_mul_10nsdEe_U12/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: operator ChenIDct_mul_10nsdEe_U12/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U12/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: operator ChenIDct_mul_10nsdEe_U12/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U12/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: Generating DSP ChenIDct_mul_9ns_eOg_U13/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ChenIDct_mul_9ns_eOg_U13/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product is absorbed into DSP ChenIDct_mul_9ns_eOg_U13/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product.
DSP Report: operator ChenIDct_mul_9ns_eOg_U13/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product is absorbed into DSP ChenIDct_mul_9ns_eOg_U13/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product.
DSP Report: Generating DSP ChenIDct_mul_9ns_eOg_U13/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ChenIDct_mul_9ns_eOg_U13/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg is absorbed into DSP ChenIDct_mul_9ns_eOg_U13/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg.
DSP Report: operator ChenIDct_mul_9ns_eOg_U13/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product is absorbed into DSP ChenIDct_mul_9ns_eOg_U13/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg.
DSP Report: operator ChenIDct_mul_9ns_eOg_U13/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product is absorbed into DSP ChenIDct_mul_9ns_eOg_U13/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg.
DSP Report: Generating DSP ChenIDct_mul_10nsdEe_U15/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ChenIDct_mul_10nsdEe_U15/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U15/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product.
DSP Report: operator ChenIDct_mul_10nsdEe_U15/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U15/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product.
DSP Report: Generating DSP ChenIDct_mul_10nsdEe_U15/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ChenIDct_mul_10nsdEe_U15/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg is absorbed into DSP ChenIDct_mul_10nsdEe_U15/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: operator ChenIDct_mul_10nsdEe_U15/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U15/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: operator ChenIDct_mul_10nsdEe_U15/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U15/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: Generating DSP ChenIDct_mul_9ns_eOg_U10/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ChenIDct_mul_9ns_eOg_U10/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product is absorbed into DSP ChenIDct_mul_9ns_eOg_U10/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product.
DSP Report: operator ChenIDct_mul_9ns_eOg_U10/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product is absorbed into DSP ChenIDct_mul_9ns_eOg_U10/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product.
DSP Report: Generating DSP ChenIDct_mul_9ns_eOg_U10/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ChenIDct_mul_9ns_eOg_U10/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg is absorbed into DSP ChenIDct_mul_9ns_eOg_U10/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg.
DSP Report: operator ChenIDct_mul_9ns_eOg_U10/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product is absorbed into DSP ChenIDct_mul_9ns_eOg_U10/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg.
DSP Report: operator ChenIDct_mul_9ns_eOg_U10/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product is absorbed into DSP ChenIDct_mul_9ns_eOg_U10/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg.
DSP Report: Generating DSP ChenIDct_mul_10s_cud_U11/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ChenIDct_mul_10s_cud_U11/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product is absorbed into DSP ChenIDct_mul_10s_cud_U11/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product.
DSP Report: operator ChenIDct_mul_10s_cud_U11/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product is absorbed into DSP ChenIDct_mul_10s_cud_U11/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product.
DSP Report: Generating DSP ChenIDct_mul_10s_cud_U11/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ChenIDct_mul_10s_cud_U11/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg is absorbed into DSP ChenIDct_mul_10s_cud_U11/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg.
DSP Report: operator ChenIDct_mul_10s_cud_U11/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product is absorbed into DSP ChenIDct_mul_10s_cud_U11/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg.
DSP Report: operator ChenIDct_mul_10s_cud_U11/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product is absorbed into DSP ChenIDct_mul_10s_cud_U11/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg.
DSP Report: Generating DSP ChenIDct_mul_10nsdEe_U9/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ChenIDct_mul_10nsdEe_U9/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U9/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product.
DSP Report: operator ChenIDct_mul_10nsdEe_U9/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U9/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product.
DSP Report: Generating DSP ChenIDct_mul_10nsdEe_U9/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ChenIDct_mul_10nsdEe_U9/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg is absorbed into DSP ChenIDct_mul_10nsdEe_U9/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: operator ChenIDct_mul_10nsdEe_U9/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U9/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: operator ChenIDct_mul_10nsdEe_U9/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U9/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: Generating DSP ChenIDct_mul_10s_cud_U4/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ChenIDct_mul_10s_cud_U4/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product is absorbed into DSP ChenIDct_mul_10s_cud_U4/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product.
DSP Report: operator ChenIDct_mul_10s_cud_U4/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product is absorbed into DSP ChenIDct_mul_10s_cud_U4/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product.
DSP Report: Generating DSP ChenIDct_mul_10s_cud_U4/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ChenIDct_mul_10s_cud_U4/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg is absorbed into DSP ChenIDct_mul_10s_cud_U4/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg.
DSP Report: operator ChenIDct_mul_10s_cud_U4/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product is absorbed into DSP ChenIDct_mul_10s_cud_U4/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg.
DSP Report: operator ChenIDct_mul_10s_cud_U4/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product is absorbed into DSP ChenIDct_mul_10s_cud_U4/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg.
DSP Report: Generating DSP ChenIDct_mul_10nsdEe_U3/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ChenIDct_mul_10nsdEe_U3/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U3/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product.
DSP Report: operator ChenIDct_mul_10nsdEe_U3/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U3/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product.
DSP Report: Generating DSP ChenIDct_mul_10nsdEe_U3/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ChenIDct_mul_10nsdEe_U3/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg is absorbed into DSP ChenIDct_mul_10nsdEe_U3/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: operator ChenIDct_mul_10nsdEe_U3/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U3/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: operator ChenIDct_mul_10nsdEe_U3/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U3/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: Generating DSP ChenIDct_mul_8ns_bkb_U1/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ChenIDct_mul_8ns_bkb_U1/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP ChenIDct_mul_8ns_bkb_U1/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product.
DSP Report: operator ChenIDct_mul_8ns_bkb_U1/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP ChenIDct_mul_8ns_bkb_U1/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP ChenIDct_mul_8ns_bkb_U1/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ChenIDct_mul_8ns_bkb_U1/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg is absorbed into DSP ChenIDct_mul_8ns_bkb_U1/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg.
DSP Report: operator ChenIDct_mul_8ns_bkb_U1/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP ChenIDct_mul_8ns_bkb_U1/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg.
DSP Report: operator ChenIDct_mul_8ns_bkb_U1/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP ChenIDct_mul_8ns_bkb_U1/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg.
DSP Report: Generating DSP ChenIDct_mul_10s_cud_U2/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ChenIDct_mul_10s_cud_U2/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product is absorbed into DSP ChenIDct_mul_10s_cud_U2/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product.
DSP Report: operator ChenIDct_mul_10s_cud_U2/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product is absorbed into DSP ChenIDct_mul_10s_cud_U2/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product.
DSP Report: Generating DSP ChenIDct_mul_10s_cud_U2/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ChenIDct_mul_10s_cud_U2/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg is absorbed into DSP ChenIDct_mul_10s_cud_U2/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg.
DSP Report: operator ChenIDct_mul_10s_cud_U2/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product is absorbed into DSP ChenIDct_mul_10s_cud_U2/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg.
DSP Report: operator ChenIDct_mul_10s_cud_U2/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product is absorbed into DSP ChenIDct_mul_10s_cud_U2/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg.
DSP Report: Generating DSP ChenIDct_mul_10nsdEe_U16/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ChenIDct_mul_10nsdEe_U16/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U16/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product.
DSP Report: operator ChenIDct_mul_10nsdEe_U16/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U16/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product.
DSP Report: Generating DSP ChenIDct_mul_10nsdEe_U16/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ChenIDct_mul_10nsdEe_U16/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg is absorbed into DSP ChenIDct_mul_10nsdEe_U16/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: operator ChenIDct_mul_10nsdEe_U16/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U16/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
DSP Report: operator ChenIDct_mul_10nsdEe_U16/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product is absorbed into DSP ChenIDct_mul_10nsdEe_U16/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg.
WARNING: [Synth 8-3331] design ChenIDct_mux_326_fYi has unconnected port din32[5]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design ChenIDct_BUS_SRC_DST_m_axi has unconnected port I_ARLOCK[0]
WARNING: [Synth 8-3936] Found unconnected internal register 'inp1_buf_U/ChenIDct_inp1_buf_ram_U/q1_reg' and it is trimmed from '32' to '30' bits. [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_inp1_buf.v:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'inp1_buf_U/ChenIDct_inp1_buf_ram_U/q0_reg' and it is trimmed from '32' to '30' bits. [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/5d6d/hdl/verilog/ChenIDct_inp1_buf.v:37]
INFO: [Synth 8-3971] The signal inp2_buf_U/ChenIDct_inp2_buf_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tmp_6_reg_6666_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[95]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[93]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[94]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[92]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[91]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[90]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[89]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[88]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[87]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[86]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[85]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[84]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[83]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[82]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[81]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[80]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[79]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[78]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[77]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[76]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[75]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[74]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[73]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[72]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[71]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/ChenIDct_BUS_SRC_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[70] )
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[69]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[68]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[67]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ChenIDct_BUS_SRC_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[64] )
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[93]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[94]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[92]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[91]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[90]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[89]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[88]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[87]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[86]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[85]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[84]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[83]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[82]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[81]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[80]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[79]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[78]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[77]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[76]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[75]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[74]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[73]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[72]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[71]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/ChenIDct_BUS_SRC_DST_m_axi_U/\bus_write/rs_wreq/data_p2_reg[70] )
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[69]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[68]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[67]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ChenIDct_BUS_SRC_DST_m_axi_U/\bus_write/rs_wreq/data_p2_reg[64] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_4_reg_6601_reg[0]' (FDE) to 'inst/tmp_5_reg_6606_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_4_reg_6601_reg[1]' (FDE) to 'inst/tmp_5_reg_6606_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_4_reg_6601_reg[2]' (FDE) to 'inst/tmp_5_reg_6606_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\BUS_SRC_DST_addr_reg_6551_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\BUS_SRC_DST_addr_reg_6551_reg[63] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_4_reg_6601_reg[3]' (FDE) to 'inst/tmp_5_reg_6606_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_148_reg_7654_reg[27]' (FDE) to 'inst/tmp_157_reg_7644_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_145_reg_7639_reg[27]' (FDE) to 'inst/tmp_155_reg_7629_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_142_reg_7624_reg[27]' (FDE) to 'inst/tmp_153_reg_7614_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_139_reg_7609_reg[27]' (FDE) to 'inst/tmp_151_reg_7599_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_136_reg_7594_reg[27]' (FDE) to 'inst/tmp_146_reg_7584_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_130_reg_7579_reg[27]' (FDE) to 'inst/tmp_140_reg_7569_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_127_reg_7564_reg[27]' (FDE) to 'inst/tmp_135_reg_7554_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_124_reg_7549_reg[27]' (FDE) to 'inst/tmp_128_reg_7539_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_121_reg_7534_reg[27]' (FDE) to 'inst/tmp_122_reg_7524_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_118_reg_7519_reg[27]' (FDE) to 'inst/tmp_116_reg_7509_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_114_reg_7504_reg[27]' (FDE) to 'inst/tmp_112_reg_7494_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_110_reg_7489_reg[27]' (FDE) to 'inst/tmp_108_reg_7479_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_106_reg_7474_reg[27]' (FDE) to 'inst/tmp_104_reg_7464_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_102_reg_7459_reg[27]' (FDE) to 'inst/tmp_100_reg_7449_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_98_reg_7444_reg[27]' (FDE) to 'inst/tmp_96_reg_7434_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_94_reg_7429_reg[27]' (FDE) to 'inst/tmp_92_reg_7419_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_50_reg_6964_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\aptr_4_reg_7043_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\aptr_5_reg_7001_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_50_reg_6964_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\aptr_4_reg_7043_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\aptr_5_reg_7001_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_50_reg_6964_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\aptr_4_reg_7043_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\aptr_5_reg_7001_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tmp_8_reg_6671_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_9_reg_6713_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tmp_11_reg_6723_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_8_reg_6671_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tmp_9_reg_6713_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tmp_11_reg_6723_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_5_reg_6606_reg[0]' (FDE) to 'inst/tmp_3_reg_6616_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\aptr_assign_13_sum2_reg_6980_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\aptr_7_reg_7006_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\aptr_2_reg_7016_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\aptr_6_reg_7048_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_5_reg_6606_reg[1]' (FDE) to 'inst/tmp_3_reg_6616_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\aptr_assign_13_sum2_reg_6980_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\aptr_7_reg_7006_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\aptr_2_reg_7016_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\aptr_6_reg_7048_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_5_reg_6606_reg[2]' (FDE) to 'inst/tmp_3_reg_6616_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\aptr_assign_13_sum2_reg_6980_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\aptr_7_reg_7006_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\aptr_2_reg_7016_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\aptr_6_reg_7048_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_5_reg_6606_reg[3]' (FDE) to 'inst/tmp_3_reg_6616_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/aptr_7_reg_7006_reg[3]' (FDE) to 'inst/aptr_assign_13_sum2_s_reg_6990_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_5_reg_6606_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/aptr_7_reg_7006_reg[4]' (FDE) to 'inst/aptr_assign_13_sum2_s_reg_6990_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_5_reg_6606_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_3_reg_6616_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\aptr_assign_15_sum1_reg_6970_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\aptr_assign_15_sum1_reg_6970_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\aptr_assign_15_sum1_reg_6970_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\aptr_assign_13_sum2_s_reg_6990_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\aptr_assign_13_sum2_s_reg_6990_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\aptr_assign_13_sum2_s_reg_6990_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/aptr_assign_13_sum2_s_reg_6990_reg[5]' (FDE) to 'inst/aptr_7_reg_7006_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ChenIDct_BUS_SRC_DST_m_axi_U/\bus_read/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ChenIDct_BUS_SRC_DST_m_axi_U/\bus_write/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/buff_wdata/q_tmp_reg[32]' (FDRE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]' (FDRE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]' (FDRE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[4]' (FDRE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ChenIDct_BUS_SRC_DST_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ChenIDct_BUS_SRC_DST_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ChenIDct_BUS_SRC_DST_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[95]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[93]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[94]' (FDE) to 'inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/data_p1_reg[64]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/ChenIDct_BUS_SRC_DST_m_axi_U/\bus_read/rs_rreq/data_p1_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ChenIDct_BUS_SRC_DST_m_axi_U/\bus_read/rs_rreq/data_p1_reg[64] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/ChenIDct_BUS_SRC_DST_m_axi_U/\bus_write/rs_wreq/data_p1_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ChenIDct_BUS_SRC_DST_m_axi_U/\bus_write/rs_wreq/data_p1_reg[64] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tmp_10_reg_6626_reg[5] )
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[70]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[64]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[63]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[62]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[70]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[64]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[63]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[62]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[63]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[62]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[1]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[0]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[1]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[0]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_reg[1]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[1]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[0]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[1]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[0]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[7]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[4]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[1]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[0]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[1]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[0]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[70]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[64]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[63]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[62]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[70]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[64]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[63]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[62]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[63]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[62]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[33]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[32]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[33]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[32]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.resp_buf_reg[1]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.resp_buf_reg[0]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[33]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[32]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[33]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[32]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/align_len_reg[1]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/align_len_reg[0]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_reg[1]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/end_addr_buf_reg[1]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/end_addr_buf_reg[0]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_buf_reg[1]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_buf_reg[0]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/could_multi_bursts.arlen_buf_reg[7]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/sect_addr_buf_reg[1]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/sect_addr_buf_reg[0]) is unused and will be removed from module ChenIDct_BUS_SRC_DST_m_axi.
WARNING: [Synth 8-3332] Sequential element (aptr_assign_13_sum2_s_reg_6990_reg[6]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (aptr_assign_13_sum2_s_reg_6990_reg[2]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (aptr_assign_13_sum2_s_reg_6990_reg[1]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (aptr_assign_13_sum2_s_reg_6990_reg[0]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[47]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[46]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[45]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[44]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[43]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[42]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[41]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[40]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[39]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[38]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[37]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[36]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[35]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[34]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[33]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[32]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[31]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[30]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[29]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[28]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[27]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[26]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[25]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[24]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[23]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[22]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[21]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[20]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[19]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[18]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[17]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[8]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[7]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[6]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[5]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[4]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[3]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[2]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[1]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[0]) is unused and will be removed from module ChenIDct.
WARNING: [Synth 8-3332] Sequential element (ChenIDct_mul_10nsdEe_U30/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg[47]) is unused and will be removed from module ChenIDct.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ChenIDct_BUS_SRC_DST_m_axi_U/\bus_read/fifo_rreq/q_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ChenIDct_BUS_SRC_DST_m_axi_U/\bus_write/fifo_wreq/q_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ChenIDct_BUS_SRC_DST_m_axi_U/\bus_write/bus_equal_gen.fifo_burst/q_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:11 . Memory (MB): peak = 2286.945 ; gain = 677.410 ; free physical = 5760 ; free virtual = 19473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|ChenIDct_BUS_SRC_DST_m_axi_buffer:                 | mem_reg    | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|ChenIDct_BUS_SRC_DST_m_axi_buffer__parameterized0: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|ChenIDct_inp1_buf_ram:                             | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|ChenIDct_inp2_buf_ram:                             | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R | 64 x 32(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ChenIDct    | A*B            | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ChenIDct    | (PCIN>>17)+A*B | 15     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ChenIDct    | A*B            | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ChenIDct    | (PCIN>>17)+A*B | 15     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ChenIDct    | A*B            | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ChenIDct    | (PCIN>>17)+A*B | 15     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ChenIDct    | A*B            | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ChenIDct    | (PCIN>>17)+A*B | 15     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ChenIDct    | A*B            | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ChenIDct    | (PCIN>>17)+A*B | 15     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ChenIDct    | A*B            | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ChenIDct    | (PCIN>>17)+A*B | 15     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ChenIDct    | A*B            | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ChenIDct    | (PCIN>>17)+A*B | 15     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ChenIDct    | A*B            | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ChenIDct    | (PCIN>>17)+A*B | 15     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ChenIDct    | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ChenIDct    | (PCIN>>17)+A*B | 15     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ChenIDct    | A*B            | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ChenIDct    | (PCIN>>17)+A*B | 15     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ChenIDct    | A*B            | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ChenIDct    | (PCIN>>17)+A*B | 15     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ChenIDct    | A*B            | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ChenIDct    | (PCIN>>17)+A*B | 15     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ChenIDct    | A*B            | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ChenIDct    | (PCIN>>17)+A*B | 15     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ChenIDct    | A*B            | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ChenIDct    | (PCIN>>17)+A*B | 15     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ChenIDct    | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ChenIDct    | (PCIN>>17)+A*B | 15     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ChenIDct    | A*B            | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ChenIDct    | (PCIN>>17)+A*B | 15     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ChenIDct    | A*B            | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ChenIDct    | (PCIN>>17)+A*B | 15     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ChenIDct    | A*B            | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ChenIDct    | (PCIN>>17)+A*B | 15     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ChenIDct    | A*B            | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ChenIDct    | (PCIN>>17)+A*B | 15     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ChenIDct    | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ChenIDct    | (PCIN>>17)+A*B | 15     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ChenIDct    | A*B            | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ChenIDct    | (PCIN>>17)+A*B | 15     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ChenIDct    | A*B            | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ChenIDct    | (PCIN>>17)+A*B | 15     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ChenIDct    | A*B            | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ChenIDct    | (PCIN>>17)+A*B | 15     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ChenIDct    | A*B            | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ChenIDct    | (PCIN>>17)+A*B | 15     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ChenIDct    | A*B            | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ChenIDct    | (PCIN>>17)+A*B | 15     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ChenIDct    | A*B            | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ChenIDct    | (PCIN>>17)+A*B | 15     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ChenIDct    | A*B            | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ChenIDct    | (PCIN>>17)+A*B | 15     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ChenIDct    | A*B            | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ChenIDct    | (PCIN>>17)+A*B | 15     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ChenIDct    | A*B            | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ChenIDct    | (PCIN>>17)+A*B | 15     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ChenIDct    | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ChenIDct    | (PCIN>>17)+A*B | 15     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ChenIDct    | A*B            | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ChenIDct    | (PCIN>>17)+A*B | 15     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ChenIDct    | A*B            | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ChenIDct    | (PCIN>>17)+A*B | 15     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:02:05 . Memory (MB): peak = 2956.891 ; gain = 1347.355 ; free physical = 4972 ; free virtual = 18693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM inp2_buf_U/ChenIDct_inp2_buf_ram_U/ram_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal inp2_buf_U/ChenIDct_inp2_buf_ram_U/ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:02:18 . Memory (MB): peak = 3157.125 ; gain = 1547.590 ; free physical = 4807 ; free virtual = 18525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                        | RTL Object                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|ChenIDct_BUS_SRC_DST_m_axi_buffer:                 | mem_reg                                    | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|ChenIDct_BUS_SRC_DST_m_axi_buffer__parameterized0: | mem_reg                                    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|ChenIDct_inp1_buf_ram:                             | ram_reg                                    | 64 x 32(WRITE_FIRST)   | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|inst                                               | inp2_buf_U/ChenIDct_inp2_buf_ram_U/ram_reg | 64 x 32(WRITE_FIRST)   | W | R | 64 x 32(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
+---------------------------------------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-4480] The timing for the instance inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/inp1_buf_U/ChenIDct_inp1_buf_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/inp1_buf_U/ChenIDct_inp1_buf_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/inp2_buf_U/ChenIDct_inp2_buf_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/inp2_buf_U/ChenIDct_inp2_buf_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:33 ; elapsed = 00:02:26 . Memory (MB): peak = 3186.438 ; gain = 1576.902 ; free physical = 4800 ; free virtual = 18523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:34 ; elapsed = 00:02:27 . Memory (MB): peak = 3186.441 ; gain = 1576.906 ; free physical = 4797 ; free virtual = 18520
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:34 ; elapsed = 00:02:27 . Memory (MB): peak = 3186.441 ; gain = 1576.906 ; free physical = 4797 ; free virtual = 18520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:36 ; elapsed = 00:02:29 . Memory (MB): peak = 3186.441 ; gain = 1576.906 ; free physical = 4796 ; free virtual = 18520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:36 ; elapsed = 00:02:29 . Memory (MB): peak = 3186.441 ; gain = 1576.906 ; free physical = 4796 ; free virtual = 18520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:38 ; elapsed = 00:02:30 . Memory (MB): peak = 3186.441 ; gain = 1576.906 ; free physical = 4802 ; free virtual = 18523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:38 ; elapsed = 00:02:31 . Memory (MB): peak = 3186.441 ; gain = 1576.906 ; free physical = 4802 ; free virtual = 18523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 8      | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   478|
|2     |DSP_ALU         |    64|
|3     |DSP_A_B_DATA    |    64|
|4     |DSP_C_DATA      |    64|
|5     |DSP_MULTIPLIER  |    64|
|6     |DSP_M_DATA      |    64|
|7     |DSP_OUTPUT      |    32|
|8     |DSP_OUTPUT_1    |    32|
|9     |DSP_PREADD      |    64|
|10    |DSP_PREADD_DATA |    64|
|11    |LUT1            |  1294|
|12    |LUT2            |  1732|
|13    |LUT3            |  2340|
|14    |LUT4            |   514|
|15    |LUT5            |  1616|
|16    |LUT6            |   937|
|17    |MUXF7           |   128|
|18    |RAMB18E2        |     2|
|19    |RAMB36E2        |     2|
|20    |SRL16E          |   132|
|21    |FDRE            |  9393|
|22    |FDSE            |     6|
+------+----------------+------+

Report Instance Areas: 
+------+-------------------------------------+---------------------------------------------------------------------------------+------+
|      |Instance                             |Module                                                                           |Cells |
+------+-------------------------------------+---------------------------------------------------------------------------------+------+
|1     |top                                  |                                                                                 | 19086|
|2     |  inst                               |ChenIDct                                                                         | 19086|
|3     |    ChenIDct_BUS_CTRL_s_axi_U        |ChenIDct_BUS_CTRL_s_axi                                                          |   410|
|4     |    ChenIDct_BUS_SRC_DST_m_axi_U     |ChenIDct_BUS_SRC_DST_m_axi                                                       |  4005|
|5     |      bus_read                       |ChenIDct_BUS_SRC_DST_m_axi_read                                                  |  2543|
|6     |        buff_rdata                   |ChenIDct_BUS_SRC_DST_m_axi_buffer__parameterized0                                |   172|
|7     |        fifo_rctl                    |ChenIDct_BUS_SRC_DST_m_axi_fifo__parameterized1_56                               |    98|
|8     |        fifo_rreq                    |ChenIDct_BUS_SRC_DST_m_axi_fifo__parameterized0_57                               |   165|
|9     |        rs_rdata                     |ChenIDct_BUS_SRC_DST_m_axi_reg_slice__parameterized0                             |  1200|
|10    |        rs_rreq                      |ChenIDct_BUS_SRC_DST_m_axi_reg_slice_58                                          |   264|
|11    |      bus_write                      |ChenIDct_BUS_SRC_DST_m_axi_write                                                 |  1443|
|12    |        buff_wdata                   |ChenIDct_BUS_SRC_DST_m_axi_buffer                                                |   243|
|13    |        \bus_equal_gen.fifo_burst    |ChenIDct_BUS_SRC_DST_m_axi_fifo                                                  |   113|
|14    |        fifo_resp                    |ChenIDct_BUS_SRC_DST_m_axi_fifo__parameterized1                                  |    25|
|15    |        fifo_resp_to_user            |ChenIDct_BUS_SRC_DST_m_axi_fifo__parameterized2                                  |    22|
|16    |        fifo_wreq                    |ChenIDct_BUS_SRC_DST_m_axi_fifo__parameterized0                                  |   162|
|17    |        rs_wreq                      |ChenIDct_BUS_SRC_DST_m_axi_reg_slice                                             |   207|
|18    |      wreq_throttl                   |ChenIDct_BUS_SRC_DST_m_axi_throttl                                               |    19|
|19    |    ChenIDct_mul_10nsdEe_U12         |ChenIDct_mul_10nsdEe                                                             |    45|
|20    |      ChenIDct_mul_10nsdEe_MulnS_2_U |ChenIDct_mul_10nsdEe_MulnS_2_55                                                  |    45|
|21    |        tmp_product                  |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product_funnel__21  |     8|
|22    |        p_reg__0                     |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0_funnel__21     |     8|
|23    |    ChenIDct_mul_10nsdEe_U14         |ChenIDct_mul_10nsdEe_0                                                           |    36|
|24    |      ChenIDct_mul_10nsdEe_MulnS_2_U |ChenIDct_mul_10nsdEe_MulnS_2_54                                                  |    36|
|25    |        tmp_product                  |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product_funnel__20  |     8|
|26    |        p_reg__0                     |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0_funnel__20     |     8|
|27    |    ChenIDct_mul_10nsdEe_U15         |ChenIDct_mul_10nsdEe_1                                                           |    34|
|28    |      ChenIDct_mul_10nsdEe_MulnS_2_U |ChenIDct_mul_10nsdEe_MulnS_2_53                                                  |    34|
|29    |        tmp_product                  |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product_funnel__23  |     8|
|30    |        p_reg__0                     |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0_funnel__23     |     8|
|31    |    ChenIDct_mul_10nsdEe_U16         |ChenIDct_mul_10nsdEe_2                                                           |    34|
|32    |      ChenIDct_mul_10nsdEe_MulnS_2_U |ChenIDct_mul_10nsdEe_MulnS_2_52                                                  |    34|
|33    |        tmp_product                  |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product_funnel__31  |     8|
|34    |        p_reg__0                     |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0_funnel__31     |     8|
|35    |    ChenIDct_mul_10nsdEe_U19         |ChenIDct_mul_10nsdEe_3                                                           |    43|
|36    |      ChenIDct_mul_10nsdEe_MulnS_2_U |ChenIDct_mul_10nsdEe_MulnS_2_51                                                  |    43|
|37    |        tmp_product                  |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product_funnel__13  |     8|
|38    |        p_reg__0                     |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0_funnel__13     |     8|
|39    |    ChenIDct_mul_10nsdEe_U21         |ChenIDct_mul_10nsdEe_4                                                           |    43|
|40    |      ChenIDct_mul_10nsdEe_MulnS_2_U |ChenIDct_mul_10nsdEe_MulnS_2_50                                                  |    43|
|41    |        tmp_product                  |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product_funnel__5   |     8|
|42    |        p_reg__0                     |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0_funnel__5      |     8|
|43    |    ChenIDct_mul_10nsdEe_U22         |ChenIDct_mul_10nsdEe_5                                                           |    43|
|44    |      ChenIDct_mul_10nsdEe_MulnS_2_U |ChenIDct_mul_10nsdEe_MulnS_2_49                                                  |    43|
|45    |        tmp_product                  |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product_funnel__6   |     8|
|46    |        p_reg__0                     |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0_funnel__6      |     8|
|47    |    ChenIDct_mul_10nsdEe_U23         |ChenIDct_mul_10nsdEe_6                                                           |    43|
|48    |      ChenIDct_mul_10nsdEe_MulnS_2_U |ChenIDct_mul_10nsdEe_MulnS_2_48                                                  |    43|
|49    |        tmp_product                  |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product_funnel__7   |     8|
|50    |        p_reg__0                     |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0_funnel__7      |     8|
|51    |    ChenIDct_mul_10nsdEe_U25         |ChenIDct_mul_10nsdEe_7                                                           |    34|
|52    |      ChenIDct_mul_10nsdEe_MulnS_2_U |ChenIDct_mul_10nsdEe_MulnS_2_47                                                  |    34|
|53    |        tmp_product                  |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product_funnel__9   |     8|
|54    |        p_reg__0                     |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0_funnel__9      |     8|
|55    |    ChenIDct_mul_10nsdEe_U28         |ChenIDct_mul_10nsdEe_8                                                           |    43|
|56    |      ChenIDct_mul_10nsdEe_MulnS_2_U |ChenIDct_mul_10nsdEe_MulnS_2_46                                                  |    43|
|57    |        tmp_product                  |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product_funnel__10  |     8|
|58    |        p_reg__0                     |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0_funnel__10     |     8|
|59    |    ChenIDct_mul_10nsdEe_U3          |ChenIDct_mul_10nsdEe_9                                                           |    45|
|60    |      ChenIDct_mul_10nsdEe_MulnS_2_U |ChenIDct_mul_10nsdEe_MulnS_2_45                                                  |    45|
|61    |        tmp_product                  |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product_funnel__28  |     8|
|62    |        p_reg__0                     |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0_funnel__28     |     8|
|63    |    ChenIDct_mul_10nsdEe_U30         |ChenIDct_mul_10nsdEe_10                                                          |    34|
|64    |      ChenIDct_mul_10nsdEe_MulnS_2_U |ChenIDct_mul_10nsdEe_MulnS_2_44                                                  |    34|
|65    |        tmp_product                  |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product_funnel__1   |     8|
|66    |        p_reg__0                     |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0_funnel__1      |     8|
|67    |    ChenIDct_mul_10nsdEe_U31         |ChenIDct_mul_10nsdEe_11                                                          |    34|
|68    |      ChenIDct_mul_10nsdEe_MulnS_2_U |ChenIDct_mul_10nsdEe_MulnS_2_43                                                  |    34|
|69    |        tmp_product                  |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product_funnel__4   |     8|
|70    |        p_reg__0                     |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0_funnel__4      |     8|
|71    |    ChenIDct_mul_10nsdEe_U32         |ChenIDct_mul_10nsdEe_12                                                          |    34|
|72    |      ChenIDct_mul_10nsdEe_MulnS_2_U |ChenIDct_mul_10nsdEe_MulnS_2_42                                                  |    34|
|73    |        tmp_product                  |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product_funnel      |     8|
|74    |        p_reg__0                     |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0_funnel         |     8|
|75    |    ChenIDct_mul_10nsdEe_U5          |ChenIDct_mul_10nsdEe_13                                                          |    45|
|76    |      ChenIDct_mul_10nsdEe_MulnS_2_U |ChenIDct_mul_10nsdEe_MulnS_2_41                                                  |    45|
|77    |        tmp_product                  |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product_funnel__16  |     8|
|78    |        p_reg__0                     |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0_funnel__16     |     8|
|79    |    ChenIDct_mul_10nsdEe_U6          |ChenIDct_mul_10nsdEe_14                                                          |    45|
|80    |      ChenIDct_mul_10nsdEe_MulnS_2_U |ChenIDct_mul_10nsdEe_MulnS_2_40                                                  |    45|
|81    |        tmp_product                  |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product_funnel__17  |     8|
|82    |        p_reg__0                     |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0_funnel__17     |     8|
|83    |    ChenIDct_mul_10nsdEe_U7          |ChenIDct_mul_10nsdEe_15                                                          |    45|
|84    |      ChenIDct_mul_10nsdEe_MulnS_2_U |ChenIDct_mul_10nsdEe_MulnS_2_39                                                  |    45|
|85    |        tmp_product                  |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product_funnel__18  |     8|
|86    |        p_reg__0                     |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0_funnel__18     |     8|
|87    |    ChenIDct_mul_10nsdEe_U9          |ChenIDct_mul_10nsdEe_16                                                          |    36|
|88    |      ChenIDct_mul_10nsdEe_MulnS_2_U |ChenIDct_mul_10nsdEe_MulnS_2                                                     |    36|
|89    |        tmp_product                  |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product_funnel__26  |     8|
|90    |        p_reg__0                     |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0_funnel__26     |     8|
|91    |    ChenIDct_mul_10s_cud_U11         |ChenIDct_mul_10s_cud                                                             |    45|
|92    |      ChenIDct_mul_10s_cud_MulnS_1_U |ChenIDct_mul_10s_cud_MulnS_1_38                                                  |    45|
|93    |        tmp_product                  |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product_funnel__25  |     8|
|94    |        p_reg__0                     |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0_funnel__25     |     8|
|95    |    ChenIDct_mul_10s_cud_U18         |ChenIDct_mul_10s_cud_17                                                          |    43|
|96    |      ChenIDct_mul_10s_cud_MulnS_1_U |ChenIDct_mul_10s_cud_MulnS_1_37                                                  |    43|
|97    |        tmp_product                  |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product_funnel__15  |     8|
|98    |        p_reg__0                     |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0_funnel__15     |     8|
|99    |    ChenIDct_mul_10s_cud_U2          |ChenIDct_mul_10s_cud_18                                                          |    45|
|100   |      ChenIDct_mul_10s_cud_MulnS_1_U |ChenIDct_mul_10s_cud_MulnS_1_36                                                  |    45|
|101   |        tmp_product                  |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product_funnel__30  |     8|
|102   |        p_reg__0                     |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0_funnel__30     |     8|
|103   |    ChenIDct_mul_10s_cud_U20         |ChenIDct_mul_10s_cud_19                                                          |    43|
|104   |      ChenIDct_mul_10s_cud_MulnS_1_U |ChenIDct_mul_10s_cud_MulnS_1_35                                                  |    43|
|105   |        tmp_product                  |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product_funnel__12  |     8|
|106   |        p_reg__0                     |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0_funnel__12     |     8|
|107   |    ChenIDct_mul_10s_cud_U27         |ChenIDct_mul_10s_cud_20                                                          |    43|
|108   |      ChenIDct_mul_10s_cud_MulnS_1_U |ChenIDct_mul_10s_cud_MulnS_1_34                                                  |    43|
|109   |        tmp_product                  |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product_funnel__3   |     8|
|110   |        p_reg__0                     |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0_funnel__3      |     8|
|111   |    ChenIDct_mul_10s_cud_U4          |ChenIDct_mul_10s_cud_21                                                          |    45|
|112   |      ChenIDct_mul_10s_cud_MulnS_1_U |ChenIDct_mul_10s_cud_MulnS_1                                                     |    45|
|113   |        tmp_product                  |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product_funnel__27  |     8|
|114   |        p_reg__0                     |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0_funnel__27     |     8|
|115   |    ChenIDct_mul_8ns_bkb_U1          |ChenIDct_mul_8ns_bkb                                                             |    43|
|116   |      ChenIDct_mul_8ns_bkb_MulnS_0_U |ChenIDct_mul_8ns_bkb_MulnS_0_33                                                  |    43|
|117   |        tmp_product                  |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product_funnel__29  |     8|
|118   |        p_reg__0                     |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0_funnel__29     |     8|
|119   |    ChenIDct_mul_8ns_bkb_U17         |ChenIDct_mul_8ns_bkb_22                                                          |    41|
|120   |      ChenIDct_mul_8ns_bkb_MulnS_0_U |ChenIDct_mul_8ns_bkb_MulnS_0_32                                                  |    41|
|121   |        tmp_product                  |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product_funnel__14  |     8|
|122   |        p_reg__0                     |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0_funnel__14     |     8|
|123   |    ChenIDct_mul_8ns_bkb_U24         |ChenIDct_mul_8ns_bkb_23                                                          |    41|
|124   |      ChenIDct_mul_8ns_bkb_MulnS_0_U |ChenIDct_mul_8ns_bkb_MulnS_0_31                                                  |    41|
|125   |        tmp_product                  |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product_funnel__8   |     8|
|126   |        p_reg__0                     |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0_funnel__8      |     8|
|127   |    ChenIDct_mul_8ns_bkb_U8          |ChenIDct_mul_8ns_bkb_24                                                          |    43|
|128   |      ChenIDct_mul_8ns_bkb_MulnS_0_U |ChenIDct_mul_8ns_bkb_MulnS_0                                                     |    43|
|129   |        tmp_product                  |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product_funnel__19  |     8|
|130   |        p_reg__0                     |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0_funnel__19     |     8|
|131   |    ChenIDct_mul_9ns_eOg_U10         |ChenIDct_mul_9ns_eOg                                                             |    44|
|132   |      ChenIDct_mul_9ns_eOg_MulnS_3_U |ChenIDct_mul_9ns_eOg_MulnS_3_30                                                  |    44|
|133   |        tmp_product                  |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product_funnel__24  |     8|
|134   |        p_reg__0                     |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0_funnel__24     |     8|
|135   |    ChenIDct_mul_9ns_eOg_U13         |ChenIDct_mul_9ns_eOg_25                                                          |    44|
|136   |      ChenIDct_mul_9ns_eOg_MulnS_3_U |ChenIDct_mul_9ns_eOg_MulnS_3_29                                                  |    44|
|137   |        tmp_product                  |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product_funnel__22  |     8|
|138   |        p_reg__0                     |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0_funnel__22     |     8|
|139   |    ChenIDct_mul_9ns_eOg_U26         |ChenIDct_mul_9ns_eOg_26                                                          |    42|
|140   |      ChenIDct_mul_9ns_eOg_MulnS_3_U |ChenIDct_mul_9ns_eOg_MulnS_3_28                                                  |    42|
|141   |        tmp_product                  |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product_funnel__2   |     8|
|142   |        p_reg__0                     |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0_funnel__2      |     8|
|143   |    ChenIDct_mul_9ns_eOg_U29         |ChenIDct_mul_9ns_eOg_27                                                          |    42|
|144   |      ChenIDct_mul_9ns_eOg_MulnS_3_U |ChenIDct_mul_9ns_eOg_MulnS_3                                                     |    42|
|145   |        tmp_product                  |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product_funnel__11  |     8|
|146   |        p_reg__0                     |\ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0_funnel__11     |     8|
|147   |    ChenIDct_mux_326_fYi_U33         |ChenIDct_mux_326_fYi                                                             |   416|
|148   |    inp1_buf_U                       |ChenIDct_inp1_buf                                                                |   176|
|149   |      ChenIDct_inp1_buf_ram_U        |ChenIDct_inp1_buf_ram                                                            |   176|
|150   |    inp2_buf_U                       |ChenIDct_inp2_buf                                                                |   672|
|151   |      ChenIDct_inp2_buf_ram_U        |ChenIDct_inp2_buf_ram                                                            |   672|
+------+-------------------------------------+---------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:38 ; elapsed = 00:02:31 . Memory (MB): peak = 3186.441 ; gain = 1576.906 ; free physical = 4802 ; free virtual = 18523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1272 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:21 ; elapsed = 00:01:59 . Memory (MB): peak = 3186.441 ; gain = 899.500 ; free physical = 4846 ; free virtual = 18567
Synthesis Optimization Complete : Time (s): cpu = 00:01:38 ; elapsed = 00:02:31 . Memory (MB): peak = 3186.445 ; gain = 1576.906 ; free physical = 4846 ; free virtual = 18567
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 670 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
352 Infos, 384 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:45 ; elapsed = 00:02:38 . Memory (MB): peak = 3218.457 ; gain = 1636.434 ; free physical = 4981 ; free virtual = 18699
INFO: [Common 17-1381] The checkpoint '/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/design_1_ChenIDct_0_1_synth_1/design_1_ChenIDct_0_1.dcp' has been generated.
