digraph "CFG for '_Z15yuv2rgb_gpu_sonPhS_S_S_S_S_i' function" {
	label="CFG for '_Z15yuv2rgb_gpu_sonPhS_S_S_S_S_i' function";

	Node0x5dbe920 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%7:\l  %8 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %9 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %10 = getelementptr i8, i8 addrspace(4)* %9, i64 4\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 4, !range !5, !invariant.load !6\l  %13 = zext i16 %12 to i32\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %15 = mul i32 %14, %13\l  %16 = add i32 %15, %8\l  %17 = icmp slt i32 %16, %6\l  br i1 %17, label %18, label %56\l|{<s0>T|<s1>F}}"];
	Node0x5dbe920:s0 -> Node0x5dc0860;
	Node0x5dbe920:s1 -> Node0x5dc08f0;
	Node0x5dc0860 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%18:\l18:                                               \l  %19 = sext i32 %16 to i64\l  %20 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %19\l  %21 = load i8, i8 addrspace(1)* %20, align 1, !tbaa !7, !amdgpu.noclobber !6\l  %22 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %19\l  %23 = load i8, i8 addrspace(1)* %22, align 1, !tbaa !7, !amdgpu.noclobber !6\l  %24 = zext i8 %23 to i32\l  %25 = add nsw i32 %24, -128\l  %26 = getelementptr inbounds i8, i8 addrspace(1)* %2, i64 %19\l  %27 = load i8, i8 addrspace(1)* %26, align 1, !tbaa !7, !amdgpu.noclobber !6\l  %28 = zext i8 %27 to i32\l  %29 = add nsw i32 %28, -128\l  %30 = uitofp i8 %21 to double\l  %31 = sitofp i32 %29 to double\l  %32 = fmul contract double %31, 1.402000e+00\l  %33 = fadd contract double %32, %30\l  %34 = fptosi double %33 to i32\l  %35 = sitofp i32 %25 to double\l  %36 = fmul contract double %35, 3.440000e-01\l  %37 = fsub contract double %30, %36\l  %38 = fmul contract double %31, 7.140000e-01\l  %39 = fsub contract double %37, %38\l  %40 = fptosi double %39 to i32\l  %41 = fmul contract double %35, 1.772000e+00\l  %42 = fadd contract double %41, %30\l  %43 = fptosi double %42 to i32\l  %44 = tail call i32 @llvm.smax.i32(i32 %34, i32 0)\l  %45 = tail call i32 @llvm.umin.i32(i32 %44, i32 255)\l  %46 = trunc i32 %45 to i8\l  %47 = getelementptr inbounds i8, i8 addrspace(1)* %3, i64 %19\l  store i8 %46, i8 addrspace(1)* %47, align 1, !tbaa !7\l  %48 = tail call i32 @llvm.smax.i32(i32 %40, i32 0)\l  %49 = tail call i32 @llvm.umin.i32(i32 %48, i32 255)\l  %50 = trunc i32 %49 to i8\l  %51 = getelementptr inbounds i8, i8 addrspace(1)* %4, i64 %19\l  store i8 %50, i8 addrspace(1)* %51, align 1, !tbaa !7\l  %52 = tail call i32 @llvm.smax.i32(i32 %43, i32 0)\l  %53 = tail call i32 @llvm.umin.i32(i32 %52, i32 255)\l  %54 = trunc i32 %53 to i8\l  %55 = getelementptr inbounds i8, i8 addrspace(1)* %5, i64 %19\l  store i8 %54, i8 addrspace(1)* %55, align 1, !tbaa !7\l  br label %56\l}"];
	Node0x5dc0860 -> Node0x5dc08f0;
	Node0x5dc08f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%56:\l56:                                               \l  ret void\l}"];
}
