/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [2:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [10:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [16:0] celloutsig_0_20z;
  wire [8:0] celloutsig_0_22z;
  wire [21:0] celloutsig_0_23z;
  wire [6:0] celloutsig_0_2z;
  wire [11:0] celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [13:0] celloutsig_0_42z;
  wire [8:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire [10:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [2:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [23:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = in_data[120] ? celloutsig_1_0z[4] : in_data[167];
  assign celloutsig_1_2z = !(celloutsig_1_1z ? in_data[117] : celloutsig_1_0z[0]);
  assign celloutsig_1_10z = !(celloutsig_1_6z[2] ? celloutsig_1_9z[5] : celloutsig_1_7z);
  assign celloutsig_0_1z = !(celloutsig_0_0z[3] ? celloutsig_0_0z[0] : celloutsig_0_0z[0]);
  assign celloutsig_0_12z = !(celloutsig_0_10z[0] ? celloutsig_0_5z[2] : celloutsig_0_0z[4]);
  assign celloutsig_0_49z = ~(in_data[86] | celloutsig_0_15z[7]);
  assign celloutsig_1_8z = ~(celloutsig_1_6z[0] | celloutsig_1_4z[4]);
  assign celloutsig_1_19z = ~(celloutsig_1_3z | celloutsig_1_6z[0]);
  assign celloutsig_0_16z = ~(celloutsig_0_11z[5] | celloutsig_0_14z[1]);
  assign celloutsig_0_3z = celloutsig_0_1z | ~(celloutsig_0_0z[5]);
  assign celloutsig_0_4z = celloutsig_0_3z | ~(in_data[62]);
  assign celloutsig_0_41z = celloutsig_0_5z[1] | ~(celloutsig_0_22z[1]);
  assign celloutsig_1_18z = celloutsig_1_5z[7] | ~(celloutsig_1_14z[0]);
  assign celloutsig_0_0z = in_data[40:35] / { 1'h1, in_data[46:42] };
  assign celloutsig_0_42z = { celloutsig_0_31z[6:2], celloutsig_0_15z, celloutsig_0_41z } / { 1'h1, celloutsig_0_31z[3:1], celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_1_9z = { celloutsig_1_4z[4:0], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_8z } / { 1'h1, in_data[116:112], celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_1z } / { 1'h1, in_data[71:66] };
  assign celloutsig_0_31z = { celloutsig_0_0z[5:3], celloutsig_0_22z } % { 1'h1, celloutsig_0_23z[12:3], celloutsig_0_16z };
  assign celloutsig_1_4z = celloutsig_1_0z % { 1'h1, in_data[182:181], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_5z = in_data[180:172] % { 1'h1, in_data[188:182], celloutsig_1_3z };
  assign celloutsig_0_7z = { celloutsig_0_6z[3:1], celloutsig_0_2z } % { 1'h1, celloutsig_0_0z[4:1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_19z = { celloutsig_0_15z[3:0], celloutsig_0_6z } % { 1'h1, celloutsig_0_7z };
  assign celloutsig_0_20z = { celloutsig_0_6z[2:0], celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z } % { 1'h1, celloutsig_0_10z[4:1], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_14z };
  assign celloutsig_0_23z = { celloutsig_0_11z[0], celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_4z } % { 1'h1, celloutsig_0_20z[15:8], celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_16z };
  assign celloutsig_1_0z = in_data[136] ? in_data[103:98] : in_data[169:164];
  assign celloutsig_1_6z = celloutsig_1_1z ? in_data[150:148] : celloutsig_1_0z[2:0];
  assign celloutsig_0_11z = celloutsig_0_6z[6] ? celloutsig_0_9z[8:0] : celloutsig_0_7z[9:1];
  assign celloutsig_0_15z = celloutsig_0_14z[1] ? { celloutsig_0_0z[5:1], celloutsig_0_14z[2], 1'h1, celloutsig_0_14z[0] } : celloutsig_0_7z[8:1];
  assign celloutsig_0_22z = celloutsig_0_19z[5] ? celloutsig_0_11z : { celloutsig_0_15z[6:0], celloutsig_0_17z, celloutsig_0_18z };
  assign celloutsig_0_48z = { celloutsig_0_42z[13:9], celloutsig_0_18z, celloutsig_0_5z } >> { celloutsig_0_22z[8:1], celloutsig_0_1z };
  assign celloutsig_0_5z = in_data[47:45] >> { celloutsig_0_2z[5:4], celloutsig_0_3z };
  assign celloutsig_0_6z = { celloutsig_0_2z[6:2], celloutsig_0_4z, celloutsig_0_1z } >> { celloutsig_0_2z[4:1], celloutsig_0_5z };
  assign celloutsig_0_9z = { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_6z } >> in_data[76:66];
  assign celloutsig_0_10z = { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z } >> celloutsig_0_0z;
  assign celloutsig_1_3z = ~((celloutsig_1_1z & in_data[168]) | celloutsig_1_2z);
  assign celloutsig_1_7z = ~((celloutsig_1_1z & celloutsig_1_6z[0]) | celloutsig_1_3z);
  assign celloutsig_0_13z = ~((celloutsig_0_1z & celloutsig_0_2z[0]) | celloutsig_0_0z[5]);
  assign celloutsig_0_17z = ~((celloutsig_0_0z[2] & celloutsig_0_6z[0]) | celloutsig_0_13z);
  assign celloutsig_0_18z = ~((celloutsig_0_10z[1] & in_data[9]) | celloutsig_0_7z[2]);
  always_latch
    if (!clkin_data[96]) celloutsig_1_14z = 3'h0;
    else if (!clkin_data[32]) celloutsig_1_14z = { celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_7z };
  always_latch
    if (clkin_data[64]) celloutsig_0_14z = 3'h0;
    else if (celloutsig_1_19z) celloutsig_0_14z = { celloutsig_0_11z[7:6], celloutsig_0_4z };
  assign { out_data[128], out_data[96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
