Analysis & Synthesis report for lab_07
Thu Nov 23 15:43:00 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Source assignments for lab_07varmod9:cmpLab07|rom01:romcomp|altsyncram:altsyncram_component|altsyncram_1sp3:auto_generated
 14. Parameter Settings for User Entity Instance: lab_07varmod9:cmpLab07|rom01:romcomp|altsyncram:altsyncram_component
 15. altsyncram Parameter Settings by Entity Instance
 16. Port Connectivity Checks: "conv_HEX_7SEG_v:Q0"
 17. Port Connectivity Checks: "conv_HEX_7SEG_v:C0"
 18. Port Connectivity Checks: "conv_HEX_7SEG_v:B1"
 19. Port Connectivity Checks: "conv_HEX_7SEG_v:B0"
 20. Port Connectivity Checks: "conv_HEX_7SEG_v:A1"
 21. Port Connectivity Checks: "conv_HEX_7SEG_v:A0"
 22. Port Connectivity Checks: "lab_07varmod9:cmpLab07|SIPOreg:SIPO00"
 23. Port Connectivity Checks: "lab_07varmod9:cmpLab07|compare_4bit:comp01"
 24. Port Connectivity Checks: "lab_07varmod9:cmpLab07|compare_4bit:comp00"
 25. Port Connectivity Checks: "lab_07varmod9:cmpLab07|PIPO8bit:PIPOstt0"
 26. Port Connectivity Checks: "lab_07varmod9:cmpLab07|PIPO8bit:PIPOmem"
 27. Port Connectivity Checks: "lab_07varmod9:cmpLab07|PIPO8bit:PIPOAdd"
 28. Port Connectivity Checks: "lab_07varmod9:cmpLab07|countMOD256sync:countAdd0"
 29. Port Connectivity Checks: "lab_07varmod9:cmpLab07|countMOD16sync:clock9PH"
 30. Port Connectivity Checks: "lab_07varmod9:cmpLab07|countMOD16sync:clock9"
 31. Port Connectivity Checks: "lab_07varmod9:cmpLab07"
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 23 15:43:00 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; lab_07                                      ;
; Top-level Entity Name              ; lab_07_dec                                  ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 206                                         ;
;     Total combinational functions  ; 185                                         ;
;     Dedicated logic registers      ; 118                                         ;
; Total registers                    ; 118                                         ;
; Total pins                         ; 53                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,048                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; lab_07_dec         ; lab_07             ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-14        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                            ; Library ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------+---------+
; SIPOreg.vhd                      ; yes             ; User VHDL File                         ; /home/ehg2004/intelFPGA_lite/projects/lab_07/SIPOreg.vhd                                ;         ;
; compare_4bit.vhd                 ; yes             ; User VHDL File                         ; /home/ehg2004/intelFPGA_lite/projects/lab_07/compare_4bit.vhd                           ;         ;
; PIPO8bit.vhd                     ; yes             ; User VHDL File                         ; /home/ehg2004/intelFPGA_lite/projects/lab_07/PIPO8bit.vhd                               ;         ;
; conv_HEX_7SEG_v.vhd              ; yes             ; User VHDL File                         ; /home/ehg2004/intelFPGA_lite/projects/lab_07/conv_HEX_7SEG_v.vhd                        ;         ;
; Timing_Reference.vhd             ; yes             ; User VHDL File                         ; /home/ehg2004/intelFPGA_lite/projects/lab_07/Timing_Reference.vhd                       ;         ;
; seq_detector_3bit.vhd            ; yes             ; User VHDL File                         ; /home/ehg2004/intelFPGA_lite/projects/lab_07/seq_detector_3bit.vhd                      ;         ;
; PISOreg.vhd                      ; yes             ; User VHDL File                         ; /home/ehg2004/intelFPGA_lite/projects/lab_07/PISOreg.vhd                                ;         ;
; countMOD16sync.vhd               ; yes             ; User VHDL File                         ; /home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD16sync.vhd                         ;         ;
; rom01.vhd                        ; yes             ; User Wizard-Generated File             ; /home/ehg2004/intelFPGA_lite/projects/lab_07/rom01.vhd                                  ;         ;
; countMOD16async.vhd              ; yes             ; User VHDL File                         ; /home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD16async.vhd                        ;         ;
; lab_07_dec.vhd                   ; yes             ; User VHDL File                         ; /home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd                             ;         ;
; Timing_Reference80.vhd           ; yes             ; User VHDL File                         ; /home/ehg2004/intelFPGA_lite/projects/lab_07/Timing_Reference80.vhd                     ;         ;
; output_files/countMOD256sync.vhd ; yes             ; User VHDL File                         ; /home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/countMOD256sync.vhd           ;         ;
; output_files/lab_07varmod9.vhd   ; yes             ; User VHDL File                         ; /home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd             ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; /home/ehg2004/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; /home/ehg2004/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; /home/ehg2004/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; /home/ehg2004/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; /home/ehg2004/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; /home/ehg2004/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; /home/ehg2004/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; /home/ehg2004/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; /home/ehg2004/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_1sp3.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/ehg2004/intelFPGA_lite/projects/lab_07/db/altsyncram_1sp3.tdf                     ;         ;
; ROM_256_8.hex                    ; yes             ; Auto-Found Memory Initialization File  ; /home/ehg2004/intelFPGA_lite/projects/lab_07/ROM_256_8.hex                              ;         ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 206           ;
;                                             ;               ;
; Total combinational functions               ; 185           ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 65            ;
;     -- 3 input functions                    ; 22            ;
;     -- <=2 input functions                  ; 98            ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 124           ;
;     -- arithmetic mode                      ; 61            ;
;                                             ;               ;
; Total registers                             ; 118           ;
;     -- Dedicated logic registers            ; 118           ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 53            ;
; Total memory bits                           ; 2048          ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk_ref~input ;
; Maximum fan-out                             ; 65            ;
; Total fan-out                               ; 973           ;
; Average fan-out                             ; 2.33          ;
+---------------------------------------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                             ; Entity Name        ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |lab_07_dec                                  ; 185 (1)             ; 118 (0)                   ; 2048        ; 0          ; 0            ; 0       ; 0         ; 53   ; 0            ; 0          ; |lab_07_dec                                                                                                     ; lab_07_dec         ; work         ;
;    |Timing_Reference80:clkref80Hz|           ; 50 (50)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab_07_dec|Timing_Reference80:clkref80Hz                                                                       ; Timing_Reference80 ; work         ;
;    |Timing_Reference:clkref8Hz|              ; 53 (53)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab_07_dec|Timing_Reference:clkref8Hz                                                                          ; Timing_Reference   ; work         ;
;    |conv_HEX_7SEG_v:A0|                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab_07_dec|conv_HEX_7SEG_v:A0                                                                                  ; conv_HEX_7SEG_v    ; work         ;
;    |conv_HEX_7SEG_v:A1|                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab_07_dec|conv_HEX_7SEG_v:A1                                                                                  ; conv_HEX_7SEG_v    ; work         ;
;    |conv_HEX_7SEG_v:B0|                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab_07_dec|conv_HEX_7SEG_v:B0                                                                                  ; conv_HEX_7SEG_v    ; work         ;
;    |conv_HEX_7SEG_v:B1|                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab_07_dec|conv_HEX_7SEG_v:B1                                                                                  ; conv_HEX_7SEG_v    ; work         ;
;    |conv_HEX_7SEG_v:C0|                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab_07_dec|conv_HEX_7SEG_v:C0                                                                                  ; conv_HEX_7SEG_v    ; work         ;
;    |conv_HEX_7SEG_v:Q0|                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab_07_dec|conv_HEX_7SEG_v:Q0                                                                                  ; conv_HEX_7SEG_v    ; work         ;
;    |lab_07varmod9:cmpLab07|                  ; 39 (6)              ; 53 (1)                    ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab_07_dec|lab_07varmod9:cmpLab07                                                                              ; lab_07varmod9      ; work         ;
;       |PIPO8bit:PIPOAdd|                     ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab_07_dec|lab_07varmod9:cmpLab07|PIPO8bit:PIPOAdd                                                             ; PIPO8bit           ; work         ;
;       |PIPO8bit:PIPOmem|                     ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab_07_dec|lab_07varmod9:cmpLab07|PIPO8bit:PIPOmem                                                             ; PIPO8bit           ; work         ;
;       |PIPO8bit:PIPOstt0|                    ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab_07_dec|lab_07varmod9:cmpLab07|PIPO8bit:PIPOstt0                                                            ; PIPO8bit           ; work         ;
;       |PISOreg:PISO00|                       ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab_07_dec|lab_07varmod9:cmpLab07|PISOreg:PISO00                                                               ; PISOreg            ; work         ;
;       |countMOD16async:nOfSeqDetec|          ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab_07_dec|lab_07varmod9:cmpLab07|countMOD16async:nOfSeqDetec                                                  ; countMOD16async    ; work         ;
;       |countMOD16sync:clock9PH|              ; 4 (4)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab_07_dec|lab_07varmod9:cmpLab07|countMOD16sync:clock9PH                                                      ; countMOD16sync     ; work         ;
;       |countMOD16sync:clock9|                ; 4 (4)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab_07_dec|lab_07varmod9:cmpLab07|countMOD16sync:clock9                                                        ; countMOD16sync     ; work         ;
;       |countMOD256sync:countAdd0|            ; 10 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab_07_dec|lab_07varmod9:cmpLab07|countMOD256sync:countAdd0                                                    ; countMOD256sync    ; work         ;
;       |rom01:romcomp|                        ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab_07_dec|lab_07varmod9:cmpLab07|rom01:romcomp                                                                ; rom01              ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab_07_dec|lab_07varmod9:cmpLab07|rom01:romcomp|altsyncram:altsyncram_component                                ; altsyncram         ; work         ;
;             |altsyncram_1sp3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab_07_dec|lab_07varmod9:cmpLab07|rom01:romcomp|altsyncram:altsyncram_component|altsyncram_1sp3:auto_generated ; altsyncram_1sp3    ; work         ;
;       |seq_detector_3bit:seqdet|             ; 3 (3)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab_07_dec|lab_07varmod9:cmpLab07|seq_detector_3bit:seqdet                                                     ; seq_detector_3bit  ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------+
; Name                                                                                                           ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF           ;
+----------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------+
; lab_07varmod9:cmpLab07|rom01:romcomp|altsyncram:altsyncram_component|altsyncram_1sp3:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 8            ; --           ; --           ; 2048 ; ROM_256_8.hex ;
+----------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                              ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |lab_07_dec|lab_07varmod9:cmpLab07|rom01:romcomp ; rom01.vhd       ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                       ;
+--------------------------------------------------------+-------------------------------------------------+
; Register name                                          ; Reason for Removal                              ;
+--------------------------------------------------------+-------------------------------------------------+
; lab_07varmod9:cmpLab07|PIPO8bit:PIPOstt0|\gen00:3:aa00 ; Stuck at GND due to stuck port data_in          ;
; Timing_Reference80:clkref80Hz|count[0]                 ; Merged with Timing_Reference:clkref8Hz|count[0] ;
; Total Number of Removed Registers = 2                  ;                                                 ;
+--------------------------------------------------------+-------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 118   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 51    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; Timing_Reference:clkref8Hz|count[0]    ; 4       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab_07varmod9:cmpLab07|rom01:romcomp|altsyncram:altsyncram_component|altsyncram_1sp3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab_07varmod9:cmpLab07|rom01:romcomp|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; CLEAR0               ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Signed Integer                                        ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                        ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; ROM_256_8.hex        ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_1sp3      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------+
; Name                                      ; Value                                                                ;
+-------------------------------------------+----------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                    ;
; Entity Instance                           ; lab_07varmod9:cmpLab07|rom01:romcomp|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                  ;
;     -- WIDTH_A                            ; 8                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 0                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
+-------------------------------------------+----------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "conv_HEX_7SEG_v:Q0" ;
+--------+-------+----------+--------------------+
; Port   ; Type  ; Severity ; Details            ;
+--------+-------+----------+--------------------+
; ph     ; Input ; Info     ; Stuck at GND       ;
; dot_in ; Input ; Info     ; Stuck at VCC       ;
+--------+-------+----------+--------------------+


+------------------------------------------------+
; Port Connectivity Checks: "conv_HEX_7SEG_v:C0" ;
+--------+-------+----------+--------------------+
; Port   ; Type  ; Severity ; Details            ;
+--------+-------+----------+--------------------+
; ph     ; Input ; Info     ; Stuck at GND       ;
; dot_in ; Input ; Info     ; Stuck at VCC       ;
+--------+-------+----------+--------------------+


+------------------------------------------------+
; Port Connectivity Checks: "conv_HEX_7SEG_v:B1" ;
+--------+-------+----------+--------------------+
; Port   ; Type  ; Severity ; Details            ;
+--------+-------+----------+--------------------+
; ph     ; Input ; Info     ; Stuck at GND       ;
; dot_in ; Input ; Info     ; Stuck at VCC       ;
+--------+-------+----------+--------------------+


+------------------------------------------------+
; Port Connectivity Checks: "conv_HEX_7SEG_v:B0" ;
+--------+-------+----------+--------------------+
; Port   ; Type  ; Severity ; Details            ;
+--------+-------+----------+--------------------+
; ph     ; Input ; Info     ; Stuck at GND       ;
; dot_in ; Input ; Info     ; Stuck at VCC       ;
+--------+-------+----------+--------------------+


+------------------------------------------------+
; Port Connectivity Checks: "conv_HEX_7SEG_v:A1" ;
+--------+-------+----------+--------------------+
; Port   ; Type  ; Severity ; Details            ;
+--------+-------+----------+--------------------+
; ph     ; Input ; Info     ; Stuck at GND       ;
; dot_in ; Input ; Info     ; Stuck at VCC       ;
+--------+-------+----------+--------------------+


+------------------------------------------------+
; Port Connectivity Checks: "conv_HEX_7SEG_v:A0" ;
+--------+-------+----------+--------------------+
; Port   ; Type  ; Severity ; Details            ;
+--------+-------+----------+--------------------+
; ph     ; Input ; Info     ; Stuck at GND       ;
; dot_in ; Input ; Info     ; Stuck at VCC       ;
+--------+-------+----------+--------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "lab_07varmod9:cmpLab07|SIPOreg:SIPO00" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; oe   ; Input ; Info     ; Stuck at VCC                            ;
+------+-------+----------+-----------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "lab_07varmod9:cmpLab07|compare_4bit:comp01" ;
+-----------+-------+----------+-----------------------------------------+
; Port      ; Type  ; Severity ; Details                                 ;
+-----------+-------+----------+-----------------------------------------+
; cmp[2..1] ; Input ; Info     ; Stuck at VCC                            ;
; cmp[3]    ; Input ; Info     ; Stuck at GND                            ;
; cmp[0]    ; Input ; Info     ; Stuck at GND                            ;
+-----------+-------+----------+-----------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "lab_07varmod9:cmpLab07|compare_4bit:comp00" ;
+-----------+-------+----------+-----------------------------------------+
; Port      ; Type  ; Severity ; Details                                 ;
+-----------+-------+----------+-----------------------------------------+
; s[3]      ; Input ; Info     ; Stuck at GND                            ;
; cmp[2..0] ; Input ; Info     ; Stuck at VCC                            ;
; cmp[3]    ; Input ; Info     ; Stuck at GND                            ;
+-----------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab_07varmod9:cmpLab07|PIPO8bit:PIPOstt0"                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; d[3]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; prn     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "lab_07varmod9:cmpLab07|PIPO8bit:PIPOmem" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                              ;
+------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "lab_07varmod9:cmpLab07|PIPO8bit:PIPOAdd" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                              ;
+------+-------+----------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab_07varmod9:cmpLab07|countMOD256sync:countAdd0"                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; mod8 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab_07varmod9:cmpLab07|countMOD16sync:clock9PH"                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab_07varmod9:cmpLab07|countMOD16sync:clock9"                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab_07varmod9:cmpLab07"                                                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk_dbg   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; seqdetout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sso       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; qsipo     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; regdete   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 53                          ;
; cycloneiii_ff         ; 118                         ;
;     CLR               ; 51                          ;
;     plain             ; 67                          ;
; cycloneiii_lcell_comb ; 186                         ;
;     arith             ; 61                          ;
;         2 data inputs ; 60                          ;
;         3 data inputs ; 1                           ;
;     normal            ; 125                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 27                          ;
;         3 data inputs ; 21                          ;
;         4 data inputs ; 65                          ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 4.10                        ;
; Average LUT depth     ; 2.63                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Nov 23 15:42:54 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab_07 -c lab_07
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file SIPOreg.vhd
    Info (12022): Found design unit 1: SIPOreg-SIPOreg_arch File: /home/ehg2004/intelFPGA_lite/projects/lab_07/SIPOreg.vhd Line: 11
    Info (12023): Found entity 1: SIPOreg File: /home/ehg2004/intelFPGA_lite/projects/lab_07/SIPOreg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file compare_4bit.vhd
    Info (12022): Found design unit 1: compare_4bit-compare_4bit_arch File: /home/ehg2004/intelFPGA_lite/projects/lab_07/compare_4bit.vhd Line: 10
    Info (12023): Found entity 1: compare_4bit File: /home/ehg2004/intelFPGA_lite/projects/lab_07/compare_4bit.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file PIPO8bit.vhd
    Info (12022): Found design unit 1: PIPO8bit-reg8bit_arch File: /home/ehg2004/intelFPGA_lite/projects/lab_07/PIPO8bit.vhd Line: 12
    Info (12023): Found entity 1: PIPO8bit File: /home/ehg2004/intelFPGA_lite/projects/lab_07/PIPO8bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file conv_HEX_7SEG_v.vhd
    Info (12022): Found design unit 1: conv_HEX_7SEG_v-conv_HEX_7SEG_v_arch File: /home/ehg2004/intelFPGA_lite/projects/lab_07/conv_HEX_7SEG_v.vhd Line: 12
    Info (12023): Found entity 1: conv_HEX_7SEG_v File: /home/ehg2004/intelFPGA_lite/projects/lab_07/conv_HEX_7SEG_v.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file lab_07.vhd
    Info (12022): Found design unit 1: lab_07-SYN File: /home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07.vhd Line: 15
    Info (12023): Found entity 1: lab_07 File: /home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file countMOD256.vhd
    Info (12022): Found design unit 1: countMOD256-countMOD256_arch File: /home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD256.vhd Line: 11
    Info (12023): Found entity 1: countMOD256 File: /home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD256.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Timing_Reference.vhd
    Info (12022): Found design unit 1: Timing_Reference-freq_div File: /home/ehg2004/intelFPGA_lite/projects/lab_07/Timing_Reference.vhd Line: 11
    Info (12023): Found entity 1: Timing_Reference File: /home/ehg2004/intelFPGA_lite/projects/lab_07/Timing_Reference.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file seq_detector_3bit.vhd
    Info (12022): Found design unit 1: seq_detector_3bit-seq_detector_3bit_arch File: /home/ehg2004/intelFPGA_lite/projects/lab_07/seq_detector_3bit.vhd Line: 12
    Info (12023): Found entity 1: seq_detector_3bit File: /home/ehg2004/intelFPGA_lite/projects/lab_07/seq_detector_3bit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file countMOD8.vhd
    Info (12022): Found design unit 1: countMOD8-countMOD8_arch File: /home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD8.vhd Line: 11
    Info (12023): Found entity 1: countMOD8 File: /home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD8.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file rom00_test.vhd
    Info (12022): Found design unit 1: rom00_test-SYN File: /home/ehg2004/intelFPGA_lite/projects/lab_07/rom00_test.vhd Line: 14
    Info (12023): Found entity 1: rom00_test File: /home/ehg2004/intelFPGA_lite/projects/lab_07/rom00_test.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file PISOreg.vhd
    Info (12022): Found design unit 1: PISOreg-PISOreg_arch File: /home/ehg2004/intelFPGA_lite/projects/lab_07/PISOreg.vhd Line: 12
    Info (12023): Found entity 1: PISOreg File: /home/ehg2004/intelFPGA_lite/projects/lab_07/PISOreg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file rom00.vhd
    Info (12022): Found design unit 1: rom00-SYN File: /home/ehg2004/intelFPGA_lite/projects/lab_07/rom00.vhd Line: 52
    Info (12023): Found entity 1: rom00 File: /home/ehg2004/intelFPGA_lite/projects/lab_07/rom00.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file countMOD16sync.vhd
    Info (12022): Found design unit 1: countMOD16sync-countMOD16sync_arch File: /home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD16sync.vhd Line: 12
    Info (12023): Found entity 1: countMOD16sync File: /home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD16sync.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file countMOD4096sync.vhd
    Info (12022): Found design unit 1: countMOD4096sync-countMOD4096sync_Arch File: /home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD4096sync.vhd Line: 12
    Info (12023): Found entity 1: countMOD4096sync File: /home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD4096sync.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file countMOD2048sync.vhd
    Info (12022): Found design unit 1: countMOD2048sync-countMOD2048sync_Arch File: /home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD2048sync.vhd Line: 12
    Info (12023): Found entity 1: countMOD2048sync File: /home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD2048sync.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file rom01.vhd
    Info (12022): Found design unit 1: rom01-SYN File: /home/ehg2004/intelFPGA_lite/projects/lab_07/rom01.vhd Line: 53
    Info (12023): Found entity 1: rom01 File: /home/ehg2004/intelFPGA_lite/projects/lab_07/rom01.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file rom02.vhd
    Info (12022): Found design unit 1: rom02-SYN File: /home/ehg2004/intelFPGA_lite/projects/lab_07/rom02.vhd Line: 53
    Info (12023): Found entity 1: rom02 File: /home/ehg2004/intelFPGA_lite/projects/lab_07/rom02.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file countMOD16async.vhd
    Info (12022): Found design unit 1: countMOD16async-countMOD16async_arch File: /home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD16async.vhd Line: 11
    Info (12023): Found entity 1: countMOD16async File: /home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD16async.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file lab_07_dec.vhd
    Info (12022): Found design unit 1: lab_07_dec-lab_07_dec_arch File: /home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd Line: 13
    Info (12023): Found entity 1: lab_07_dec File: /home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file lab_07var.vhd
    Info (12022): Found design unit 1: lab_07var-SYN File: /home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07var.vhd Line: 15
    Info (12023): Found entity 1: lab_07var File: /home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07var.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Timing_Reference80.vhd
    Info (12022): Found design unit 1: Timing_Reference80-freq_div File: /home/ehg2004/intelFPGA_lite/projects/lab_07/Timing_Reference80.vhd Line: 11
    Info (12023): Found entity 1: Timing_Reference80 File: /home/ehg2004/intelFPGA_lite/projects/lab_07/Timing_Reference80.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file output_files/countMOD256sync.vhd
    Info (12022): Found design unit 1: countMOD256sync-countMOD256sync_arch File: /home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/countMOD256sync.vhd Line: 12
    Info (12023): Found entity 1: countMOD256sync File: /home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/countMOD256sync.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file output_files/lab_07varmod9.vhd
    Info (12022): Found design unit 1: lab_07varmod9-SYN File: /home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd Line: 15
    Info (12023): Found entity 1: lab_07varmod9 File: /home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd Line: 4
Info (12127): Elaborating entity "lab_07_dec" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at lab_07_dec.vhd(9): used implicit default value for signal "LED0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd Line: 9
Info (12128): Elaborating entity "Timing_Reference" for hierarchy "Timing_Reference:clkref8Hz" File: /home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd Line: 48
Warning (10492): VHDL Process Statement warning at Timing_Reference.vhd(27): signal "tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ehg2004/intelFPGA_lite/projects/lab_07/Timing_Reference.vhd Line: 27
Info (12128): Elaborating entity "Timing_Reference80" for hierarchy "Timing_Reference80:clkref80Hz" File: /home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd Line: 52
Warning (10492): VHDL Process Statement warning at Timing_Reference80.vhd(27): signal "tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ehg2004/intelFPGA_lite/projects/lab_07/Timing_Reference80.vhd Line: 27
Info (12128): Elaborating entity "lab_07varmod9" for hierarchy "lab_07varmod9:cmpLab07" File: /home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd Line: 58
Critical Warning (10920): VHDL Incomplete Partial Association warning at lab_07varmod9.vhd(213): port or argument "D" has 4/8 unassociated elements File: /home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd Line: 213
Critical Warning (10920): VHDL Incomplete Partial Association warning at lab_07varmod9.vhd(213): port or argument "Q" has 4/8 unassociated elements File: /home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd Line: 213
Warning (10873): Using initial value X (don't care) for net "stt_n[3]" at lab_07varmod9.vhd(109) File: /home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd Line: 109
Info (12128): Elaborating entity "countMOD16sync" for hierarchy "lab_07varmod9:cmpLab07|countMOD16sync:clock9" File: /home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd Line: 156
Warning (10445): VHDL Subtype or Type Declaration warning at countMOD16sync.vhd(47): subtype or type has null range File: /home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD16sync.vhd Line: 47
Warning (10492): VHDL Process Statement warning at countMOD16sync.vhd(50): signal "Qs" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD16sync.vhd Line: 50
Warning (10492): VHDL Process Statement warning at countMOD16sync.vhd(48): signal "Qs" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD16sync.vhd Line: 48
Info (12128): Elaborating entity "countMOD256sync" for hierarchy "lab_07varmod9:cmpLab07|countMOD256sync:countAdd0" File: /home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd Line: 176
Warning (10445): VHDL Subtype or Type Declaration warning at countMOD256sync.vhd(47): subtype or type has null range File: /home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/countMOD256sync.vhd Line: 47
Warning (10492): VHDL Process Statement warning at countMOD256sync.vhd(50): signal "Qs" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/countMOD256sync.vhd Line: 50
Warning (10492): VHDL Process Statement warning at countMOD256sync.vhd(48): signal "Qs" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/countMOD256sync.vhd Line: 48
Info (12128): Elaborating entity "rom01" for hierarchy "lab_07varmod9:cmpLab07|rom01:romcomp" File: /home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd Line: 183
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab_07varmod9:cmpLab07|rom01:romcomp|altsyncram:altsyncram_component" File: /home/ehg2004/intelFPGA_lite/projects/lab_07/rom01.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "lab_07varmod9:cmpLab07|rom01:romcomp|altsyncram:altsyncram_component" File: /home/ehg2004/intelFPGA_lite/projects/lab_07/rom01.vhd Line: 60
Info (12133): Instantiated megafunction "lab_07varmod9:cmpLab07|rom01:romcomp|altsyncram:altsyncram_component" with the following parameter: File: /home/ehg2004/intelFPGA_lite/projects/lab_07/rom01.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "CLEAR0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "ROM_256_8.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1sp3.tdf
    Info (12023): Found entity 1: altsyncram_1sp3 File: /home/ehg2004/intelFPGA_lite/projects/lab_07/db/altsyncram_1sp3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1sp3" for hierarchy "lab_07varmod9:cmpLab07|rom01:romcomp|altsyncram:altsyncram_component|altsyncram_1sp3:auto_generated" File: /home/ehg2004/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "PISOreg" for hierarchy "lab_07varmod9:cmpLab07|PISOreg:PISO00" File: /home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd Line: 192
Info (12128): Elaborating entity "PIPO8bit" for hierarchy "lab_07varmod9:cmpLab07|PIPO8bit:PIPOAdd" File: /home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd Line: 199
Info (12128): Elaborating entity "seq_detector_3bit" for hierarchy "lab_07varmod9:cmpLab07|seq_detector_3bit:seqdet" File: /home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd Line: 222
Info (12128): Elaborating entity "compare_4bit" for hierarchy "lab_07varmod9:cmpLab07|compare_4bit:comp00" File: /home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd Line: 229
Info (12128): Elaborating entity "SIPOreg" for hierarchy "lab_07varmod9:cmpLab07|SIPOreg:SIPO00" File: /home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd Line: 248
Info (12128): Elaborating entity "countMOD16async" for hierarchy "lab_07varmod9:cmpLab07|countMOD16async:nOfSeqDetec" File: /home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd Line: 266
Info (12128): Elaborating entity "conv_HEX_7SEG_v" for hierarchy "conv_HEX_7SEG_v:A0" File: /home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd Line: 69
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer clk_t~0 File: /home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd Line: 46
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED0" is stuck at GND File: /home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd Line: 9
    Warning (13410): Pin "A0dec[7]" is stuck at GND File: /home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd Line: 10
    Warning (13410): Pin "A1dec[7]" is stuck at GND File: /home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd Line: 10
    Warning (13410): Pin "B0dec[7]" is stuck at GND File: /home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd Line: 10
    Warning (13410): Pin "B1dec[7]" is stuck at GND File: /home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd Line: 10
    Warning (13410): Pin "C0dec[7]" is stuck at GND File: /home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd Line: 10
    Warning (13410): Pin "Q0dec[7]" is stuck at GND File: /home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd Line: 10
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 267 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 49 output pins
    Info (21061): Implemented 206 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 1078 megabytes
    Info: Processing ended: Thu Nov 23 15:43:00 2023
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:17


