t design tradeoff alpha ev condit branch predictor a paper present alpha ev condit branch predictor alpha ev microprocessor project cancel june late phase develop envis aggress wide issu outoford superscalar microarchitectur featur deep pipelin simultan multithread perform processor highli depend accuraci branch predictor consequ larg silicon area devot branch predict ev alpha ev branch predictor reli global histori featur total kbitsth focu paper differ tradeoff perform overcom variou implement constraint ev branch predictor one instanc pipelin predictor two cycl facilit predict branch per cycl two dynam success instruct fetch block result use three fetchblock old compress branch histori inform acces predictor implement constraint also restrict composit index function predictor forc usag singleport memori cellsnevertheless show alpha ev branch predictor achiev predict accuraci rang stateoftheart academ global histori branch predictor consid implement constraint great detail b introduct alpha ev microprocessor featur wide superscalar deepli pipelin microarchitectur minimum branch mispredict penalti cycl perform microprocessor depend branch predict accuraci architectur technolog alpha ev aggress new challeng confront design branch predictor paper present alpha ev branch predictor great de tail paper expound differ constraint work done author compaq face definit predictor variou tradeoff perform lead final design par ticular elucid follow a use global histori branch predict scheme b choic predict scheme deriv hybrid skew branch predictor bcgskew c redefinit inform vector use index predictor combin compress branch histori path histori d differ predict hysteresi tabl size predict tabl hysteresi tabl access differ pipelin stage henc implement physic distinct tabl e variabl histori length four logic tabl ev predictor access use four differ histori length f guarante conflict free access bankinterleav predictor singleport memori cell branch predict two instruct dynam succes fetch block g care definit index function predictor tabl work demonstr spite hardwar implement constraint encount alpha ev branch predictor accuraci compromis stand comparison virtual equival size global histori branch predictor propos far overal ev architectur optim singl process perform extra perform obtain simultan multithread consid bonu therefor paramet condit branch predictor tune singl process perform primari object howev ev branch predictor found perform well presenc multithread workload remaind paper organ follow section briefli present instruct fetch pipelin alpha ev section explain global histori branch predictor scheme prefer local section present predict scheme implement alpha ev bcgskew section also present design space bcgskew variou design dimens har fit ev predictor kbit memori bud get section present justifi histori path inform use index branch predictor alpha ev branch predictor tabl must support two independ read predict per cycl section present scheme use guarante two conflictfre access per cycl bankinterleav predictor section present hardwar constraint compos index function predict tabl describ function eventu use section present step step perform evalu ev branch predictor constraint ad turnaround solut adopt final provid conclud remark section alpha ev frontend pipelin sustain high perform alpha ev fetch two instruct block per cycl instruct cach instruct fetch block consist consecut valid instruct fetch icach instruct fetch block end either end align instruct block taken control flow instruct taken condit branch end fetch block thu condit branch may fetch predict everi cycl everi cycl address next two fetch block must gener sinc must achiev singl cycl involv fast hardwar alpha ev line predictor use purpos line predictor consist three tabl index address recent fetch block limit hash logic consequ simpl index logic rel low line predict accuraci avoid huge perform loss due fairli poor line predictor accuraci long branch resolut latenc on ev pipelin outcom branch known earliest cycl often around cycl line predictor back power program counter address gener includ condit branch predictor jump predictor return address stack predic tor condit branch target address comput from instruct flow instruct cach final address select pcaddressgener pipelin t wo cycl illustr fig four dynam succes fetch block a b c simultan flight pcaddressgener case mismatch line predict pcaddressgener instruct fetch resum pcaddressgener result global vs local histori previou gener alpha microprocessor incorpor hybrid predictor use global local branch histori inform alpha ev branch outcom fetch block predict per block b phase phase phase block c complet pc address gener block z phase complet phase phase line predict complet predict tabl read cycl cycl cycl figur pc address gener pipelin cycl implement hybrid branch predictor ev base local histori includ compon use local histori would challeng local branch predict requir predict read local histori tabl read predict tabl perform local histori read parallel requir dualport histori tabl one port fetch block suffici sinc one read parallel histori sequenti instruct sequenti tabl entri perform predict tabl read would requir port predict tabl whenev occurr branch inflight specul histori associ younger inflight occurr branch use maintain use specul local histori alreadi quit complex processor fetch predict singl branch per cycl alpha ev number inflight branch possibl equal maximum number inflight instruct that moreov ev index branch predictor three fetch block specul branch outcom determin see fig three block may contain three previou occurr everi branch fetch block contrast singl specul global histori per thread simpler build shown section accuraci ev global histori predict scheme virtual insensit effect three fetch block old global histori final alpha ev simultan multithread processor independ thread run compet predictor tabl entri interfer local histori base scheme disastr pollut local histori predict tabl more sever parallel thread spawn singl applic pollut exacerb unless local histori tabl index use pc thread number comparison global histori scheme global histori regist must maintain per thread parallel thread applic benefit construct alias branch predict scheme global branch histori branch predictor tabl lead phenomenon known alias interfer multipl branch inform vector share entri predictor tabl caus predict t wo branch substream intermingl dealias global histori branch predictor recent intro duce enhanc skew branch predictor egskew agre predictor bimod predictor yag predictor predictor shown achiev higher predict accuraci equival hardwar complex larger alias global histori branch predictor gshare ga howev hybrid predictor combin global histori predictor typic bimod predictor index pc may deliv higher predict accuraci convent singl branch predictor therefor dealias branch predictor includ hybrid predictor build effici branch predictor ev branch predictor deriv hybrid skew branch predictor bcgskew present section structur hybrid skew branch predictor first recal outlin updat polici use ev branch predictor three degre freedom avail design space bcgskew predictor describ differ histori length predictor compon size differ predictor compon use smaller hysteresi tabl predict ta ble degre freedom leverag design best possibl branch predictor fit ev hardwar budget constraint gener structur hybrid skew predictor bcgskew enhanc skew branch predictor egskew effici singl compon branch predictor therefor natur candid compon hybrid predictor hybrid predictor bcgskew illustr fig combin egskew bimod predictor bcgskew consist four bit counter bank bank bim bimod predictor also part egskew predictor bank g g two bank egskew predictor bank meta metapredictor depend meta predict either predict come bim major vote predict come g g bim partial updat polici multipl tabl branch predictor updat polici bear predict accuraci partial updat polici shown result higher predict accuraci total updat polici egskew appli partial updat polici bcgskew also result better predict accuraci bimod compon acn histori egskew predict bimod predict metapredict meta address major vote address predict figur bcgskew predictor curat predict strongli bias static branch therefor metapredictor recogn situat tabl updat suffer alias associ easytopredict branch partial updat polici implement alpha ev consist follow ffl correct predict predictor agre updat see otherwis strengthen meta two predict differ strengthen correct predict particip tabl g g bim follow strengthen bim bimod predict use strengthen bank gave correct predict major vote use ffl mispredict two predict differ first updat chooser see rational recomput overal predict accord new valu chooser correct predict strengthen particip tabl mispredict updat bank rational goal limit number strengthen counter correct predict counter strengthen harder anoth addresshistori pair steal it but three predictor bim g g agre one counter entri stolen anoth address histori pair without destroy major pre diction strengthen counter three predictor agre steal made easier rational goal limit number counter written wrong predict need steal tabl entri anoth address histori pair avoid use distinct predict hysteresi array partial updat lead better predict accuraci total updat polici due better space util also allow simpler hardwar implement hybrid predictor bit counter use partial updat describ earlier correct predict predict bit left unchang and hysteresi bit strengthen particip compon and need read therefor correct predict requir one read predict array at fetch time at most one write hysteresi array at commit time mispredict lead read hysteresi array follow possibl updat predict hysteresi array share hysteresi bit sever counter use partial updat natur lead physic implement branch predictor two differ memori array predict array hysteresi array alpha ev silicon area chip layout constraint allow less space hysteresi memori array predict memori array instead reduc size predict array decid use half size hysteresi tabl compon g meta result two predict entri share singl hysteresi entri predict tabl hysteresi tabl index use index function except signific bit consequ hysteresi tabl suffer alias predict tabl instanc follow scenario may occur predict entri b share hysteresi entri address histori pair associ entri strongli bias b remain alway wrong due continu reset hysteresi bit address histori pair associ a scenario certainli occur rare two consecut access b without intermedi access allow b reach correct state moreov partial updat polici implement ev branch predictor limit number write hysteresi tabl therefor decreas impact alias hysteresi tabl histori length previou studi skew branch predictor hybrid skew branch predictor assum tabl g g index use differ hash function address histori pair histori length use tabl use differ histori length two tabl allow slightli better behavior moreov point juan et al optim histori length predictor vari depend applic phenomenon less import hybrid predictor featur bimod tabl compon signific reduc bcgskew two differ histori length use tabl g g medium histori length use g longer histori length use g predict tabl k k k k hysteresi tabl k k k k histori length tabl characterist alpha ev branch predictor differ predict tabl size academ studi multipl tabl predictor size predictor tabl consid equal conveni compar differ predict scheme howev design real predictor hardwar overal design space ex plore equal tabl size bcgkew branch predictor good tradeoff small size predictor for instanc k entri howev larg branch predictor ie k entri bimod tabl bim use spars sinc branch instruct map onto singl entri consequ larg branch predictor use ev implement bim tabl smaller three compon ev branch predictor configur alpha ev implement larg bcgskew pre dictor featur total kbit memori consist kbit predict kbit hysteresi design space explor lead tabl size index differ histori length list tabl may remark tabl bim origin bimod tabl index use bit histori length justifi implement constraint discuss section path branch outcom inform accuraci branch predictor depend predict scheme predictor tabl size well inform vector use index it section describ pipelin constraint lead effect inform vector use index ev alpha branch predictor inform vector combin pc address compress form three fetch block old branch path histori path inform form three last block three fetch block old block compress hi tori three fetch block old histori inform use read predictor tabl must avail index time alpha ev branch predictor latenc t wo cycl two block fetch everi cycl fig show branch histori inform use predict branch outcom block includ specu lativ branch outcom condit branch block itself also block c b a thu ev branch predictor index use three fetch block old branch histori ie updat histori inform z predict branch block d block compress histori lghist singl branch predict per cycl one histori bit shift global histori regist everi cycl branch predict per cycl histori bit shift histori everi cycl updat requir complex circuitri alpha ev complex historyregist updat would stress critic path extent even older histori would use five even sevenblock old instead singl histori bit insert per fetch block insert bit combin last branch outcom path inform comput follow whenev least one condit branch present fetch block outcom last condit branch fetch block taken nottaken exclusiveor bit pc address last branch rational exclusiveor pc bit branch outcom get uniform distribut histori pattern appli cation highli optim code tend exhibit less taken branch nottaken branch therefor distribut pure branch histori outcom applic nonuniform use singl histori bit origin thought compromis design tradeoff sinc possibl compress histori bit section show signific effect accuraci branch predictor notat block compress histori defin refer lghist path inform three last fetch block due ev pipelin constraint section three fetch block old lghist use predictor although branch histori inform three block use address avail index branch predictor address three previou fetch block use index function predictor tabl use long histori alpha ev featur larg branch predictor compar implement previou gener mi croprocessor academ studi global histori branch predictor assum length global histori smaller equal log number entri branch predictor tabl size predictor use alpha ev far optim even use lghist exampl consid not compress branch histori k bit entri bcgskew predic tor use equal histori length g g meta histori length found good design point consid differ histori length use g meta g found good tradeoff predictor configur three fetch block old lghist slightli shorter length found best perform howev optim histori length still longer log size branch predictor tabl ev branch predictor bit lghist histori use index tabl g k entri section show empir larg predic tor branch histori longer log predictor tabl size almost alway benefici branch pre dictor branch predict two fetch block must comput parallel alpha ev normal sinc address two fetch block independ branch predictor tabl would support two independ read per cycl therefor predictor tabl would multiport dualpump bank interleav section present scheme allow implement ev branch predictor way bank interleav use singleport memori cell bank conflict avoid construct predict associ two dynam success fetch block assur lie two distinct bank predictor parallel access predict associ singl block parallel access predict associ singl fetch block straightforward predict tabl alpha ev branch predictor index base hash function address three fetch block old lghist branch path histori three last fetch block ad dress element singl fetch block vector inform except bit pc address use therefor index function use guarante eight predict lie singl bit word tabl guarante two success nonconflict alpha ev branch predictor must capabl deliv predict associ two fetch block per clock cycl typic mean branch predictor must multiport dualpump bank interleav alpha ev branch predictor difficulti circumv bank number comput bank number comput describ guarante construct two dynam success fetch unshuffl cycl phase z flow b flow line predictor complet phase phase phase cycl cycl line predictor bank number comput b bank select wordlin select column select final pc select pc address gener complet predict tabl read figur flow branch predictor tabl read access block gener access two distinct predictor bank therefor bank conflict never occur moreov bank number comput cycl address fetch block gener line predictor thu extra delay ad access branch predictor tabl fig implement bank number comput defin below let ba bank number instruct fetch block a let y z address two previou access slot let bz number bank access instruct fetch block z let yyyyyyy binari represent address y ba comput follow yyb z ba yyphi els ba yy comput guarante predict fetch block read differ bank previou fetch block inform bit need comput bank number two next fetch block b bit yy zz bz twoblock ahead bank number comput inform bit avail one cycl effect access branch predictor perform requir comput simpl therefor delay introduc branch predictor bank number comput fact bank select perform end phase cycl preced read branch predictor tabl index branch predictor previous mention alpha ev branch predictor way interleav predict hysteresi tabl separ sinc logic organ predictor contain four bcgskew compon translat implement memori ta ble howev alpha ev branch predictor implement eight memori array four bank array predict array hysteresi word line array made four logic predictor compon section present physic implement branch predictor array constraint impos composit index function section also includ detail definit hash function select index differ logic compon alpha ev branch predictor physic implement constraint four bank alpha ev branch predictor implement two physic memori array predict memori array hysteresi memori array word line array made four logic predictor compon bank featur word line word line contain predict word g g meta bit predict word bim singl bit predict word select word line predictor tabl g g meta bim predict read span half cycl phase phase includ bank number comput bank select illustr fig detail descript given below wordlin select one wordlin access bank select four predictor compon share address bit need wordlin select fur thermor address bit hash sinc wordlin decod array access constitut critic path read branch predict array consequ input decod must avail begin cycl wordlin select permut column select bim g g meta predict pertabl meta time bank select figur read branch predict tabl column select wordlin consist multipl bit predict entri four logic predictor tabl one bit predict word select logic predictor tabl one cycl phase avail comput index column singl entri xor gate allow comput column bit unshuffl bit predict word systemat read word rearrang xor permut that bit posit move posit phi f final permut ensur larger dispers predict array onli entri correspond branch instruct final use allow also discrimin longer histori branch pc sinc comput paramet f xor permut span complet cycl bit f comput larg tree xor gate notat three fetchblock old lghist histori note h h h a aa address fetch block z two previou fetch block index function tabl ii bank number iii offset word iiiiii line number highest order bit column number gener philosophi design index function defin index function tri appli two gener principl respect hardwar implement constraint first tri limit alias much possibl individu tabl pick individu index function would spread access predictor tabl uniformli possibl individu function normal obtain mix larg number bit histori address comput individu bit function how ever gener constraint comput index function allow complex comput un shuffl bit index bit favor use lghist bit instead address bit due inclus path inform lghist lghist vector uniformli distribut pc address point index function skew cach chosen minim number block pair conflict two way appli bcgskew branch predictor share bit index function four predict tabl share total bit bank number bit wordlin number i i bank number comput describ section wordlin number must immedi avail begin branch predictor access there fore either deriv inform alreadi avail earlier bank number directli extract inform avail end previou cycl three fetch block old lghist fetch block address fetch block address natur choic sinc allow use effect bimod tabl compon bim predictor howev simul show distribut access bim tabl entri unbalanc region predictor tabl use infrequ other congest use mix lghist histori bit fetch block address bit lead uniform use differ word line predictor thu allow overal better predictor perform consequ compon bim branch predictor use bit histori index function wordlin number use given iiiiii hhhhaa index bim index function bim alreadi use histori bit three fetch block old path inform two fetch block ahead for bank number comput therefor path inform last instruct fetch block that z use extra bit index bim iiiiii aaphiaaphi aaa phi za phi z engin index function g g meta follow methodolog use defin index function g g meta first best histori length combin determin use standard skew function then column indic xor function three predictor manual defin appli follow principl best could favor uniform distribut column number choic wordlin index column index bit must comput use one two entri xor gate sinc histori vector uniformli distribut address number favor overal good distribut column number histori bit gener prefer address bit if instruct fetch block address a two histori differ one two bit two occurr map onto predictor entri tabl guarante thi whenev inform bit xore anoth inform bit comput column bit least one appear alon comput one bit unshuffl paramet conflict occur tabl tri avoid two tabl approxim thi differ pair histori bit xore comput column bit three tabl methodolog lead design index function defin below index g simplifi implement column s elector g meta share i column select given i i i i i h phi hh phi hh phi ha phi unshufl defin iii phi phi phi phia aphiaphiaphih phih phih phia index g column select given i i i i i hphihhphihhphihhphihhphih unshuffl defin iii aphiaphiaphiaphihphih phihphihphihphihphiz index meta column select given i i i i i hphihhphih hphihhphihaphih unshuffl defin iii aphiaphia phihphihphihphihphiz aphiaphiaphiaphihphi h evalu section evalu differ design decis made alpha ev predictor design first justifi choic hybrid skew predictor bcgskew scheme reli global histori step step analyz benefit detriment brought design decis implement constraint methodolog simul trace driven branch simul immedi updat use explor design space alpha ev branch predictor sinc methodolog three order magnitud faster complet alpha ev processor simul check branch predictor use veri long global histori consid studi rel error number branch mispredict trace driven simul assum immedi updat complet simul alpha ev assum predictor updat commit time insignific metric use report result mispredict per instruct mispki experi histori length wider log tabl size index function famili present use pre dictor except section initi state entri predict tabl set weakli taken benchmark set display simul result obtain use trace collect atom benchmark suit specin t binari highli optim alpha use profil inform train input trace record use ref input one hundr million instruct trace skip million instruct except compress billion instruct skip tabl detail characterist benchmark trace bcgskew vs global histori base predictor first valid choic bcgskew predict scheme global predict scheme fig show simul result predictor memor size rang alpha ev predictor display result assum convent branch histori predictor best histori length result present fig show number addit mispredict configur fig use log tabl size instead best histori length illustr configur are ffl k entri ie kbit bcgskew use histori length respect bim g meta g k entri ie kbit bcgskew use histori length length length equal tabl kbit configur kbit ffl bimod predictor consist two k entri tabl respect bias taken taken branch kentri bimod tabl total kbit memor optimum histori origin proposit bimod predictor assum equal size three tabl larg size predictor use smaller bimod tabl costeffect benchmark set use k entri bimod tabl add benefit benchmark compress gcc go ijpeg li mksim perl vortex dyn cond branch x static cond branch tabl benchmark characterist figur branch predict accuraci variou global histori scheme figur addit mispredict use log tabl size histori length for benchmark set log histori length bit use ffl entri m bit gshare optimum histori length on benchmark set ie log predictor tabl size ffl kbit kbit yag predictor respec tive best histori length small configur consist k entri bimod two k partial tag tabl call direct cach tag bit wide bimod tabl predict taken resp nottaken nottaken resp taken direct cach search miss search direct cach bimod tabl provid predict hit direct cach provid predict log histori length bit resp bit use figur impact inform vector branch predict accuraci first simul result confirm that equival memor budget bcgskew outperform global histori branch predictor except yag clear winner yag predictor bcgskew howev yag predictor use partial tag array read check tag one half cycl would difficult implement second data support that predictor featur larg number entri need long histori length log tabl size histori suboptim qualiti inform vector discuss examin impact success modif inform vector branch predict accuraci assum k entri bcgskew predic tor configur accuraci best histori length report fig ghist repres convent branch histori lghistno path assum lghist includ path inform lghistpath includ path inform old lghist befor consid three fetch block old histori ev info vector repres inform vector use alpha ev three fetch block old lghist histori includ path inform plu path inform three last block lghist expect optim lghist histori length shorter optim real branch histori instead respect tabl g meta g quit surprisingli see fig lghist perform convent branch histori depend applic either small loss small benefit accuraci embed path inform lghist gener figur adjust tabl size predictor alli benefici determin often use dealia otherwis alias histori path loss inform branch fetch block lghist balanc use histori branch eventhough repres shorter inform instanc vortex lghist bit repres averag branch tabl repres averag number condit branch repres one bit lghist differ benchmark three fetch block old histori use three fetch block old histori slightli degrad accuraci predictor impact limit moreov use path inform three fetch block miss histori consist recov loss ev inform vector summari despit fact vector inform use index alpha branch predictor larg dictat implement constraint benchmark set vector inform achiev approxim level accuraci without constraint reduc tabl size fig show effect reduc tabl size base configur k entri bcgskew predictor kbit data denot small bim show perform bim size reduc k k bit counter perform small bim half size go meta hysteresi tabl denot ev size latter fit kbit budget alpha ev predictor inform vector use index predictor inform vector use alpha ev reduc size bim tabl impact benchmark set except go effect use half size hysteresi tabl g meta bare notic go present larg footprint consequ sensit size reduct figur effect wordlin indic index function constraint simul result present far take account hardwar constraint index function bit index must share hash comput column bit use one entri xor gate intuit constraint lead loss ef ficienc sinc restrict possibl choic index function howev remark for cach partial skew almost effici complet skew appli branch predictor share bit indic hurt predict accuraci long share index uniformli distribut constraint use unhash bit wordlin number turn critic sinc restrict distribut share index ideal ev branch predictor one would desir get distribut share bit index uniform possibl spread access g g meta entir tabl fig illustr effect variou choic made select wordlin number address onli path assum pc address bit use share index path inform use lghist address onli path assum pc address bit use share index path inform embed lghist path assum histori bit pc bit wordlin number path inform use lghist ev illustr accuraci alpha ev branch predictor histori bit use wordlin number index path inform embed histori final complet hash recal result assum hash inform bit k bcgskew ghist repres simul result assum kbit predictor constraint index function convent branch histori previous note incorpor path inform lghist small impact bcgskew predictor index use hash function hardwar constraint howev ad path inform histori alpha ev predictor make distribut lghist uniform allow use share index compress gcc go ijpeg li mksim perl vortex lghistghist tabl ratio lghistghist figur limit use global histori therefor increas predict accuraci constraint column bit comput indirectli achiev posit impact forc us care design column index unshuffl function nearli total freedom comput unshuffl fulli exploit bit xore unshuffl function tabl g index function use final design outperform standard hash function consid rest paper function origin defin skew associ cach exhibit good interbank dispers manual tune enforc three criteria describ section summar kbit alpha ev branch predictor stand comparison kbit bcgskew predictor use convent branch histori conclus branch predictor alpha ev defin begin featur kbit memori deliv branch predict per cycl two dynam succes instruct fetch block therefor global histori predict scheme use hybrid skew branch predictor bcgskew predict scheme repres stateoftheart global histori predict scheme alpha ev branch predictor implement bcgskew predictor scheme enhanc optim updat polici use differ histori length differ tabl degre freedom definit bcgskew tune adapt predictor paramet silicon area chip layout constraint bimod compon smaller compon hysteresi tabl two compon halfsiz predictor tabl implement constraint impos three fetch block old compress form branch histori lghist instead effect branch histori howev inform vector use index alpha ev branch predictor stand comparison complet branch histori achiev combin path inform branch outcom build lghist use path inform three fetch block ignor lghist alpha ev fourway interleav bank singl port cycl branch predictor support request two dynam succes instruct fetch block requir hardwar conflict re olut sinc bank number comput guarante construct two dynam succes fetch block access two distinct predictor bank alpha ev branch predictor featur four logic compon implement two memori ar ray predict array hysteresi array there fore definit index function four logi cal predictor tabl strongli constrain bit must share among four indic furthermor time constraint restrict complex hash appli indic comput howev effici index function turn around constraint design despit implement size constraint alpha branch predictor deliv accuraci equival k entri bcgskew predictor use convent branch histori constraint index function impos futur gener microprocessor branch predict accuraci remain major issu even larger predictor predictor implement alpha ev may consid howev brute forc approach would limit return except applic larg number branch exemplifi benchmark set fig show simul result m bit entri bcgskew predictor ad backup predictor compon reli differ inform vector type local histori valu predict new predict concept eg perceptron tackl hard topredict branch seem promis sinc predictor face time constraint issu one may consid extend hierarchi predictor increas accuraci delay line predictor global histori branch predict backup branch predictor backup branch predictor would deliv predict later global histori branch predictor r next cach line set pre diction compaq choos smt alpha cascad predictor econom adapt branch target predict yag branch predictor method apparatu predict multipl condit branch digit set new standard effect specul updat branch histori branch predict accura cy improv branch predictor correl data valu branch predict simultan multithread dynam branch predict per ceptron dynam histori length fit third level adapt branch predic tion combin branch predictor trade conflict capac alias condit branch predictor case twoway skewedassoci cach skew associ cach specul updat local global branch histori quantit anal ysi studi branch predict strategi agre predictor mechan reduc neg branch histori interfer atom system build custom program analysi tool influenc branch predict tabl interfer branch predict scheme perform simultan multithread maxim onchip parallel exploit choic altern implement twolevel adapt branch predict compar analysi scheme correl branch predict tr altern implement twolevel adapt branch predict case twoway skewedassoci cach effect specul updat branch histori branch predict accuraci revisit compar analysi scheme correl branch predict next cach line set predict simultan multithread influenc branch predict tabl interfer branch predict scheme perform exploit choic multipleblock ahead branch predictor agre predictor trade conflict capac alias condit branch predictor bimod branch predictor dynam historylength fit yag branch predict scheme cascad predictor improv branch predictor correl data valu skewedassoci cach studi branch predict strategi controlflow specul valu predict superscalar processor dynam branch predict perceptron branch predict simultan multithread ctr wei zhang bramha allu loopbas leakag control branch predictor proceed intern confer compil architectur synthesi embed system septemb washington dc usa kristoph c breen duncan g elliott alias antialias branch histori tabl predict acm sigarch comput architectur new v n p decemb ayos falcon jare stark alex ramirez konrad lai mateo valero better branch predict prophetcrit hybrid ieee micro v n p januari andr seznec antoni fraboulet effect ahead pipelin instruct block address gener acm sigarch comput architectur new v n may daniel chaver lui piuel manuel prieto francisco tirado michael c huang branch predict demand energyeffici solut proceed intern symposium low power electron design august seoul korea jamison d collin dean m tullsen hong wang control flow optim via dynam reconverg predict proceed th annual ieeeacm intern symposium microarchitectur p decemb portland oregon daniel a jimenez piecewis linear branch predict acm sigarch comput architectur new v n p may amirali baniasadi andrea moshovo sepa highli accur energyeffici branch predictor proceed intern symposium low power electron design august newport beach california usa andr seznec eric toullec olivi rochecoust regist write special regist read special path complexityeffect wideissu superscalar processor proceed th annual acmiee intern symposium microarchitectur novemb istanbul turkey renju thoma manoj franklin chri wilkerson jare stark improv branch predict dynam dataflowbas identif correl branch larg global histori acm sigarch comput architectur new v n may wei zhang bramha allu reduc branch predictor leakag energi exploit loop acm transact embed comput system tec v n pe may chunrong lai shihlien lu yurong chen trista chen improv branch predict accuraci parallel conserv corrector proceed nd confer comput frontier may ischia itali daniel a jimnez fast pathbas neural branch predict proceed th annual ieeeacm intern symposium microarchitectur p decemb haitham akkari srikanth t srinivasan konrad lai recycl wast exploit wrongpath execut improv branch predict proceed th annual intern confer supercomput june san francisco ca usa e f torr p ibanez v vinal j m llaberia store buffer design firstlevel multibank data cach acm sigarch comput architectur new v n p may abha kumar nisheet jain mainak chaudhuri longlat branch much matter acm sigarch comput architectur new v n p june daniel a jimnez improv latenc accuraci neural branch predict acm transact comput system toc v n p may jamison collin suleyman sair brad calder dean m tullsen pointer cach assist prefetch proceed th annual acmiee intern symposium microarchitectur novemb istanbul turkey david tarjan kevin skadron merg path gshare index perceptron branch predict acm transact architectur code optim taco v n p septemb andr seznec analysi ogeometr histori length branch predictor acm sigarch comput architectur new v n p may ayos falcon jare stark alex ramirez konrad lai mateo valero prophetcrit hybrid branch predict acm sigarch comput architectur new v n p march oliverio j santana alex ramirez josep l larribapey mateo valero lowcomplex fetch architectur highperform superscalar processor acm transact architectur code optim taco v n p june han vandierendonck koen de bosscher xorbas hash function ieee transact comput v n p juli yuan xie gabriel h loh bryan black kerri bernstein design space explor architectur acm journal emerg technolog comput system jetc v n p april alex ramirez oliverio j santana josep l larribapey mateo valero fetch instruct stream proceed th annual acmiee intern symposium microarchitectur novemb istanbul turkey bradford m beckmann david a wood manag wire delay larg chipmultiprocessor cach proceed th annual ieeeacm intern symposium microarchitectur p decemb portland oregon philo juang kevin skadron margaret martonosi zhigang hu dougla w clark philip w diodato stefano kaxira implement branchpredictor decay use quasistat memori cell acm transact architectur code optim taco v n p june