Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Mar 14 12:10:51 2023
| Host         : LAPTOP-UHL51CUR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Computer_control_sets_placed.rpt
| Design       : Computer
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            1 |
|     10 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              78 |           22 |
| No           | Yes                   | No                     |              10 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             128 |           58 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+------------------------------+-----------------------+------------------+----------------+
|     Clock Signal    |         Enable Signal        |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+---------------------+------------------------------+-----------------------+------------------+----------------+
|  mySeg7x16/seg7_clk |                              | myRegisterFile/p_0_in |                1 |              3 |
|  Clk_CPU_BUFG       |                              | myRegisterFile/p_0_in |                7 |             10 |
|  Clk_CPU_BUFG       | myPC/AddressOut_reg[0]_0[0]  | myRegisterFile/p_0_in |               11 |             32 |
|  Clk_CPU_BUFG       | myPC/AddressOut_reg[3]_1[0]  | myRegisterFile/p_0_in |               14 |             32 |
|  Clk_CPU_BUFG       | myPC/AddressOut_reg[1]_41[0] | myRegisterFile/p_0_in |               14 |             32 |
|  Clk_CPU_BUFG       | myPC/E[0]                    | myRegisterFile/p_0_in |               19 |             32 |
|  clk_IBUF_BUFG      |                              | myRegisterFile/p_0_in |               21 |             75 |
+---------------------+------------------------------+-----------------------+------------------+----------------+


