// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_V_ap_vld,
        data_V,
        ap_return,
        data_V_blk_n
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   data_V_ap_vld;
input  [767:0] data_V;
output  [188:0] ap_return;
output   data_V_blk_n;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg data_V_blk_n;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
reg    ap_block_pp0_stage0_11001;
reg   [31:0] logits2_0_V_reg_297;
reg   [31:0] logits2_1_V_reg_302;
reg   [31:0] logits2_2_V_reg_307;
reg   [31:0] logits2_3_V_reg_312;
reg   [31:0] logits2_4_V_reg_317;
reg   [31:0] logits2_5_V_reg_322;
reg    ap_block_pp0_stage0_subdone;
wire   [31:0] grp_conv_1d_0_0_0_0_fu_36_ap_return_0;
wire   [31:0] grp_conv_1d_0_0_0_0_fu_36_ap_return_1;
wire   [31:0] grp_conv_1d_0_0_0_0_fu_36_ap_return_2;
wire   [31:0] grp_conv_1d_0_0_0_0_fu_36_ap_return_3;
wire   [31:0] grp_conv_1d_0_0_0_0_fu_36_ap_return_4;
wire   [31:0] grp_conv_1d_0_0_0_0_fu_36_ap_return_5;
wire   [31:0] grp_conv_1d_0_0_0_0_fu_36_ap_return_6;
wire   [31:0] grp_conv_1d_0_0_0_0_fu_36_ap_return_7;
wire   [31:0] grp_conv_1d_0_0_0_0_fu_36_ap_return_8;
wire   [31:0] grp_conv_1d_0_0_0_0_fu_36_ap_return_9;
wire   [31:0] grp_conv_1d_0_0_0_0_fu_36_ap_return_10;
wire   [31:0] grp_conv_1d_0_0_0_0_fu_36_ap_return_11;
reg    grp_conv_1d_0_0_0_0_fu_36_ap_ce;
wire   [31:0] grp_compute_layer_0_0_0_s_fu_42_ap_return_0;
wire   [31:0] grp_compute_layer_0_0_0_s_fu_42_ap_return_1;
wire   [31:0] grp_compute_layer_0_0_0_s_fu_42_ap_return_2;
wire   [31:0] grp_compute_layer_0_0_0_s_fu_42_ap_return_3;
wire   [31:0] grp_compute_layer_0_0_0_s_fu_42_ap_return_4;
wire   [31:0] grp_compute_layer_0_0_0_s_fu_42_ap_return_5;
reg    grp_compute_layer_0_0_0_s_fu_42_ap_ce;
wire    grp_softmax_fu_58_ap_start;
wire    grp_softmax_fu_58_ap_done;
wire    grp_softmax_fu_58_ap_idle;
wire    grp_softmax_fu_58_ap_ready;
reg    grp_softmax_fu_58_ap_ce;
wire   [188:0] grp_softmax_fu_58_ap_return;
wire    call_ret2_relu_fu_72_ap_ready;
wire   [31:0] call_ret2_relu_fu_72_ap_return_0;
wire   [31:0] call_ret2_relu_fu_72_ap_return_1;
wire   [31:0] call_ret2_relu_fu_72_ap_return_2;
wire   [31:0] call_ret2_relu_fu_72_ap_return_3;
wire   [31:0] call_ret2_relu_fu_72_ap_return_4;
wire   [31:0] call_ret2_relu_fu_72_ap_return_5;
wire   [31:0] call_ret2_relu_fu_72_ap_return_6;
wire   [31:0] call_ret2_relu_fu_72_ap_return_7;
wire   [31:0] call_ret2_relu_fu_72_ap_return_8;
wire   [31:0] call_ret2_relu_fu_72_ap_return_9;
wire   [31:0] call_ret2_relu_fu_72_ap_return_10;
wire   [31:0] call_ret2_relu_fu_72_ap_return_11;
reg    grp_softmax_fu_58_ap_start_reg;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to13;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 grp_softmax_fu_58_ap_start_reg = 1'b0;
end

conv_1d_0_0_0_0 grp_conv_1d_0_0_0_0_fu_36(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_V_read(data_V),
    .ap_return_0(grp_conv_1d_0_0_0_0_fu_36_ap_return_0),
    .ap_return_1(grp_conv_1d_0_0_0_0_fu_36_ap_return_1),
    .ap_return_2(grp_conv_1d_0_0_0_0_fu_36_ap_return_2),
    .ap_return_3(grp_conv_1d_0_0_0_0_fu_36_ap_return_3),
    .ap_return_4(grp_conv_1d_0_0_0_0_fu_36_ap_return_4),
    .ap_return_5(grp_conv_1d_0_0_0_0_fu_36_ap_return_5),
    .ap_return_6(grp_conv_1d_0_0_0_0_fu_36_ap_return_6),
    .ap_return_7(grp_conv_1d_0_0_0_0_fu_36_ap_return_7),
    .ap_return_8(grp_conv_1d_0_0_0_0_fu_36_ap_return_8),
    .ap_return_9(grp_conv_1d_0_0_0_0_fu_36_ap_return_9),
    .ap_return_10(grp_conv_1d_0_0_0_0_fu_36_ap_return_10),
    .ap_return_11(grp_conv_1d_0_0_0_0_fu_36_ap_return_11),
    .ap_ce(grp_conv_1d_0_0_0_0_fu_36_ap_ce)
);

compute_layer_0_0_0_s grp_compute_layer_0_0_0_s_fu_42(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_0_V_read(call_ret2_relu_fu_72_ap_return_0),
    .data_1_V_read(call_ret2_relu_fu_72_ap_return_1),
    .data_2_V_read(call_ret2_relu_fu_72_ap_return_2),
    .data_3_V_read(call_ret2_relu_fu_72_ap_return_3),
    .data_4_V_read(call_ret2_relu_fu_72_ap_return_4),
    .data_5_V_read(call_ret2_relu_fu_72_ap_return_5),
    .data_6_V_read(call_ret2_relu_fu_72_ap_return_6),
    .data_7_V_read(call_ret2_relu_fu_72_ap_return_7),
    .data_8_V_read(call_ret2_relu_fu_72_ap_return_8),
    .data_9_V_read(call_ret2_relu_fu_72_ap_return_9),
    .data_10_V_read(call_ret2_relu_fu_72_ap_return_10),
    .data_11_V_read(call_ret2_relu_fu_72_ap_return_11),
    .ap_return_0(grp_compute_layer_0_0_0_s_fu_42_ap_return_0),
    .ap_return_1(grp_compute_layer_0_0_0_s_fu_42_ap_return_1),
    .ap_return_2(grp_compute_layer_0_0_0_s_fu_42_ap_return_2),
    .ap_return_3(grp_compute_layer_0_0_0_s_fu_42_ap_return_3),
    .ap_return_4(grp_compute_layer_0_0_0_s_fu_42_ap_return_4),
    .ap_return_5(grp_compute_layer_0_0_0_s_fu_42_ap_return_5),
    .ap_ce(grp_compute_layer_0_0_0_s_fu_42_ap_ce)
);

softmax grp_softmax_fu_58(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_softmax_fu_58_ap_start),
    .ap_done(grp_softmax_fu_58_ap_done),
    .ap_idle(grp_softmax_fu_58_ap_idle),
    .ap_ready(grp_softmax_fu_58_ap_ready),
    .ap_ce(grp_softmax_fu_58_ap_ce),
    .data_0_V_read(logits2_0_V_reg_297),
    .data_1_V_read(logits2_1_V_reg_302),
    .data_2_V_read(logits2_2_V_reg_307),
    .data_3_V_read(logits2_3_V_reg_312),
    .data_4_V_read(logits2_4_V_reg_317),
    .data_5_V_read(logits2_5_V_reg_322),
    .ap_return(grp_softmax_fu_58_ap_return)
);

relu call_ret2_relu_fu_72(
    .ap_ready(call_ret2_relu_fu_72_ap_ready),
    .data_0_V_read(grp_conv_1d_0_0_0_0_fu_36_ap_return_0),
    .data_1_V_read(grp_conv_1d_0_0_0_0_fu_36_ap_return_1),
    .data_2_V_read(grp_conv_1d_0_0_0_0_fu_36_ap_return_2),
    .data_3_V_read(grp_conv_1d_0_0_0_0_fu_36_ap_return_3),
    .data_4_V_read(grp_conv_1d_0_0_0_0_fu_36_ap_return_4),
    .data_5_V_read(grp_conv_1d_0_0_0_0_fu_36_ap_return_5),
    .data_6_V_read(grp_conv_1d_0_0_0_0_fu_36_ap_return_6),
    .data_7_V_read(grp_conv_1d_0_0_0_0_fu_36_ap_return_7),
    .data_8_V_read(grp_conv_1d_0_0_0_0_fu_36_ap_return_8),
    .data_9_V_read(grp_conv_1d_0_0_0_0_fu_36_ap_return_9),
    .data_10_V_read(grp_conv_1d_0_0_0_0_fu_36_ap_return_10),
    .data_11_V_read(grp_conv_1d_0_0_0_0_fu_36_ap_return_11),
    .ap_return_0(call_ret2_relu_fu_72_ap_return_0),
    .ap_return_1(call_ret2_relu_fu_72_ap_return_1),
    .ap_return_2(call_ret2_relu_fu_72_ap_return_2),
    .ap_return_3(call_ret2_relu_fu_72_ap_return_3),
    .ap_return_4(call_ret2_relu_fu_72_ap_return_4),
    .ap_return_5(call_ret2_relu_fu_72_ap_return_5),
    .ap_return_6(call_ret2_relu_fu_72_ap_return_6),
    .ap_return_7(call_ret2_relu_fu_72_ap_return_7),
    .ap_return_8(call_ret2_relu_fu_72_ap_return_8),
    .ap_return_9(call_ret2_relu_fu_72_ap_return_9),
    .ap_return_10(call_ret2_relu_fu_72_ap_return_10),
    .ap_return_11(call_ret2_relu_fu_72_ap_return_11)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_softmax_fu_58_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
            grp_softmax_fu_58_ap_start_reg <= 1'b1;
        end else if ((grp_softmax_fu_58_ap_ready == 1'b1)) begin
            grp_softmax_fu_58_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        logits2_0_V_reg_297 <= grp_compute_layer_0_0_0_s_fu_42_ap_return_0;
        logits2_1_V_reg_302 <= grp_compute_layer_0_0_0_s_fu_42_ap_return_1;
        logits2_2_V_reg_307 <= grp_compute_layer_0_0_0_s_fu_42_ap_return_2;
        logits2_3_V_reg_312 <= grp_compute_layer_0_0_0_s_fu_42_ap_return_3;
        logits2_4_V_reg_317 <= grp_compute_layer_0_0_0_s_fu_42_ap_return_4;
        logits2_5_V_reg_322 <= grp_compute_layer_0_0_0_s_fu_42_ap_return_5;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to13 = 1'b1;
    end else begin
        ap_idle_pp0_0to13 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to13 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_V_blk_n = data_V_ap_vld;
    end else begin
        data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_compute_layer_0_0_0_s_fu_42_ap_ce = 1'b1;
    end else begin
        grp_compute_layer_0_0_0_s_fu_42_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_conv_1d_0_0_0_0_fu_36_ap_ce = 1'b1;
    end else begin
        grp_conv_1d_0_0_0_0_fu_36_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_softmax_fu_58_ap_ce = 1'b1;
    end else begin
        grp_softmax_fu_58_ap_ce = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((data_V_ap_vld == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((data_V_ap_vld == 1'b0) | (ap_start == 1'b0)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((data_V_ap_vld == 1'b0) | (ap_start == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return = grp_softmax_fu_58_ap_return;

assign grp_softmax_fu_58_ap_start = grp_softmax_fu_58_ap_start_reg;

endmodule //myproject
