$date
    Feb 16, 2025  21:28:56
$end
$version
    TOOL:	xmsim(64)	20.09-s017
$end
$timescale
    1 ps
$end

$scope module add_tb $end
$var parameter 32 !    bw $end
$var parameter 32 "    psum_bw $end
$var reg       1 #    clk $end
$var reg       4 $    x [3:0] $end
$var reg       4 %    y [3:0] $end
$var reg       4 &    z [3:0] $end
$var wire      1 '    out [5] $end
$var wire      1 (    out [4] $end
$var wire      1 )    out [3] $end
$var wire      1 *    out [2] $end
$var wire      1 +    out [1] $end
$var wire      1 ,    out [0] $end
$var reg       6 -    expected_out [5:0] $end
$var reg       6 .    expected_out_delay [5:0] $end
$var integer  32 /    x_file $end
$var integer  32 0    x_scan_file $end
$var integer  32 1    y_file $end
$var integer  32 2    y_scan_file $end
$var integer  32 3    z_file $end
$var integer  32 4    z_scan_file $end
$var integer  32 5    x_dec $end
$var integer  32 6    y_dec $end
$var integer  32 7    z_dec $end
$var integer  32 8    i $end
$var integer  32 9    u $end
$var integer  32 :    error $end

$scope function dec2bin $end
$var reg       4 ;    dec2bin [3:0] $end
$var integer  32 <    weight $end
$upscope $end


$scope function add_predicted $end
$var reg       6 =    add_predicted [5:0] $end
$var reg       4 >    a [3:0] $end
$var reg       4 ?    b [3:0] $end
$var reg       6 @    c [5:0] $end
$var reg       6 A    psum [5:0] $end
$upscope $end


$scope module add_instance $end
$var wire      1 B    clk  $end
$var wire      1 '    out [5] $end
$var wire      1 (    out [4] $end
$var wire      1 )    out [3] $end
$var wire      1 *    out [2] $end
$var wire      1 +    out [1] $end
$var wire      1 ,    out [0] $end
$var wire      1 C    x [3] $end
$var wire      1 D    x [2] $end
$var wire      1 E    x [1] $end
$var wire      1 F    x [0] $end
$var wire      1 G    y [3] $end
$var wire      1 H    y [2] $end
$var wire      1 I    y [1] $end
$var wire      1 J    y [0] $end
$var wire      1 K    z [3] $end
$var wire      1 L    z [2] $end
$var wire      1 M    z [1] $end
$var wire      1 N    z [0] $end
$var wire      1 O    intadd_0_A_2_  $end
$var wire      1 P    intadd_0_A_1_  $end
$var wire      1 Q    intadd_0_B_2_  $end
$var wire      1 R    intadd_0_B_1_  $end
$var wire      1 S    intadd_0_SUM_0_  $end
$var wire      1 T    intadd_0_n3  $end
$var wire      1 U    intadd_0_n2  $end
$var wire      1 V    intadd_0_n1  $end
$var wire      1 W    n11  $end
$var wire      1 X    n12  $end
$var wire      1 Y    x_q [3] $end
$var wire      1 Z    x_q [2] $end
$var wire      1 [    x_q [1] $end
$var wire      1 \    x_q [0] $end
$var wire      1 ]    y_q [3] $end
$var wire      1 ^    y_q [2] $end
$var wire      1 _    y_q [1] $end
$var wire      1 `    y_q [0] $end
$var wire      1 a    z_q [3] $end
$var wire      1 b    z_q [2] $end
$var wire      1 c    z_q [1] $end
$var wire      1 d    z_q [0] $end
$var wire      1 e    out_wire [5] $end
$var wire      1 f    out_wire [4] $end
$var wire      1 g    out_wire [3] $end
$var wire      1 h    out_wire [2] $end
$var wire      1 i    out_wire [1] $end
$var wire      1 j    out_wire [0] $end

$scope module z_q_reg_3_ $end
$var wire      1 K    D  $end
$var wire      1 B    CP  $end
$var wire      1 a    Q  $end
$var reg       1 k    notifier $end
$var wire      1 l    CDN  $end
$var wire      1 m    SDN  $end
$var wire      1 n    Q_buf  $end
$upscope $end


$scope module z_q_reg_2_ $end
$var wire      1 L    D  $end
$var wire      1 B    CP  $end
$var wire      1 b    Q  $end
$var reg       1 o    notifier $end
$var wire      1 p    CDN  $end
$var wire      1 q    SDN  $end
$var wire      1 r    Q_buf  $end
$upscope $end


$scope module z_q_reg_1_ $end
$var wire      1 M    D  $end
$var wire      1 B    CP  $end
$var wire      1 c    Q  $end
$var reg       1 s    notifier $end
$var wire      1 t    CDN  $end
$var wire      1 u    SDN  $end
$var wire      1 v    Q_buf  $end
$upscope $end


$scope module z_q_reg_0_ $end
$var wire      1 N    D  $end
$var wire      1 B    CP  $end
$var wire      1 d    Q  $end
$var reg       1 w    notifier $end
$var wire      1 x    CDN  $end
$var wire      1 y    SDN  $end
$var wire      1 z    Q_buf  $end
$upscope $end


$scope module x_q_reg_3_ $end
$var wire      1 C    D  $end
$var wire      1 B    CP  $end
$var wire      1 Y    Q  $end
$var reg       1 {    notifier $end
$var wire      1 |    CDN  $end
$var wire      1 }    SDN  $end
$var wire      1 ~    Q_buf  $end
$upscope $end


$scope module x_q_reg_2_ $end
$var wire      1 D    D  $end
$var wire      1 B    CP  $end
$var wire      1 Z    Q  $end
$var reg       1 !!   notifier $end
$var wire      1 "!   CDN  $end
$var wire      1 #!   SDN  $end
$var wire      1 $!   Q_buf  $end
$upscope $end


$scope module x_q_reg_1_ $end
$var wire      1 E    D  $end
$var wire      1 B    CP  $end
$var wire      1 [    Q  $end
$var reg       1 %!   notifier $end
$var wire      1 &!   CDN  $end
$var wire      1 '!   SDN  $end
$var wire      1 (!   Q_buf  $end
$upscope $end


$scope module x_q_reg_0_ $end
$var wire      1 F    D  $end
$var wire      1 B    CP  $end
$var wire      1 \    Q  $end
$var reg       1 )!   notifier $end
$var wire      1 *!   CDN  $end
$var wire      1 +!   SDN  $end
$var wire      1 ,!   Q_buf  $end
$upscope $end


$scope module y_q_reg_3_ $end
$var wire      1 G    D  $end
$var wire      1 B    CP  $end
$var wire      1 ]    Q  $end
$var reg       1 -!   notifier $end
$var wire      1 .!   CDN  $end
$var wire      1 /!   SDN  $end
$var wire      1 0!   Q_buf  $end
$upscope $end


$scope module y_q_reg_2_ $end
$var wire      1 H    D  $end
$var wire      1 B    CP  $end
$var wire      1 ^    Q  $end
$var reg       1 1!   notifier $end
$var wire      1 2!   CDN  $end
$var wire      1 3!   SDN  $end
$var wire      1 4!   Q_buf  $end
$upscope $end


$scope module y_q_reg_1_ $end
$var wire      1 I    D  $end
$var wire      1 B    CP  $end
$var wire      1 _    Q  $end
$var reg       1 5!   notifier $end
$var wire      1 6!   CDN  $end
$var wire      1 7!   SDN  $end
$var wire      1 8!   Q_buf  $end
$upscope $end


$scope module y_q_reg_0_ $end
$var wire      1 J    D  $end
$var wire      1 B    CP  $end
$var wire      1 `    Q  $end
$var reg       1 9!   notifier $end
$var wire      1 :!   CDN  $end
$var wire      1 ;!   SDN  $end
$var wire      1 <!   Q_buf  $end
$upscope $end


$scope module out_reg_0_ $end
$var wire      1 j    D  $end
$var wire      1 B    CP  $end
$var wire      1 ,    Q  $end
$var reg       1 =!   notifier $end
$var wire      1 >!   CDN  $end
$var wire      1 ?!   SDN  $end
$var wire      1 @!   Q_buf  $end
$upscope $end


$scope module out_reg_2_ $end
$var wire      1 h    D  $end
$var wire      1 B    CP  $end
$var wire      1 *    Q  $end
$var reg       1 A!   notifier $end
$var wire      1 B!   CDN  $end
$var wire      1 C!   SDN  $end
$var wire      1 D!   Q_buf  $end
$upscope $end


$scope module out_reg_3_ $end
$var wire      1 g    D  $end
$var wire      1 B    CP  $end
$var wire      1 )    Q  $end
$var reg       1 E!   notifier $end
$var wire      1 F!   CDN  $end
$var wire      1 G!   SDN  $end
$var wire      1 H!   Q_buf  $end
$upscope $end


$scope module out_reg_5_ $end
$var wire      1 e    D  $end
$var wire      1 B    CP  $end
$var wire      1 '    Q  $end
$var reg       1 I!   notifier $end
$var wire      1 J!   CDN  $end
$var wire      1 K!   SDN  $end
$var wire      1 L!   Q_buf  $end
$upscope $end


$scope module out_reg_4_ $end
$var wire      1 f    D  $end
$var wire      1 B    CP  $end
$var wire      1 (    Q  $end
$var reg       1 M!   notifier $end
$var wire      1 N!   CDN  $end
$var wire      1 O!   SDN  $end
$var wire      1 P!   Q_buf  $end
$upscope $end


$scope module out_reg_1_ $end
$var wire      1 i    D  $end
$var wire      1 B    CP  $end
$var wire      1 +    Q  $end
$var reg       1 Q!   notifier $end
$var wire      1 R!   CDN  $end
$var wire      1 S!   SDN  $end
$var wire      1 T!   Q_buf  $end
$upscope $end


$scope module intadd_0_U4 $end
$var wire      1 [    A  $end
$var wire      1 _    B  $end
$var wire      1 c    CI  $end
$var wire      1 S    S  $end
$var wire      1 T    CO  $end
$var wire      1 U!   n2  $end
$var wire      1 V!   n3  $end
$var wire      1 W!   n4  $end
$upscope $end


$scope module intadd_0_U3 $end
$var wire      1 P    A  $end
$var wire      1 R    B  $end
$var wire      1 T    CI  $end
$var wire      1 h    S  $end
$var wire      1 U    CO  $end
$var wire      1 X!   n2  $end
$var wire      1 Y!   n3  $end
$var wire      1 Z!   n4  $end
$upscope $end


$scope module intadd_0_U2 $end
$var wire      1 O    A  $end
$var wire      1 Q    B  $end
$var wire      1 U    CI  $end
$var wire      1 g    S  $end
$var wire      1 V    CO  $end
$var wire      1 [!   n2  $end
$var wire      1 \!   n3  $end
$var wire      1 ]!   n4  $end
$upscope $end


$scope module U13 $end
$var wire      1 V    A1  $end
$var wire      1 X    A2  $end
$var wire      1 e    B  $end
$var wire      1 f    ZN  $end
$var wire      1 ^!   A1N  $end
$var wire      1 _!   A2N  $end
$var wire      1 `!   A  $end
$upscope $end


$scope module U14 $end
$var wire      1 V    A1  $end
$var wire      1 X    A2  $end
$var wire      1 e    Z  $end
$upscope $end


$scope module U15 $end
$var wire      1 W    A1  $end
$var wire      1 S    A2  $end
$var wire      1 P    Z  $end
$upscope $end


$scope module U16 $end
$var wire      1 W    A1  $end
$var wire      1 S    A2  $end
$var wire      1 P    B  $end
$var wire      1 i    ZN  $end
$var wire      1 a!   A1N  $end
$var wire      1 b!   A2N  $end
$var wire      1 c!   A  $end
$upscope $end


$scope module U17 $end
$var wire      1 \    A  $end
$var wire      1 `    B  $end
$var wire      1 d    CI  $end
$var wire      1 j    S  $end
$var wire      1 W    CO  $end
$var wire      1 d!   n2  $end
$var wire      1 e!   n3  $end
$var wire      1 f!   n4  $end
$upscope $end


$scope module U18 $end
$var wire      1 Z    A  $end
$var wire      1 b    B  $end
$var wire      1 ^    CI  $end
$var wire      1 R    S  $end
$var wire      1 Q    CO  $end
$var wire      1 g!   n2  $end
$var wire      1 h!   n3  $end
$var wire      1 i!   n4  $end
$upscope $end


$scope module U19 $end
$var wire      1 a    A  $end
$var wire      1 ]    B  $end
$var wire      1 Y    CI  $end
$var wire      1 O    S  $end
$var wire      1 X    CO  $end
$var wire      1 j!   n2  $end
$var wire      1 k!   n3  $end
$var wire      1 l!   n4  $end
$upscope $end

$upscope $end

$upscope $end

$enddefinitions $end
$dumpvars
b110 "
b100 !
0#
bx $
bx %
bx &
x'
x(
x)
x*
x+
x,
b0 -
b0 .
b10000000000000000000000000000011 /
bx 0
b10000000000000000000000000000100 1
bx 2
b10000000000000000000000000000101 3
bx 4
bx 5
bx 6
bx 7
bx 8
bx 9
b0 :
bx ;
bx <
bx =
bx >
bx ?
bx @
bx A
0B
xC
xD
xE
xF
xG
xH
xI
xJ
xK
xL
xM
xN
xO
xP
xQ
xR
xS
xT
xU
xV
xW
xX
xY
xZ
x[
x\
x]
x^
x_
x`
xa
xb
xc
xd
xe
xf
xg
xh
xi
xj
xk
1l
1m
xn
xo
1p
1q
xr
xs
1t
1u
xv
xw
1x
1y
xz
x{
1|
1}
x~
x!!
1"!
1#!
x$!
x%!
1&!
1'!
x(!
x)!
1*!
1+!
x,!
x-!
1.!
1/!
x0!
x1!
12!
13!
x4!
x5!
16!
17!
x8!
x9!
1:!
1;!
x<!
x=!
1>!
1?!
x@!
xA!
1B!
1C!
xD!
xE!
1F!
1G!
xH!
xI!
1J!
1K!
xL!
xM!
1N!
1O!
xP!
xQ!
1R!
1S!
xT!
xU!
xV!
xW!
xX!
xY!
xZ!
x[!
x\!
x]!
x^!
x_!
x`!
xa!
xb!
xc!
xd!
xe!
xf!
xg!
xh!
xi!
xj!
xk!
xl!
$end
#2000
1#
1B
#3000
0#
b0 8
0B
#4000
b1110 5
b1 0
b1 6
b1 2
b101 7
b1 4
b1110 <
b1xxx ;
b110 <
b11xx ;
b10 <
b111x ;
b0 <
b1110 ;
b1110 $
b1 <
b110 ;
b10 ;
b0 ;
b1 ;
b1 %
b101 <
b101 ;
b1 <
b101 &
0K
1L
0M
1N
0G
0H
0I
1J
1C
1D
1E
0F
#5000
1#
b1110 >
b1 ?
b101 @
b10100 =
b10100 -
b1 8
1B
#5020
1<!
08!
04!
00!
0,!
1(!
1$!
1~
1z
0v
1r
0n
0a
1b
0c
1d
1Y
1Z
1[
0\
0]
0^
0_
1`
0j
1S
0R
1O
1f!
0e!
0d!
1W
0W!
0V!
0U!
0T
0i!
0h!
1g!
1Q
0l!
0k!
0j!
0X
0e
1_!
1P
1[!
1V
0Z!
0Y!
0X!
0U
0b!
0a!
0c!
0i
0g
0]!
0\!
0^!
0`!
1f
1h
#6000
0#
b111 5
b1000 6
b1000 7
b111 <
b11 <
b111 ;
b1 <
b111 $
b1000 <
b1111 ;
b0 <
b1011 ;
b1001 ;
b1000 ;
b1000 %
b1000 <
b0 <
b1000 &
1K
0L
0N
1G
0J
0C
1F
0B
#7000
1#
b10100 .
b111 >
b1000 ?
b1000 @
b10111 =
b10111 -
b10 8
1B
#7020
0T!
1P!
0L!
0H!
1D!
0@!
0<!
10!
1,!
0~
0z
0r
1n
1a
0b
0d
0Y
1\
1]
0`
0,
1*
0)
0'
1(
0+
1j
0f!
0W
1R
0g!
0Q
0O
1j!
1X
0e
0_!
1f
0[!
0V
1h
0X!
0U
0P
1a!
1i
1^!
#8000
0#
b1011 5
b111 6
b111 7
b1011 <
b11 <
b1010 ;
b1 <
b1011 ;
b1011 $
b111 <
b11 ;
b111 ;
b11 <
b1 <
b111 %
b111 <
b11 <
b1 <
b111 &
0K
1L
1M
1N
0G
1H
1I
1J
1C
0D
0B
#9000
1#
b10111 .
b1011 >
b111 ?
b111 @
b11001 =
b11001 -
b11 8
1B
#9020
1T!
1@!
1<!
18!
14!
00!
0$!
1~
1z
1v
1r
0n
0a
1b
1c
1d
1Y
0Z
0]
1^
1_
1`
1,
1+
1f!
1e!
1d!
1W
1W!
1V!
1U!
1T
0R
1i!
1Q
1O
0j!
0X
1_!
0`!
1f
1[!
1V
1P
0a!
0i
0h
1Y!
1U
0^!
1g
1]!
1\!
#10000
0#
b11 5
b1011 6
b1110 7
b11 <
b11 ;
b1 <
b11 $
b1011 <
b1011 ;
b11 <
b1 <
b1011 %
b1110 <
b110 <
b1111 ;
b10 <
b0 <
b1110 ;
b1110 &
1K
0N
1G
0H
0C
0B
#11000
1#
b11001 .
b11 >
b1011 ?
b1110 @
b11100 =
b11100 -
b100 8
1B
#11020
0T!
1H!
0D!
04!
10!
0~
0z
1n
1a
0d
0Y
1]
0^
0*
1)
0+
1R
0i!
0Q
0j
0f!
0e!
0O
1j!
1X
0e
0_!
1f
0]!
0\!
0[!
0V
1h
1Z!
1X!
1^!
#12000
0#
b10 5
b1100 6
b10 7
b10 <
b110 ;
b10 ;
b0 <
b10 $
b1100 <
b1010 ;
b100 <
b1110 ;
b0 <
b1100 ;
b1100 %
b10 <
b100 ;
b0 ;
b10 ;
b0 <
b10 &
0K
0L
1H
0I
0J
0F
0B
#13000
1#
b11100 .
b10 >
b1100 ?
b10 @
b10000 =
b10000 -
b101 8
1B
#13020
1D!
0@!
0<!
08!
14!
0,!
0r
0n
0a
0b
0\
1^
0_
0`
0,
1*
0S
0W!
0U!
0d!
0W
1O
0j!
0X
1_!
0`!
1f
0g
1\!
1V
0P
1b!
1a!
1c!
0h
0Y!
0X!
0^!
#14000
0#
b1101 5
b1101 6
b11 7
b1101 <
b1010 ;
b101 <
b1110 ;
b1 <
b1100 ;
b1101 ;
b1101 $
b1101 <
b101 <
b1 <
b1101 %
b11 <
b101 ;
b1 ;
b11 ;
b1 <
b11 &
1N
1J
1C
1D
0E
1F
0B
#15000
1#
b10000 .
b1101 >
b1101 ?
b11 @
b11101 =
b11101 -
b110 8
1B
#15020
0H!
0D!
1<!
1,!
0(!
1$!
1~
1z
1d
1Y
1Z
0[
1\
1`
0*
0)
1S
0V!
0T
0R
1h!
1Q
0O
1l!
1X
1j
1f!
1e!
1d!
1W
1P
0e
0_!
1f
0]!
0\!
1h
0Z!
0U
0b!
0a!
0c!
1g
0V
1^!
#16000
0#
b1 5
b1011 6
b1 7
b1 ;
b1 $
b1011 <
b1001 ;
b11 <
b1011 ;
b1 <
b1011 %
b11 ;
b1 ;
b1 &
0M
0H
1I
0C
0D
0B
#17000
1#
b11101 .
b1 >
b1011 ?
b1 @
b1101 =
b1101 -
b111 8
1B
#17020
1H!
1D!
1@!
18!
04!
0$!
0~
0v
0c
0Y
0Z
0^
1_
1,
1*
1)
0h!
0Q
1O
0l!
0X
1_!
1`!
0f
#18000
0#
b100 5
b101 6
b1111 7
b100 <
b101 ;
b0 <
b100 ;
b100 $
b101 <
b1 <
b101 ;
b101 %
b1111 <
b1101 ;
b111 <
b11 <
b1111 ;
b1 <
b1111 &
1K
1L
1M
0G
1H
0I
1D
0F
0B
#19000
1#
b1101 .
b100 >
b101 ?
b1111 @
b11000 =
b11000 -
b1000 8
1B
#19020
0P!
08!
14!
00!
0,!
1$!
1v
1r
1n
1a
1b
1c
1Z
0\
0]
1^
0_
0(
0j
0e!
0d!
1R
1i!
1h!
1g!
1Q
1g
1[!
1V
0h
1X!
1U
1]!
1\!
0^!
0`!
1f
#20000
0#
b1010 5
b1001 6
b1100 7
b1010 <
b10 <
b1011 ;
b0 <
b1010 ;
b1010 $
b1001 <
b1 <
b1000 ;
b1001 ;
b1001 %
b1100 <
b100 <
b1101 ;
b0 <
b1100 ;
b1100 &
0M
0N
1G
0H
1C
0D
1E
0B
#21000
1#
b11000 .
b1010 >
b1001 ?
b1100 @
b11111 =
b11111 -
b1001 8
1B
#21020
1P!
0D!
0@!
04!
10!
1(!
0$!
1~
0z
0v
0c
0d
1Y
0Z
1[
1]
0^
0,
0*
1(
0i!
0h!
0g!
0Q
1l!
1k!
1j!
1X
1j
0f!
0W
0P
1a!
1i
0e
0_!
1f
1g
0]!
0[!
1h
0X!
0U
0\!
0V
1^!
#22000
0#
b100 5
b100 6
b100 7
b100 <
b100 ;
b0 <
b100 $
b100 <
b0 <
b100 %
b100 <
b0 <
b100 &
0K
0G
1H
0J
0C
1D
0E
0B
#23000
1#
b11111 .
b100 >
b100 ?
b100 @
b1100 =
b1100 -
b1010 8
1B
#23020
1T!
1D!
1@!
0<!
14!
00!
0(!
1$!
0~
0n
0a
0Y
1Z
0[
0]
1^
0`
1,
1*
1+
0j
0S
1i!
1h!
1g!
1Q
0O
0l!
0k!
0j!
0X
1_!
1`!
0f
1b!
1c!
0i
#25000
0#
0B
#35000
