Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/vivado/2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto c04628f8848f42a29f183c576d95474c --incr --debug typical --relax --mt 8 -L mat_mult_v1_00_a -L xil_defaultlib -L secureip --snapshot matrix_multiplier_bench_behav xil_defaultlib.matrix_multiplier_bench -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package mat_mult_v1_00_a.definitions_mult
Compiling architecture rtl of entity mat_mult_v1_00_a.vect_multiplier [vect_multiplier_default]
Compiling architecture struct of entity mat_mult_v1_00_a.matrix_multiplier [matrix_multiplier_default]
Compiling architecture behav of entity xil_defaultlib.matrix_multiplier_bench
Built simulation snapshot matrix_multiplier_bench_behav
