0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/NEEL/Downloads/verilog/combinational circuit/adder_subtractor_4bit/adder_subtractor_4bit.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/NEEL/Downloads/verilog/combinational circuit/adder_subtractor_4bit/adder_subtractor_4bit.srcs/sources_1/new/adder_subtractor_4bit.v,1727861753,verilog,,,,adder_subtractor_4bit;full_adder;half_adder,,,,,,,,
