<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='highload.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: highload
    <br/>
    Created: May 13, 2014
    <br/>
    Updated: Feb 19, 2015
    <br/>
    SVN Updated: Mar 11, 2015
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Testing / Verification
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Beta
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: No
    <br/>
    License: BSD
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     The project is intended for checking FPGA-based device for high consumption power.
     <br/>
     Number of parameter gives possibility to change number of used LC/DFF, DSP, RAM and I/O.
     <br/>
     It can operate at 200 MHz in Cyclone 5E FPGA.
     <br/>
     1 LC core is about 1500 LUT4/FF (with default parameters)
     <br/>
     1 DSP core is 7 DSP 18*18.
     <br/>
     Each LC core also demands 4*N RAM blocks (32 bits width).
     <br/>
     To maximize power consumption:
     <br/>
     1) Find parameters for maximum FPGA resource usage
     <br/>
     2) Fed maximum frequency clock to CLK input (directly or via PLL instantiated in top level)
     <br/>
     3) Fed random data to inputs (lower ADC bits or data from PRBS generator)
     <br/>
     4) Connect maximal outputs count. Be careful: They are switching simultaneously.
     <br/>
     **** USE HIGH LOAD PROJECT AT YOUR OWN RISK ****
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
