Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Oct 15 12:09:41 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file my_cnt32_timing_summary_routed.rpt -pb my_cnt32_timing_summary_routed.pb -rpx my_cnt32_timing_summary_routed.rpx -warn_on_violation
| Design       : my_cnt32
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  39          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (39)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (71)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (39)
-------------------------
 There are 39 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (71)
-------------------------------------------------
 There are 71 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   78          inf        0.000                      0                   78           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            78 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AN_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.463ns  (logic 4.203ns (65.032%)  route 2.260ns (34.968%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE                         0.000     0.000 r  AN_reg[3]/C
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  AN_reg[3]/Q
                         net (fo=1, routed)           2.260     2.679    AN_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.784     6.463 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.463    AN[3]
    T10                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AN_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.339ns  (logic 4.076ns (64.301%)  route 2.263ns (35.699%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE                         0.000     0.000 r  AN_reg[4]/C
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  AN_reg[4]/Q
                         net (fo=1, routed)           2.263     2.719    AN_OBUF[4]
    T11                  OBUF (Prop_obuf_I_O)         3.620     6.339 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.339    AN[4]
    T11                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AN_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.277ns  (logic 4.120ns (65.635%)  route 2.157ns (34.365%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE                         0.000     0.000 r  AN_reg[2]/C
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  AN_reg[2]/Q
                         net (fo=1, routed)           2.157     2.576    AN_OBUF[2]
    V16                  OBUF (Prop_obuf_I_O)         3.701     6.277 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.277    AN[2]
    V16                                                               r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AN_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.140ns  (logic 3.987ns (64.934%)  route 2.153ns (35.066%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE                         0.000     0.000 r  AN_reg[1]/C
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  AN_reg[1]/Q
                         net (fo=1, routed)           2.153     2.609    AN_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         3.531     6.140 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.140    AN[1]
    W16                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AN_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.100ns  (logic 4.043ns (66.282%)  route 2.057ns (33.718%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE                         0.000     0.000 r  AN_reg[0]/C
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  AN_reg[0]/Q
                         net (fo=1, routed)           2.057     2.513    AN_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         3.587     6.100 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.100    AN[0]
    V12                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AN_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.088ns  (logic 4.232ns (69.514%)  route 1.856ns (30.486%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE                         0.000     0.000 r  AN_reg[5]/C
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  AN_reg[5]/Q
                         net (fo=1, routed)           1.856     2.275    AN_OBUF[5]
    Y14                  OBUF (Prop_obuf_I_O)         3.813     6.088 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.088    AN[5]
    Y14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AN_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.039ns  (logic 4.094ns (67.788%)  route 1.945ns (32.212%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE                         0.000     0.000 r  AN_reg[6]/C
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  AN_reg[6]/Q
                         net (fo=1, routed)           1.945     2.401    AN_OBUF[6]
    W14                  OBUF (Prop_obuf_I_O)         3.638     6.039 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.039    AN[6]
    W14                                                               r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIR
                            (input port)
  Destination:            OUT_A_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.433ns  (logic 2.203ns (40.546%)  route 3.230ns (59.454%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  DIR (IN)
                         net (fo=0)                   0.000     0.000    DIR
    W18                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  DIR_IBUF_inst/O
                         net (fo=31, routed)          3.230     4.703    DIR_IBUF
    SLICE_X43Y28         LUT2 (Prop_lut2_I0_O)        0.124     4.827 r  OUT_A[28]_i_5/O
                         net (fo=1, routed)           0.000     4.827    OUT_A[28]_i_5_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.433 r  OUT_A_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.433    OUT_A_reg[28]_i_1_n_4
    SLICE_X43Y28         FDRE                                         r  OUT_A_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIR
                            (input port)
  Destination:            OUT_A_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.374ns  (logic 2.144ns (39.893%)  route 3.230ns (60.107%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  DIR (IN)
                         net (fo=0)                   0.000     0.000    DIR
    W18                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  DIR_IBUF_inst/O
                         net (fo=31, routed)          3.230     4.703    DIR_IBUF
    SLICE_X43Y28         LUT2 (Prop_lut2_I0_O)        0.124     4.827 r  OUT_A[28]_i_5/O
                         net (fo=1, routed)           0.000     4.827    OUT_A[28]_i_5_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.374 r  OUT_A_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.374    OUT_A_reg[28]_i_1_n_5
    SLICE_X43Y28         FDRE                                         r  OUT_A_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIR
                            (input port)
  Destination:            OUT_A_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.334ns  (logic 2.595ns (48.647%)  route 2.739ns (51.353%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  DIR (IN)
                         net (fo=0)                   0.000     0.000    DIR
    W18                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  DIR_IBUF_inst/O
                         net (fo=31, routed)          2.739     4.212    DIR_IBUF
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124     4.336 r  OUT_A[20]_i_4/O
                         net (fo=1, routed)           0.000     4.336    OUT_A[20]_i_4_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.886 r  OUT_A_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.886    OUT_A_reg[20]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.000 r  OUT_A_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.000    OUT_A_reg[24]_i_1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.334 r  OUT_A_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.334    OUT_A_reg[28]_i_1_n_6
    SLICE_X43Y28         FDRE                                         r  OUT_A_reg[29]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OUT_A_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OUT_A_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE                         0.000     0.000 r  OUT_A_reg[12]/C
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OUT_A_reg[12]/Q
                         net (fo=2, routed)           0.067     0.208    OUT_A_reg_n_0_[12]
    SLICE_X43Y24         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.332 r  OUT_A_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.332    OUT_A_reg[12]_i_1_n_6
    SLICE_X43Y24         FDRE                                         r  OUT_A_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_A_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OUT_A_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE                         0.000     0.000 r  OUT_A_reg[16]/C
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OUT_A_reg[16]/Q
                         net (fo=2, routed)           0.067     0.208    OUT_A_reg_n_0_[16]
    SLICE_X43Y25         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.332 r  OUT_A_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.332    OUT_A_reg[16]_i_1_n_6
    SLICE_X43Y25         FDRE                                         r  OUT_A_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_A_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OUT_A_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE                         0.000     0.000 r  OUT_A_reg[20]/C
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OUT_A_reg[20]/Q
                         net (fo=2, routed)           0.067     0.208    OUT_A_reg_n_0_[20]
    SLICE_X43Y26         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.332 r  OUT_A_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.332    OUT_A_reg[20]_i_1_n_6
    SLICE_X43Y26         FDRE                                         r  OUT_A_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_A_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OUT_A_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE                         0.000     0.000 r  OUT_A_reg[24]/C
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OUT_A_reg[24]/Q
                         net (fo=2, routed)           0.067     0.208    OUT_A_reg_n_0_[24]
    SLICE_X43Y27         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.332 r  OUT_A_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.332    OUT_A_reg[24]_i_1_n_6
    SLICE_X43Y27         FDRE                                         r  OUT_A_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_A_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OUT_A_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE                         0.000     0.000 r  OUT_A_reg[4]/C
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OUT_A_reg[4]/Q
                         net (fo=2, routed)           0.067     0.208    OUT_A_reg_n_0_[4]
    SLICE_X43Y22         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.332 r  OUT_A_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.332    OUT_A_reg[4]_i_1_n_6
    SLICE_X43Y22         FDRE                                         r  OUT_A_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_A_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OUT_A_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE                         0.000     0.000 r  OUT_A_reg[8]/C
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OUT_A_reg[8]/Q
                         net (fo=2, routed)           0.067     0.208    OUT_A_reg_n_0_[8]
    SLICE_X43Y23         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.332 r  OUT_A_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.332    OUT_A_reg[8]_i_1_n_6
    SLICE_X43Y23         FDRE                                         r  OUT_A_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_A_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OUT_A_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.268ns (80.000%)  route 0.067ns (20.000%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE                         0.000     0.000 r  OUT_A_reg[10]/C
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OUT_A_reg[10]/Q
                         net (fo=2, routed)           0.067     0.208    OUT_A_reg_n_0_[10]
    SLICE_X43Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.335 r  OUT_A_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.335    OUT_A_reg[8]_i_1_n_4
    SLICE_X43Y23         FDRE                                         r  OUT_A_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_A_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OUT_A_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.268ns (80.000%)  route 0.067ns (20.000%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE                         0.000     0.000 r  OUT_A_reg[14]/C
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OUT_A_reg[14]/Q
                         net (fo=2, routed)           0.067     0.208    OUT_A_reg_n_0_[14]
    SLICE_X43Y24         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.335 r  OUT_A_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.335    OUT_A_reg[12]_i_1_n_4
    SLICE_X43Y24         FDRE                                         r  OUT_A_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_A_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OUT_A_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.268ns (80.000%)  route 0.067ns (20.000%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE                         0.000     0.000 r  OUT_A_reg[18]/C
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OUT_A_reg[18]/Q
                         net (fo=2, routed)           0.067     0.208    OUT_A_reg_n_0_[18]
    SLICE_X43Y25         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.335 r  OUT_A_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.335    OUT_A_reg[16]_i_1_n_4
    SLICE_X43Y25         FDRE                                         r  OUT_A_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_A_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OUT_A_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.268ns (80.000%)  route 0.067ns (20.000%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE                         0.000     0.000 r  OUT_A_reg[22]/C
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OUT_A_reg[22]/Q
                         net (fo=2, routed)           0.067     0.208    OUT_A_reg_n_0_[22]
    SLICE_X43Y26         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.335 r  OUT_A_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.335    OUT_A_reg[20]_i_1_n_4
    SLICE_X43Y26         FDRE                                         r  OUT_A_reg[23]/D
  -------------------------------------------------------------------    -------------------





