{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 22 23:08:20 2015 " "Info: Processing started: Sun Nov 22 23:08:20 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off D_FF -c D_FF --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off D_FF -c D_FF --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "q~reg0latch " "Warning: Node \"q~reg0latch\" is a latch" {  } { { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/D_FF/D_FF.vhd" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/D_FF/D_FF.vhd" 6 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "q~reg0_emulated d clk 3.524 ns register " "Info: tsu for register \"q~reg0_emulated\" (data pin = \"d\", clock pin = \"clk\") is 3.524 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.873 ns + Longest pin register " "Info: + Longest pin to register delay is 5.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns d 1 PIN PIN_C11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C11; Fanout = 1; PIN Node = 'd'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { d } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/D_FF/D_FF.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.789 ns) + CELL(0.150 ns) 5.789 ns q~reg0data_lut 2 COMB LCCOMB_X30_Y35_N6 1 " "Info: 2: + IC(4.789 ns) + CELL(0.150 ns) = 5.789 ns; Loc. = LCCOMB_X30_Y35_N6; Fanout = 1; COMB Node = 'q~reg0data_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.939 ns" { d q~reg0data_lut } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/D_FF/D_FF.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.873 ns q~reg0_emulated 3 REG LCFF_X30_Y35_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.873 ns; Loc. = LCFF_X30_Y35_N7; Fanout = 1; REG Node = 'q~reg0_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { q~reg0data_lut q~reg0_emulated } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/D_FF/D_FF.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.084 ns ( 18.46 % ) " "Info: Total cell delay = 1.084 ns ( 18.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.789 ns ( 81.54 % ) " "Info: Total interconnect delay = 4.789 ns ( 81.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.873 ns" { d q~reg0data_lut q~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.873 ns" { d {} d~combout {} q~reg0data_lut {} q~reg0_emulated {} } { 0.000ns 0.000ns 4.789ns 0.000ns } { 0.000ns 0.850ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/D_FF/D_FF.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.313 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns clk 1 CLK PIN_B11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/D_FF/D_FF.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.537 ns) 2.313 ns q~reg0_emulated 2 REG LCFF_X30_Y35_N7 1 " "Info: 2: + IC(0.926 ns) + CELL(0.537 ns) = 2.313 ns; Loc. = LCFF_X30_Y35_N7; Fanout = 1; REG Node = 'q~reg0_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { clk q~reg0_emulated } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/D_FF/D_FF.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.387 ns ( 59.97 % ) " "Info: Total cell delay = 1.387 ns ( 59.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.926 ns ( 40.03 % ) " "Info: Total interconnect delay = 0.926 ns ( 40.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { clk q~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { clk {} clk~combout {} q~reg0_emulated {} } { 0.000ns 0.000ns 0.926ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.873 ns" { d q~reg0data_lut q~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.873 ns" { d {} d~combout {} q~reg0data_lut {} q~reg0_emulated {} } { 0.000ns 0.000ns 4.789ns 0.000ns } { 0.000ns 0.850ns 0.150ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { clk q~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { clk {} clk~combout {} q~reg0_emulated {} } { 0.000ns 0.000ns 0.926ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q q~reg0_emulated 6.678 ns register " "Info: tco from clock \"clk\" to destination pin \"q\" through register \"q~reg0_emulated\" is 6.678 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.313 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns clk 1 CLK PIN_B11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/D_FF/D_FF.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.537 ns) 2.313 ns q~reg0_emulated 2 REG LCFF_X30_Y35_N7 1 " "Info: 2: + IC(0.926 ns) + CELL(0.537 ns) = 2.313 ns; Loc. = LCFF_X30_Y35_N7; Fanout = 1; REG Node = 'q~reg0_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { clk q~reg0_emulated } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/D_FF/D_FF.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.387 ns ( 59.97 % ) " "Info: Total cell delay = 1.387 ns ( 59.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.926 ns ( 40.03 % ) " "Info: Total interconnect delay = 0.926 ns ( 40.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { clk q~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { clk {} clk~combout {} q~reg0_emulated {} } { 0.000ns 0.000ns 0.926ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/D_FF/D_FF.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.115 ns + Longest register pin " "Info: + Longest register to pin delay is 4.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q~reg0_emulated 1 REG LCFF_X30_Y35_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y35_N7; Fanout = 1; REG Node = 'q~reg0_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { q~reg0_emulated } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/D_FF/D_FF.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.438 ns) 0.759 ns q~reg0head_lut 2 COMB LCCOMB_X30_Y35_N0 1 " "Info: 2: + IC(0.321 ns) + CELL(0.438 ns) = 0.759 ns; Loc. = LCCOMB_X30_Y35_N0; Fanout = 1; COMB Node = 'q~reg0head_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { q~reg0_emulated q~reg0head_lut } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/D_FF/D_FF.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.568 ns) + CELL(2.788 ns) 4.115 ns q 3 PIN PIN_C12 0 " "Info: 3: + IC(0.568 ns) + CELL(2.788 ns) = 4.115 ns; Loc. = PIN_C12; Fanout = 0; PIN Node = 'q'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.356 ns" { q~reg0head_lut q } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/D_FF/D_FF.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.226 ns ( 78.40 % ) " "Info: Total cell delay = 3.226 ns ( 78.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.889 ns ( 21.60 % ) " "Info: Total interconnect delay = 0.889 ns ( 21.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.115 ns" { q~reg0_emulated q~reg0head_lut q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.115 ns" { q~reg0_emulated {} q~reg0head_lut {} q {} } { 0.000ns 0.321ns 0.568ns } { 0.000ns 0.438ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { clk q~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { clk {} clk~combout {} q~reg0_emulated {} } { 0.000ns 0.000ns 0.926ns } { 0.000ns 0.850ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.115 ns" { q~reg0_emulated q~reg0head_lut q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.115 ns" { q~reg0_emulated {} q~reg0head_lut {} q {} } { 0.000ns 0.321ns 0.568ns } { 0.000ns 0.438ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "clr q 5.381 ns Longest " "Info: Longest tpd from source pin \"clr\" to destination pin \"q\" is 5.381 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clr 1 PIN PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; PIN Node = 'clr'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/D_FF/D_FF.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.376 ns) 2.025 ns q~reg0head_lut 2 COMB LCCOMB_X30_Y35_N0 1 " "Info: 2: + IC(0.670 ns) + CELL(0.376 ns) = 2.025 ns; Loc. = LCCOMB_X30_Y35_N0; Fanout = 1; COMB Node = 'q~reg0head_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { clr q~reg0head_lut } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/D_FF/D_FF.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.568 ns) + CELL(2.788 ns) 5.381 ns q 3 PIN PIN_C12 0 " "Info: 3: + IC(0.568 ns) + CELL(2.788 ns) = 5.381 ns; Loc. = PIN_C12; Fanout = 0; PIN Node = 'q'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.356 ns" { q~reg0head_lut q } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/D_FF/D_FF.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.143 ns ( 76.99 % ) " "Info: Total cell delay = 4.143 ns ( 76.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.238 ns ( 23.01 % ) " "Info: Total interconnect delay = 1.238 ns ( 23.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.381 ns" { clr q~reg0head_lut q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.381 ns" { clr {} clr~combout {} q~reg0head_lut {} q {} } { 0.000ns 0.000ns 0.670ns 0.568ns } { 0.000ns 0.979ns 0.376ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "q~reg0_emulated d clk -3.294 ns register " "Info: th for register \"q~reg0_emulated\" (data pin = \"d\", clock pin = \"clk\") is -3.294 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.313 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns clk 1 CLK PIN_B11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/D_FF/D_FF.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.537 ns) 2.313 ns q~reg0_emulated 2 REG LCFF_X30_Y35_N7 1 " "Info: 2: + IC(0.926 ns) + CELL(0.537 ns) = 2.313 ns; Loc. = LCFF_X30_Y35_N7; Fanout = 1; REG Node = 'q~reg0_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { clk q~reg0_emulated } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/D_FF/D_FF.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.387 ns ( 59.97 % ) " "Info: Total cell delay = 1.387 ns ( 59.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.926 ns ( 40.03 % ) " "Info: Total interconnect delay = 0.926 ns ( 40.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { clk q~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { clk {} clk~combout {} q~reg0_emulated {} } { 0.000ns 0.000ns 0.926ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/D_FF/D_FF.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.873 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns d 1 PIN PIN_C11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C11; Fanout = 1; PIN Node = 'd'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { d } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/D_FF/D_FF.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.789 ns) + CELL(0.150 ns) 5.789 ns q~reg0data_lut 2 COMB LCCOMB_X30_Y35_N6 1 " "Info: 2: + IC(4.789 ns) + CELL(0.150 ns) = 5.789 ns; Loc. = LCCOMB_X30_Y35_N6; Fanout = 1; COMB Node = 'q~reg0data_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.939 ns" { d q~reg0data_lut } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/D_FF/D_FF.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.873 ns q~reg0_emulated 3 REG LCFF_X30_Y35_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.873 ns; Loc. = LCFF_X30_Y35_N7; Fanout = 1; REG Node = 'q~reg0_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { q~reg0data_lut q~reg0_emulated } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/D_FF/D_FF.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.084 ns ( 18.46 % ) " "Info: Total cell delay = 1.084 ns ( 18.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.789 ns ( 81.54 % ) " "Info: Total interconnect delay = 4.789 ns ( 81.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.873 ns" { d q~reg0data_lut q~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.873 ns" { d {} d~combout {} q~reg0data_lut {} q~reg0_emulated {} } { 0.000ns 0.000ns 4.789ns 0.000ns } { 0.000ns 0.850ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { clk q~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { clk {} clk~combout {} q~reg0_emulated {} } { 0.000ns 0.000ns 0.926ns } { 0.000ns 0.850ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.873 ns" { d q~reg0data_lut q~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.873 ns" { d {} d~combout {} q~reg0data_lut {} q~reg0_emulated {} } { 0.000ns 0.000ns 4.789ns 0.000ns } { 0.000ns 0.850ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Allocated 180 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 22 23:08:49 2015 " "Info: Processing ended: Sun Nov 22 23:08:49 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Info: Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
