# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../delic.srcs/sources_1/new/delic.vhd" \
"../../../../delic.srcs/sim_1/new/delic_tb.vhd" \

# Do not sort compile order
nosort
