
*** Running vitis_hls
    with args -f sobel.tcl -messageDb vitis_hls.pb


****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'luoyanl2' on host 'hal-fpga-x86.ncsa.illinois.edu' (Linux_x86_64 version 3.10.0-1160.105.1.el7.x86_64) on Sun Dec 17 06:34:41 CST 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/sobel/sobel'
Sourcing Tcl script 'sobel.tcl'
INFO: [HLS 200-1510] Running: open_project sobel 
INFO: [HLS 200-10] Creating and opening project '/home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/sobel/sobel/sobel'.
INFO: [HLS 200-1510] Running: set_top sobel 
INFO: [HLS 200-1510] Running: add_files /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp -cflags  -I /home/luoyanl2/ece527_taskpar/fpga_kernels/src  
INFO: [HLS 200-10] Adding design file '/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/sobel/sobel/sobel/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: config_export -vivado_optimization_level 0 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27.000000% 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.9ns.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -default_slave_interface s_axilite 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname sobel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] Analyzing design file '/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 29.13 seconds. CPU system time: 1.71 seconds. Elapsed time: 30.4 seconds; current allocated memory: 200.180 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_55_3' is marked as complete unroll implied by the pipeline pragma (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:55:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_4' is marked as complete unroll implied by the pipeline pragma (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:62:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_63_5' is marked as complete unroll implied by the pipeline pragma (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:63:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_68_6' is marked as complete unroll implied by the pipeline pragma (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:68:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_77_7' is marked as complete unroll implied by the pipeline pragma (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:77:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_78_8' is marked as complete unroll implied by the pipeline pragma (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:78:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_84_9' is marked as complete unroll implied by the pipeline pragma (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:84:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_85_10' is marked as complete unroll implied by the pipeline pragma (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:85:35)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_3' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:55:30) in function 'sobel' completely with a factor of 2 (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_4' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:62:30) in function 'sobel' completely with a factor of 3 (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_63_5' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:63:34) in function 'sobel' completely with a factor of 2 (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_6' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:68:30) in function 'sobel' completely with a factor of 3 (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_77_7' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:77:30) in function 'sobel' completely with a factor of 3 (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_8' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:78:34) in function 'sobel' completely with a factor of 3 (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_84_9' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:84:30) in function 'sobel' completely with a factor of 3 (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_85_10' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:85:35) in function 'sobel' completely with a factor of 3 (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrt(float)' into 'sobel' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:19:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'sobel' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to 'window_buf': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:27:13)
INFO: [HLS 214-241] Aggregating maxi variable 'out' with compact=none mode in 16-bits
INFO: [HLS 214-248] Applying array_reshape to 'line_buf': Complete reshaping on dimension 1. (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:26:10)
INFO: [HLS 214-115] Multiple burst reads of length 4096 and bit width 512 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.28 seconds. CPU system time: 0.51 seconds. Elapsed time: 5.14 seconds; current allocated memory: 208.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 208.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 208.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:19: in function 'sobel': variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 272.184 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'sobel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'sobel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:98:17) to (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:46:26) in function 'sobel'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.41 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.48 seconds; current allocated memory: 272.184 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45:27) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:59:33)
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 512 on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 336.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.22 seconds; current allocated memory: 336.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 336.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln90_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1_VITIS_LOOP_46_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 97, loop 'VITIS_LOOP_45_1_VITIS_LOOP_46_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 336.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 336.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 336.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 336.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 336.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2' pipeline 'VITIS_LOOP_45_1_VITIS_LOOP_46_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11s_11s_22s_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_11s_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_20s_11s_20_24_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 336.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'data', 'out_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.28 seconds; current allocated memory: 336.184 MB.
INFO: [RTMG 210-278] Implementing memory 'sobel_line_buf_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.14 seconds; current allocated memory: 336.184 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.12 seconds; current allocated memory: 336.184 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 411.02 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 41.46 seconds. CPU system time: 2.56 seconds. Elapsed time: 44.59 seconds; current allocated memory: -897.652 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'sobel_fsqrt_32ns_32ns_32_12_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
create_ip: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2311.672 ; gain = 42.867 ; free physical = 104167 ; free virtual = 148690
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sobel_fsqrt_32ns_32ns_32_12_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sobel_fsqrt_32ns_32ns_32_12_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'sobel_sitofp_32s_32_5_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sobel_sitofp_32s_32_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sobel_sitofp_32s_32_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Dec 17 06:35:58 2023...
INFO: [HLS 200-802] Generated output file sobel/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 21 seconds. CPU system time: 9.08 seconds. Elapsed time: 40.54 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: close_project 
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 65.75 seconds. Total CPU system time: 12.4 seconds. Total elapsed time: 87.83 seconds; peak allocated memory: 1.205 GB.
INFO: [Common 17-206] Exiting vitis_hls at Sun Dec 17 06:36:08 2023...
