<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://www.clifford.at/yosys/" target="_blank">yosys-sv</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v</a>
defines: 
time_elapsed: 0.014s
ram usage: 9268 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpoero1gw4/run.sh
+ cat /tmpfs/tmp/tmpoero1gw4/scr.ys
read_verilog -sv  -I /tmpfs/src/github/sv-tests/third_party/tests/ivtest -I /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests  <a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v</a>
+ antmicro-yosys -Q -T /tmpfs/tmp/tmpoero1gw4/scr.ys

-- Executing script file `/tmpfs/tmp/tmpoero1gw4/scr.ys&#39; --

1. Executing Verilog-2005 frontend: <a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v</a>
Parsing SystemVerilog input from `<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v</a>&#39; to AST representation.
Generating RTLIL representation for module `\bar&#39;.
Note: Assuming pure combinatorial block at <a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:7</a>.3-14.12 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\foo&#39;.
PASSED
Successfully finished Verilog frontend.

</pre>
</body>