Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (win64) Build 5266912 Sun Dec 15 09:03:24 MST 2024
| Date         : Thu Mar 13 06:31:17 2025
| Host         : PKLT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_my_watch_timing_summary_routed.rpt -pb top_my_watch_timing_summary_routed.pb -rpx top_my_watch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_my_watch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    43          
TIMING-18  Warning           Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (86)
5. checking no_input_delay (6)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_Stopwatch/U_BTN_Debounce_CLEAR/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Stopwatch/U_BTN_Debounce_RUN_STOP/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Watch/U_BTN_Debounce_Hour/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Watch/U_BTN_Debounce_Min/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Watch/U_BTN_Debounce_Sec/r_1khz_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_fnd_cntl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (86)
-------------------------------------------------
 There are 86 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.077        0.000                      0                  254        0.140        0.000                      0                  254        4.500        0.000                       0                   210  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.077        0.000                      0                  254        0.140        0.000                      0                  254        4.500        0.000                       0                   210  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.077ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 1.540ns (31.431%)  route 3.360ns (68.569%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.625     5.146    U_Watch/U_watch_DP/U_Count_Msec/clk_IBUF_BUFG
    SLICE_X58Y30         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/Q
                         net (fo=8, routed)           0.786     6.388    U_Watch/U_watch_DP/U_Count_Msec/Q[0]
    SLICE_X59Y29         LUT3 (Prop_lut3_I1_O)        0.150     6.538 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[5]_i_2__3/O
                         net (fo=3, routed)           0.384     6.922    U_Watch/U_watch_DP/U_Count_Msec/counter_reg[5]_i_2__3_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.326     7.248 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[2]_i_2__1/O
                         net (fo=11, routed)          1.070     8.318    U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[0]_0
    SLICE_X58Y35         LUT6 (Prop_lut6_I2_O)        0.124     8.442 r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[4]_i_2/O
                         net (fo=3, routed)           0.678     9.120    U_Watch/U_watch_DP/U_Count_sec0/counter_reg[4]_i_2_n_0
    SLICE_X58Y35         LUT2 (Prop_lut2_I0_O)        0.152     9.272 r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[5]_i_2__2/O
                         net (fo=1, routed)           0.442     9.714    U_Watch/U_watch_DP/U_Count_sec0/counter_reg[5]_i_2__2_n_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I1_O)        0.332    10.046 r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[5]_i_1__4/O
                         net (fo=1, routed)           0.000    10.046    U_Watch/U_watch_DP/U_Count_sec0/counter_reg[5]
    SLICE_X59Y34         FDCE                                         r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.512    14.853    U_Watch/U_watch_DP/U_Count_sec0/clk_IBUF_BUFG
    SLICE_X59Y34         FDCE                                         r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[5]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X59Y34         FDCE (Setup_fdce_C_D)        0.031    15.123    U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                  5.077    

Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 1.739ns (36.588%)  route 3.014ns (63.412%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.625     5.146    U_Watch/U_watch_DP/U_Count_Msec/clk_IBUF_BUFG
    SLICE_X58Y30         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/Q
                         net (fo=8, routed)           0.786     6.388    U_Watch/U_watch_DP/U_Count_Msec/Q[0]
    SLICE_X59Y29         LUT3 (Prop_lut3_I1_O)        0.150     6.538 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[5]_i_2__3/O
                         net (fo=3, routed)           0.384     6.922    U_Watch/U_watch_DP/U_Count_Msec/counter_reg[5]_i_2__3_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.326     7.248 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[2]_i_2__1/O
                         net (fo=11, routed)          0.725     7.973    U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[0]_0
    SLICE_X59Y35         LUT5 (Prop_lut5_I1_O)        0.117     8.090 f  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[4]_i_3__0/O
                         net (fo=5, routed)           0.765     8.855    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[1]_3
    SLICE_X63Y36         LUT4 (Prop_lut4_I1_O)        0.358     9.213 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[3]_i_3/O
                         net (fo=1, routed)           0.354     9.567    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[3]_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I3_O)        0.332     9.899 r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[3]_i_1__1/O
                         net (fo=1, routed)           0.000     9.899    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg__1[3]
    SLICE_X62Y36         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.514    14.855    U_Watch/U_watch_DP/U_Count_Hour0/clk_IBUF_BUFG
    SLICE_X62Y36         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[3]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X62Y36         FDCE (Setup_fdce_C_D)        0.029    15.109    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -9.899    
  -------------------------------------------------------------------
                         slack                                  5.210    

Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 1.409ns (31.703%)  route 3.035ns (68.297%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.625     5.146    U_Watch/U_watch_DP/U_Count_Msec/clk_IBUF_BUFG
    SLICE_X58Y30         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/Q
                         net (fo=8, routed)           0.786     6.388    U_Watch/U_watch_DP/U_Count_Msec/Q[0]
    SLICE_X59Y29         LUT3 (Prop_lut3_I1_O)        0.150     6.538 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[5]_i_2__3/O
                         net (fo=3, routed)           0.384     6.922    U_Watch/U_watch_DP/U_Count_Msec/counter_reg[5]_i_2__3_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.326     7.248 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[2]_i_2__1/O
                         net (fo=11, routed)          0.725     7.973    U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[0]_0
    SLICE_X59Y35         LUT5 (Prop_lut5_I1_O)        0.117     8.090 r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[4]_i_3__0/O
                         net (fo=5, routed)           0.665     8.756    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[1]_3
    SLICE_X61Y35         LUT5 (Prop_lut5_I3_O)        0.360     9.116 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.475     9.591    U_Watch/U_watch_DP/U_Count_Min0/counter_reg__0[1]
    SLICE_X61Y35         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.513    14.854    U_Watch/U_watch_DP/U_Count_Min0/clk_IBUF_BUFG
    SLICE_X61Y35         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[1]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X61Y35         FDCE (Setup_fdce_C_D)       -0.255    14.838    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.591    
  -------------------------------------------------------------------
                         slack                                  5.247    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 1.505ns (32.657%)  route 3.103ns (67.343%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.625     5.146    U_Watch/U_watch_DP/U_Count_Msec/clk_IBUF_BUFG
    SLICE_X58Y30         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/Q
                         net (fo=8, routed)           0.786     6.388    U_Watch/U_watch_DP/U_Count_Msec/Q[0]
    SLICE_X59Y29         LUT3 (Prop_lut3_I1_O)        0.150     6.538 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[5]_i_2__3/O
                         net (fo=3, routed)           0.384     6.922    U_Watch/U_watch_DP/U_Count_Msec/counter_reg[5]_i_2__3_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.326     7.248 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[2]_i_2__1/O
                         net (fo=11, routed)          0.725     7.973    U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[0]_0
    SLICE_X59Y35         LUT5 (Prop_lut5_I1_O)        0.117     8.090 f  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[4]_i_3__0/O
                         net (fo=5, routed)           0.765     8.855    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[1]_3
    SLICE_X63Y36         LUT5 (Prop_lut5_I2_O)        0.332     9.187 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]_i_3__4/O
                         net (fo=2, routed)           0.444     9.631    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[4]_2
    SLICE_X63Y36         LUT5 (Prop_lut5_I4_O)        0.124     9.755 r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[4]_i_1__1/O
                         net (fo=1, routed)           0.000     9.755    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg__1[4]
    SLICE_X63Y36         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.514    14.855    U_Watch/U_watch_DP/U_Count_Hour0/clk_IBUF_BUFG
    SLICE_X63Y36         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[4]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X63Y36         FDCE (Setup_fdce_C_D)        0.029    15.109    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 1.304ns (28.253%)  route 3.312ns (71.747%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.625     5.146    U_Watch/U_watch_DP/U_Count_Msec/clk_IBUF_BUFG
    SLICE_X58Y30         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/Q
                         net (fo=8, routed)           0.786     6.388    U_Watch/U_watch_DP/U_Count_Msec/Q[0]
    SLICE_X59Y29         LUT3 (Prop_lut3_I1_O)        0.150     6.538 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[5]_i_2__3/O
                         net (fo=3, routed)           0.384     6.922    U_Watch/U_watch_DP/U_Count_Msec/counter_reg[5]_i_2__3_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.326     7.248 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[2]_i_2__1/O
                         net (fo=11, routed)          0.741     7.990    U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[0]_0
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.114 r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[5]_i_5/O
                         net (fo=9, routed)           0.572     8.686    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[0]_1
    SLICE_X62Y35         LUT6 (Prop_lut6_I4_O)        0.124     8.810 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]_i_2__1/O
                         net (fo=1, routed)           0.828     9.638    U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]_i_2__1_n_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I0_O)        0.124     9.762 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]_i_1__3/O
                         net (fo=1, routed)           0.000     9.762    U_Watch/U_watch_DP/U_Count_Min0/counter_reg__0[5]
    SLICE_X64Y34         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.513    14.854    U_Watch/U_watch_DP/U_Count_Min0/clk_IBUF_BUFG
    SLICE_X64Y34         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[5]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X64Y34         FDCE (Setup_fdce_C_D)        0.077    15.156    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 1.180ns (26.323%)  route 3.303ns (73.677%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.625     5.146    U_Watch/U_watch_DP/U_Count_Msec/clk_IBUF_BUFG
    SLICE_X58Y30         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/Q
                         net (fo=8, routed)           0.786     6.388    U_Watch/U_watch_DP/U_Count_Msec/Q[0]
    SLICE_X59Y29         LUT3 (Prop_lut3_I1_O)        0.150     6.538 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[5]_i_2__3/O
                         net (fo=3, routed)           0.384     6.922    U_Watch/U_watch_DP/U_Count_Msec/counter_reg[5]_i_2__3_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.326     7.248 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[2]_i_2__1/O
                         net (fo=11, routed)          1.070     8.318    U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[0]_0
    SLICE_X58Y35         LUT6 (Prop_lut6_I2_O)        0.124     8.442 r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[4]_i_2/O
                         net (fo=3, routed)           0.678     9.120    U_Watch/U_watch_DP/U_Count_sec0/counter_reg[4]_i_2_n_0
    SLICE_X58Y35         LUT2 (Prop_lut2_I0_O)        0.124     9.244 r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[3]_i_1__3/O
                         net (fo=1, routed)           0.385     9.629    U_Watch/U_watch_DP/U_Count_sec0/counter_reg[3]
    SLICE_X58Y35         FDCE                                         r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.513    14.854    U_Watch/U_watch_DP/U_Count_sec0/clk_IBUF_BUFG
    SLICE_X58Y35         FDCE                                         r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[3]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y35         FDCE (Setup_fdce_C_D)       -0.047    15.046    U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  5.417    

Slack (MET) :             5.441ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 1.505ns (33.272%)  route 3.018ns (66.728%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.625     5.146    U_Watch/U_watch_DP/U_Count_Msec/clk_IBUF_BUFG
    SLICE_X58Y30         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/Q
                         net (fo=8, routed)           0.786     6.388    U_Watch/U_watch_DP/U_Count_Msec/Q[0]
    SLICE_X59Y29         LUT3 (Prop_lut3_I1_O)        0.150     6.538 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[5]_i_2__3/O
                         net (fo=3, routed)           0.384     6.922    U_Watch/U_watch_DP/U_Count_Msec/counter_reg[5]_i_2__3_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.326     7.248 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[2]_i_2__1/O
                         net (fo=11, routed)          0.725     7.973    U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[0]_0
    SLICE_X59Y35         LUT5 (Prop_lut5_I1_O)        0.117     8.090 f  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[4]_i_3__0/O
                         net (fo=5, routed)           0.765     8.855    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[1]_3
    SLICE_X63Y36         LUT5 (Prop_lut5_I2_O)        0.332     9.187 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]_i_3__4/O
                         net (fo=2, routed)           0.359     9.546    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[4]_2
    SLICE_X62Y36         LUT6 (Prop_lut6_I1_O)        0.124     9.670 r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[5]_i_1__2/O
                         net (fo=1, routed)           0.000     9.670    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg__1[5]
    SLICE_X62Y36         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.514    14.855    U_Watch/U_watch_DP/U_Count_Hour0/clk_IBUF_BUFG
    SLICE_X62Y36         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[5]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X62Y36         FDCE (Setup_fdce_C_D)        0.031    15.111    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                  5.441    

Slack (MET) :             5.628ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 1.304ns (30.090%)  route 3.030ns (69.910%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.625     5.146    U_Watch/U_watch_DP/U_Count_Msec/clk_IBUF_BUFG
    SLICE_X58Y30         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/Q
                         net (fo=8, routed)           0.786     6.388    U_Watch/U_watch_DP/U_Count_Msec/Q[0]
    SLICE_X59Y29         LUT3 (Prop_lut3_I1_O)        0.150     6.538 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[5]_i_2__3/O
                         net (fo=3, routed)           0.384     6.922    U_Watch/U_watch_DP/U_Count_Msec/counter_reg[5]_i_2__3_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.326     7.248 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[2]_i_2__1/O
                         net (fo=11, routed)          0.741     7.990    U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[0]_0
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.114 r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[5]_i_5/O
                         net (fo=9, routed)           0.460     8.574    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[0]_1
    SLICE_X63Y35         LUT6 (Prop_lut6_I2_O)        0.124     8.698 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]_i_3__1/O
                         net (fo=3, routed)           0.658     9.356    U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]_i_3__1_n_0
    SLICE_X63Y34         LUT6 (Prop_lut6_I0_O)        0.124     9.480 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[4]_i_1__2/O
                         net (fo=1, routed)           0.000     9.480    U_Watch/U_watch_DP/U_Count_Min0/counter_reg__0[4]
    SLICE_X63Y34         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.513    14.854    U_Watch/U_watch_DP/U_Count_Min0/clk_IBUF_BUFG
    SLICE_X63Y34         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[4]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X63Y34         FDCE (Setup_fdce_C_D)        0.029    15.108    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                  5.628    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.087ns (25.238%)  route 3.220ns (74.762%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.623     5.144    U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/clk_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDCE (Prop_fdce_C_Q)         0.419     5.563 f  U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[16]/Q
                         net (fo=2, routed)           1.064     6.628    U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_counter[16]
    SLICE_X61Y28         LUT4 (Prop_lut4_I1_O)        0.296     6.924 r  U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.404     7.328    U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X61Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.452 r  U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.575     8.026    U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_3_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.150 f  U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.177     9.327    U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_tick_100hz
    SLICE_X61Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.451 r  U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.451    U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_counter_0[18]
    SLICE_X61Y28         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.506    14.847    U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/clk_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X61Y28         FDCE (Setup_fdce_C_D)        0.031    15.140    U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.117ns (25.755%)  route 3.220ns (74.245%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.623     5.144    U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/clk_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDCE (Prop_fdce_C_Q)         0.419     5.563 f  U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[16]/Q
                         net (fo=2, routed)           1.064     6.628    U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_counter[16]
    SLICE_X61Y28         LUT4 (Prop_lut4_I1_O)        0.296     6.924 r  U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.404     7.328    U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X61Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.452 r  U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.575     8.026    U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_3_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.150 f  U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.177     9.327    U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_tick_100hz
    SLICE_X61Y28         LUT2 (Prop_lut2_I0_O)        0.154     9.481 r  U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.481    U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_counter_0[19]
    SLICE_X61Y28         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.506    14.847    U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/clk_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[19]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X61Y28         FDCE (Setup_fdce_C_D)        0.075    15.184    U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  5.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.586     1.469    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/clk_IBUF_BUFG
    SLICE_X61Y30         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[1]/Q
                         net (fo=10, routed)          0.088     1.699    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/Q[1]
    SLICE_X60Y30         LUT6 (Prop_lut6_I1_O)        0.045     1.744 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[4]_i_1__6/O
                         net (fo=1, routed)           0.000     1.744    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[4]_i_1__6_n_0
    SLICE_X60Y30         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.854     1.981    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/clk_IBUF_BUFG
    SLICE_X60Y30         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[4]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X60Y30         FDCE (Hold_fdce_C_D)         0.121     1.603    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.757%)  route 0.089ns (32.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.588     1.471    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/clk_IBUF_BUFG
    SLICE_X61Y32         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[4]/Q
                         net (fo=4, routed)           0.089     1.701    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/Q[4]
    SLICE_X60Y32         LUT6 (Prop_lut6_I1_O)        0.045     1.746 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     1.746    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg[5]_i_2_n_0
    SLICE_X60Y32         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.856     1.983    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/clk_IBUF_BUFG
    SLICE_X60Y32         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[5]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X60Y32         FDCE (Hold_fdce_C_D)         0.121     1.605    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.730%)  route 0.093ns (33.270%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.585     1.468    U_Watch/U_watch_DP/U_Count_Msec/clk_IBUF_BUFG
    SLICE_X59Y29         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[6]/Q
                         net (fo=6, routed)           0.093     1.702    U_Watch/U_watch_DP/U_Count_Msec/watch_msec[6]
    SLICE_X58Y29         LUT6 (Prop_lut6_I4_O)        0.045     1.747 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[5]_i_1__5/O
                         net (fo=1, routed)           0.000     1.747    U_Watch/U_watch_DP/U_Count_Msec/counter_next[5]
    SLICE_X58Y29         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.853     1.980    U_Watch/U_watch_DP/U_Count_Msec/clk_IBUF_BUFG
    SLICE_X58Y29         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[5]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X58Y29         FDCE (Hold_fdce_C_D)         0.092     1.573    U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.246ns (73.106%)  route 0.090ns (26.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.586     1.469    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/clk_IBUF_BUFG
    SLICE_X60Y30         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDCE (Prop_fdce_C_Q)         0.148     1.617 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[3]/Q
                         net (fo=6, routed)           0.090     1.708    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/Q[3]
    SLICE_X60Y30         LUT6 (Prop_lut6_I4_O)        0.098     1.806 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     1.806    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[6]_i_2_n_0
    SLICE_X60Y30         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.854     1.981    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/clk_IBUF_BUFG
    SLICE_X60Y30         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[6]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X60Y30         FDCE (Hold_fdce_C_D)         0.120     1.589    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.588     1.471    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/clk_IBUF_BUFG
    SLICE_X60Y32         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[0]/Q
                         net (fo=7, routed)           0.128     1.763    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/Q[0]
    SLICE_X61Y32         LUT5 (Prop_lut5_I1_O)        0.048     1.811 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.811    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg[3]_i_1__0_n_0
    SLICE_X61Y32         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.856     1.983    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/clk_IBUF_BUFG
    SLICE_X61Y32         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[3]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X61Y32         FDCE (Hold_fdce_C_D)         0.107     1.591    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U_Watch/U_watch_CU/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.534%)  route 0.149ns (44.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.590     1.473    U_Watch/U_watch_CU/clk_IBUF_BUFG
    SLICE_X58Y36         FDCE                                         r  U_Watch/U_watch_CU/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_Watch/U_watch_CU/FSM_onehot_state_reg[3]/Q
                         net (fo=7, routed)           0.149     1.763    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[2]_0[0]
    SLICE_X61Y36         LUT6 (Prop_lut6_I5_O)        0.045     1.808 r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[2]_i_1__3/O
                         net (fo=1, routed)           0.000     1.808    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg__1[2]
    SLICE_X61Y36         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.859     1.986    U_Watch/U_watch_DP/U_Count_Hour0/clk_IBUF_BUFG
    SLICE_X61Y36         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[2]/C
                         clock pessimism             -0.498     1.488    
    SLICE_X61Y36         FDCE (Hold_fdce_C_D)         0.092     1.580    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.588     1.471    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/clk_IBUF_BUFG
    SLICE_X60Y32         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[0]/Q
                         net (fo=7, routed)           0.128     1.763    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/Q[0]
    SLICE_X61Y32         LUT4 (Prop_lut4_I2_O)        0.045     1.808 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.808    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg[2]_i_1__1_n_0
    SLICE_X61Y32         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.856     1.983    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/clk_IBUF_BUFG
    SLICE_X61Y32         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[2]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X61Y32         FDCE (Hold_fdce_C_D)         0.091     1.575    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.917%)  route 0.129ns (38.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.588     1.471    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/clk_IBUF_BUFG
    SLICE_X60Y32         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[0]/Q
                         net (fo=7, routed)           0.129     1.764    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/Q[0]
    SLICE_X61Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.809 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.809    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg[4]_i_1__0_n_0
    SLICE_X61Y32         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.856     1.983    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/clk_IBUF_BUFG
    SLICE_X61Y32         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[4]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X61Y32         FDCE (Hold_fdce_C_D)         0.092     1.576    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.402%)  route 0.156ns (45.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.591     1.474    U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/clk_IBUF_BUFG
    SLICE_X62Y34         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[5]/Q
                         net (fo=4, routed)           0.156     1.771    U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg[5]
    SLICE_X62Y34         LUT6 (Prop_lut6_I2_O)        0.045     1.816 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg[5]_i_2__4/O
                         net (fo=1, routed)           0.000     1.816    U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg[5]_i_2__4_n_0
    SLICE_X62Y34         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.860     1.987    U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/clk_IBUF_BUFG
    SLICE_X62Y34         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[5]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X62Y34         FDCE (Hold_fdce_C_D)         0.092     1.566    U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.219%)  route 0.157ns (45.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.591     1.474    U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/clk_IBUF_BUFG
    SLICE_X62Y34         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDCE (Prop_fdce_C_Q)         0.141     1.615 f  U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[5]/Q
                         net (fo=4, routed)           0.157     1.772    U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg[5]
    SLICE_X62Y34         LUT6 (Prop_lut6_I2_O)        0.045     1.817 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg[2]_i_1__6/O
                         net (fo=1, routed)           0.000     1.817    U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg[2]_i_1__6_n_0
    SLICE_X62Y34         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.860     1.987    U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/clk_IBUF_BUFG
    SLICE_X62Y34         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[2]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X62Y34         FDCE (Hold_fdce_C_D)         0.092     1.566    U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y28   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y28   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y28   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y28   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y29   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y29   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y29   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y29   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y26   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y28   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y28   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y28   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y28   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y28   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y28   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y28   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y28   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y29   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y29   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y28   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y28   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y28   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y28   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y28   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y28   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y28   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y28   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y29   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y29   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[13]/C



