<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>FFT_DIT_RN</TopModelName>
        <TargetClockPeriod>4.00</TargetClockPeriod>
        <ClockUncertainty>1.08</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>5.091</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1258</Best-caseLatency>
            <Average-caseLatency>1258</Average-caseLatency>
            <Worst-caseLatency>1258</Worst-caseLatency>
            <Best-caseRealTimeLatency>6.404 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>6.404 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>6.404 us</Worst-caseRealTimeLatency>
            <Interval-min>1259</Interval-min>
            <Interval-max>1259</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>Timing Violation</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>FFT.cpp:745</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>123</BRAM_18K>
            <DSP>120</DSP>
            <FF>79998</FF>
            <LUT>65078</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>FFT_DIT_RN</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>FFT_DIT_RN</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>FFT_DIT_RN</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>FFT_DIT_RN</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>FFT_DIT_RN</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>FFT_DIT_RN</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>in_r_dout</name>
            <Object>in_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_r_empty_n</name>
            <Object>in_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_r_read</name>
            <Object>in_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_din</name>
            <Object>out_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_full_n</name>
            <Object>out_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_write</name>
            <Object>out_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="6">
            <ModuleName>FFT_DIT_RN</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_FFT_pipeline_DIT_fu_154</InstName>
                    <ModuleName>FFT_pipeline_DIT</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>154</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0</InstName>
                            <ModuleName>FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>112</ID>
                            <BindInstances>number_fu_67_p2 icmp_ln650_fu_73_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>FFT_DIT_spatial_unroll_CY_stream_vector_U0</InstName>
                            <ModuleName>FFT_DIT_spatial_unroll_CY_stream_vector</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>118</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>reverse_input_stream_UF2_U0</InstName>
                                    <ModuleName>reverse_input_stream_UF2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>158</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0</InstName>
                                            <ModuleName>reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>66</ID>
                                            <BindInstances>i_fu_430_p2 icmp_ln258_fu_436_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0</InstName>
                                            <ModuleName>reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>88</ID>
                                            <BindInstances>i_fu_312_p2 add_ln285_1_fu_349_p2 add_ln285_2_fu_354_p2 icmp_ln298_fu_432_p2 select_ln298_fu_437_p3 icmp_ln298_1_fu_444_p2 select_ln298_1_fu_595_p3 icmp_ln298_2_fu_449_p2 p_0_079_i_fu_600_p3 select_ln298_2_fu_454_p3 select_ln298_3_fu_607_p3 p_0_180_i_fu_612_p3 select_ln298_4_fu_461_p3 select_ln298_5_fu_619_p3 p_0_079_1_i_fu_624_p3 select_ln298_6_fu_469_p3 select_ln298_7_fu_631_p3 p_0_180_1_i_fu_636_p3 select_ln298_8_fu_477_p3 select_ln298_9_fu_643_p3 p_0_079_2_i_fu_648_p3 select_ln298_10_fu_485_p3 select_ln298_11_fu_655_p3 p_0_180_2_i_fu_660_p3 select_ln298_12_fu_493_p3 select_ln298_13_fu_667_p3 p_0_079_3_i_fu_672_p3 select_ln298_14_fu_500_p3 select_ln298_15_fu_679_p3 p_0_180_3_i_fu_684_p3 sparsemux_7_2_5_1_1_U11 sparsemux_7_2_5_1_1_U12 sparsemux_7_2_5_1_1_U13 sparsemux_7_2_5_1_1_U14 icmp_ln279_fu_338_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0</InstName>
                                            <ModuleName>reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>124</ID>
                                            <BindInstances>i_fu_189_p2 icmp_ln357_fu_195_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_U reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_U reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_U reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_U reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_U reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_U reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_U reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_U reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_U reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_U reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_U reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_U reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_U reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_U reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_U reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>FFT_Stage1_vectorstream_parameterize_U0</InstName>
                                    <ModuleName>FFT_Stage1_vectorstream_parameterize</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>197</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0</InstName>
                                            <ModuleName>FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>20</ID>
                                            <BindInstances>fadd_32ns_32ns_32_14_no_dsp_1_U47 fadd_32ns_32ns_32_14_no_dsp_1_U48 fsub_32ns_32ns_32_14_no_dsp_1_U49 fsub_32ns_32ns_32_14_no_dsp_1_U50 fadd_32ns_32ns_32_14_no_dsp_1_U51 fadd_32ns_32ns_32_14_no_dsp_1_U52 fsub_32ns_32ns_32_14_no_dsp_1_U53 fsub_32ns_32ns_32_14_no_dsp_1_U54 m_fu_281_p2 icmp_ln496_fu_287_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                                <Instance>
                                    <InstName>FFT_Stage2_vectorstreamIn_arrayOut_parametize_U0</InstName>
                                    <ModuleName>FFT_Stage2_vectorstreamIn_arrayOut_parametize</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>203</ID>
                                    <BindInstances>fadd_32ns_32ns_32_14_no_dsp_1_U61 fadd_32ns_32ns_32_14_no_dsp_1_U62 fsub_32ns_32ns_32_14_no_dsp_1_U63 fsub_32ns_32ns_32_14_no_dsp_1_U64 fadd_32ns_32ns_32_14_no_dsp_1_U65 fsub_32ns_32ns_32_14_no_dsp_1_U66 fsub_32ns_32ns_32_14_no_dsp_1_U67 fadd_32ns_32ns_32_14_no_dsp_1_U68 m_fu_460_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>FFT_stage_spatial_unroll_3_U0</InstName>
                                    <ModuleName>FFT_stage_spatial_unroll_3_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>224</ID>
                                    <BindInstances>select_ln413_fu_634_p3 m_fu_642_p3 empty_fu_650_p2 c_fu_761_p3 d_fu_768_p3 icmp_ln11_fu_775_p2 d0_real_fu_780_p3 d0_imag_fu_785_p3 a_fu_790_p3 d1_real_13_fu_797_p3 add_ln413_4_fu_608_p2 xor_ln17_fu_859_p2 fmul_32ns_32ns_32_8_max_dsp_1_U90 fmul_32ns_32ns_32_8_max_dsp_1_U91 fmul_32ns_32ns_32_8_max_dsp_1_U92 fmul_32ns_32ns_32_8_max_dsp_1_U93 fsub_32ns_32ns_32_14_no_dsp_1_U78 fadd_32ns_32ns_32_14_no_dsp_1_U79 fadd_32ns_32ns_32_14_no_dsp_1_U82 fadd_32ns_32ns_32_14_no_dsp_1_U83 fsub_32ns_32ns_32_14_no_dsp_1_U84 fsub_32ns_32ns_32_14_no_dsp_1_U85 tw_fu_804_p3 icmp_ln11_1_fu_818_p2 select_ln11_fu_824_p3 d1_fu_830_p3 select_ln11_2_fu_836_p3 d1_22_fu_842_p3 fmul_32ns_32ns_32_8_max_dsp_1_U94 fmul_32ns_32ns_32_8_max_dsp_1_U95 fmul_32ns_32ns_32_8_max_dsp_1_U96 fmul_32ns_32ns_32_8_max_dsp_1_U97 fsub_32ns_32ns_32_14_no_dsp_1_U80 fadd_32ns_32ns_32_14_no_dsp_1_U81 fadd_32ns_32ns_32_14_no_dsp_1_U86 fadd_32ns_32ns_32_14_no_dsp_1_U87 fsub_32ns_32ns_32_14_no_dsp_1_U88 fsub_32ns_32ns_32_14_no_dsp_1_U89 k_fu_720_p2 xor_ln416_fu_734_p2 add_ln413_fu_740_p2 icmp_ln413_fu_614_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>FFT_stage_spatial_unroll_4_U0</InstName>
                                    <ModuleName>FFT_stage_spatial_unroll_4_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>252</ID>
                                    <BindInstances>select_ln413_fu_536_p3 m_fu_544_p3 sparsemux_9_3_32_1_1_U131 sparsemux_9_3_32_1_1_U132 add_ln413_3_fu_510_p2 xor_ln17_fu_764_p2 fmul_32ns_32ns_32_8_max_dsp_1_U123 fmul_32ns_32ns_32_8_max_dsp_1_U124 fmul_32ns_32ns_32_8_max_dsp_1_U125 fmul_32ns_32ns_32_8_max_dsp_1_U126 fsub_32ns_32ns_32_14_no_dsp_1_U111 fadd_32ns_32ns_32_14_no_dsp_1_U112 fadd_32ns_32ns_32_14_no_dsp_1_U115 fadd_32ns_32ns_32_14_no_dsp_1_U116 fsub_32ns_32ns_32_14_no_dsp_1_U117 fsub_32ns_32ns_32_14_no_dsp_1_U118 sparsemux_9_3_32_1_1_U133 sparsemux_9_3_32_1_1_U134 fmul_32ns_32ns_32_8_max_dsp_1_U127 fmul_32ns_32ns_32_8_max_dsp_1_U128 fmul_32ns_32ns_32_8_max_dsp_1_U129 fmul_32ns_32ns_32_8_max_dsp_1_U130 fsub_32ns_32ns_32_14_no_dsp_1_U113 fadd_32ns_32ns_32_14_no_dsp_1_U114 fadd_32ns_32ns_32_14_no_dsp_1_U119 fadd_32ns_32ns_32_14_no_dsp_1_U120 fsub_32ns_32ns_32_14_no_dsp_1_U121 fsub_32ns_32ns_32_14_no_dsp_1_U122 k_fu_620_p2 xor_ln416_fu_634_p2 add_ln413_fu_640_p2 icmp_ln413_fu_516_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>FFT_stage_spatial_unroll_5_U0</InstName>
                                    <ModuleName>FFT_stage_spatial_unroll_5_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>272</ID>
                                    <BindInstances>select_ln413_fu_558_p3 m_fu_566_p3 sparsemux_17_4_32_1_1_U164 sparsemux_17_4_32_1_1_U165 add_ln413_2_fu_532_p2 xor_ln17_fu_850_p2 fmul_32ns_32ns_32_8_max_dsp_1_U156 fmul_32ns_32ns_32_8_max_dsp_1_U157 fmul_32ns_32ns_32_8_max_dsp_1_U158 fmul_32ns_32ns_32_8_max_dsp_1_U159 fsub_32ns_32ns_32_14_no_dsp_1_U144 fadd_32ns_32ns_32_14_no_dsp_1_U145 fadd_32ns_32ns_32_14_no_dsp_1_U148 fadd_32ns_32ns_32_14_no_dsp_1_U149 fsub_32ns_32ns_32_14_no_dsp_1_U150 fsub_32ns_32ns_32_14_no_dsp_1_U151 sparsemux_17_4_32_1_1_U166 sparsemux_17_4_32_1_1_U167 fmul_32ns_32ns_32_8_max_dsp_1_U160 fmul_32ns_32ns_32_8_max_dsp_1_U161 fmul_32ns_32ns_32_8_max_dsp_1_U162 fmul_32ns_32ns_32_8_max_dsp_1_U163 fsub_32ns_32ns_32_14_no_dsp_1_U146 fadd_32ns_32ns_32_14_no_dsp_1_U147 fadd_32ns_32ns_32_14_no_dsp_1_U152 fadd_32ns_32ns_32_14_no_dsp_1_U153 fsub_32ns_32ns_32_14_no_dsp_1_U154 fsub_32ns_32ns_32_14_no_dsp_1_U155 k_fu_642_p2 xor_ln416_fu_656_p2 add_ln413_fu_662_p2 icmp_ln413_fu_538_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>FFT_stage_spatial_unroll_6_U0</InstName>
                                    <ModuleName>FFT_stage_spatial_unroll_6_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>292</ID>
                                    <BindInstances>select_ln413_fu_604_p3 m_fu_612_p3 sparsemux_33_5_32_1_1_U197 sparsemux_33_5_32_1_1_U198 add_ln413_1_fu_578_p2 xor_ln17_fu_1022_p2 fmul_32ns_32ns_32_8_max_dsp_1_U189 fmul_32ns_32ns_32_8_max_dsp_1_U190 fmul_32ns_32ns_32_8_max_dsp_1_U191 fmul_32ns_32ns_32_8_max_dsp_1_U192 fsub_32ns_32ns_32_14_no_dsp_1_U177 fadd_32ns_32ns_32_14_no_dsp_1_U178 fadd_32ns_32ns_32_14_no_dsp_1_U181 fadd_32ns_32ns_32_14_no_dsp_1_U182 fsub_32ns_32ns_32_14_no_dsp_1_U183 fsub_32ns_32ns_32_14_no_dsp_1_U184 sparsemux_33_5_32_1_1_U199 sparsemux_33_5_32_1_1_U200 fmul_32ns_32ns_32_8_max_dsp_1_U193 fmul_32ns_32ns_32_8_max_dsp_1_U194 fmul_32ns_32ns_32_8_max_dsp_1_U195 fmul_32ns_32ns_32_8_max_dsp_1_U196 fsub_32ns_32ns_32_14_no_dsp_1_U179 fadd_32ns_32ns_32_14_no_dsp_1_U180 fadd_32ns_32ns_32_14_no_dsp_1_U185 fadd_32ns_32ns_32_14_no_dsp_1_U186 fsub_32ns_32ns_32_14_no_dsp_1_U187 fsub_32ns_32ns_32_14_no_dsp_1_U188 k_fu_686_p2 xor_ln416_fu_700_p2 add_ln413_fu_706_p2 icmp_ln413_fu_584_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>FFT_stage_spatial_unroll_7_U0</InstName>
                                    <ModuleName>FFT_stage_spatial_unroll_7_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>312</ID>
                                    <BindInstances>sparsemux_65_6_32_1_1_U230 sparsemux_65_6_32_1_1_U231 xor_ln17_fu_1232_p2 fmul_32ns_32ns_32_8_max_dsp_1_U222 fmul_32ns_32ns_32_8_max_dsp_1_U223 fmul_32ns_32ns_32_8_max_dsp_1_U224 fmul_32ns_32ns_32_8_max_dsp_1_U225 fsub_32ns_32ns_32_14_no_dsp_1_U210 fadd_32ns_32ns_32_14_no_dsp_1_U211 fadd_32ns_32ns_32_14_no_dsp_1_U214 fadd_32ns_32ns_32_14_no_dsp_1_U215 fsub_32ns_32ns_32_14_no_dsp_1_U216 fsub_32ns_32ns_32_14_no_dsp_1_U217 sparsemux_65_6_32_1_1_U232 sparsemux_65_6_32_1_1_U233 fmul_32ns_32ns_32_8_max_dsp_1_U226 fmul_32ns_32ns_32_8_max_dsp_1_U227 fmul_32ns_32ns_32_8_max_dsp_1_U228 fmul_32ns_32ns_32_8_max_dsp_1_U229 fsub_32ns_32ns_32_14_no_dsp_1_U212 fadd_32ns_32ns_32_14_no_dsp_1_U213 fadd_32ns_32ns_32_14_no_dsp_1_U218 fadd_32ns_32ns_32_14_no_dsp_1_U219 fsub_32ns_32ns_32_14_no_dsp_1_U220 fsub_32ns_32ns_32_14_no_dsp_1_U221 k_fu_662_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>output_result_array_to_stream_U0</InstName>
                                    <ModuleName>output_result_array_to_stream</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>332</ID>
                                    <BindInstances>i_fu_203_p2 icmp_ln56_fu_209_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>reverse_in_stream_vector_U data_s1_stream_vector_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1_fu_251</InstName>
                    <ModuleName>FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>251</ID>
                    <BindInstances>icmp_ln757_fu_202_p2 add_ln757_fu_208_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1_fu_272</InstName>
                    <ModuleName>FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>272</ID>
                    <BindInstances>icmp_ln734_fu_107_p2 add_ln734_fu_113_p2 icmp_ln736_fu_136_p2 p_buf_1_U p_buf_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2_fu_282</InstName>
                    <ModuleName>FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>282</ID>
                    <BindInstances>icmp_ln764_fu_175_p2 add_ln764_fu_181_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>mid_fifo_U revIdxTab_U FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_U FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_U FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_U FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_U FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_U FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_U FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_U FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc</Name>
            <Loops>
                <LOOP_REVIDTAB/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.322</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.032 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.032 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.032 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=2 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_REVIDTAB>
                        <Name>LOOP_REVIDTAB</Name>
                        <Slack>2.92</Slack>
                        <TripCount>128</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>1.024 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LOOP_REVIDTAB>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>FFT.cpp:650</SourceLocation>
                    <SummaryOfLoopViolations>
                        <LOOP_REVIDTAB>
                            <Name>LOOP_REVIDTAB</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>FFT.cpp:650</SourceLocation>
                        </LOOP_REVIDTAB>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>36</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>100</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_REVIDTAB" OPTYPE="add" PRAGMA="" RTLNAME="number_fu_67_p2" SOURCE="FFT.cpp:650" STORAGESUBTYPE="" URAM="0" VARIABLE="number" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOOP_REVIDTAB" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln650_fu_73_p2" SOURCE="FFT.cpp:650" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln650" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc</Name>
            <Loops>
                <READ_STREAM_INPUT/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>4.956</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.164 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.164 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <SourceLocation>FFT.cpp:258</SourceLocation>
                    <TargetTI>32</TargetTI>
                    <RealTI>32</RealTI>
                    <TIMet>yes</TIMet>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <READ_STREAM_INPUT>
                        <Name>READ_STREAM_INPUT</Name>
                        <Slack>2.92</Slack>
                        <TripCount>32</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.154 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </READ_STREAM_INPUT>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>FFT.cpp:258</SourceLocation>
                    <SummaryOfLoopViolations>
                        <READ_STREAM_INPUT>
                            <Name>READ_STREAM_INPUT</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>FFT.cpp:258</SourceLocation>
                        </READ_STREAM_INPUT>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>64</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_STREAM_INPUT" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_430_p2" SOURCE="FFT.cpp:258" STORAGESUBTYPE="" URAM="0" VARIABLE="i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="READ_STREAM_INPUT" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln258_fu_436_p2" SOURCE="FFT.cpp:258" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln258" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc</Name>
            <Loops>
                <FROM_BLOCK_TO_CYCLIC/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>4.956</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>37</Best-caseLatency>
                    <Average-caseLatency>37</Average-caseLatency>
                    <Worst-caseLatency>37</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.183 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.183 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.183 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=2 clock cycles(s))</PipelineType>
                    <SourceLocation>FFT.cpp:279</SourceLocation>
                    <TargetTI>32</TargetTI>
                    <RealTI>32</RealTI>
                    <TIMet>yes</TIMet>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <FROM_BLOCK_TO_CYCLIC>
                        <Name>FROM_BLOCK_TO_CYCLIC</Name>
                        <Slack>2.92</Slack>
                        <TripCount>32</TripCount>
                        <Latency>35</Latency>
                        <AbsoluteTimeLatency>0.173 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </FROM_BLOCK_TO_CYCLIC>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>FFT.cpp:279</SourceLocation>
                    <SummaryOfLoopViolations>
                        <FROM_BLOCK_TO_CYCLIC>
                            <Name>FROM_BLOCK_TO_CYCLIC</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>FFT.cpp:285</SourceLocation>
                        </FROM_BLOCK_TO_CYCLIC>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>837</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1045</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="FROM_BLOCK_TO_CYCLIC" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_312_p2" SOURCE="FFT.cpp:285" STORAGESUBTYPE="" URAM="0" VARIABLE="i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="FROM_BLOCK_TO_CYCLIC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln285_1_fu_349_p2" SOURCE="FFT.cpp:285" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln285_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="FROM_BLOCK_TO_CYCLIC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln285_2_fu_354_p2" SOURCE="FFT.cpp:285" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln285_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="FROM_BLOCK_TO_CYCLIC" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln298_fu_432_p2" SOURCE="FFT.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln298" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="FROM_BLOCK_TO_CYCLIC" OPTYPE="select" PRAGMA="" RTLNAME="select_ln298_fu_437_p3" SOURCE="FFT.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln298" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="FROM_BLOCK_TO_CYCLIC" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln298_1_fu_444_p2" SOURCE="FFT.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln298_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="FROM_BLOCK_TO_CYCLIC" OPTYPE="select" PRAGMA="" RTLNAME="select_ln298_1_fu_595_p3" SOURCE="FFT.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln298_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="FROM_BLOCK_TO_CYCLIC" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln298_2_fu_449_p2" SOURCE="FFT.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln298_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="FROM_BLOCK_TO_CYCLIC" OPTYPE="select" PRAGMA="" RTLNAME="p_0_079_i_fu_600_p3" SOURCE="FFT.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="p_0_079_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="FROM_BLOCK_TO_CYCLIC" OPTYPE="select" PRAGMA="" RTLNAME="select_ln298_2_fu_454_p3" SOURCE="FFT.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln298_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="FROM_BLOCK_TO_CYCLIC" OPTYPE="select" PRAGMA="" RTLNAME="select_ln298_3_fu_607_p3" SOURCE="FFT.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln298_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="FROM_BLOCK_TO_CYCLIC" OPTYPE="select" PRAGMA="" RTLNAME="p_0_180_i_fu_612_p3" SOURCE="FFT.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="p_0_180_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="FROM_BLOCK_TO_CYCLIC" OPTYPE="select" PRAGMA="" RTLNAME="select_ln298_4_fu_461_p3" SOURCE="FFT.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln298_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="FROM_BLOCK_TO_CYCLIC" OPTYPE="select" PRAGMA="" RTLNAME="select_ln298_5_fu_619_p3" SOURCE="FFT.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln298_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="FROM_BLOCK_TO_CYCLIC" OPTYPE="select" PRAGMA="" RTLNAME="p_0_079_1_i_fu_624_p3" SOURCE="FFT.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="p_0_079_1_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="FROM_BLOCK_TO_CYCLIC" OPTYPE="select" PRAGMA="" RTLNAME="select_ln298_6_fu_469_p3" SOURCE="FFT.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln298_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="FROM_BLOCK_TO_CYCLIC" OPTYPE="select" PRAGMA="" RTLNAME="select_ln298_7_fu_631_p3" SOURCE="FFT.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln298_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="FROM_BLOCK_TO_CYCLIC" OPTYPE="select" PRAGMA="" RTLNAME="p_0_180_1_i_fu_636_p3" SOURCE="FFT.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="p_0_180_1_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="FROM_BLOCK_TO_CYCLIC" OPTYPE="select" PRAGMA="" RTLNAME="select_ln298_8_fu_477_p3" SOURCE="FFT.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln298_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="FROM_BLOCK_TO_CYCLIC" OPTYPE="select" PRAGMA="" RTLNAME="select_ln298_9_fu_643_p3" SOURCE="FFT.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln298_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="FROM_BLOCK_TO_CYCLIC" OPTYPE="select" PRAGMA="" RTLNAME="p_0_079_2_i_fu_648_p3" SOURCE="FFT.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="p_0_079_2_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="FROM_BLOCK_TO_CYCLIC" OPTYPE="select" PRAGMA="" RTLNAME="select_ln298_10_fu_485_p3" SOURCE="FFT.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln298_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="FROM_BLOCK_TO_CYCLIC" OPTYPE="select" PRAGMA="" RTLNAME="select_ln298_11_fu_655_p3" SOURCE="FFT.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln298_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="FROM_BLOCK_TO_CYCLIC" OPTYPE="select" PRAGMA="" RTLNAME="p_0_180_2_i_fu_660_p3" SOURCE="FFT.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="p_0_180_2_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="FROM_BLOCK_TO_CYCLIC" OPTYPE="select" PRAGMA="" RTLNAME="select_ln298_12_fu_493_p3" SOURCE="FFT.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln298_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="FROM_BLOCK_TO_CYCLIC" OPTYPE="select" PRAGMA="" RTLNAME="select_ln298_13_fu_667_p3" SOURCE="FFT.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln298_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="FROM_BLOCK_TO_CYCLIC" OPTYPE="select" PRAGMA="" RTLNAME="p_0_079_3_i_fu_672_p3" SOURCE="FFT.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="p_0_079_3_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="FROM_BLOCK_TO_CYCLIC" OPTYPE="select" PRAGMA="" RTLNAME="select_ln298_14_fu_500_p3" SOURCE="FFT.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln298_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="FROM_BLOCK_TO_CYCLIC" OPTYPE="select" PRAGMA="" RTLNAME="select_ln298_15_fu_679_p3" SOURCE="FFT.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln298_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="FROM_BLOCK_TO_CYCLIC" OPTYPE="select" PRAGMA="" RTLNAME="p_0_180_3_i_fu_684_p3" SOURCE="FFT.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="p_0_180_3_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_realdef" LATENCY="0" LOOP="FROM_BLOCK_TO_CYCLIC" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_5_1_1_U11" SOURCE="FFT.cpp:344" STORAGESUBTYPE="" URAM="0" VARIABLE="cyclic_offset_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_realdef" LATENCY="0" LOOP="FROM_BLOCK_TO_CYCLIC" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_5_1_1_U12" SOURCE="FFT.cpp:344" STORAGESUBTYPE="" URAM="0" VARIABLE="cyclic_offset_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_realdef" LATENCY="0" LOOP="FROM_BLOCK_TO_CYCLIC" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_5_1_1_U13" SOURCE="FFT.cpp:344" STORAGESUBTYPE="" URAM="0" VARIABLE="cyclic_offset_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_realdef" LATENCY="0" LOOP="FROM_BLOCK_TO_CYCLIC" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_5_1_1_U14" SOURCE="FFT.cpp:344" STORAGESUBTYPE="" URAM="0" VARIABLE="cyclic_offset_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="FROM_BLOCK_TO_CYCLIC" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln279_fu_338_p2" SOURCE="FFT.cpp:279" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln279" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc</Name>
            <Loops>
                <STREAM_OUT_REVERSE/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>4.956</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>35</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.173 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.173 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.173 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=1 clock cycles(s))</PipelineType>
                    <SourceLocation>FFT.cpp:357</SourceLocation>
                    <TargetTI>32</TargetTI>
                    <RealTI>32</RealTI>
                    <TIMet>yes</TIMet>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <STREAM_OUT_REVERSE>
                        <Name>STREAM_OUT_REVERSE</Name>
                        <Slack>2.92</Slack>
                        <TripCount>32</TripCount>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.164 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </STREAM_OUT_REVERSE>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>FFT.cpp:357</SourceLocation>
                    <SummaryOfLoopViolations>
                        <STREAM_OUT_REVERSE>
                            <Name>STREAM_OUT_REVERSE</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>FFT.cpp:357</SourceLocation>
                        </STREAM_OUT_REVERSE>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>77</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STREAM_OUT_REVERSE" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_189_p2" SOURCE="FFT.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STREAM_OUT_REVERSE" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln357_fu_195_p2" SOURCE="FFT.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln357" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>reverse_input_stream_UF2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>4.956</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>107</Best-caseLatency>
                    <Average-caseLatency>107</Average-caseLatency>
                    <Worst-caseLatency>107</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.530 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.530 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.530 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>32</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                    <SourceLocation>FFT.cpp:246</SourceLocation>
                    <TargetTI>32</TargetTI>
                    <RealTI>32</RealTI>
                    <TIMet>yes</TIMet>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>FFT.cpp:245</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <FF>1370</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1214</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_U" SOURCE="" STORAGESIZE="32 32 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_U" SOURCE="" STORAGESIZE="32 32 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_U" SOURCE="" STORAGESIZE="32 32 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_U" SOURCE="" STORAGESIZE="32 32 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_U" SOURCE="" STORAGESIZE="32 32 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_U" SOURCE="" STORAGESIZE="32 32 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_U" SOURCE="" STORAGESIZE="32 32 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_U" SOURCE="" STORAGESIZE="32 32 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_U" SOURCE="" STORAGESIZE="32 32 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_U" SOURCE="" STORAGESIZE="32 32 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_U" SOURCE="" STORAGESIZE="32 32 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_U" SOURCE="" STORAGESIZE="32 32 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_U" SOURCE="" STORAGESIZE="32 32 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_U" SOURCE="" STORAGESIZE="32 32 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_U" SOURCE="" STORAGESIZE="32 32 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_U" SOURCE="" STORAGESIZE="32 32 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc</Name>
            <Loops>
                <FFT_Stage1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>4.956</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>46</Best-caseLatency>
                    <Average-caseLatency>46</Average-caseLatency>
                    <Worst-caseLatency>46</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.228 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.228 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.228 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <FFT_Stage1>
                        <Name>FFT_Stage1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>32</TripCount>
                        <Latency>44</Latency>
                        <AbsoluteTimeLatency>0.218 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <SourceLocation>FFT.cpp:497</SourceLocation>
                        <TargetTI>32</TargetTI>
                        <RealTI>32</RealTI>
                        <TIMet>yes</TIMet>
                        <InstanceList/>
                    </FFT_Stage1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>FFT.cpp:496</SourceLocation>
                    <SummaryOfLoopViolations>
                        <FFT_Stage1>
                            <Name>FFT_Stage1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>FFT.cpp:496</SourceLocation>
                        </FFT_Stage1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>5121</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>4848</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>9</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="FFT_Stage1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_14_no_dsp_1_U47" SOURCE="FFT.cpp:477" STORAGESUBTYPE="" URAM="0" VARIABLE="d2_real" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="FFT_Stage1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_14_no_dsp_1_U48" SOURCE="FFT.cpp:478" STORAGESUBTYPE="" URAM="0" VARIABLE="d2_imag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="FFT_Stage1" OPTYPE="fsub" PRAGMA="yes" RTLNAME="fsub_32ns_32ns_32_14_no_dsp_1_U49" SOURCE="FFT.cpp:479" STORAGESUBTYPE="" URAM="0" VARIABLE="d3_real" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="FFT_Stage1" OPTYPE="fsub" PRAGMA="yes" RTLNAME="fsub_32ns_32ns_32_14_no_dsp_1_U50" SOURCE="FFT.cpp:480" STORAGESUBTYPE="" URAM="0" VARIABLE="d3_imag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="FFT_Stage1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_14_no_dsp_1_U51" SOURCE="FFT.cpp:477" STORAGESUBTYPE="" URAM="0" VARIABLE="d2_real_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="FFT_Stage1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_14_no_dsp_1_U52" SOURCE="FFT.cpp:478" STORAGESUBTYPE="" URAM="0" VARIABLE="d2_imag_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="FFT_Stage1" OPTYPE="fsub" PRAGMA="yes" RTLNAME="fsub_32ns_32ns_32_14_no_dsp_1_U53" SOURCE="FFT.cpp:479" STORAGESUBTYPE="" URAM="0" VARIABLE="d3_real_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="FFT_Stage1" OPTYPE="fsub" PRAGMA="yes" RTLNAME="fsub_32ns_32ns_32_14_no_dsp_1_U54" SOURCE="FFT.cpp:480" STORAGESUBTYPE="" URAM="0" VARIABLE="d3_imag_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="FFT_Stage1" OPTYPE="add" PRAGMA="" RTLNAME="m_fu_281_p2" SOURCE="FFT.cpp:496" STORAGESUBTYPE="" URAM="0" VARIABLE="m" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="FFT_Stage1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln496_fu_287_p2" SOURCE="FFT.cpp:496" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln496" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FFT_Stage1_vectorstream_parameterize</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>4.956</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>46</Best-caseLatency>
                    <Average-caseLatency>46</Average-caseLatency>
                    <Worst-caseLatency>46</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.228 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.228 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.228 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>32</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>FFT.cpp:494</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>5121</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>4848</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>9</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>FFT_Stage2_vectorstreamIn_arrayOut_parametize</Name>
            <Loops>
                <FFT_Stage2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>5.091</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>47</Best-caseLatency>
                    <Average-caseLatency>47</Average-caseLatency>
                    <Worst-caseLatency>47</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.239 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.239 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.239 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <SourceLocation>FFT.cpp:523</SourceLocation>
                    <TargetTI>32</TargetTI>
                    <RealTI>32</RealTI>
                    <TIMet>yes</TIMet>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <FFT_Stage2>
                        <Name>FFT_Stage2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>32</TripCount>
                        <Latency>45</Latency>
                        <AbsoluteTimeLatency>0.229 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>15</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <SourceLocation>FFT.cpp:524</SourceLocation>
                        <TargetTI>32</TargetTI>
                        <RealTI>32</RealTI>
                        <TIMet>yes</TIMet>
                        <InstanceList/>
                    </FFT_Stage2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>FFT.cpp:523</SourceLocation>
                    <SummaryOfLoopViolations>
                        <FFT_Stage2>
                            <Name>FFT_Stage2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>FFT.cpp:523</SourceLocation>
                        </FFT_Stage2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>5452</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>4862</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>9</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="FFT_Stage2" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_14_no_dsp_1_U61" SOURCE="FFT.cpp:477" STORAGESUBTYPE="" URAM="0" VARIABLE="d2_real" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="FFT_Stage2" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_14_no_dsp_1_U62" SOURCE="FFT.cpp:478" STORAGESUBTYPE="" URAM="0" VARIABLE="d2_imag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="FFT_Stage2" OPTYPE="fsub" PRAGMA="yes" RTLNAME="fsub_32ns_32ns_32_14_no_dsp_1_U63" SOURCE="FFT.cpp:479" STORAGESUBTYPE="" URAM="0" VARIABLE="d3_real" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="FFT_Stage2" OPTYPE="fsub" PRAGMA="yes" RTLNAME="fsub_32ns_32ns_32_14_no_dsp_1_U64" SOURCE="FFT.cpp:480" STORAGESUBTYPE="" URAM="0" VARIABLE="d3_imag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="FFT_Stage2" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_14_no_dsp_1_U65" SOURCE="FFT.cpp:477" STORAGESUBTYPE="" URAM="0" VARIABLE="d2_real_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="FFT_Stage2" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fsub_32ns_32ns_32_14_no_dsp_1_U66" SOURCE="FFT.cpp:478" STORAGESUBTYPE="" URAM="0" VARIABLE="d2_imag_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="FFT_Stage2" OPTYPE="fsub" PRAGMA="yes" RTLNAME="fsub_32ns_32ns_32_14_no_dsp_1_U67" SOURCE="FFT.cpp:479" STORAGESUBTYPE="" URAM="0" VARIABLE="d3_real_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="FFT_Stage2" OPTYPE="fsub" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_14_no_dsp_1_U68" SOURCE="FFT.cpp:480" STORAGESUBTYPE="" URAM="0" VARIABLE="d3_imag_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="FFT_Stage2" OPTYPE="add" PRAGMA="" RTLNAME="m_fu_460_p2" SOURCE="FFT.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="m" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FFT_stage_spatial_unroll_3_s</Name>
            <Loops>
                <R_Pair_loop_R_Group_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>4.956</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>74</Best-caseLatency>
                    <Average-caseLatency>74</Average-caseLatency>
                    <Worst-caseLatency>74</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.367 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.367 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.367 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=1 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <R_Pair_loop_R_Group_loop>
                        <Name>R_Pair_loop_R_Group_loop</Name>
                        <Slack>2.92</Slack>
                        <TripCount>32</TripCount>
                        <Latency>72</Latency>
                        <AbsoluteTimeLatency>0.357 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>42</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <SourceLocation>FFT.cpp:414</SourceLocation>
                        <TargetTI>32</TargetTI>
                        <RealTI>32</RealTI>
                        <TIMet>yes</TIMet>
                        <InstanceList/>
                    </R_Pair_loop_R_Group_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>FFT.cpp:416</SourceLocation>
                    <SummaryOfLoopViolations>
                        <R_Pair_loop_R_Group_loop>
                            <Name>R_Pair_loop_R_Group_loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>FFT.cpp:416</SourceLocation>
                        </R_Pair_loop_R_Group_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>24</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>10</UTIL_DSP>
                    <FF>13276</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>12</UTIL_FF>
                    <LUT>10657</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>20</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln413_fu_634_p3" SOURCE="FFT.cpp:413" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln413" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="select" PRAGMA="" RTLNAME="m_fu_642_p3" SOURCE="FFT.cpp:413" STORAGESUBTYPE="" URAM="0" VARIABLE="m" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_650_p2" SOURCE="FFT.cpp:413" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="select" PRAGMA="" RTLNAME="c_fu_761_p3" SOURCE="FFT.cpp:413" STORAGESUBTYPE="" URAM="0" VARIABLE="c" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="select" PRAGMA="" RTLNAME="d_fu_768_p3" SOURCE="FFT.cpp:413" STORAGESUBTYPE="" URAM="0" VARIABLE="d" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln11_fu_775_p2" SOURCE="FFT.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="select" PRAGMA="" RTLNAME="d0_real_fu_780_p3" SOURCE="FFT.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="d0_real" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="select" PRAGMA="" RTLNAME="d0_imag_fu_785_p3" SOURCE="FFT.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="d0_imag" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="select" PRAGMA="" RTLNAME="a_fu_790_p3" SOURCE="FFT.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="a" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="select" PRAGMA="" RTLNAME="d1_real_13_fu_797_p3" SOURCE="FFT.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="d1_real_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln413_4_fu_608_p2" SOURCE="FFT.cpp:413" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln413_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln17_fu_859_p2" SOURCE="FFT.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U90" SOURCE="FFT.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="ac" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U91" SOURCE="FFT.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="bd" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U92" SOURCE="FFT.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="ad" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U93" SOURCE="FFT.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="bc" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fsub" PRAGMA="yes" RTLNAME="fsub_32ns_32ns_32_14_no_dsp_1_U78" SOURCE="FFT.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="d1_real" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_14_no_dsp_1_U79" SOURCE="FFT.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="d1_imag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_14_no_dsp_1_U82" SOURCE="FFT.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="d2_real" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_14_no_dsp_1_U83" SOURCE="FFT.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="d2_imag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fsub" PRAGMA="yes" RTLNAME="fsub_32ns_32ns_32_14_no_dsp_1_U84" SOURCE="FFT.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="d3_real" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fsub" PRAGMA="yes" RTLNAME="fsub_32ns_32ns_32_14_no_dsp_1_U85" SOURCE="FFT.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="d3_imag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="select" PRAGMA="" RTLNAME="tw_fu_804_p3" SOURCE="FFT.cpp:413" STORAGESUBTYPE="" URAM="0" VARIABLE="tw" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln11_1_fu_818_p2" SOURCE="FFT.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln11_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln11_fu_824_p3" SOURCE="FFT.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="select" PRAGMA="" RTLNAME="d1_fu_830_p3" SOURCE="FFT.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="d1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln11_2_fu_836_p3" SOURCE="FFT.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln11_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="select" PRAGMA="" RTLNAME="d1_22_fu_842_p3" SOURCE="FFT.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="d1_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U94" SOURCE="FFT.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="ac_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U95" SOURCE="FFT.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="bd_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U96" SOURCE="FFT.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="ad_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U97" SOURCE="FFT.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="bc_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fsub" PRAGMA="yes" RTLNAME="fsub_32ns_32ns_32_14_no_dsp_1_U80" SOURCE="FFT.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="d1_real_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_14_no_dsp_1_U81" SOURCE="FFT.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="d1_imag_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_14_no_dsp_1_U86" SOURCE="FFT.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="d2_real_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_14_no_dsp_1_U87" SOURCE="FFT.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="d2_imag_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fsub" PRAGMA="yes" RTLNAME="fsub_32ns_32ns_32_14_no_dsp_1_U88" SOURCE="FFT.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="d3_real_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fsub" PRAGMA="yes" RTLNAME="fsub_32ns_32ns_32_14_no_dsp_1_U89" SOURCE="FFT.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="d3_imag_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_720_p2" SOURCE="FFT.cpp:416" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln416_fu_734_p2" SOURCE="FFT.cpp:416" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln416" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln413_fu_740_p2" SOURCE="FFT.cpp:413" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln413" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln413_fu_614_p2" SOURCE="FFT.cpp:413" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln413" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FFT_stage_spatial_unroll_4_s</Name>
            <Loops>
                <R_Pair_loop_R_Group_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>4.956</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>74</Best-caseLatency>
                    <Average-caseLatency>74</Average-caseLatency>
                    <Worst-caseLatency>74</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.367 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.367 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.367 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=2 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <R_Pair_loop_R_Group_loop>
                        <Name>R_Pair_loop_R_Group_loop</Name>
                        <Slack>2.92</Slack>
                        <TripCount>32</TripCount>
                        <Latency>72</Latency>
                        <AbsoluteTimeLatency>0.357 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>42</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <SourceLocation>FFT.cpp:414</SourceLocation>
                        <TargetTI>32</TargetTI>
                        <RealTI>32</RealTI>
                        <TIMet>yes</TIMet>
                        <InstanceList/>
                    </R_Pair_loop_R_Group_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>FFT.cpp:416</SourceLocation>
                    <SummaryOfLoopViolations>
                        <R_Pair_loop_R_Group_loop>
                            <Name>R_Pair_loop_R_Group_loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>FFT.cpp:416</SourceLocation>
                        </R_Pair_loop_R_Group_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>24</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>10</UTIL_DSP>
                    <FF>12808</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>12</UTIL_FF>
                    <LUT>10326</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>19</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln413_fu_536_p3" SOURCE="FFT.cpp:413" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln413" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="select" PRAGMA="" RTLNAME="m_fu_544_p3" SOURCE="FFT.cpp:413" STORAGESUBTYPE="" URAM="0" VARIABLE="m" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_32_1_1_U131" SOURCE="FFT.cpp:416" STORAGESUBTYPE="" URAM="0" VARIABLE="c" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_32_1_1_U132" SOURCE="FFT.cpp:416" STORAGESUBTYPE="" URAM="0" VARIABLE="d" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln413_3_fu_510_p2" SOURCE="FFT.cpp:413" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln413_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln17_fu_764_p2" SOURCE="FFT.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U123" SOURCE="FFT.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="ac" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U124" SOURCE="FFT.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="bd" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U125" SOURCE="FFT.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="ad" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U126" SOURCE="FFT.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="bc" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fsub" PRAGMA="yes" RTLNAME="fsub_32ns_32ns_32_14_no_dsp_1_U111" SOURCE="FFT.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="d1_real" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_14_no_dsp_1_U112" SOURCE="FFT.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="d1_imag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_14_no_dsp_1_U115" SOURCE="FFT.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="d2_real" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_14_no_dsp_1_U116" SOURCE="FFT.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="d2_imag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fsub" PRAGMA="yes" RTLNAME="fsub_32ns_32ns_32_14_no_dsp_1_U117" SOURCE="FFT.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="d3_real" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fsub" PRAGMA="yes" RTLNAME="fsub_32ns_32ns_32_14_no_dsp_1_U118" SOURCE="FFT.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="d3_imag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_32_1_1_U133" SOURCE="FFT.cpp:416" STORAGESUBTYPE="" URAM="0" VARIABLE="tw" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_32_1_1_U134" SOURCE="FFT.cpp:416" STORAGESUBTYPE="" URAM="0" VARIABLE="tw_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U127" SOURCE="FFT.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="ac_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U128" SOURCE="FFT.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="bd_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U129" SOURCE="FFT.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="ad_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U130" SOURCE="FFT.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="bc_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fsub" PRAGMA="yes" RTLNAME="fsub_32ns_32ns_32_14_no_dsp_1_U113" SOURCE="FFT.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="d1_real_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_14_no_dsp_1_U114" SOURCE="FFT.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="d1_imag_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_14_no_dsp_1_U119" SOURCE="FFT.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="d2_real_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_14_no_dsp_1_U120" SOURCE="FFT.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="d2_imag_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fsub" PRAGMA="yes" RTLNAME="fsub_32ns_32ns_32_14_no_dsp_1_U121" SOURCE="FFT.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="d3_real_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fsub" PRAGMA="yes" RTLNAME="fsub_32ns_32ns_32_14_no_dsp_1_U122" SOURCE="FFT.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="d3_imag_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_620_p2" SOURCE="FFT.cpp:416" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln416_fu_634_p2" SOURCE="FFT.cpp:416" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln416" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln413_fu_640_p2" SOURCE="FFT.cpp:413" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln413" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln413_fu_516_p2" SOURCE="FFT.cpp:413" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln413" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FFT_stage_spatial_unroll_5_s</Name>
            <Loops>
                <R_Pair_loop_R_Group_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>4.956</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>74</Best-caseLatency>
                    <Average-caseLatency>74</Average-caseLatency>
                    <Worst-caseLatency>74</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.367 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.367 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.367 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=2 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <R_Pair_loop_R_Group_loop>
                        <Name>R_Pair_loop_R_Group_loop</Name>
                        <Slack>2.92</Slack>
                        <TripCount>32</TripCount>
                        <Latency>72</Latency>
                        <AbsoluteTimeLatency>0.357 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>42</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <SourceLocation>FFT.cpp:414</SourceLocation>
                        <TargetTI>32</TargetTI>
                        <RealTI>32</RealTI>
                        <TIMet>yes</TIMet>
                        <InstanceList/>
                    </R_Pair_loop_R_Group_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>FFT.cpp:416</SourceLocation>
                    <SummaryOfLoopViolations>
                        <R_Pair_loop_R_Group_loop>
                            <Name>R_Pair_loop_R_Group_loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>FFT.cpp:416</SourceLocation>
                        </R_Pair_loop_R_Group_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>24</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>10</UTIL_DSP>
                    <FF>12810</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>12</UTIL_FF>
                    <LUT>10415</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>19</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln413_fu_558_p3" SOURCE="FFT.cpp:413" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln413" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="select" PRAGMA="" RTLNAME="m_fu_566_p3" SOURCE="FFT.cpp:413" STORAGESUBTYPE="" URAM="0" VARIABLE="m" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_4_32_1_1_U164" SOURCE="FFT.cpp:416" STORAGESUBTYPE="" URAM="0" VARIABLE="c" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_4_32_1_1_U165" SOURCE="FFT.cpp:416" STORAGESUBTYPE="" URAM="0" VARIABLE="d" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln413_2_fu_532_p2" SOURCE="FFT.cpp:413" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln413_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln17_fu_850_p2" SOURCE="FFT.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U156" SOURCE="FFT.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="ac" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U157" SOURCE="FFT.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="bd" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U158" SOURCE="FFT.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="ad" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U159" SOURCE="FFT.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="bc" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fsub" PRAGMA="yes" RTLNAME="fsub_32ns_32ns_32_14_no_dsp_1_U144" SOURCE="FFT.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="d1_real" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_14_no_dsp_1_U145" SOURCE="FFT.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="d1_imag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_14_no_dsp_1_U148" SOURCE="FFT.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="d2_real" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_14_no_dsp_1_U149" SOURCE="FFT.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="d2_imag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fsub" PRAGMA="yes" RTLNAME="fsub_32ns_32ns_32_14_no_dsp_1_U150" SOURCE="FFT.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="d3_real" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fsub" PRAGMA="yes" RTLNAME="fsub_32ns_32ns_32_14_no_dsp_1_U151" SOURCE="FFT.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="d3_imag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_4_32_1_1_U166" SOURCE="FFT.cpp:416" STORAGESUBTYPE="" URAM="0" VARIABLE="tw" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_4_32_1_1_U167" SOURCE="FFT.cpp:416" STORAGESUBTYPE="" URAM="0" VARIABLE="tw_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U160" SOURCE="FFT.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="ac_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U161" SOURCE="FFT.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="bd_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U162" SOURCE="FFT.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="ad_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U163" SOURCE="FFT.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="bc_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fsub" PRAGMA="yes" RTLNAME="fsub_32ns_32ns_32_14_no_dsp_1_U146" SOURCE="FFT.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="d1_real_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_14_no_dsp_1_U147" SOURCE="FFT.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="d1_imag_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_14_no_dsp_1_U152" SOURCE="FFT.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="d2_real_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_14_no_dsp_1_U153" SOURCE="FFT.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="d2_imag_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fsub" PRAGMA="yes" RTLNAME="fsub_32ns_32ns_32_14_no_dsp_1_U154" SOURCE="FFT.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="d3_real_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fsub" PRAGMA="yes" RTLNAME="fsub_32ns_32ns_32_14_no_dsp_1_U155" SOURCE="FFT.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="d3_imag_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_642_p2" SOURCE="FFT.cpp:416" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln416_fu_656_p2" SOURCE="FFT.cpp:416" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln416" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln413_fu_662_p2" SOURCE="FFT.cpp:413" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln413" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln413_fu_538_p2" SOURCE="FFT.cpp:413" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln413" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FFT_stage_spatial_unroll_6_s</Name>
            <Loops>
                <R_Pair_loop_R_Group_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>4.956</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>74</Best-caseLatency>
                    <Average-caseLatency>74</Average-caseLatency>
                    <Worst-caseLatency>74</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.367 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.367 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.367 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=2 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <R_Pair_loop_R_Group_loop>
                        <Name>R_Pair_loop_R_Group_loop</Name>
                        <Slack>2.92</Slack>
                        <TripCount>32</TripCount>
                        <Latency>72</Latency>
                        <AbsoluteTimeLatency>0.357 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>42</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <SourceLocation>FFT.cpp:414</SourceLocation>
                        <TargetTI>32</TargetTI>
                        <RealTI>32</RealTI>
                        <TIMet>yes</TIMet>
                        <InstanceList/>
                    </R_Pair_loop_R_Group_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>FFT.cpp:416</SourceLocation>
                    <SummaryOfLoopViolations>
                        <R_Pair_loop_R_Group_loop>
                            <Name>R_Pair_loop_R_Group_loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>FFT.cpp:416</SourceLocation>
                        </R_Pair_loop_R_Group_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>24</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>10</UTIL_DSP>
                    <FF>12815</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>12</UTIL_FF>
                    <LUT>10511</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>19</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln413_fu_604_p3" SOURCE="FFT.cpp:413" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln413" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="select" PRAGMA="" RTLNAME="m_fu_612_p3" SOURCE="FFT.cpp:413" STORAGESUBTYPE="" URAM="0" VARIABLE="m" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U197" SOURCE="FFT.cpp:416" STORAGESUBTYPE="" URAM="0" VARIABLE="c" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U198" SOURCE="FFT.cpp:416" STORAGESUBTYPE="" URAM="0" VARIABLE="d" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln413_1_fu_578_p2" SOURCE="FFT.cpp:413" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln413_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln17_fu_1022_p2" SOURCE="FFT.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U189" SOURCE="FFT.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="ac" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U190" SOURCE="FFT.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="bd" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U191" SOURCE="FFT.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="ad" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U192" SOURCE="FFT.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="bc" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fsub" PRAGMA="yes" RTLNAME="fsub_32ns_32ns_32_14_no_dsp_1_U177" SOURCE="FFT.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="d1_real" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_14_no_dsp_1_U178" SOURCE="FFT.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="d1_imag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_14_no_dsp_1_U181" SOURCE="FFT.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="d2_real" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_14_no_dsp_1_U182" SOURCE="FFT.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="d2_imag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fsub" PRAGMA="yes" RTLNAME="fsub_32ns_32ns_32_14_no_dsp_1_U183" SOURCE="FFT.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="d3_real" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fsub" PRAGMA="yes" RTLNAME="fsub_32ns_32ns_32_14_no_dsp_1_U184" SOURCE="FFT.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="d3_imag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U199" SOURCE="FFT.cpp:416" STORAGESUBTYPE="" URAM="0" VARIABLE="tw" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U200" SOURCE="FFT.cpp:416" STORAGESUBTYPE="" URAM="0" VARIABLE="tw_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U193" SOURCE="FFT.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="ac_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U194" SOURCE="FFT.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="bd_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U195" SOURCE="FFT.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="ad_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U196" SOURCE="FFT.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="bc_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fsub" PRAGMA="yes" RTLNAME="fsub_32ns_32ns_32_14_no_dsp_1_U179" SOURCE="FFT.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="d1_real_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_14_no_dsp_1_U180" SOURCE="FFT.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="d1_imag_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_14_no_dsp_1_U185" SOURCE="FFT.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="d2_real_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_14_no_dsp_1_U186" SOURCE="FFT.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="d2_imag_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fsub" PRAGMA="yes" RTLNAME="fsub_32ns_32ns_32_14_no_dsp_1_U187" SOURCE="FFT.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="d3_real_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="fsub" PRAGMA="yes" RTLNAME="fsub_32ns_32ns_32_14_no_dsp_1_U188" SOURCE="FFT.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="d3_imag_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_686_p2" SOURCE="FFT.cpp:416" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln416_fu_700_p2" SOURCE="FFT.cpp:416" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln416" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln413_fu_706_p2" SOURCE="FFT.cpp:413" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln413" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="R_Pair_loop_R_Group_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln413_fu_584_p2" SOURCE="FFT.cpp:413" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln413" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FFT_stage_spatial_unroll_7_s</Name>
            <Loops>
                <R_Group_loop_bflySize_equal_FFT_NUM/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>5.046</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>72</Best-caseLatency>
                    <Average-caseLatency>72</Average-caseLatency>
                    <Worst-caseLatency>72</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.363 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.363 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.363 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=1 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <R_Group_loop_bflySize_equal_FFT_NUM>
                        <Name>R_Group_loop_bflySize_equal_FFT_NUM</Name>
                        <Slack>2.92</Slack>
                        <TripCount>32</TripCount>
                        <Latency>70</Latency>
                        <AbsoluteTimeLatency>0.353 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>40</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <SourceLocation>FFT.cpp:401</SourceLocation>
                        <TargetTI>32</TargetTI>
                        <RealTI>32</RealTI>
                        <TIMet>yes</TIMet>
                        <InstanceList/>
                    </R_Group_loop_bflySize_equal_FFT_NUM>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>FFT.cpp:398</SourceLocation>
                    <SummaryOfLoopViolations>
                        <R_Group_loop_bflySize_equal_FFT_NUM>
                            <Name>R_Group_loop_bflySize_equal_FFT_NUM</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>FFT.cpp:398</SourceLocation>
                        </R_Group_loop_bflySize_equal_FFT_NUM>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>24</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>10</UTIL_DSP>
                    <FF>12531</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>11</UTIL_FF>
                    <LUT>10694</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>20</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="R_Group_loop_bflySize_equal_FFT_NUM" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_65_6_32_1_1_U230" SOURCE="FFT.cpp:398" STORAGESUBTYPE="" URAM="0" VARIABLE="tw" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="R_Group_loop_bflySize_equal_FFT_NUM" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_65_6_32_1_1_U231" SOURCE="FFT.cpp:398" STORAGESUBTYPE="" URAM="0" VARIABLE="tw_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="R_Group_loop_bflySize_equal_FFT_NUM" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln17_fu_1232_p2" SOURCE="FFT.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Group_loop_bflySize_equal_FFT_NUM" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U222" SOURCE="FFT.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="ac" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Group_loop_bflySize_equal_FFT_NUM" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U223" SOURCE="FFT.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="bd" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Group_loop_bflySize_equal_FFT_NUM" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U224" SOURCE="FFT.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="ad" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Group_loop_bflySize_equal_FFT_NUM" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U225" SOURCE="FFT.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="bc" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Group_loop_bflySize_equal_FFT_NUM" OPTYPE="fsub" PRAGMA="yes" RTLNAME="fsub_32ns_32ns_32_14_no_dsp_1_U210" SOURCE="FFT.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="d1_real" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Group_loop_bflySize_equal_FFT_NUM" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_14_no_dsp_1_U211" SOURCE="FFT.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="d1_imag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Group_loop_bflySize_equal_FFT_NUM" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_14_no_dsp_1_U214" SOURCE="FFT.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="d2_real" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Group_loop_bflySize_equal_FFT_NUM" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_14_no_dsp_1_U215" SOURCE="FFT.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="d2_imag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Group_loop_bflySize_equal_FFT_NUM" OPTYPE="fsub" PRAGMA="yes" RTLNAME="fsub_32ns_32ns_32_14_no_dsp_1_U216" SOURCE="FFT.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="d3_real" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Group_loop_bflySize_equal_FFT_NUM" OPTYPE="fsub" PRAGMA="yes" RTLNAME="fsub_32ns_32ns_32_14_no_dsp_1_U217" SOURCE="FFT.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="d3_imag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="R_Group_loop_bflySize_equal_FFT_NUM" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_65_6_32_1_1_U232" SOURCE="FFT.cpp:398" STORAGESUBTYPE="" URAM="0" VARIABLE="tw_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="R_Group_loop_bflySize_equal_FFT_NUM" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_65_6_32_1_1_U233" SOURCE="FFT.cpp:398" STORAGESUBTYPE="" URAM="0" VARIABLE="tw_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Group_loop_bflySize_equal_FFT_NUM" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U226" SOURCE="FFT.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="ac_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Group_loop_bflySize_equal_FFT_NUM" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U227" SOURCE="FFT.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="bd_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Group_loop_bflySize_equal_FFT_NUM" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U228" SOURCE="FFT.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="ad_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="R_Group_loop_bflySize_equal_FFT_NUM" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U229" SOURCE="FFT.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="bc_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Group_loop_bflySize_equal_FFT_NUM" OPTYPE="fsub" PRAGMA="yes" RTLNAME="fsub_32ns_32ns_32_14_no_dsp_1_U212" SOURCE="FFT.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="d1_real_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Group_loop_bflySize_equal_FFT_NUM" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_14_no_dsp_1_U213" SOURCE="FFT.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="d1_imag_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Group_loop_bflySize_equal_FFT_NUM" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_14_no_dsp_1_U218" SOURCE="FFT.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="d2_real_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Group_loop_bflySize_equal_FFT_NUM" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_14_no_dsp_1_U219" SOURCE="FFT.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="d2_imag_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Group_loop_bflySize_equal_FFT_NUM" OPTYPE="fsub" PRAGMA="yes" RTLNAME="fsub_32ns_32ns_32_14_no_dsp_1_U220" SOURCE="FFT.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="d3_real_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="R_Group_loop_bflySize_equal_FFT_NUM" OPTYPE="fsub" PRAGMA="yes" RTLNAME="fsub_32ns_32ns_32_14_no_dsp_1_U221" SOURCE="FFT.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="d3_imag_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="R_Group_loop_bflySize_equal_FFT_NUM" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_662_p2" SOURCE="FFT.cpp:398" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>output_result_array_to_stream</Name>
            <Loops>
                <PostP_Fwd_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>4.956</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>35</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.173 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.173 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.173 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=1 clock cycles(s))</PipelineType>
                    <SourceLocation>FFT.cpp:56</SourceLocation>
                    <TargetTI>32</TargetTI>
                    <RealTI>32</RealTI>
                    <TIMet>yes</TIMet>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PostP_Fwd_loop>
                        <Name>PostP_Fwd_loop</Name>
                        <Slack>2.92</Slack>
                        <TripCount>32</TripCount>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.164 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <SourceLocation>FFT.cpp:57</SourceLocation>
                        <TargetTI>32</TargetTI>
                        <RealTI>32</RealTI>
                        <TIMet>yes</TIMet>
                        <InstanceList/>
                    </PostP_Fwd_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>FFT.cpp:56</SourceLocation>
                    <SummaryOfLoopViolations>
                        <PostP_Fwd_loop>
                            <Name>PostP_Fwd_loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>FFT.cpp:56</SourceLocation>
                        </PostP_Fwd_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>77</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PostP_Fwd_loop" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_203_p2" SOURCE="FFT.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PostP_Fwd_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln56_fu_209_p2" SOURCE="FFT.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln56" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FFT_DIT_spatial_unroll_CY_stream_vector</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>5.091</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>477</Best-caseLatency>
                    <Average-caseLatency>477</Average-caseLatency>
                    <Worst-caseLatency>477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.428 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.428 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.428 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>32</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                    <SourceLocation>FFT.cpp:554</SourceLocation>
                    <TargetTI>32</TargetTI>
                    <RealTI>32</RealTI>
                    <TIMet>yes</TIMet>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>FFT.cpp:553</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>96</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>34</UTIL_BRAM>
                    <DSP>120</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>54</UTIL_DSP>
                    <FF>78705</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>73</UTIL_FF>
                    <LUT>64080</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>120</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="reverse_in_stream_vector_U" SOURCE=":0" STORAGESIZE="256 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="reverse_in_stream_vector" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="data_s1_stream_vector_U" SOURCE=":0" STORAGESIZE="256 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="data_s1_stream_vector" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_U" SOURCE="" STORAGESIZE="32 32 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_U" SOURCE="" STORAGESIZE="32 32 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_U" SOURCE="" STORAGESIZE="32 32 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_U" SOURCE="" STORAGESIZE="32 32 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_U" SOURCE="" STORAGESIZE="32 32 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_U" SOURCE="" STORAGESIZE="32 32 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_U" SOURCE="" STORAGESIZE="32 32 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_U" SOURCE="" STORAGESIZE="32 32 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_U" SOURCE="" STORAGESIZE="32 64 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_U" SOURCE="" STORAGESIZE="32 64 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_U" SOURCE="" STORAGESIZE="32 64 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_U" SOURCE="" STORAGESIZE="32 64 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_U" SOURCE="" STORAGESIZE="32 64 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_U" SOURCE="" STORAGESIZE="32 64 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_U" SOURCE="" STORAGESIZE="32 64 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_U" SOURCE="" STORAGESIZE="32 64 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_U" SOURCE="" STORAGESIZE="32 64 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_U" SOURCE="" STORAGESIZE="32 64 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_U" SOURCE="" STORAGESIZE="32 64 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_U" SOURCE="" STORAGESIZE="32 64 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_U" SOURCE="" STORAGESIZE="32 64 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_U" SOURCE="" STORAGESIZE="32 64 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_U" SOURCE="" STORAGESIZE="32 64 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_U" SOURCE="" STORAGESIZE="32 64 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0_U" SOURCE="" STORAGESIZE="32 64 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1_U" SOURCE="" STORAGESIZE="32 64 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_U" SOURCE="" STORAGESIZE="32 64 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1_U" SOURCE="" STORAGESIZE="32 64 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FFT_pipeline_DIT</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>5.091</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>477</Best-caseLatency>
                    <Average-caseLatency>477</Average-caseLatency>
                    <Worst-caseLatency>477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.428 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.428 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.428 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>256</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>256</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>FFT.cpp:644</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>96</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>34</UTIL_BRAM>
                    <DSP>120</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>54</UTIL_DSP>
                    <FF>78743</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>74</UTIL_FF>
                    <LUT>64214</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>120</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1</Name>
            <Loops>
                <VITIS_LOOP_757_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.870</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>131</Best-caseLatency>
                    <Average-caseLatency>131</Average-caseLatency>
                    <Worst-caseLatency>131</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.524 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.524 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.524 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>130</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_757_1>
                        <Name>VITIS_LOOP_757_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>64</TripCount>
                        <Latency>129</Latency>
                        <AbsoluteTimeLatency>0.516 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_757_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>FFT.cpp:757</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_757_1>
                            <Name>VITIS_LOOP_757_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>FFT.cpp:757</SourceLocation>
                        </VITIS_LOOP_757_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>283</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>94</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_757_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln757_fu_202_p2" SOURCE="FFT.cpp:757" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln757" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_757_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln757_fu_208_p2" SOURCE="FFT.cpp:757" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln757" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1</Name>
            <Loops>
                <VITIS_LOOP_734_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.322</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>644</Best-caseLatency>
                    <Average-caseLatency>644</Average-caseLatency>
                    <Worst-caseLatency>644</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.576 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.576 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.576 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>643</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_734_1>
                        <Name>VITIS_LOOP_734_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>128</TripCount>
                        <Latency>642</Latency>
                        <AbsoluteTimeLatency>2.568 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_734_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>FFT.cpp:734~FFT.cpp:761</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_734_1>
                            <Name>VITIS_LOOP_734_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>FFT.cpp:734~FFT.cpp:761</SourceLocation>
                        </VITIS_LOOP_734_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <FF>269</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>190</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_734_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln734_fu_107_p2" SOURCE="FFT.cpp:734" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln734" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_734_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln734_fu_113_p2" SOURCE="FFT.cpp:734" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln734" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_734_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln736_fu_136_p2" SOURCE="FFT.cpp:736" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln736" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_buf_1_U" SOURCE="" STORAGESIZE="32 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_buf_U" SOURCE="" STORAGESIZE="32 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_buf" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2</Name>
            <Loops>
                <VITIS_LOOP_764_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.870</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>132</Best-caseLatency>
                    <Average-caseLatency>132</Average-caseLatency>
                    <Worst-caseLatency>132</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.528 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.528 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.528 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>130</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_764_2>
                        <Name>VITIS_LOOP_764_2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>64</TripCount>
                        <Latency>130</Latency>
                        <AbsoluteTimeLatency>0.520 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_764_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>FFT.cpp:764</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_764_2>
                            <Name>VITIS_LOOP_764_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>FFT.cpp:764</SourceLocation>
                        </VITIS_LOOP_764_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>279</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>112</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_764_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln764_fu_175_p2" SOURCE="FFT.cpp:764" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln764" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_764_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln764_fu_181_p2" SOURCE="FFT.cpp:764" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln764" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FFT_DIT_RN</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>5.091</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1258</Best-caseLatency>
                    <Average-caseLatency>1258</Average-caseLatency>
                    <Worst-caseLatency>1258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.404 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.404 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.404 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1259</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>FFT.cpp:745</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>123</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>43</UTIL_BRAM>
                    <DSP>120</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>54</UTIL_DSP>
                    <FF>79998</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>75</UTIL_FF>
                    <LUT>65078</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>122</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mid_fifo_U" SOURCE="" STORAGESIZE="256 8 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="mid" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="revIdxTab_U" SOURCE="" STORAGESIZE="7 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="revIdxTab" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_U" SOURCE="" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_U" SOURCE="" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_U" SOURCE="" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_U" SOURCE="" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_U" SOURCE="" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_U" SOURCE="" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_U" SOURCE="" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_U" SOURCE="" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>reverse_in_stream_vector_U</Name>
            <ParentInst>FFT_DIT_spatial_unroll_CY_stream_vector_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>data_s1_stream_vector_U</Name>
            <ParentInst>FFT_DIT_spatial_unroll_CY_stream_vector_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_compile unsafe_math_optimizations="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="in" index="0" direction="in" srcType="stream&lt;hls::vector&lt;std::complex&lt;float&gt;, 4&gt;, 0&gt;&amp;" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="in_r" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out" index="1" direction="out" srcType="stream&lt;hls::vector&lt;std::complex&lt;float&gt;, 4&gt;, 0&gt;&amp;" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="out_r" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="in_r" type="ap_fifo" busTypeName="acc_fifo_read" mode="master" direction="in" dataWidth="256" portPrefix="in_r_">
            <portMaps>
                <portMap portMapName="in_r_dout">RD_DATA</portMap>
                <portMap portMapName="in_r_empty_n">EMPTY_N</portMap>
                <portMap portMapName="in_r_read">RD_EN</portMap>
            </portMaps>
            <ports>
                <port>in_r_dout</port>
                <port>in_r_empty_n</port>
                <port>in_r_read</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_r" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" direction="out" dataWidth="256" portPrefix="out_r_">
            <portMaps>
                <portMap portMapName="out_r_din">WR_DATA</portMap>
                <portMap portMapName="out_r_full_n">FULL_N</portMap>
                <portMap portMapName="out_r_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>out_r_din</port>
                <port>out_r_full_n</port>
                <port>out_r_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_FIFO">
                <table>
                    <keys size="3">Interface, Direction, Data Width</keys>
                    <column name="in_r">in, 256</column>
                    <column name="out_r">out, 256</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in">in, stream&lt;hls::vector&lt;std::complex&lt;float&gt; 4&gt; 0&gt;&amp;</column>
                    <column name="out">out, stream&lt;hls::vector&lt;std::complex&lt;float&gt; 4&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="in">in_r, interface</column>
                    <column name="out">out_r, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="inline" location="FFT.cpp:10" status="valid" parentFunction="radix2_bfly_double_buffer_quarter_cy" variable="" isDirective="0" options=""/>
        <Pragma type="bind_op" location="FFT.cpp:20" status="valid" parentFunction="radix2_bfly_double_buffer_quarter_cy" variable="d1_real" isDirective="0" options="variable=d1_real op=fsub impl=fabric"/>
        <Pragma type="bind_op" location="FFT.cpp:21" status="valid" parentFunction="radix2_bfly_double_buffer_quarter_cy" variable="d1_imag" isDirective="0" options="variable=d1_imag op=fadd impl=fabric"/>
        <Pragma type="bind_op" location="FFT.cpp:36" status="valid" parentFunction="radix2_bfly_double_buffer_quarter_cy" variable="d2_real" isDirective="0" options="variable=d2_real op=fadd impl=fabric"/>
        <Pragma type="bind_op" location="FFT.cpp:37" status="valid" parentFunction="radix2_bfly_double_buffer_quarter_cy" variable="d2_imag" isDirective="0" options="variable=d2_imag op=fadd impl=fabric"/>
        <Pragma type="bind_op" location="FFT.cpp:38" status="valid" parentFunction="radix2_bfly_double_buffer_quarter_cy" variable="d3_real" isDirective="0" options="variable=d3_real op=fsub impl=fabric"/>
        <Pragma type="bind_op" location="FFT.cpp:39" status="valid" parentFunction="radix2_bfly_double_buffer_quarter_cy" variable="d3_imag" isDirective="0" options="variable=d3_imag op=fsub impl=fabric"/>
        <Pragma type="performance" location="FFT.cpp:55" status="valid" parentFunction="output_result_array_to_stream" variable="" isDirective="0" options="target_ti=128/(2*2) unit=cycle"/>
        <Pragma type="performance" location="FFT.cpp:57" status="valid" parentFunction="output_result_array_to_stream" variable="" isDirective="0" options="target_ti=128/(2*2) unit=cycle"/>
        <Pragma type="pipeline" location="FFT.cpp:58" status="valid" parentFunction="output_result_array_to_stream" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="FFT.cpp:69" status="valid" parentFunction="bit_reverse" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="FFT.cpp:72" status="valid" parentFunction="bit_reverse" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="FFT.cpp:90" status="valid" parentFunction="reverse_read_stream_input" variable="" isDirective="0" options="II=1"/>
        <Pragma type="performance" location="FFT.cpp:91" status="valid" parentFunction="reverse_read_stream_input" variable="" isDirective="0" options="target_ti=128/(2*2) unit=cycle"/>
        <Pragma type="array_partition" location="FFT.cpp:95" status="valid" parentFunction="reverse_read_stream_input" variable="original" isDirective="0" options="variable=original type=complete dim=1"/>
        <Pragma type="array_partition" location="FFT.cpp:100" status="valid" parentFunction="reverse_read_stream_input" variable="reversed" isDirective="0" options="variable=reversed type=complete dim=1"/>
        <Pragma type="dependence" location="FFT.cpp:105" status="valid" parentFunction="reverse_read_stream_input" variable="data_rev_stream_0" isDirective="0" options="variable=data_rev_stream_0 inter direction=WAW false"/>
        <Pragma type="dependence" location="FFT.cpp:106" status="valid" parentFunction="reverse_read_stream_input" variable="data_rev_stream_1" isDirective="0" options="variable=data_rev_stream_1 inter direction=WAW false"/>
        <Pragma type="dependence" location="FFT.cpp:107" status="valid" parentFunction="reverse_read_stream_input" variable="data_rev_stream_2" isDirective="0" options="variable=data_rev_stream_2 inter direction=WAW false"/>
        <Pragma type="dependence" location="FFT.cpp:108" status="valid" parentFunction="reverse_read_stream_input" variable="data_rev_stream_3" isDirective="0" options="variable=data_rev_stream_3 inter direction=WAW false"/>
        <Pragma type="pipeline" location="FFT.cpp:131" status="valid" parentFunction="reverse_from_block_to_cyclic" variable="" isDirective="0" options="II=1"/>
        <Pragma type="performance" location="FFT.cpp:132" status="valid" parentFunction="reverse_from_block_to_cyclic" variable="" isDirective="0" options="target_ti=128/(2*2) unit=cycle"/>
        <Pragma type="array_partition" location="FFT.cpp:134" status="valid" parentFunction="reverse_from_block_to_cyclic" variable="offset" isDirective="0" options="variable=offset type=complete dim=1"/>
        <Pragma type="array_partition" location="FFT.cpp:139" status="valid" parentFunction="reverse_from_block_to_cyclic" variable="cyclic_offset" isDirective="0" options="variable=cyclic_offset type=complete dim=1"/>
        <Pragma type="array_partition" location="FFT.cpp:141" status="valid" parentFunction="reverse_from_block_to_cyclic" variable="block_data" isDirective="0" options="variable=block_data type=complete dim=1"/>
        <Pragma type="array_partition" location="FFT.cpp:151" status="valid" parentFunction="reverse_from_block_to_cyclic" variable="cyclic_data" isDirective="0" options="variable=cyclic_data type=complete dim=1"/>
        <Pragma type="dependence" location="FFT.cpp:198" status="valid" parentFunction="reverse_from_block_to_cyclic" variable="data_in_cyclic" isDirective="0" options="variable=data_in_cyclic inter direction=WAW false"/>
        <Pragma type="dependence" location="FFT.cpp:202" status="valid" parentFunction="reverse_from_block_to_cyclic" variable="data_in_cyclic" isDirective="0" options="variable=data_in_cyclic inter direction=WAW false"/>
        <Pragma type="pipeline" location="FFT.cpp:218" status="valid" parentFunction="reverse_write_stream_output" variable="" isDirective="0" options="II=1"/>
        <Pragma type="performance" location="FFT.cpp:219" status="valid" parentFunction="reverse_write_stream_output" variable="" isDirective="0" options="target_ti=128/(2*2) unit=cycle"/>
        <Pragma type="array_partition" location="FFT.cpp:238" status="valid" parentFunction="reverse_input_stream_uf2" variable="data_in_cyclic" isDirective="0" options="variable=data_in_cyclic type=complete dim=1"/>
        <Pragma type="array_partition" location="FFT.cpp:239" status="valid" parentFunction="reverse_input_stream_uf2" variable="data_rev_stream" isDirective="0" options="variable=data_rev_stream type=complete dim=1"/>
        <Pragma type="stream" location="FFT.cpp:242" status="valid" parentFunction="reverse_input_stream_uf2" variable="data_in_cyclic" isDirective="0" options="type=pipo variable=data_in_cyclic"/>
        <Pragma type="stream" location="FFT.cpp:243" status="valid" parentFunction="reverse_input_stream_uf2" variable="data_rev_stream" isDirective="0" options="type=pipo variable=data_rev_stream"/>
        <Pragma type="dataflow" location="FFT.cpp:245" status="warning" parentFunction="reverse_input_stream_uf2" variable="" isDirective="0" options="disable_start_propagation">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="performance" location="FFT.cpp:246" status="warning" parentFunction="reverse_input_stream_uf2" variable="" isDirective="0" options="target_ti=128/(2*2) unit=cycle">
            <Msg msg_id="214-346" msg_severity="WARNING" msg_body="Cannot apply performance pragma for function 'reverse_input_stream_UF2(hls::stream&lt;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;, 0&gt;&amp;)' (FFT.cpp:232)because dataflow pragma takes precedence"/>
        </Pragma>
        <Pragma type="pipeline" location="FFT.cpp:259" status="valid" parentFunction="reverse_input_stream_uf2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="FFT.cpp:264" status="valid" parentFunction="reverse_input_stream_uf2" variable="original" isDirective="0" options="variable=original type=complete dim=1"/>
        <Pragma type="array_partition" location="FFT.cpp:269" status="valid" parentFunction="reverse_input_stream_uf2" variable="reversed" isDirective="0" options="variable=reversed type=complete dim=1"/>
        <Pragma type="pipeline" location="FFT.cpp:280" status="valid" parentFunction="reverse_input_stream_uf2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="FFT.cpp:283" status="valid" parentFunction="reverse_input_stream_uf2" variable="offset" isDirective="0" options="variable=offset type=complete dim=1"/>
        <Pragma type="array_partition" location="FFT.cpp:288" status="valid" parentFunction="reverse_input_stream_uf2" variable="cyclic_offset" isDirective="0" options="variable=cyclic_offset type=complete dim=1"/>
        <Pragma type="array_partition" location="FFT.cpp:290" status="valid" parentFunction="reverse_input_stream_uf2" variable="block_data" isDirective="0" options="variable=block_data type=complete dim=1"/>
        <Pragma type="array_partition" location="FFT.cpp:296" status="valid" parentFunction="reverse_input_stream_uf2" variable="cyclic_data" isDirective="0" options="variable=cyclic_data type=complete dim=1"/>
        <Pragma type="pipeline" location="FFT.cpp:358" status="valid" parentFunction="reverse_input_stream_uf2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="performance" location="FFT.cpp:381" status="valid" parentFunction="fft_stage_spatial_unroll" variable="" isDirective="0" options="target_ti=128/(2*2) unit=cycle"/>
        <Pragma type="unroll" location="FFT.cpp:382" status="warning" parentFunction="fft_stage_spatial_unroll" variable="" isDirective="0" options="factor=2&gt;&gt;(stage-1)">
            <Msg msg_id="207-5577" msg_severity="WARNING" msg_body="Unroll pragma is ignored, because 'factor' is not positive integer"/>
        </Pragma>
        <Pragma type="pipeline" location="FFT.cpp:383" status="valid" parentFunction="fft_stage_spatial_unroll" variable="" isDirective="0" options=""/>
        <Pragma type="bind_op" location="FFT.cpp:388" status="valid" parentFunction="fft_stage_spatial_unroll" variable="index" isDirective="0" options="variable=index op=mul impl=fabric"/>
        <Pragma type="pipeline" location="FFT.cpp:399" status="valid" parentFunction="fft_stage_spatial_unroll" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="FFT.cpp:400" status="valid" parentFunction="fft_stage_spatial_unroll" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="performance" location="FFT.cpp:401" status="valid" parentFunction="fft_stage_spatial_unroll" variable="" isDirective="0" options="target_ti=128/(2*2) unit=cycle"/>
        <Pragma type="bind_op" location="FFT.cpp:404" status="valid" parentFunction="fft_stage_spatial_unroll" variable="index" isDirective="0" options="variable=index op=mul impl=fabric"/>
        <Pragma type="performance" location="FFT.cpp:414" status="valid" parentFunction="fft_stage_spatial_unroll" variable="" isDirective="0" options="target_ti=128/(2*2) unit=cycle"/>
        <Pragma type="pipeline" location="FFT.cpp:417" status="valid" parentFunction="fft_stage_spatial_unroll" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="FFT.cpp:418" status="valid" parentFunction="fft_stage_spatial_unroll" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="bind_op" location="FFT.cpp:421" status="valid" parentFunction="fft_stage_spatial_unroll" variable="index" isDirective="0" options="variable=index op=mul impl=fabric"/>
        <Pragma type="array_partition" location="FFT.cpp:425" status="valid" parentFunction="fft_stage_spatial_unroll" variable="twiddles" isDirective="0" options="variable=twiddles complete"/>
        <Pragma type="inline" location="FFT.cpp:435" status="valid" parentFunction="radix2_bfly_double_buffer_quarter_onlycompute" variable="" isDirective="0" options=""/>
        <Pragma type="bind_op" location="FFT.cpp:445" status="valid" parentFunction="radix2_bfly_double_buffer_quarter_onlycompute" variable="d1_real" isDirective="0" options="variable=d1_real op=fsub impl=fabric"/>
        <Pragma type="bind_op" location="FFT.cpp:446" status="valid" parentFunction="radix2_bfly_double_buffer_quarter_onlycompute" variable="d1_imag" isDirective="0" options="variable=d1_imag op=fadd impl=fabric"/>
        <Pragma type="bind_op" location="FFT.cpp:470" status="valid" parentFunction="radix2_bfly_double_buffer_quarter_onlycompute" variable="d2_real" isDirective="0" options="variable=d2_real op=fadd impl=fabric"/>
        <Pragma type="bind_op" location="FFT.cpp:471" status="valid" parentFunction="radix2_bfly_double_buffer_quarter_onlycompute" variable="d2_imag" isDirective="0" options="variable=d2_imag op=fadd impl=fabric"/>
        <Pragma type="bind_op" location="FFT.cpp:472" status="valid" parentFunction="radix2_bfly_double_buffer_quarter_onlycompute" variable="d3_real" isDirective="0" options="variable=d3_real op=fsub impl=fabric"/>
        <Pragma type="bind_op" location="FFT.cpp:473" status="valid" parentFunction="radix2_bfly_double_buffer_quarter_onlycompute" variable="d3_imag" isDirective="0" options="variable=d3_imag op=fsub impl=fabric"/>
        <Pragma type="dataflow" location="FFT.cpp:494" status="warning" parentFunction="fft_stage1_vectorstream_parameterize" variable="" isDirective="0" options="disable_start_propagation">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="performance" location="FFT.cpp:497" status="valid" parentFunction="fft_stage1_vectorstream_parameterize" variable="" isDirective="0" options="target_ti=128/(2*2) unit=cycle"/>
        <Pragma type="pipeline" location="FFT.cpp:498" status="valid" parentFunction="fft_stage1_vectorstream_parameterize" variable="" isDirective="0" options=""/>
        <Pragma type="performance" location="FFT.cpp:522" status="valid" parentFunction="fft_stage2_vectorstreamin_arrayout_parametize" variable="" isDirective="0" options="target_ti=128/(2*2) unit=cycle"/>
        <Pragma type="performance" location="FFT.cpp:524" status="valid" parentFunction="fft_stage2_vectorstreamin_arrayout_parametize" variable="" isDirective="0" options="target_ti=128/(2*2) unit=cycle"/>
        <Pragma type="pipeline" location="FFT.cpp:525" status="valid" parentFunction="fft_stage2_vectorstreamin_arrayout_parametize" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="FFT.cpp:553" status="valid" parentFunction="fft_dit_spatial_unroll_cy_stream_vector" variable="" isDirective="0" options="disable_start_propagation"/>
        <Pragma type="performance" location="FFT.cpp:554" status="warning" parentFunction="fft_dit_spatial_unroll_cy_stream_vector" variable="" isDirective="0" options="target_ti=128/(2*2) unit=cycle">
            <Msg msg_id="214-346" msg_severity="WARNING" msg_body="Cannot apply performance pragma for function 'FFT_DIT_spatial_unroll_CY_stream_vector(hls::stream&lt;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;, 0&gt;&amp;)' (FFT.cpp:551)because dataflow pragma takes precedence"/>
        </Pragma>
        <Pragma type="array_partition" location="FFT.cpp:566" status="valid" parentFunction="fft_dit_spatial_unroll_cy_stream_vector" variable="data_0" isDirective="0" options="variable=data_0 type=cyclic factor=2*2 dim=1"/>
        <Pragma type="bind_storage" location="FFT.cpp:567" status="valid" parentFunction="fft_dit_spatial_unroll_cy_stream_vector" variable="data_0" isDirective="0" options="variable=data_0 type=RAM_2P impl=LUTRAM"/>
        <Pragma type="array_partition" location="FFT.cpp:570" status="valid" parentFunction="fft_dit_spatial_unroll_cy_stream_vector" variable="data_1" isDirective="0" options="variable=data_1 type=cyclic factor=2 dim=1"/>
        <Pragma type="array_partition" location="FFT.cpp:571" status="valid" parentFunction="fft_dit_spatial_unroll_cy_stream_vector" variable="data_2" isDirective="0" options="variable=data_2 type=cyclic factor=2 dim=1"/>
        <Pragma type="array_partition" location="FFT.cpp:572" status="valid" parentFunction="fft_dit_spatial_unroll_cy_stream_vector" variable="data_3" isDirective="0" options="variable=data_3 type=cyclic factor=2 dim=1"/>
        <Pragma type="array_partition" location="FFT.cpp:573" status="valid" parentFunction="fft_dit_spatial_unroll_cy_stream_vector" variable="data_4" isDirective="0" options="variable=data_4 type=cyclic factor=2 dim=1"/>
        <Pragma type="array_partition" location="FFT.cpp:574" status="valid" parentFunction="fft_dit_spatial_unroll_cy_stream_vector" variable="data_5" isDirective="0" options="variable=data_5 type=cyclic factor=2 dim=1"/>
        <Pragma type="dataflow" location="FFT.cpp:602" status="valid" parentFunction="fft_dft_spatial_unroll_cy_stream_vector" variable="" isDirective="0" options="disable_start_propagation"/>
        <Pragma type="performance" location="FFT.cpp:603" status="valid" parentFunction="fft_dft_spatial_unroll_cy_stream_vector" variable="" isDirective="0" options="target_ti=128/(2*2) unit=cycle"/>
        <Pragma type="array_partition" location="FFT.cpp:613" status="valid" parentFunction="fft_dft_spatial_unroll_cy_stream_vector" variable="data_0" isDirective="0" options="variable=data_0 type=cyclic factor=2*2 dim=1"/>
        <Pragma type="bind_storage" location="FFT.cpp:614" status="valid" parentFunction="fft_dft_spatial_unroll_cy_stream_vector" variable="data_0" isDirective="0" options="variable=data_0 type=RAM_2P impl=LUTRAM"/>
        <Pragma type="array_partition" location="FFT.cpp:616" status="valid" parentFunction="fft_dft_spatial_unroll_cy_stream_vector" variable="data_1" isDirective="0" options="variable=data_1 type=cyclic factor=2 dim=1"/>
        <Pragma type="array_partition" location="FFT.cpp:617" status="valid" parentFunction="fft_dft_spatial_unroll_cy_stream_vector" variable="data_2" isDirective="0" options="variable=data_2 type=cyclic factor=2 dim=1"/>
        <Pragma type="array_partition" location="FFT.cpp:618" status="valid" parentFunction="fft_dft_spatial_unroll_cy_stream_vector" variable="data_3" isDirective="0" options="variable=data_3 type=cyclic factor=2 dim=1"/>
        <Pragma type="array_partition" location="FFT.cpp:619" status="valid" parentFunction="fft_dft_spatial_unroll_cy_stream_vector" variable="data_4" isDirective="0" options="variable=data_4 type=cyclic factor=2 dim=1"/>
        <Pragma type="array_partition" location="FFT.cpp:620" status="valid" parentFunction="fft_dft_spatial_unroll_cy_stream_vector" variable="data_5" isDirective="0" options="variable=data_5 type=cyclic factor=2 dim=1"/>
        <Pragma type="dataflow" location="FFT.cpp:644" status="warning" parentFunction="fft_pipeline_dit" variable="" isDirective="0" options="disable_start_propagation">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="dataflow" location="FFT.cpp:669" status="warning" parentFunction="fft_pipeline_dif" variable="" isDirective="0" options="disable_start_propagation">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
            <Msg msg_id="214-169" msg_severity="WARNING" msg_body="There are a total of 4 such instances of non-canonical statements in the dataflow region"/>
        </Pragma>
        <Pragma type="stream" location="FFT.cpp:688" status="valid" parentFunction="fft_pipeline_dif" variable="stage0" isDirective="0" options="variable=stage0 depth=8"/>
        <Pragma type="stream" location="FFT.cpp:708" status="valid" parentFunction="fft_pipeline_dif" variable="stage1" isDirective="0" options="variable=stage1 depth=8"/>
        <Pragma type="stream" location="FFT.cpp:751" status="valid" parentFunction="fft_dit_rn" variable="mid" isDirective="0" options="variable=mid depth=8"/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="pipeline" parentFunction="output_result_array_to_stream" options="II=1" pragmaLocId="FFT.cpp:0:3" srcPragmaType="performance" srcPragmaLoc="FFT.cpp:57:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" loopName="PostP_Fwd_loop" loopLoc="FFT.cpp:56:18"/>
        <AutoPragma type="pipeline" parentFunction="fft_stage_spatial_unroll&lt;7&gt;" options="II=1" pragmaLocId="FFT.cpp:0:4" srcPragmaType="performance" srcPragmaLoc="FFT.cpp:401:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" loopName="R_Group_loop_bflySize_equal_FFT_NUM" loopLoc="FFT.cpp:398:13"/>
        <AutoPragma type="pipeline" parentFunction="fft_stage_spatial_unroll&lt;6&gt;" options="II=1" pragmaLocId="FFT.cpp:0:5" srcPragmaType="performance" srcPragmaLoc="FFT.cpp:414:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" loopName="R_Group_loop" loopLoc="FFT.cpp:416:13"/>
        <AutoPragma type="loop_flatten" parentFunction="fft_stage_spatial_unroll&lt;6&gt;" options="1" pragmaLocId="FFT.cpp:0:6" srcPragmaType="performance" srcPragmaLoc="FFT.cpp:414:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" loopName="R_Group_loop" loopLoc="FFT.cpp:416:13"/>
        <AutoPragma type="pipeline" parentFunction="fft_stage_spatial_unroll&lt;5&gt;" options="II=1" pragmaLocId="FFT.cpp:0:7" srcPragmaType="performance" srcPragmaLoc="FFT.cpp:414:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" loopName="R_Group_loop" loopLoc="FFT.cpp:416:13"/>
        <AutoPragma type="loop_flatten" parentFunction="fft_stage_spatial_unroll&lt;5&gt;" options="1" pragmaLocId="FFT.cpp:0:8" srcPragmaType="performance" srcPragmaLoc="FFT.cpp:414:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" loopName="R_Group_loop" loopLoc="FFT.cpp:416:13"/>
        <AutoPragma type="pipeline" parentFunction="fft_stage_spatial_unroll&lt;4&gt;" options="II=1" pragmaLocId="FFT.cpp:0:9" srcPragmaType="performance" srcPragmaLoc="FFT.cpp:414:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" loopName="R_Group_loop" loopLoc="FFT.cpp:416:13"/>
        <AutoPragma type="loop_flatten" parentFunction="fft_stage_spatial_unroll&lt;4&gt;" options="1" pragmaLocId="FFT.cpp:0:10" srcPragmaType="performance" srcPragmaLoc="FFT.cpp:414:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" loopName="R_Group_loop" loopLoc="FFT.cpp:416:13"/>
        <AutoPragma type="pipeline" parentFunction="fft_stage_spatial_unroll&lt;3&gt;" options="II=1" pragmaLocId="FFT.cpp:0:11" srcPragmaType="performance" srcPragmaLoc="FFT.cpp:414:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" loopName="R_Group_loop" loopLoc="FFT.cpp:416:13"/>
        <AutoPragma type="loop_flatten" parentFunction="fft_stage_spatial_unroll&lt;3&gt;" options="1" pragmaLocId="FFT.cpp:0:12" srcPragmaType="performance" srcPragmaLoc="FFT.cpp:414:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" loopName="R_Group_loop" loopLoc="FFT.cpp:416:13"/>
        <AutoPragma type="pipeline" parentFunction="fft_stage1_vectorstream_parameterize" options="II=1" pragmaLocId="FFT.cpp:0:2" srcPragmaType="performance" srcPragmaLoc="FFT.cpp:497:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" loopName="FFT_Stage1" loopLoc="FFT.cpp:496:14"/>
        <AutoPragma type="pipeline" parentFunction="fft_stage2_vectorstreamin_arrayout_parametize" options="II=1" pragmaLocId="FFT.cpp:0:1" srcPragmaType="performance" srcPragmaLoc="FFT.cpp:524:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" loopName="FFT_Stage2" loopLoc="FFT.cpp:523:13"/>
    </AutoPragmaReport>
</profile>

