# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../JTAG_learning.gen/sources_1/bd/design_1/ipshared/c2c6" --include "../../../../JTAG_learning.gen/sources_1/bd/design_1/ipshared/ec67/hdl" \
"../../../../JTAG_learning.ip_user_files/bd/design_1/ip/design_1_jtag_axi_0_0/sim/design_1_jtag_axi_0_0.v" \
"../../../../JTAG_learning.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v" \
"../../../../JTAG_learning.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v" \
"../../../../JTAG_learning.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../../JTAG_learning.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../JTAG_learning.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
