# Compile of BinaryToBCD.vhd was successful.
# Compile of ClockDividerModule.vhd was successful.
# Compile of Display.vhd was successful.
# Compile of Numpad.vhd was successful.
# Compile of TestBench.vhd was successful.
# 5 compiles, 0 failed with no errors.
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 15:25:07 on Apr 15,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/testbench/i_Numpad/TinyClock \
sim:/testbench/i_Numpad/Binary \
sim:/testbench/i_Numpad/ActionJackson \
sim:/testbench/i_Numpad/InputValueOne \
sim:/testbench/i_Numpad/InputValueTwo \
sim:/testbench/i_Numpad/Row \
sim:/testbench/i_Numpad/Column \
sim:/testbench/i_Numpad/ButtonEnable \
sim:/testbench/i_Numpad/InputValue \
sim:/testbench/i_Numpad/Switch \
sim:/testbench/i_Numpad/TestButton \
sim:/testbench/i_Numpad/Counter
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1200 ms  Iteration: 2  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1700 ms  Iteration: 0  Instance: /testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1950 ms  Iteration: 0  Instance: /testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2700 ms  Iteration: 2  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 3650 ms  Iteration: 0  Instance: /testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 3900 ms  Iteration: 0  Instance: /testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 4500 ms  Iteration: 2  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5600 ms  Iteration: 0  Instance: /testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5800 ms  Iteration: 2  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5850 ms  Iteration: 0  Instance: /testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 7550 ms  Iteration: 0  Instance: /testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 7800 ms  Iteration: 0  Instance: /testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 9500 ms  Iteration: 0  Instance: /testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 9750 ms  Iteration: 0  Instance: /testbench
restart
# Compile of BinaryToBCD.vhd was successful.
# Compile of ClockDividerModule.vhd was successful.
# Compile of Display.vhd was successful.
# Compile of Numpad.vhd was successful.
# Compile of TestBench.vhd was successful.
# 5 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1150 ms  Iteration: 4  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1700 ms  Iteration: 0  Instance: /testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1950 ms  Iteration: 0  Instance: /testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2650 ms  Iteration: 4  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2700 ms  Iteration: 2  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 3650 ms  Iteration: 0  Instance: /testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 3900 ms  Iteration: 0  Instance: /testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 4500 ms  Iteration: 2  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5600 ms  Iteration: 0  Instance: /testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5750 ms  Iteration: 4  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5800 ms  Iteration: 2  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5850 ms  Iteration: 0  Instance: /testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 7550 ms  Iteration: 0  Instance: /testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 7800 ms  Iteration: 0  Instance: /testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 9500 ms  Iteration: 0  Instance: /testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 9750 ms  Iteration: 0  Instance: /testbench
# Compile of BinaryToBCD.vhd was successful.
# Compile of ClockDividerModule.vhd was successful.
# Compile of Display.vhd was successful.
# Compile of Numpad.vhd was successful.
# Compile of TestBench.vhd failed with 6 errors.
# 5 compiles, 1 failed with 6 errors.
restart
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1150 ms  Iteration: 4  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1700 ms  Iteration: 0  Instance: /testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1950 ms  Iteration: 0  Instance: /testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2650 ms  Iteration: 4  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2700 ms  Iteration: 2  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 3650 ms  Iteration: 0  Instance: /testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 3900 ms  Iteration: 0  Instance: /testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 4500 ms  Iteration: 2  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5600 ms  Iteration: 0  Instance: /testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5750 ms  Iteration: 4  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5800 ms  Iteration: 2  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5850 ms  Iteration: 0  Instance: /testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 7550 ms  Iteration: 0  Instance: /testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 7800 ms  Iteration: 0  Instance: /testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 9500 ms  Iteration: 0  Instance: /testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 9750 ms  Iteration: 0  Instance: /testbench
# Compile of BinaryToBCD.vhd was successful.
# Compile of ClockDividerModule.vhd was successful.
# Compile of Display.vhd was successful.
# Compile of Numpad.vhd was successful.
# Compile of TestBench.vhd failed with 6 errors.
# 5 compiles, 1 failed with 6 errors.
# Compile of BinaryToBCD.vhd was successful.
# Compile of ClockDividerModule.vhd was successful.
# Compile of Display.vhd was successful.
# Compile of Numpad.vhd was successful.
# Compile of TestBench.vhd failed with 6 errors.
# 5 compiles, 1 failed with 6 errors.
restart
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# ** Error: (vsim-3732) C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd(44): No default binding for component instance 'i_Numpad'.
#    The following component port is not on the entity:
#           Binary
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i_Numpad File: C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Numpad.vhd
# vcom -work work -2002 -explicit -stats=none C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/BinaryToBCD.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Display.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# ** Error: C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd(47): near "process": syntax error
# ** Error: C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd(52): Illegal concurrent statement.
# ** Error: C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd(56): Illegal concurrent statement.
# ** Error: C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd(58): Illegal concurrent statement.
# ** Error: C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd(59): Illegal concurrent statement.
# ** Error: C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd(62): near "process": (vcom-1576) expecting ';'.
# 
# 
# 5 compiles, 1 failed with 6 errors.
# vcom -work work -2002 -explicit -stats=none C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/BinaryToBCD.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Display.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# ** Error: C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd(47): near "process": syntax error
# ** Error: C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd(52): Illegal concurrent statement.
# ** Error: C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd(56): Illegal concurrent statement.
# ** Error: C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd(58): Illegal concurrent statement.
# ** Error: C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd(59): Illegal concurrent statement.
# ** Error: C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd(62): near "process": (vcom-1576) expecting ';'.
# 
# 
# 5 compiles, 1 failed with 6 errors.
# vcom -work work -2002 -explicit -stats=none C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/BinaryToBCD.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Display.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# ** Error: C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Numpad.vhd(46): Illegal target for signal assignment.
# ** Error: C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Numpad.vhd(46): (vcom-1136) Unknown identifier "Binary".
# ** Error: C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Numpad.vhd(46): Prefix of attribute "length" must be appropriate for an array object or must denote an array subtype.
# ** Error: C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Numpad.vhd(46): (vcom-1136) Unknown identifier "Binary".
# ** Error: C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Numpad.vhd(406): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# ** Error: C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd(47): near "process": syntax error
# ** Error: C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd(52): Illegal concurrent statement.
# ** Error: C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd(56): Illegal concurrent statement.
# ** Error: C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd(58): Illegal concurrent statement.
# ** Error: C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd(59): Illegal concurrent statement.
# ** Error: C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd(62): near "process": (vcom-1576) expecting ';'.
# 
# 
# 5 compiles, 2 failed with 11 errors.
# vcom -work work -2002 -explicit -stats=none C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/BinaryToBCD.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Display.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# ** Error: C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd(47): near "process": syntax error
# ** Error: C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd(52): Illegal concurrent statement.
# ** Error: C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd(56): Illegal concurrent statement.
# ** Error: C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd(58): Illegal concurrent statement.
# ** Error: C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd(59): Illegal concurrent statement.
# ** Error: C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd(62): near "process": (vcom-1576) expecting ';'.
# 
# 
# 5 compiles, 1 failed with 6 errors.
# vcom -work work -2002 -explicit -stats=none C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/BinaryToBCD.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Display.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# 
# 
# 5 compiles, 0 failed with no errors.
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 15:25:07 on Apr 15,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench/i_Numpad/Binary'. 
add wave -position insertpoint  \
sim:/testbench/i_Numpad/TinyClock \
sim:/testbench/i_Numpad/TestBar \
sim:/testbench/i_Numpad/ActionJackson \
sim:/testbench/i_Numpad/InputValueOne \
sim:/testbench/i_Numpad/InputValueTwo \
sim:/testbench/i_Numpad/Row \
sim:/testbench/i_Numpad/Column \
sim:/testbench/i_Numpad/ButtonEnable \
sim:/testbench/i_Numpad/InputValue \
sim:/testbench/i_Numpad/Switch \
sim:/testbench/i_Numpad/TestButton \
sim:/testbench/i_Numpad/Counter
restart
run
# Can't move the Now cursor.
# Can't move the Now cursor.
restart
# vcom -work work -2002 -explicit -stats=none C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# ** Error: C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd(44): (vcom-1484) Unknown formal identifier "Binary".
# ** Error: C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd(65): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/BinaryToBCD.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/BinaryToBCD.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# ** Warning: (vcom-6) -- Waiting for lock by "Bruger@DESKTOP-4N1URV7, pid = 10128
# ". Lockfile is "C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/work/_lock".
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Display.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# 
# 
# 5 compiles, 0 failed with no errors.
# vcom -work work -2002 -explicit -stats=none C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Display.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# 
# 
# 5 compiles, 0 failed with no errors.
add wave -position insertpoint  \
sim:/testbench/i_Numpad/TinyClock \
sim:/testbench/i_Numpad/TestBar \
sim:/testbench/i_Numpad/ActionJackson \
sim:/testbench/i_Numpad/InputValueOne \
sim:/testbench/i_Numpad/InputValueTwo \
sim:/testbench/i_Numpad/Row \
sim:/testbench/i_Numpad/Column \
sim:/testbench/i_Numpad/ButtonEnable \
sim:/testbench/i_Numpad/InputValue \
sim:/testbench/i_Numpad/Switch \
sim:/testbench/i_Numpad/TestButton \
sim:/testbench/i_Numpad/Counter
add wave -position insertpoint  \
sim:/testbench/i_Display/DecimalOutput \
sim:/testbench/i_Display/DisplayOutput
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench/i_Numpad/TestBar'. 
run
add wave -position insertpoint  \
sim:/testbench/i_Numpad/Binary
restart
run
