

================================================================
== Vivado HLS Report for 'operator_float_div10'
================================================================
* Date:           Fri Aug 31 16:09:11 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_float_div
* Solution:       div10
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     2.132|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   38|   38|   38|   38|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |                           |                |  Latency  |  Interval | Pipeline|
        |          Instance         |     Module     | min | max | min | max |   Type  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div5_chunk_fu_110  |lut_div5_chunk  |    1|    1|    1|    1|   none  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     297|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      -|     380|     301|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     202|
|Register         |        -|      -|     226|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     606|     800|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+----------------------+---------+-------+-----+-----+
    |grp_lut_div5_chunk_fu_110  |lut_div5_chunk        |        0|      0|   14|   39|
    |operator_float_dibkb_U9    |operator_float_dibkb  |        0|      0|  183|  131|
    |operator_float_dicud_U10   |operator_float_dicud  |        0|      0|  183|  131|
    +---------------------------+----------------------+---------+-------+-----+-----+
    |Total                      |                      |        0|      0|  380|  301|
    +---------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |shift_V_1_fu_197_p2          |     +    |      0|  0|  15|           3|           8|
    |xf_V_4_fu_350_p2             |     +    |      0|  0|  35|           2|          28|
    |new_exp_V_1_fu_206_p2        |     -    |      0|  0|  15|           8|           8|
    |shift_V_fu_222_p2            |     -    |      0|  0|  15|           2|           8|
    |sel_tmp1_fu_232_p2           |    and   |      0|  0|   6|           1|           1|
    |sel_tmp6_fu_254_p2           |    and   |      0|  0|   6|           1|           1|
    |icmp_fu_174_p2               |   icmp   |      0|  0|   8|           2|           1|
    |tmp_1_fu_202_p2              |   icmp   |      0|  0|  11|           8|           8|
    |tmp_3_fu_187_p2              |   icmp   |      0|  0|  11|           8|           1|
    |tmp_4_fu_192_p2              |   icmp   |      0|  0|  11|           8|           8|
    |tmp_6_fu_217_p2              |   icmp   |      0|  0|  11|           8|           2|
    |tmp_9_fu_275_p2              |   icmp   |      0|  0|  11|           8|           2|
    |sel_tmp5_demorgan_fu_244_p2  |    or    |      0|  0|   6|           1|           1|
    |tmp_10_fu_288_p2             |    or    |      0|  0|   6|           1|           1|
    |p_1_fu_280_p3                |  select  |      0|  0|   2|           1|           2|
    |p_Repl2_1_fu_294_p3          |  select  |      0|  0|   8|           1|           8|
    |p_Repl2_s_fu_501_p3          |  select  |      0|  0|  23|           1|          23|
    |p_cast_cast_fu_180_p3        |  select  |      0|  0|   3|           1|           3|
    |shift_V_2_fu_237_p3          |  select  |      0|  0|   8|           1|           8|
    |shift_V_3_fu_260_p3          |  select  |      0|  0|   8|           1|           8|
    |shift_V_4_fu_268_p3          |  select  |      0|  0|   8|           1|           1|
    |shift_V_cast_cast_fu_210_p3  |  select  |      0|  0|   2|           1|           2|
    |xf_V_1_fu_344_p3             |  select  |      0|  0|  28|           1|          28|
    |xf_V_fu_329_p3               |  select  |      0|  0|  28|           1|          28|
    |sel_tmp5_fu_248_p2           |    xor   |      0|  0|   6|           1|           2|
    |sel_tmp_fu_227_p2            |    xor   |      0|  0|   6|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 297|          73|         193|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  137|         30|    1|         30|
    |grp_lut_div5_chunk_fu_110_d_V     |   50|         11|    3|         33|
    |grp_lut_div5_chunk_fu_110_r_in_V  |   15|          3|    3|          9|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  202|         44|    7|         72|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  29|   0|   29|          0|
    |call_ret3_i_i_reg_681_0                 |   3|   0|    3|          0|
    |call_ret4_i_i_reg_686_0                 |   3|   0|    3|          0|
    |call_ret5_i_i_reg_691_0                 |   3|   0|    3|          0|
    |call_ret6_i_i_reg_696_0                 |   3|   0|    3|          0|
    |call_ret7_i_i_reg_701_0                 |   3|   0|    3|          0|
    |call_ret8_i_i_reg_706_0                 |   3|   0|    3|          0|
    |call_ret9_i_i_reg_711_0                 |   3|   0|    3|          0|
    |d_chunk_V_1_reg_631                     |   3|   0|    3|          0|
    |d_chunk_V_2_reg_636                     |   3|   0|    3|          0|
    |d_chunk_V_3_reg_641                     |   3|   0|    3|          0|
    |d_chunk_V_4_reg_646                     |   3|   0|    3|          0|
    |d_chunk_V_5_reg_651                     |   3|   0|    3|          0|
    |d_chunk_V_6_reg_656                     |   3|   0|    3|          0|
    |d_chunk_V_7_reg_661                     |   3|   0|    3|          0|
    |d_chunk_V_8_reg_666                     |   3|   0|    3|          0|
    |d_chunk_V_9_reg_671                     |   3|   0|    3|          0|
    |d_chunk_V_reg_676                       |   1|   0|    3|          2|
    |grp_lut_div5_chunk_fu_110_ap_start_reg  |   1|   0|    1|          0|
    |icmp_reg_543                            |   1|   0|    1|          0|
    |new_exp_V_reg_524                       |   8|   0|    8|          0|
    |new_mant_V_1_reg_536                    |  23|   0|   23|          0|
    |p_Repl2_1_reg_590                       |   8|   0|    8|          0|
    |p_Repl2_2_reg_519                       |   1|   0|    1|          0|
    |p_cast_cast_reg_549                     |   3|   0|    8|          5|
    |reg_133                                 |   3|   0|    3|          0|
    |shift_V_1_reg_569                       |   8|   0|    8|          0|
    |shift_V_4_reg_579                       |   8|   0|    8|          0|
    |tmp_12_reg_615                          |  28|   0|   28|          0|
    |tmp_14_reg_626                          |   1|   0|    1|          0|
    |tmp_3_reg_555                           |   1|   0|    1|          0|
    |tmp_4_reg_563                           |   1|   0|    1|          0|
    |tmp_5_reg_610                           |  23|   0|   23|          0|
    |tmp_6_reg_574                           |   1|   0|    1|          0|
    |tmp_9_reg_585                           |   1|   0|    1|          0|
    |xf_V_reg_620                            |  28|   0|   28|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 226|   0|  233|          7|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_float_div10 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_float_div10 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_float_div10 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_float_div10 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_float_div10 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_float_div10 | return value |
|ap_return  | out |   32| ap_ctrl_hs | operator_float_div10 | return value |
|in_r       |  in |   32|   ap_none  |         in_r         |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.64>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%in_read = call float @_ssdm_op_Read.ap_auto.float(float %in_r) nounwind"   --->   Operation 30 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %in_read to i32" [test.cpp:63->test.cpp:799]   --->   Operation 31 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [test.cpp:64->test.cpp:799]   --->   Operation 32 'bitselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%new_exp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [test.cpp:65->test.cpp:799]   --->   Operation 33 'partselect' 'new_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%new_mant_V_1 = trunc i32 %p_Val2_s to i23" [test.cpp:66->test.cpp:799]   --->   Operation 34 'trunc' 'new_mant_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %p_Val2_s, i32 21, i32 22)" [test.cpp:805]   --->   Operation 35 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.64ns)   --->   "%icmp = icmp eq i2 %tmp, 0" [test.cpp:805]   --->   Operation 36 'icmp' 'icmp' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.88>
ST_2 : Operation 37 [1/1] (0.66ns)   --->   "%p_cast_cast = select i1 %icmp, i8 4, i8 3" [test.cpp:805]   --->   Operation 37 'select' 'p_cast_cast' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.22ns)   --->   "%tmp_3 = icmp eq i8 %new_exp_V, 0" [test.cpp:811]   --->   Operation 38 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.22ns)   --->   "%tmp_4 = icmp ult i8 %p_cast_cast, %new_exp_V" [test.cpp:814]   --->   Operation 39 'icmp' 'tmp_4' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.39ns)   --->   "%shift_V_1 = add i8 -2, %new_exp_V" [test.cpp:818]   --->   Operation 40 'add' 'shift_V_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.13>
ST_3 : Operation 41 [1/1] (1.22ns)   --->   "%tmp_1 = icmp ugt i8 %p_cast_cast, %new_exp_V" [test.cpp:807]   --->   Operation 41 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (1.39ns)   --->   "%new_exp_V_1 = sub i8 %new_exp_V, %p_cast_cast" [test.cpp:810]   --->   Operation 42 'sub' 'new_exp_V_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node shift_V_2)   --->   "%shift_V_cast_cast = select i1 %icmp, i8 3, i8 2" [test.cpp:805]   --->   Operation 43 'select' 'shift_V_cast_cast' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.22ns)   --->   "%tmp_6 = icmp ult i8 %new_exp_V, 3" [test.cpp:815]   --->   Operation 44 'icmp' 'tmp_6' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.39ns)   --->   "%shift_V = sub i8 2, %new_exp_V" [test.cpp:816]   --->   Operation 45 'sub' 'shift_V' <Predicate = (!tmp_3)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node shift_V_2)   --->   "%sel_tmp = xor i1 %tmp_3, true" [test.cpp:811]   --->   Operation 46 'xor' 'sel_tmp' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node shift_V_2)   --->   "%sel_tmp1 = and i1 %tmp_4, %sel_tmp" [test.cpp:814]   --->   Operation 47 'and' 'sel_tmp1' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.74ns) (out node of the LUT)   --->   "%shift_V_2 = select i1 %sel_tmp1, i8 %shift_V_cast_cast, i8 %shift_V_1" [test.cpp:814]   --->   Operation 48 'select' 'shift_V_2' <Predicate = (!tmp_3)> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp5_demorgan = or i1 %tmp_3, %tmp_4" [test.cpp:811]   --->   Operation 49 'or' 'sel_tmp5_demorgan' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp5 = xor i1 %sel_tmp5_demorgan, true" [test.cpp:811]   --->   Operation 50 'xor' 'sel_tmp5' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp6 = and i1 %tmp_6, %sel_tmp5" [test.cpp:815]   --->   Operation 51 'and' 'sel_tmp6' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%shift_V_3 = select i1 %sel_tmp6, i8 %shift_V, i8 %shift_V_2" [test.cpp:815]   --->   Operation 52 'select' 'shift_V_3' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.74ns) (out node of the LUT)   --->   "%shift_V_4 = select i1 %tmp_3, i8 1, i8 %shift_V_3" [test.cpp:811]   --->   Operation 53 'select' 'shift_V_4' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.22ns)   --->   "%tmp_9 = icmp eq i8 %new_exp_V, -1" [test.cpp:829]   --->   Operation 54 'icmp' 'tmp_9' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%p_1 = select i1 %tmp_9, i8 -1, i8 0" [test.cpp:829]   --->   Operation 55 'select' 'p_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%tmp_10 = or i1 %tmp_9, %tmp_1" [test.cpp:829]   --->   Operation 56 'or' 'tmp_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.74ns) (out node of the LUT)   --->   "%p_Repl2_1 = select i1 %tmp_10, i8 %p_1, i8 %new_exp_V_1" [test.cpp:829]   --->   Operation 57 'select' 'p_Repl2_1' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_s = zext i23 %new_mant_V_1 to i32" [test.cpp:822]   --->   Operation 58 'zext' 'tmp_s' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_2 = zext i8 %shift_V_4 to i32" [test.cpp:822]   --->   Operation 59 'zext' 'tmp_2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i8 %shift_V_4 to i23" [test.cpp:822]   --->   Operation 60 'zext' 'tmp_2_cast' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 61 [4/4] (1.91ns)   --->   "%tmp_5 = lshr i23 %new_mant_V_1, %tmp_2_cast" [test.cpp:822]   --->   Operation 61 'lshr' 'tmp_5' <Predicate = (tmp_6)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [4/4] (1.91ns)   --->   "%tmp_8 = shl i32 %tmp_s, %tmp_2" [test.cpp:824]   --->   Operation 62 'shl' 'tmp_8' <Predicate = (!tmp_6)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.91>
ST_5 : Operation 63 [3/4] (1.91ns)   --->   "%tmp_5 = lshr i23 %new_mant_V_1, %tmp_2_cast" [test.cpp:822]   --->   Operation 63 'lshr' 'tmp_5' <Predicate = (tmp_6)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [3/4] (1.91ns)   --->   "%tmp_8 = shl i32 %tmp_s, %tmp_2" [test.cpp:824]   --->   Operation 64 'shl' 'tmp_8' <Predicate = (!tmp_6)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.91>
ST_6 : Operation 65 [2/4] (1.91ns)   --->   "%tmp_5 = lshr i23 %new_mant_V_1, %tmp_2_cast" [test.cpp:822]   --->   Operation 65 'lshr' 'tmp_5' <Predicate = (tmp_6)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [2/4] (1.91ns)   --->   "%tmp_8 = shl i32 %tmp_s, %tmp_2" [test.cpp:824]   --->   Operation 66 'shl' 'tmp_8' <Predicate = (!tmp_6)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.91>
ST_7 : Operation 67 [1/4] (1.91ns)   --->   "%tmp_5 = lshr i23 %new_mant_V_1, %tmp_2_cast" [test.cpp:822]   --->   Operation 67 'lshr' 'tmp_5' <Predicate = (tmp_6)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/4] (1.91ns)   --->   "%tmp_8 = shl i32 %tmp_s, %tmp_2" [test.cpp:824]   --->   Operation 68 'shl' 'tmp_8' <Predicate = (!tmp_6)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i32 %tmp_8 to i28" [test.cpp:824]   --->   Operation 69 'trunc' 'tmp_12' <Predicate = (!tmp_6)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.56>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_7 = zext i23 %tmp_5 to i28" [test.cpp:822]   --->   Operation 70 'zext' 'tmp_7' <Predicate = (tmp_6)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.56ns)   --->   "%xf_V = select i1 %tmp_6, i28 %tmp_7, i28 %tmp_12" [test.cpp:815]   --->   Operation 71 'select' 'xf_V' <Predicate = true> <Delay = 0.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.71>
ST_9 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node xf_V_4)   --->   "%p_Result_s = call i28 @_ssdm_op_BitSet.i28.i28.i32.i1(i28 %xf_V, i32 23, i1 true)" [test.cpp:826]   --->   Operation 72 'bitset' 'p_Result_s' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node xf_V_4)   --->   "%xf_V_1 = select i1 %tmp_3, i28 %xf_V, i28 %p_Result_s" [test.cpp:811]   --->   Operation 73 'select' 'xf_V_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 74 [1/1] (1.71ns) (out node of the LUT)   --->   "%xf_V_4 = add i28 2, %xf_V_1" [test.cpp:827]   --->   Operation 74 'add' 'xf_V_4' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i28.i32(i28 %xf_V_4, i32 27)" [test.cpp:750->test.cpp:784->test.cpp:828]   --->   Operation 75 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%d_chunk_V_1 = call i3 @_ssdm_op_PartSelect.i3.i28.i32.i32(i28 %xf_V_4, i32 24, i32 26) nounwind" [test.cpp:753->test.cpp:784->test.cpp:828]   --->   Operation 76 'partselect' 'd_chunk_V_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%d_chunk_V_2 = call i3 @_ssdm_op_PartSelect.i3.i28.i32.i32(i28 %xf_V_4, i32 21, i32 23) nounwind" [test.cpp:756->test.cpp:784->test.cpp:828]   --->   Operation 77 'partselect' 'd_chunk_V_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%d_chunk_V_3 = call i3 @_ssdm_op_PartSelect.i3.i28.i32.i32(i28 %xf_V_4, i32 18, i32 20) nounwind" [test.cpp:759->test.cpp:784->test.cpp:828]   --->   Operation 78 'partselect' 'd_chunk_V_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%d_chunk_V_4 = call i3 @_ssdm_op_PartSelect.i3.i28.i32.i32(i28 %xf_V_4, i32 15, i32 17) nounwind" [test.cpp:762->test.cpp:784->test.cpp:828]   --->   Operation 79 'partselect' 'd_chunk_V_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%d_chunk_V_5 = call i3 @_ssdm_op_PartSelect.i3.i28.i32.i32(i28 %xf_V_4, i32 12, i32 14) nounwind" [test.cpp:765->test.cpp:784->test.cpp:828]   --->   Operation 80 'partselect' 'd_chunk_V_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%d_chunk_V_6 = call i3 @_ssdm_op_PartSelect.i3.i28.i32.i32(i28 %xf_V_4, i32 9, i32 11) nounwind" [test.cpp:768->test.cpp:784->test.cpp:828]   --->   Operation 81 'partselect' 'd_chunk_V_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%d_chunk_V_7 = call i3 @_ssdm_op_PartSelect.i3.i28.i32.i32(i28 %xf_V_4, i32 6, i32 8) nounwind" [test.cpp:771->test.cpp:784->test.cpp:828]   --->   Operation 82 'partselect' 'd_chunk_V_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%d_chunk_V_8 = call i3 @_ssdm_op_PartSelect.i3.i28.i32.i32(i28 %xf_V_4, i32 3, i32 5) nounwind" [test.cpp:774->test.cpp:784->test.cpp:828]   --->   Operation 83 'partselect' 'd_chunk_V_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%d_chunk_V_9 = trunc i28 %xf_V_4 to i3" [test.cpp:777->test.cpp:784->test.cpp:828]   --->   Operation 84 'trunc' 'd_chunk_V_9' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.07>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%d_chunk_V = zext i1 %tmp_14 to i3" [test.cpp:750->test.cpp:784->test.cpp:828]   --->   Operation 85 'zext' 'd_chunk_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [2/2] (2.07ns)   --->   "%call_ret1_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V, i3 0) nounwind" [test.cpp:751->test.cpp:784->test.cpp:828]   --->   Operation 86 'call' 'call_ret1_i_i' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.33>
ST_11 : Operation 87 [1/2] (1.33ns)   --->   "%call_ret1_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V, i3 0) nounwind" [test.cpp:751->test.cpp:784->test.cpp:828]   --->   Operation 87 'call' 'call_ret1_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%r_V = extractvalue { i3, i3 } %call_ret1_i_i, 1" [test.cpp:751->test.cpp:784->test.cpp:828]   --->   Operation 88 'extractvalue' 'r_V' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.07>
ST_12 : Operation 89 [2/2] (2.07ns)   --->   "%call_ret2_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_1, i3 %r_V) nounwind" [test.cpp:754->test.cpp:784->test.cpp:828]   --->   Operation 89 'call' 'call_ret2_i_i' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 1.33>
ST_13 : Operation 90 [1/2] (1.33ns)   --->   "%call_ret2_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_1, i3 %r_V) nounwind" [test.cpp:754->test.cpp:784->test.cpp:828]   --->   Operation 90 'call' 'call_ret2_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%r_V_1 = extractvalue { i3, i3 } %call_ret2_i_i, 1" [test.cpp:754->test.cpp:784->test.cpp:828]   --->   Operation 91 'extractvalue' 'r_V_1' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.07>
ST_14 : Operation 92 [2/2] (2.07ns)   --->   "%call_ret3_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_2, i3 %r_V_1) nounwind" [test.cpp:757->test.cpp:784->test.cpp:828]   --->   Operation 92 'call' 'call_ret3_i_i' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 1.33>
ST_15 : Operation 93 [1/2] (1.33ns)   --->   "%call_ret3_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_2, i3 %r_V_1) nounwind" [test.cpp:757->test.cpp:784->test.cpp:828]   --->   Operation 93 'call' 'call_ret3_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 94 [1/1] (0.00ns)   --->   "%r_V_2 = extractvalue { i3, i3 } %call_ret3_i_i, 1" [test.cpp:757->test.cpp:784->test.cpp:828]   --->   Operation 94 'extractvalue' 'r_V_2' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 2.07>
ST_16 : Operation 95 [2/2] (2.07ns)   --->   "%call_ret4_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_3, i3 %r_V_2) nounwind" [test.cpp:760->test.cpp:784->test.cpp:828]   --->   Operation 95 'call' 'call_ret4_i_i' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 1.33>
ST_17 : Operation 96 [1/2] (1.33ns)   --->   "%call_ret4_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_3, i3 %r_V_2) nounwind" [test.cpp:760->test.cpp:784->test.cpp:828]   --->   Operation 96 'call' 'call_ret4_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 97 [1/1] (0.00ns)   --->   "%r_V_3 = extractvalue { i3, i3 } %call_ret4_i_i, 1" [test.cpp:760->test.cpp:784->test.cpp:828]   --->   Operation 97 'extractvalue' 'r_V_3' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 2.07>
ST_18 : Operation 98 [2/2] (2.07ns)   --->   "%call_ret5_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_4, i3 %r_V_3) nounwind" [test.cpp:763->test.cpp:784->test.cpp:828]   --->   Operation 98 'call' 'call_ret5_i_i' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 1.33>
ST_19 : Operation 99 [1/2] (1.33ns)   --->   "%call_ret5_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_4, i3 %r_V_3) nounwind" [test.cpp:763->test.cpp:784->test.cpp:828]   --->   Operation 99 'call' 'call_ret5_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 100 [1/1] (0.00ns)   --->   "%r_V_4 = extractvalue { i3, i3 } %call_ret5_i_i, 1" [test.cpp:763->test.cpp:784->test.cpp:828]   --->   Operation 100 'extractvalue' 'r_V_4' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 2.07>
ST_20 : Operation 101 [2/2] (2.07ns)   --->   "%call_ret6_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_5, i3 %r_V_4) nounwind" [test.cpp:766->test.cpp:784->test.cpp:828]   --->   Operation 101 'call' 'call_ret6_i_i' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.33>
ST_21 : Operation 102 [1/2] (1.33ns)   --->   "%call_ret6_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_5, i3 %r_V_4) nounwind" [test.cpp:766->test.cpp:784->test.cpp:828]   --->   Operation 102 'call' 'call_ret6_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 103 [1/1] (0.00ns)   --->   "%r_V_5 = extractvalue { i3, i3 } %call_ret6_i_i, 1" [test.cpp:766->test.cpp:784->test.cpp:828]   --->   Operation 103 'extractvalue' 'r_V_5' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 2.07>
ST_22 : Operation 104 [2/2] (2.07ns)   --->   "%call_ret7_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_6, i3 %r_V_5) nounwind" [test.cpp:769->test.cpp:784->test.cpp:828]   --->   Operation 104 'call' 'call_ret7_i_i' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 1.33>
ST_23 : Operation 105 [1/2] (1.33ns)   --->   "%call_ret7_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_6, i3 %r_V_5) nounwind" [test.cpp:769->test.cpp:784->test.cpp:828]   --->   Operation 105 'call' 'call_ret7_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 106 [1/1] (0.00ns)   --->   "%r_V_6 = extractvalue { i3, i3 } %call_ret7_i_i, 1" [test.cpp:769->test.cpp:784->test.cpp:828]   --->   Operation 106 'extractvalue' 'r_V_6' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 2.07>
ST_24 : Operation 107 [2/2] (2.07ns)   --->   "%call_ret8_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_7, i3 %r_V_6) nounwind" [test.cpp:772->test.cpp:784->test.cpp:828]   --->   Operation 107 'call' 'call_ret8_i_i' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 1.33>
ST_25 : Operation 108 [1/2] (1.33ns)   --->   "%call_ret8_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_7, i3 %r_V_6) nounwind" [test.cpp:772->test.cpp:784->test.cpp:828]   --->   Operation 108 'call' 'call_ret8_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 109 [1/1] (0.00ns)   --->   "%r_V_7 = extractvalue { i3, i3 } %call_ret8_i_i, 1" [test.cpp:772->test.cpp:784->test.cpp:828]   --->   Operation 109 'extractvalue' 'r_V_7' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 2.07>
ST_26 : Operation 110 [2/2] (2.07ns)   --->   "%call_ret9_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_8, i3 %r_V_7) nounwind" [test.cpp:775->test.cpp:784->test.cpp:828]   --->   Operation 110 'call' 'call_ret9_i_i' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 1.33>
ST_27 : Operation 111 [1/2] (1.33ns)   --->   "%call_ret9_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_8, i3 %r_V_7) nounwind" [test.cpp:775->test.cpp:784->test.cpp:828]   --->   Operation 111 'call' 'call_ret9_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 112 [1/1] (0.00ns)   --->   "%r_V_8 = extractvalue { i3, i3 } %call_ret9_i_i, 1" [test.cpp:775->test.cpp:784->test.cpp:828]   --->   Operation 112 'extractvalue' 'r_V_8' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 2.07>
ST_28 : Operation 113 [2/2] (2.07ns)   --->   "%call_ret_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_9, i3 %r_V_8) nounwind" [test.cpp:778->test.cpp:784->test.cpp:828]   --->   Operation 113 'call' 'call_ret_i_i' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 2.06>
ST_29 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %in_r) nounwind, !map !223"   --->   Operation 114 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !229"   --->   Operation 115 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @operator_float_div10_1) nounwind"   --->   Operation 116 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V = extractvalue { i3, i3 } %call_ret3_i_i, 0" [test.cpp:757->test.cpp:784->test.cpp:828]   --->   Operation 117 'extractvalue' 'q_chunk_V' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_29 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_1 = extractvalue { i3, i3 } %call_ret4_i_i, 0" [test.cpp:760->test.cpp:784->test.cpp:828]   --->   Operation 118 'extractvalue' 'q_chunk_V_1' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_29 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_2 = extractvalue { i3, i3 } %call_ret5_i_i, 0" [test.cpp:763->test.cpp:784->test.cpp:828]   --->   Operation 119 'extractvalue' 'q_chunk_V_2' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_29 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_3 = extractvalue { i3, i3 } %call_ret6_i_i, 0" [test.cpp:766->test.cpp:784->test.cpp:828]   --->   Operation 120 'extractvalue' 'q_chunk_V_3' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_29 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_4 = extractvalue { i3, i3 } %call_ret7_i_i, 0" [test.cpp:769->test.cpp:784->test.cpp:828]   --->   Operation 121 'extractvalue' 'q_chunk_V_4' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_29 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_5 = extractvalue { i3, i3 } %call_ret8_i_i, 0" [test.cpp:772->test.cpp:784->test.cpp:828]   --->   Operation 122 'extractvalue' 'q_chunk_V_5' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_29 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_6 = extractvalue { i3, i3 } %call_ret9_i_i, 0" [test.cpp:775->test.cpp:784->test.cpp:828]   --->   Operation 123 'extractvalue' 'q_chunk_V_6' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_29 : Operation 124 [1/2] (1.33ns)   --->   "%call_ret_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_9, i3 %r_V_8) nounwind" [test.cpp:778->test.cpp:784->test.cpp:828]   --->   Operation 124 'call' 'call_ret_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_7 = extractvalue { i3, i3 } %call_ret_i_i, 0" [test.cpp:778->test.cpp:784->test.cpp:828]   --->   Operation 125 'extractvalue' 'q_chunk_V_7' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_29 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%tmp_16 = trunc i3 %q_chunk_V to i2" [test.cpp:757->test.cpp:784->test.cpp:828]   --->   Operation 126 'trunc' 'tmp_16' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_29 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%new_mant_V = call i23 @_ssdm_op_BitConcatenate.i23.i2.i3.i3.i3.i3.i3.i3.i3(i2 %tmp_16, i3 %q_chunk_V_1, i3 %q_chunk_V_2, i3 %q_chunk_V_3, i3 %q_chunk_V_4, i3 %q_chunk_V_5, i3 %q_chunk_V_6, i3 %q_chunk_V_7)" [test.cpp:828]   --->   Operation 127 'bitconcatenate' 'new_mant_V' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_29 : Operation 128 [1/1] (0.73ns) (out node of the LUT)   --->   "%p_Repl2_s = select i1 %tmp_9, i23 %new_mant_V_1, i23 %new_mant_V" [test.cpp:829]   --->   Operation 128 'select' 'p_Repl2_s' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 129 [1/1] (0.00ns)   --->   "%p_Result_1 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %p_Repl2_2, i8 %p_Repl2_1, i23 %p_Repl2_s) nounwind" [test.cpp:79->test.cpp:833]   --->   Operation 129 'bitconcatenate' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 130 [1/1] (0.00ns)   --->   "%out = bitcast i32 %p_Result_1 to float" [test.cpp:80->test.cpp:833]   --->   Operation 130 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 131 [1/1] (0.00ns)   --->   "ret float %out" [test.cpp:834]   --->   Operation 131 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read           (read          ) [ 000000000000000000000000000000]
p_Val2_s          (bitcast       ) [ 000000000000000000000000000000]
p_Repl2_2         (bitselect     ) [ 001111111111111111111111111111]
new_exp_V         (partselect    ) [ 001100000000000000000000000000]
new_mant_V_1      (trunc         ) [ 001111111111111111111111111111]
tmp               (partselect    ) [ 000000000000000000000000000000]
icmp              (icmp          ) [ 001100000000000000000000000000]
p_cast_cast       (select        ) [ 000100000000000000000000000000]
tmp_3             (icmp          ) [ 000111111100000000000000000000]
tmp_4             (icmp          ) [ 000100000000000000000000000000]
shift_V_1         (add           ) [ 000100000000000000000000000000]
tmp_1             (icmp          ) [ 000000000000000000000000000000]
new_exp_V_1       (sub           ) [ 000000000000000000000000000000]
shift_V_cast_cast (select        ) [ 000000000000000000000000000000]
tmp_6             (icmp          ) [ 000011111000000000000000000000]
shift_V           (sub           ) [ 000000000000000000000000000000]
sel_tmp           (xor           ) [ 000000000000000000000000000000]
sel_tmp1          (and           ) [ 000000000000000000000000000000]
shift_V_2         (select        ) [ 000000000000000000000000000000]
sel_tmp5_demorgan (or            ) [ 000000000000000000000000000000]
sel_tmp5          (xor           ) [ 000000000000000000000000000000]
sel_tmp6          (and           ) [ 000000000000000000000000000000]
shift_V_3         (select        ) [ 000000000000000000000000000000]
shift_V_4         (select        ) [ 000010000000000000000000000000]
tmp_9             (icmp          ) [ 000011111111111111111111111111]
p_1               (select        ) [ 000000000000000000000000000000]
tmp_10            (or            ) [ 000000000000000000000000000000]
p_Repl2_1         (select        ) [ 000011111111111111111111111111]
tmp_s             (zext          ) [ 000001110000000000000000000000]
tmp_2             (zext          ) [ 000001110000000000000000000000]
tmp_2_cast        (zext          ) [ 000001110000000000000000000000]
tmp_5             (lshr          ) [ 000000001000000000000000000000]
tmp_8             (shl           ) [ 000000000000000000000000000000]
tmp_12            (trunc         ) [ 000000001000000000000000000000]
tmp_7             (zext          ) [ 000000000000000000000000000000]
xf_V              (select        ) [ 000000000100000000000000000000]
p_Result_s        (bitset        ) [ 000000000000000000000000000000]
xf_V_1            (select        ) [ 000000000000000000000000000000]
xf_V_4            (add           ) [ 000000000000000000000000000000]
tmp_14            (bitselect     ) [ 000000000010000000000000000000]
d_chunk_V_1       (partselect    ) [ 000000000011110000000000000000]
d_chunk_V_2       (partselect    ) [ 000000000011111100000000000000]
d_chunk_V_3       (partselect    ) [ 000000000011111111000000000000]
d_chunk_V_4       (partselect    ) [ 000000000011111111110000000000]
d_chunk_V_5       (partselect    ) [ 000000000011111111111100000000]
d_chunk_V_6       (partselect    ) [ 000000000011111111111111000000]
d_chunk_V_7       (partselect    ) [ 000000000011111111111111110000]
d_chunk_V_8       (partselect    ) [ 000000000011111111111111111100]
d_chunk_V_9       (trunc         ) [ 000000000011111111111111111111]
d_chunk_V         (zext          ) [ 000000000001000000000000000000]
call_ret1_i_i     (call          ) [ 000000000000000000000000000000]
r_V               (extractvalue  ) [ 000000000000110000000000000000]
call_ret2_i_i     (call          ) [ 000000000000000000000000000000]
r_V_1             (extractvalue  ) [ 000000000000001100000000000000]
call_ret3_i_i     (call          ) [ 000000000000000011111111111111]
r_V_2             (extractvalue  ) [ 000000000000000011000000000000]
call_ret4_i_i     (call          ) [ 000000000000000000111111111111]
r_V_3             (extractvalue  ) [ 000000000000000000110000000000]
call_ret5_i_i     (call          ) [ 000000000000000000001111111111]
r_V_4             (extractvalue  ) [ 000000000000000000001100000000]
call_ret6_i_i     (call          ) [ 000000000000000000000011111111]
r_V_5             (extractvalue  ) [ 000000000000000000000011000000]
call_ret7_i_i     (call          ) [ 000000000000000000000000111111]
r_V_6             (extractvalue  ) [ 000000000000000000000000110000]
call_ret8_i_i     (call          ) [ 000000000000000000000000001111]
r_V_7             (extractvalue  ) [ 000000000000000000000000001100]
call_ret9_i_i     (call          ) [ 000000000000000000000000000011]
r_V_8             (extractvalue  ) [ 000000000000000000000000000011]
StgValue_114      (specbitsmap   ) [ 000000000000000000000000000000]
StgValue_115      (specbitsmap   ) [ 000000000000000000000000000000]
StgValue_116      (spectopmodule ) [ 000000000000000000000000000000]
q_chunk_V         (extractvalue  ) [ 000000000000000000000000000000]
q_chunk_V_1       (extractvalue  ) [ 000000000000000000000000000000]
q_chunk_V_2       (extractvalue  ) [ 000000000000000000000000000000]
q_chunk_V_3       (extractvalue  ) [ 000000000000000000000000000000]
q_chunk_V_4       (extractvalue  ) [ 000000000000000000000000000000]
q_chunk_V_5       (extractvalue  ) [ 000000000000000000000000000000]
q_chunk_V_6       (extractvalue  ) [ 000000000000000000000000000000]
call_ret_i_i      (call          ) [ 000000000000000000000000000000]
q_chunk_V_7       (extractvalue  ) [ 000000000000000000000000000000]
tmp_16            (trunc         ) [ 000000000000000000000000000000]
new_mant_V        (bitconcatenate) [ 000000000000000000000000000000]
p_Repl2_s         (select        ) [ 000000000000000000000000000000]
p_Result_1        (bitconcatenate) [ 000000000000000000000000000000]
out               (bitcast       ) [ 000000000000000000000000000000]
StgValue_131      (ret           ) [ 000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="r2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="q0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="q1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="q2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i28.i28.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i28.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_div5_chunk"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator_float_div10_1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i2.i3.i3.i3.i3.i3.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="in_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_lut_div5_chunk_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="6" slack="0"/>
<pin id="112" dir="0" index="1" bw="3" slack="0"/>
<pin id="113" dir="0" index="2" bw="3" slack="0"/>
<pin id="114" dir="0" index="3" bw="1" slack="0"/>
<pin id="115" dir="0" index="4" bw="1" slack="0"/>
<pin id="116" dir="0" index="5" bw="1" slack="0"/>
<pin id="117" dir="0" index="6" bw="1" slack="0"/>
<pin id="118" dir="0" index="7" bw="1" slack="0"/>
<pin id="119" dir="0" index="8" bw="1" slack="0"/>
<pin id="120" dir="1" index="9" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1_i_i/10 call_ret2_i_i/12 call_ret3_i_i/14 call_ret4_i_i/16 call_ret5_i_i/18 call_ret6_i_i/20 call_ret7_i_i/22 call_ret8_i_i/24 call_ret9_i_i/26 call_ret_i_i/28 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="6" slack="0"/>
<pin id="131" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V/11 r_V_1/13 r_V_2/15 r_V_3/17 r_V_4/19 r_V_5/21 r_V_6/23 r_V_7/25 r_V_8/27 "/>
</bind>
</comp>

<comp id="133" class="1005" name="reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="3" slack="1"/>
<pin id="135" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_V r_V_1 r_V_2 r_V_3 r_V_4 r_V_5 r_V_6 r_V_7 r_V_8 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_Val2_s_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_Repl2_2_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="6" slack="0"/>
<pin id="146" dir="1" index="3" bw="1" slack="28"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_2/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="new_exp_V_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="6" slack="0"/>
<pin id="154" dir="0" index="3" bw="6" slack="0"/>
<pin id="155" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="new_exp_V/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="new_mant_V_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="23" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="new_mant_V_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="6" slack="0"/>
<pin id="168" dir="0" index="3" bw="6" slack="0"/>
<pin id="169" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="2" slack="0"/>
<pin id="176" dir="0" index="1" bw="2" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_cast_cast_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="0" index="2" bw="8" slack="0"/>
<pin id="184" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_cast_cast/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_3_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="1"/>
<pin id="189" dir="0" index="1" bw="8" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_4_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="1"/>
<pin id="195" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="shift_V_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="2" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="1"/>
<pin id="200" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_V_1/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="1"/>
<pin id="204" dir="0" index="1" bw="8" slack="2"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="new_exp_V_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="2"/>
<pin id="208" dir="0" index="1" bw="4" slack="1"/>
<pin id="209" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="new_exp_V_1/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="shift_V_cast_cast_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="2"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="0" index="2" bw="8" slack="0"/>
<pin id="214" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_cast_cast/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_6_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="2"/>
<pin id="219" dir="0" index="1" bw="8" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="shift_V_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="2"/>
<pin id="225" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="shift_V/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="sel_tmp_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="sel_tmp1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp1/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="shift_V_2_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="8" slack="0"/>
<pin id="240" dir="0" index="2" bw="8" slack="1"/>
<pin id="241" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_2/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="sel_tmp5_demorgan_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="0" index="1" bw="1" slack="1"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp5_demorgan/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="sel_tmp5_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp5/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="sel_tmp6_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp6/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="shift_V_3_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="0"/>
<pin id="263" dir="0" index="2" bw="8" slack="0"/>
<pin id="264" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_3/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="shift_V_4_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="0" index="1" bw="8" slack="0"/>
<pin id="271" dir="0" index="2" bw="8" slack="0"/>
<pin id="272" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_4/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_9_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="2"/>
<pin id="277" dir="0" index="1" bw="8" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="8" slack="0"/>
<pin id="283" dir="0" index="2" bw="8" slack="0"/>
<pin id="284" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_1/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_10_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="p_Repl2_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="0"/>
<pin id="297" dir="0" index="2" bw="8" slack="0"/>
<pin id="298" dir="1" index="3" bw="8" slack="26"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_1/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_s_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="23" slack="3"/>
<pin id="304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_2_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="1"/>
<pin id="307" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_2_cast_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="1"/>
<pin id="310" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="23" slack="3"/>
<pin id="313" dir="0" index="1" bw="8" slack="0"/>
<pin id="314" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="23" slack="0"/>
<pin id="318" dir="0" index="1" bw="8" slack="0"/>
<pin id="319" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_12_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_7_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="23" slack="1"/>
<pin id="328" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="329" class="1004" name="xf_V_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="5"/>
<pin id="331" dir="0" index="1" bw="28" slack="0"/>
<pin id="332" dir="0" index="2" bw="28" slack="1"/>
<pin id="333" dir="1" index="3" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V/8 "/>
</bind>
</comp>

<comp id="335" class="1004" name="p_Result_s_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="28" slack="0"/>
<pin id="337" dir="0" index="1" bw="28" slack="1"/>
<pin id="338" dir="0" index="2" bw="6" slack="0"/>
<pin id="339" dir="0" index="3" bw="1" slack="0"/>
<pin id="340" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_s/9 "/>
</bind>
</comp>

<comp id="344" class="1004" name="xf_V_1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="7"/>
<pin id="346" dir="0" index="1" bw="28" slack="1"/>
<pin id="347" dir="0" index="2" bw="28" slack="0"/>
<pin id="348" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_1/9 "/>
</bind>
</comp>

<comp id="350" class="1004" name="xf_V_4_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="3" slack="0"/>
<pin id="352" dir="0" index="1" bw="28" slack="0"/>
<pin id="353" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xf_V_4/9 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_14_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="28" slack="0"/>
<pin id="359" dir="0" index="2" bw="6" slack="0"/>
<pin id="360" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/9 "/>
</bind>
</comp>

<comp id="364" class="1004" name="d_chunk_V_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="3" slack="0"/>
<pin id="366" dir="0" index="1" bw="28" slack="0"/>
<pin id="367" dir="0" index="2" bw="6" slack="0"/>
<pin id="368" dir="0" index="3" bw="6" slack="0"/>
<pin id="369" dir="1" index="4" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_1/9 "/>
</bind>
</comp>

<comp id="374" class="1004" name="d_chunk_V_2_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="3" slack="0"/>
<pin id="376" dir="0" index="1" bw="28" slack="0"/>
<pin id="377" dir="0" index="2" bw="6" slack="0"/>
<pin id="378" dir="0" index="3" bw="6" slack="0"/>
<pin id="379" dir="1" index="4" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_2/9 "/>
</bind>
</comp>

<comp id="384" class="1004" name="d_chunk_V_3_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="3" slack="0"/>
<pin id="386" dir="0" index="1" bw="28" slack="0"/>
<pin id="387" dir="0" index="2" bw="6" slack="0"/>
<pin id="388" dir="0" index="3" bw="6" slack="0"/>
<pin id="389" dir="1" index="4" bw="3" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_3/9 "/>
</bind>
</comp>

<comp id="394" class="1004" name="d_chunk_V_4_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="3" slack="0"/>
<pin id="396" dir="0" index="1" bw="28" slack="0"/>
<pin id="397" dir="0" index="2" bw="5" slack="0"/>
<pin id="398" dir="0" index="3" bw="6" slack="0"/>
<pin id="399" dir="1" index="4" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_4/9 "/>
</bind>
</comp>

<comp id="404" class="1004" name="d_chunk_V_5_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="3" slack="0"/>
<pin id="406" dir="0" index="1" bw="28" slack="0"/>
<pin id="407" dir="0" index="2" bw="5" slack="0"/>
<pin id="408" dir="0" index="3" bw="5" slack="0"/>
<pin id="409" dir="1" index="4" bw="3" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_5/9 "/>
</bind>
</comp>

<comp id="414" class="1004" name="d_chunk_V_6_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="3" slack="0"/>
<pin id="416" dir="0" index="1" bw="28" slack="0"/>
<pin id="417" dir="0" index="2" bw="5" slack="0"/>
<pin id="418" dir="0" index="3" bw="5" slack="0"/>
<pin id="419" dir="1" index="4" bw="3" slack="13"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_6/9 "/>
</bind>
</comp>

<comp id="424" class="1004" name="d_chunk_V_7_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="3" slack="0"/>
<pin id="426" dir="0" index="1" bw="28" slack="0"/>
<pin id="427" dir="0" index="2" bw="4" slack="0"/>
<pin id="428" dir="0" index="3" bw="5" slack="0"/>
<pin id="429" dir="1" index="4" bw="3" slack="15"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_7/9 "/>
</bind>
</comp>

<comp id="434" class="1004" name="d_chunk_V_8_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="3" slack="0"/>
<pin id="436" dir="0" index="1" bw="28" slack="0"/>
<pin id="437" dir="0" index="2" bw="3" slack="0"/>
<pin id="438" dir="0" index="3" bw="4" slack="0"/>
<pin id="439" dir="1" index="4" bw="3" slack="17"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_8/9 "/>
</bind>
</comp>

<comp id="444" class="1004" name="d_chunk_V_9_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="28" slack="0"/>
<pin id="446" dir="1" index="1" bw="3" slack="19"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="d_chunk_V_9/9 "/>
</bind>
</comp>

<comp id="448" class="1004" name="d_chunk_V_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="1"/>
<pin id="450" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="d_chunk_V/10 "/>
</bind>
</comp>

<comp id="452" class="1004" name="q_chunk_V_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="6" slack="14"/>
<pin id="454" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V/29 "/>
</bind>
</comp>

<comp id="455" class="1004" name="q_chunk_V_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="6" slack="12"/>
<pin id="457" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_1/29 "/>
</bind>
</comp>

<comp id="458" class="1004" name="q_chunk_V_2_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="6" slack="10"/>
<pin id="460" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_2/29 "/>
</bind>
</comp>

<comp id="461" class="1004" name="q_chunk_V_3_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="6" slack="8"/>
<pin id="463" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_3/29 "/>
</bind>
</comp>

<comp id="464" class="1004" name="q_chunk_V_4_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="6" slack="6"/>
<pin id="466" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_4/29 "/>
</bind>
</comp>

<comp id="467" class="1004" name="q_chunk_V_5_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="6" slack="4"/>
<pin id="469" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_5/29 "/>
</bind>
</comp>

<comp id="470" class="1004" name="q_chunk_V_6_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="6" slack="2"/>
<pin id="472" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_6/29 "/>
</bind>
</comp>

<comp id="473" class="1004" name="q_chunk_V_7_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="6" slack="0"/>
<pin id="475" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_7/29 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_16_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="3" slack="0"/>
<pin id="479" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/29 "/>
</bind>
</comp>

<comp id="481" class="1004" name="new_mant_V_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="23" slack="0"/>
<pin id="483" dir="0" index="1" bw="2" slack="0"/>
<pin id="484" dir="0" index="2" bw="3" slack="0"/>
<pin id="485" dir="0" index="3" bw="3" slack="0"/>
<pin id="486" dir="0" index="4" bw="3" slack="0"/>
<pin id="487" dir="0" index="5" bw="3" slack="0"/>
<pin id="488" dir="0" index="6" bw="3" slack="0"/>
<pin id="489" dir="0" index="7" bw="3" slack="0"/>
<pin id="490" dir="0" index="8" bw="3" slack="0"/>
<pin id="491" dir="1" index="9" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="new_mant_V/29 "/>
</bind>
</comp>

<comp id="501" class="1004" name="p_Repl2_s_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="26"/>
<pin id="503" dir="0" index="1" bw="23" slack="28"/>
<pin id="504" dir="0" index="2" bw="23" slack="0"/>
<pin id="505" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_s/29 "/>
</bind>
</comp>

<comp id="507" class="1004" name="p_Result_1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="28"/>
<pin id="510" dir="0" index="2" bw="8" slack="26"/>
<pin id="511" dir="0" index="3" bw="23" slack="0"/>
<pin id="512" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/29 "/>
</bind>
</comp>

<comp id="515" class="1004" name="out_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="0"/>
<pin id="517" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out/29 "/>
</bind>
</comp>

<comp id="519" class="1005" name="p_Repl2_2_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="28"/>
<pin id="521" dir="1" index="1" bw="1" slack="28"/>
</pin_list>
<bind>
<opset="p_Repl2_2 "/>
</bind>
</comp>

<comp id="524" class="1005" name="new_exp_V_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="1"/>
<pin id="526" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="new_exp_V "/>
</bind>
</comp>

<comp id="536" class="1005" name="new_mant_V_1_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="23" slack="3"/>
<pin id="538" dir="1" index="1" bw="23" slack="3"/>
</pin_list>
<bind>
<opset="new_mant_V_1 "/>
</bind>
</comp>

<comp id="543" class="1005" name="icmp_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="549" class="1005" name="p_cast_cast_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="1"/>
<pin id="551" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_cast_cast "/>
</bind>
</comp>

<comp id="555" class="1005" name="tmp_3_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="1"/>
<pin id="557" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="563" class="1005" name="tmp_4_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="1"/>
<pin id="565" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="569" class="1005" name="shift_V_1_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="1"/>
<pin id="571" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_1 "/>
</bind>
</comp>

<comp id="574" class="1005" name="tmp_6_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="1"/>
<pin id="576" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="579" class="1005" name="shift_V_4_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="1"/>
<pin id="581" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_4 "/>
</bind>
</comp>

<comp id="585" class="1005" name="tmp_9_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="26"/>
<pin id="587" dir="1" index="1" bw="1" slack="26"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="590" class="1005" name="p_Repl2_1_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="26"/>
<pin id="592" dir="1" index="1" bw="8" slack="26"/>
</pin_list>
<bind>
<opset="p_Repl2_1 "/>
</bind>
</comp>

<comp id="595" class="1005" name="tmp_s_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="1"/>
<pin id="597" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="600" class="1005" name="tmp_2_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="1"/>
<pin id="602" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="605" class="1005" name="tmp_2_cast_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="23" slack="1"/>
<pin id="607" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_cast "/>
</bind>
</comp>

<comp id="610" class="1005" name="tmp_5_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="23" slack="1"/>
<pin id="612" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="615" class="1005" name="tmp_12_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="28" slack="1"/>
<pin id="617" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="620" class="1005" name="xf_V_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="28" slack="1"/>
<pin id="622" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="xf_V "/>
</bind>
</comp>

<comp id="626" class="1005" name="tmp_14_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="1"/>
<pin id="628" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="631" class="1005" name="d_chunk_V_1_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="3" slack="3"/>
<pin id="633" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="d_chunk_V_1 "/>
</bind>
</comp>

<comp id="636" class="1005" name="d_chunk_V_2_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="3" slack="5"/>
<pin id="638" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="d_chunk_V_2 "/>
</bind>
</comp>

<comp id="641" class="1005" name="d_chunk_V_3_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="3" slack="7"/>
<pin id="643" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="d_chunk_V_3 "/>
</bind>
</comp>

<comp id="646" class="1005" name="d_chunk_V_4_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="3" slack="9"/>
<pin id="648" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="d_chunk_V_4 "/>
</bind>
</comp>

<comp id="651" class="1005" name="d_chunk_V_5_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="3" slack="11"/>
<pin id="653" dir="1" index="1" bw="3" slack="11"/>
</pin_list>
<bind>
<opset="d_chunk_V_5 "/>
</bind>
</comp>

<comp id="656" class="1005" name="d_chunk_V_6_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="3" slack="13"/>
<pin id="658" dir="1" index="1" bw="3" slack="13"/>
</pin_list>
<bind>
<opset="d_chunk_V_6 "/>
</bind>
</comp>

<comp id="661" class="1005" name="d_chunk_V_7_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="3" slack="15"/>
<pin id="663" dir="1" index="1" bw="3" slack="15"/>
</pin_list>
<bind>
<opset="d_chunk_V_7 "/>
</bind>
</comp>

<comp id="666" class="1005" name="d_chunk_V_8_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="3" slack="17"/>
<pin id="668" dir="1" index="1" bw="3" slack="17"/>
</pin_list>
<bind>
<opset="d_chunk_V_8 "/>
</bind>
</comp>

<comp id="671" class="1005" name="d_chunk_V_9_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="3" slack="19"/>
<pin id="673" dir="1" index="1" bw="3" slack="19"/>
</pin_list>
<bind>
<opset="d_chunk_V_9 "/>
</bind>
</comp>

<comp id="676" class="1005" name="d_chunk_V_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="3" slack="1"/>
<pin id="678" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_chunk_V "/>
</bind>
</comp>

<comp id="681" class="1005" name="call_ret3_i_i_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="6" slack="14"/>
<pin id="683" dir="1" index="1" bw="6" slack="14"/>
</pin_list>
<bind>
<opset="call_ret3_i_i "/>
</bind>
</comp>

<comp id="686" class="1005" name="call_ret4_i_i_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="6" slack="12"/>
<pin id="688" dir="1" index="1" bw="6" slack="12"/>
</pin_list>
<bind>
<opset="call_ret4_i_i "/>
</bind>
</comp>

<comp id="691" class="1005" name="call_ret5_i_i_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="6" slack="10"/>
<pin id="693" dir="1" index="1" bw="6" slack="10"/>
</pin_list>
<bind>
<opset="call_ret5_i_i "/>
</bind>
</comp>

<comp id="696" class="1005" name="call_ret6_i_i_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="6" slack="8"/>
<pin id="698" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opset="call_ret6_i_i "/>
</bind>
</comp>

<comp id="701" class="1005" name="call_ret7_i_i_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="6" slack="6"/>
<pin id="703" dir="1" index="1" bw="6" slack="6"/>
</pin_list>
<bind>
<opset="call_ret7_i_i "/>
</bind>
</comp>

<comp id="706" class="1005" name="call_ret8_i_i_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="6" slack="4"/>
<pin id="708" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="call_ret8_i_i "/>
</bind>
</comp>

<comp id="711" class="1005" name="call_ret9_i_i_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="6" slack="2"/>
<pin id="713" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="call_ret9_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="108"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="121"><net_src comp="88" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="122"><net_src comp="90" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="110" pin=3"/></net>

<net id="124"><net_src comp="4" pin="0"/><net_sink comp="110" pin=4"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="110" pin=5"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="110" pin=6"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="110" pin=7"/></net>

<net id="128"><net_src comp="12" pin="0"/><net_sink comp="110" pin=8"/></net>

<net id="132"><net_src comp="110" pin="9"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="141"><net_src comp="104" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="138" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="158"><net_src comp="22" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="163"><net_src comp="138" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="138" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="172"><net_src comp="28" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="173"><net_src comp="30" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="178"><net_src comp="164" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="32" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="34" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="186"><net_src comp="36" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="191"><net_src comp="38" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="180" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="40" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="215"><net_src comp="36" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="216"><net_src comp="42" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="221"><net_src comp="36" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="42" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="44" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="227" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="232" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="210" pin="3"/><net_sink comp="237" pin=1"/></net>

<net id="252"><net_src comp="244" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="44" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="217" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="248" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="254" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="222" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="237" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="273"><net_src comp="46" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="274"><net_src comp="260" pin="3"/><net_sink comp="268" pin=2"/></net>

<net id="279"><net_src comp="48" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="275" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="48" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="38" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="292"><net_src comp="275" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="202" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="280" pin="3"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="206" pin="2"/><net_sink comp="294" pin=2"/></net>

<net id="315"><net_src comp="308" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="302" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="305" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="316" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="334"><net_src comp="326" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="50" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="22" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="343"><net_src comp="44" pin="0"/><net_sink comp="335" pin=3"/></net>

<net id="349"><net_src comp="335" pin="4"/><net_sink comp="344" pin=2"/></net>

<net id="354"><net_src comp="52" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="344" pin="3"/><net_sink comp="350" pin=1"/></net>

<net id="361"><net_src comp="54" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="350" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="56" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="370"><net_src comp="58" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="350" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="372"><net_src comp="60" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="373"><net_src comp="62" pin="0"/><net_sink comp="364" pin=3"/></net>

<net id="380"><net_src comp="58" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="350" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="382"><net_src comp="28" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="383"><net_src comp="22" pin="0"/><net_sink comp="374" pin=3"/></net>

<net id="390"><net_src comp="58" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="350" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="392"><net_src comp="64" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="393"><net_src comp="66" pin="0"/><net_sink comp="384" pin=3"/></net>

<net id="400"><net_src comp="58" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="350" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="402"><net_src comp="68" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="403"><net_src comp="70" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="410"><net_src comp="58" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="350" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="72" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="413"><net_src comp="74" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="420"><net_src comp="58" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="350" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="422"><net_src comp="76" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="423"><net_src comp="78" pin="0"/><net_sink comp="414" pin=3"/></net>

<net id="430"><net_src comp="58" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="350" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="432"><net_src comp="80" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="433"><net_src comp="82" pin="0"/><net_sink comp="424" pin=3"/></net>

<net id="440"><net_src comp="58" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="350" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="442"><net_src comp="84" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="443"><net_src comp="86" pin="0"/><net_sink comp="434" pin=3"/></net>

<net id="447"><net_src comp="350" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="448" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="476"><net_src comp="110" pin="9"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="452" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="492"><net_src comp="100" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="493"><net_src comp="477" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="494"><net_src comp="455" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="495"><net_src comp="458" pin="1"/><net_sink comp="481" pin=3"/></net>

<net id="496"><net_src comp="461" pin="1"/><net_sink comp="481" pin=4"/></net>

<net id="497"><net_src comp="464" pin="1"/><net_sink comp="481" pin=5"/></net>

<net id="498"><net_src comp="467" pin="1"/><net_sink comp="481" pin=6"/></net>

<net id="499"><net_src comp="470" pin="1"/><net_sink comp="481" pin=7"/></net>

<net id="500"><net_src comp="473" pin="1"/><net_sink comp="481" pin=8"/></net>

<net id="506"><net_src comp="481" pin="9"/><net_sink comp="501" pin=2"/></net>

<net id="513"><net_src comp="102" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="501" pin="3"/><net_sink comp="507" pin=3"/></net>

<net id="518"><net_src comp="507" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="142" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="527"><net_src comp="150" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="529"><net_src comp="524" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="530"><net_src comp="524" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="531"><net_src comp="524" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="532"><net_src comp="524" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="533"><net_src comp="524" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="534"><net_src comp="524" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="535"><net_src comp="524" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="539"><net_src comp="160" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="542"><net_src comp="536" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="546"><net_src comp="174" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="552"><net_src comp="180" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="554"><net_src comp="549" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="558"><net_src comp="187" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="560"><net_src comp="555" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="561"><net_src comp="555" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="562"><net_src comp="555" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="566"><net_src comp="192" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="568"><net_src comp="563" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="572"><net_src comp="197" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="577"><net_src comp="217" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="582"><net_src comp="268" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="588"><net_src comp="275" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="593"><net_src comp="294" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="507" pin=2"/></net>

<net id="598"><net_src comp="302" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="603"><net_src comp="305" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="608"><net_src comp="308" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="613"><net_src comp="311" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="618"><net_src comp="322" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="623"><net_src comp="329" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="625"><net_src comp="620" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="629"><net_src comp="356" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="634"><net_src comp="364" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="639"><net_src comp="374" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="644"><net_src comp="384" pin="4"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="649"><net_src comp="394" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="654"><net_src comp="404" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="659"><net_src comp="414" pin="4"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="664"><net_src comp="424" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="669"><net_src comp="434" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="674"><net_src comp="444" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="679"><net_src comp="448" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="684"><net_src comp="110" pin="9"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="689"><net_src comp="110" pin="9"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="694"><net_src comp="110" pin="9"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="699"><net_src comp="110" pin="9"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="704"><net_src comp="110" pin="9"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="709"><net_src comp="110" pin="9"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="714"><net_src comp="110" pin="9"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="470" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator_float_div10 : in_r | {1 }
	Port: operator_float_div10 : r0 | {10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
	Port: operator_float_div10 : r1 | {10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
	Port: operator_float_div10 : r2 | {10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
	Port: operator_float_div10 : q0 | {10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
	Port: operator_float_div10 : q1 | {10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
	Port: operator_float_div10 : q2 | {10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
  - Chain level:
	State 1
		p_Repl2_2 : 1
		new_exp_V : 1
		new_mant_V_1 : 1
		tmp : 1
		icmp : 2
	State 2
		tmp_4 : 1
	State 3
		shift_V_4 : 1
		p_1 : 1
		tmp_10 : 1
		p_Repl2_1 : 1
	State 4
		tmp_5 : 1
		tmp_8 : 1
	State 5
	State 6
	State 7
		tmp_12 : 1
	State 8
		xf_V : 1
	State 9
		xf_V_1 : 1
		xf_V_4 : 2
		tmp_14 : 3
		d_chunk_V_1 : 3
		d_chunk_V_2 : 3
		d_chunk_V_3 : 3
		d_chunk_V_4 : 3
		d_chunk_V_5 : 3
		d_chunk_V_6 : 3
		d_chunk_V_7 : 3
		d_chunk_V_8 : 3
		d_chunk_V_9 : 3
	State 10
		call_ret1_i_i : 1
	State 11
		r_V : 1
	State 12
	State 13
		r_V_1 : 1
	State 14
	State 15
		r_V_2 : 1
	State 16
	State 17
		r_V_3 : 1
	State 18
	State 19
		r_V_4 : 1
	State 20
	State 21
		r_V_5 : 1
	State 22
	State 23
		r_V_6 : 1
	State 24
	State 25
		r_V_7 : 1
	State 26
	State 27
		r_V_8 : 1
	State 28
	State 29
		q_chunk_V_7 : 1
		tmp_16 : 1
		new_mant_V : 2
		p_Repl2_s : 3
		p_Result_1 : 4
		out : 5
		StgValue_131 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   lshr   |         grp_fu_311        |    0    |   183   |   131   |
|----------|---------------------------|---------|---------|---------|
|    shl   |         grp_fu_316        |    0    |   183   |   131   |
|----------|---------------------------|---------|---------|---------|
|          |     p_cast_cast_fu_180    |    0    |    0    |    8    |
|          |  shift_V_cast_cast_fu_210 |    0    |    0    |    8    |
|          |      shift_V_2_fu_237     |    0    |    0    |    8    |
|          |      shift_V_3_fu_260     |    0    |    0    |    8    |
|  select  |      shift_V_4_fu_268     |    0    |    0    |    8    |
|          |         p_1_fu_280        |    0    |    0    |    8    |
|          |      p_Repl2_1_fu_294     |    0    |    0    |    8    |
|          |        xf_V_fu_329        |    0    |    0    |    28   |
|          |       xf_V_1_fu_344       |    0    |    0    |    28   |
|          |      p_Repl2_s_fu_501     |    0    |    0    |    23   |
|----------|---------------------------|---------|---------|---------|
|   call   | grp_lut_div5_chunk_fu_110 |  6.366  |    36   |    54   |
|----------|---------------------------|---------|---------|---------|
|          |        icmp_fu_174        |    0    |    0    |    8    |
|          |        tmp_3_fu_187       |    0    |    0    |    11   |
|   icmp   |        tmp_4_fu_192       |    0    |    0    |    11   |
|          |        tmp_1_fu_202       |    0    |    0    |    11   |
|          |        tmp_6_fu_217       |    0    |    0    |    11   |
|          |        tmp_9_fu_275       |    0    |    0    |    11   |
|----------|---------------------------|---------|---------|---------|
|    add   |      shift_V_1_fu_197     |    0    |    0    |    15   |
|          |       xf_V_4_fu_350       |    0    |    0    |    35   |
|----------|---------------------------|---------|---------|---------|
|    sub   |     new_exp_V_1_fu_206    |    0    |    0    |    15   |
|          |       shift_V_fu_222      |    0    |    0    |    15   |
|----------|---------------------------|---------|---------|---------|
|    xor   |       sel_tmp_fu_227      |    0    |    0    |    6    |
|          |      sel_tmp5_fu_248      |    0    |    0    |    6    |
|----------|---------------------------|---------|---------|---------|
|    and   |      sel_tmp1_fu_232      |    0    |    0    |    6    |
|          |      sel_tmp6_fu_254      |    0    |    0    |    6    |
|----------|---------------------------|---------|---------|---------|
|    or    |  sel_tmp5_demorgan_fu_244 |    0    |    0    |    6    |
|          |       tmp_10_fu_288       |    0    |    0    |    6    |
|----------|---------------------------|---------|---------|---------|
|   read   |    in_read_read_fu_104    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_129        |    0    |    0    |    0    |
|          |      q_chunk_V_fu_452     |    0    |    0    |    0    |
|          |     q_chunk_V_1_fu_455    |    0    |    0    |    0    |
|          |     q_chunk_V_2_fu_458    |    0    |    0    |    0    |
|extractvalue|     q_chunk_V_3_fu_461    |    0    |    0    |    0    |
|          |     q_chunk_V_4_fu_464    |    0    |    0    |    0    |
|          |     q_chunk_V_5_fu_467    |    0    |    0    |    0    |
|          |     q_chunk_V_6_fu_470    |    0    |    0    |    0    |
|          |     q_chunk_V_7_fu_473    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
| bitselect|      p_Repl2_2_fu_142     |    0    |    0    |    0    |
|          |       tmp_14_fu_356       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      new_exp_V_fu_150     |    0    |    0    |    0    |
|          |         tmp_fu_164        |    0    |    0    |    0    |
|          |     d_chunk_V_1_fu_364    |    0    |    0    |    0    |
|          |     d_chunk_V_2_fu_374    |    0    |    0    |    0    |
|partselect|     d_chunk_V_3_fu_384    |    0    |    0    |    0    |
|          |     d_chunk_V_4_fu_394    |    0    |    0    |    0    |
|          |     d_chunk_V_5_fu_404    |    0    |    0    |    0    |
|          |     d_chunk_V_6_fu_414    |    0    |    0    |    0    |
|          |     d_chunk_V_7_fu_424    |    0    |    0    |    0    |
|          |     d_chunk_V_8_fu_434    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |    new_mant_V_1_fu_160    |    0    |    0    |    0    |
|   trunc  |       tmp_12_fu_322       |    0    |    0    |    0    |
|          |     d_chunk_V_9_fu_444    |    0    |    0    |    0    |
|          |       tmp_16_fu_477       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_s_fu_302       |    0    |    0    |    0    |
|          |        tmp_2_fu_305       |    0    |    0    |    0    |
|   zext   |     tmp_2_cast_fu_308     |    0    |    0    |    0    |
|          |        tmp_7_fu_326       |    0    |    0    |    0    |
|          |      d_chunk_V_fu_448     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|  bitset  |     p_Result_s_fu_335     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|     new_mant_V_fu_481     |    0    |    0    |    0    |
|          |     p_Result_1_fu_507     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |  6.366  |   402   |   630   |
|----------|---------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
| q0 |    0   |    1   |    1   |
| q1 |    0   |    1   |    1   |
| q2 |    0   |    1   |    1   |
| r0 |    0   |    1   |    1   |
| r1 |    0   |    1   |    1   |
| r2 |    0   |    1   |    1   |
+----+--------+--------+--------+
|Total|    0   |    6   |    6   |
+----+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|call_ret3_i_i_reg_681|    6   |
|call_ret4_i_i_reg_686|    6   |
|call_ret5_i_i_reg_691|    6   |
|call_ret6_i_i_reg_696|    6   |
|call_ret7_i_i_reg_701|    6   |
|call_ret8_i_i_reg_706|    6   |
|call_ret9_i_i_reg_711|    6   |
| d_chunk_V_1_reg_631 |    3   |
| d_chunk_V_2_reg_636 |    3   |
| d_chunk_V_3_reg_641 |    3   |
| d_chunk_V_4_reg_646 |    3   |
| d_chunk_V_5_reg_651 |    3   |
| d_chunk_V_6_reg_656 |    3   |
| d_chunk_V_7_reg_661 |    3   |
| d_chunk_V_8_reg_666 |    3   |
| d_chunk_V_9_reg_671 |    3   |
|  d_chunk_V_reg_676  |    3   |
|     icmp_reg_543    |    1   |
|  new_exp_V_reg_524  |    8   |
| new_mant_V_1_reg_536|   23   |
|  p_Repl2_1_reg_590  |    8   |
|  p_Repl2_2_reg_519  |    1   |
| p_cast_cast_reg_549 |    8   |
|       reg_133       |    3   |
|  shift_V_1_reg_569  |    8   |
|  shift_V_4_reg_579  |    8   |
|    tmp_12_reg_615   |   28   |
|    tmp_14_reg_626   |    1   |
|  tmp_2_cast_reg_605 |   23   |
|    tmp_2_reg_600    |   32   |
|    tmp_3_reg_555    |    1   |
|    tmp_4_reg_563    |    1   |
|    tmp_5_reg_610    |   23   |
|    tmp_6_reg_574    |    1   |
|    tmp_9_reg_585    |    1   |
|    tmp_s_reg_595    |   32   |
|     xf_V_reg_620    |   28   |
+---------------------+--------+
|        Total        |   311  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
| grp_lut_div5_chunk_fu_110 |  p1  |  11  |   3  |   33   ||    50   |
| grp_lut_div5_chunk_fu_110 |  p2  |   2  |   3  |    6   ||    9    |
|         grp_fu_311        |  p1  |   2  |   8  |   16   ||    9    |
|         grp_fu_316        |  p0  |   2  |  23  |   46   ||    9    |
|         grp_fu_316        |  p1  |   2  |   8  |   16   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   117  ||  5.709  ||    86   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    6   |   402  |   630  |
|   Memory  |    0   |    -   |    6   |    6   |
|Multiplexer|    -   |    5   |    -   |   86   |
|  Register |    -   |    -   |   311  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   12   |   719  |   722  |
+-----------+--------+--------+--------+--------+
