INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/vivado_project/IC_Competition_Design/IC_Competition_Design.srcs/sources_1/new/source.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module source
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/vivado_project/IC_Competition_Design/IC_Competition_Design.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
