

================================================================
== Vivado HLS Report for 'rx_fifo_ip'
================================================================
* Date:           Thu Jul 14 17:22:17 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ProjEthernetAXIS
* Solution:       SolutionX
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.00|     0.698|        0.30|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      12|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      45|
|Register         |        -|      -|      77|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      77|      57|
+-----------------+---------+-------+--------+--------+
|Available        |     1200|   1920|  484800|  242400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state2_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |rx_fifo_V_data_V1_status          |    and   |      0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_38_p5            |    and   |      0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  12|           6|           6|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_done                 |   9|          2|    1|          2|
    |fifo_in_TDATA_blk_n     |   9|          2|    1|          2|
    |rx_fifo_V_data_V_blk_n  |   9|          2|    1|          2|
    |rx_fifo_V_keep_V_blk_n  |   9|          2|    1|          2|
    |rx_fifo_V_last_V_blk_n  |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  45|         10|    5|         10|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |tmp_data_V_reg_89        |  64|   0|   64|          0|
    |tmp_keep_V_reg_94        |   8|   0|    8|          0|
    |tmp_last_V_reg_99        |   1|   0|    1|          0|
    |tmp_reg_85               |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  77|   0|   77|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |    rx_fifo_ip    | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |    rx_fifo_ip    | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |    rx_fifo_ip    | return value |
|ap_done                  | out |    1| ap_ctrl_hs |    rx_fifo_ip    | return value |
|ap_continue              |  in |    1| ap_ctrl_hs |    rx_fifo_ip    | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |    rx_fifo_ip    | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |    rx_fifo_ip    | return value |
|fifo_in_TVALID           |  in |    1|    axis    | fifo_in_V_last_V |    pointer   |
|fifo_in_TREADY           | out |    1|    axis    | fifo_in_V_last_V |    pointer   |
|fifo_in_TLAST            |  in |    1|    axis    | fifo_in_V_last_V |    pointer   |
|fifo_in_TDATA            |  in |   64|    axis    | fifo_in_V_data_V |    pointer   |
|fifo_in_TKEEP            |  in |    8|    axis    | fifo_in_V_keep_V |    pointer   |
|rx_fifo_V_data_V_din     | out |   64|   ap_fifo  | rx_fifo_V_data_V |    pointer   |
|rx_fifo_V_data_V_full_n  |  in |    1|   ap_fifo  | rx_fifo_V_data_V |    pointer   |
|rx_fifo_V_data_V_write   | out |    1|   ap_fifo  | rx_fifo_V_data_V |    pointer   |
|rx_fifo_V_keep_V_din     | out |    8|   ap_fifo  | rx_fifo_V_keep_V |    pointer   |
|rx_fifo_V_keep_V_full_n  |  in |    1|   ap_fifo  | rx_fifo_V_keep_V |    pointer   |
|rx_fifo_V_keep_V_write   | out |    1|   ap_fifo  | rx_fifo_V_keep_V |    pointer   |
|rx_fifo_V_last_V_din     | out |    1|   ap_fifo  | rx_fifo_V_last_V |    pointer   |
|rx_fifo_V_last_V_full_n  |  in |    1|   ap_fifo  | rx_fifo_V_last_V |    pointer   |
|rx_fifo_V_last_V_write   | out |    1|   ap_fifo  | rx_fifo_V_last_V |    pointer   |
+-------------------------+-----+-----+------------+------------------+--------------+

