
module ADC(address,clock,q);

  input  [10:0] address;
  input  clock;
  output [11:0] q;
  tri1 clock;


endmodule

