[NrTxDev] SetTxHwIndex - needSet %d, m_MaxRank %d, m_UrtgIdx(1/1) %02d, m_ModIdx(1/1) %02d, m_EncIdx %d, m_SlcaIdx(1/1) %02d, m_RfdPathIdx(1/1) %02d
[NrTx Release]
[NrTxDev] AlignSystemTime - DL sfn:%d, tti:%d, dlTime:0x%08x, UL sfn:%d, tti:%d, tickCnt:%d, m_taAcc:%d
[NrTxDev] AlignSystemTime - DL sfn:%d, tti:%d, UL sfn:%d, tti:%d, tickCnt:%d, m_setSysTime:%d
[NrTxDev] SetTxFilterDelay rach:%d, normal:%d, cfrMode:%d
[NrTxDev] SetTxFilterDelay rach:%d, normal:%d
[NrTxDev] SetTxFilterDelay top_ref_adv:%d, rd_ref_adv:%d, updateVal:%d
[NrTxDev] SetTxProcsDelay top_ref_adv:%d, ifft_ref_adv:%d, rd_ref_adv:%d
[NrTxDev] SetPrecodingWeight - Invalid paramter: numLayer:%d, tpmi:%d
[NrTxDev] SetRfdDMixerFOCompen dlFreq:%d, dlFreqOffset:%d, ulFreqOfs:%d
[NrTxDev][GeneratePrMask] offsetToCarrier: %d, nBwpStartRb:%d, start tti:%d, tick:%d, end tti:%d, tick:%d
[NrTxDev][GeneratePrMask] PUSCH MACK DMRS type1 x11:0x%08X, x21:0x%08X, x12:0x%08X, x22:0x%08X, type2 x11:0x%08X, x21:0x%08X, x12:0x%08X, x22:0x%08X
[NrTxDev][GeneratePrMask] PUSCH fmt2 MASK x11:0x%08X, x21:0x%08X, x12:0x%08X, x22:0x%08X
[NrTxDev] Generate PR sequence start - length:%d
[NrTxDev] Generate PR sequence end
[NrTxDev] SetMarconiUlFr1 - mode:%d, txfPathNum:%d
[xPhyTest][HSPEEDY write]
[xPhyTest][HSPEEDY read] addr:0x%08x data:0x%08x
[xPhyTest][MIPI write]
[xPhyTest][MIPI read] ch:%d, addr:0x%08x data:0x%08x
[xPhyTest][register write]
[xPhyTest][register read] addr:0x%08x data:0x%08x
[xPhyTest][HSPEEDY write]
[xPhyTest][HSPEEDY read] addr:0x%08x data:0x%08x
[xPhyTest][USER write]
[NrTxDev][setTxPath] m_EncIdx:%d m_ModIdx[0]:%d m_ModIdx[1]:%d m_MaxRank:%d m_LmacCmdIdx:%d m_SlcaIdx(1/1) %02d RfdPathIdx(1/1) %02d
[TX][HarqAckUpdateResult] txSlotIdx %d harq buffer isn't accessible
[NrTxDev] ControlAddiHarqAckNackReporting - uci 0x%08x, time:0x%08x
[CheckStateChange] stateChange [0x%x], o_flag_event_statechange_done[0x%x], m_TxReleaseState [%d]
[NrTxDev] ConfigPrach - DlFreqOfs: %d[Hz], prach cfg pos:0x%08x
[NrTxDev] IPC_HAL_TXCMM_BWP_P2_CFG - DL sfn:%d, tti:%d, RTG set sfn:%d, tti:%d
[NrTxDbDev][IPC_HAL_TXCMD_ULCA_CFG] modNum: %d, modIdx0:%d, modIdx1:%d, lmacCmdIdx:%d, m_ActModIdx:0x%X
[NrTxDbDev][IPC_HAL_TXCMD_ULCA_DEACT_CFG] Tx Dev has been De-Activated!! [m_TxDevActive %d]
[NrTxDbDev][IPC_HAL_TXCMD_RFD_TXFILTER_CFG] txfHold:%d, txfCfg:%d, marconiEn:%d
[NrTxDbDev][IPC_HAL_TXCMD_INIT_TA_CFG] m_taInitWaitCnt:%d, m_taInitVal:%d
[NrTxDev] SetTadv - Skip bigTA! : cfgBitMap:0x%X
[NrTxDbDev][IPC_HAL_TXCMD_URTG_RESYNC_CFG] RTG set sfn:%d, tti:%d
[NrTxDbDev][IPC_HAL_TXCMD_SCELL_URTG_CFG]
[NrTxDev][error] UCI TargetSlot is not matched [targetSlot %d, currSlot %d]
[NrTxDev][error] txSlotIdx %d's UCI encoder margin is not enough [targetSymb %d, deadLine %d, currTick %d]
(F)[NrTxDev] URTG Recovery is triggered!! nrX_system_info(0x%08X)
[NrTxDev] TxClock On - BB(urtg:0x%X, txf:0x%X), RFD(urtg:0x%X, txfClk:0x%X)
[NrTxDev] SetUrtgPathSel targetCcIndex %d, val %d
[NrTxDev] Set URTG sfn/tti count SFN:%d, TTI:%d
[NrTxDev] ConfigBWP - carrier_freq[%d], systemBw[%d], scsCfg[%d], nr_ulX_bw_config[0x%08x]
[NrTxDev] Config CC0/CC1 (0x%08x/0x%08x), SetModulatorPath - precodingVal 0x%08x
[NrTxDev] SetHalfShifter sft_init 0x%08x, sft_delta 0x%08x
[NrTxDev] SetCpLength - Invalid paramter
[NrTxDev] LO shift - systemBw:%d, rfBw:%d, LO shift:%d
[NrTxDev] Unsupported SLO combination - systemBw:%d, rfBw:%d
[NrTxDev][CalcMaxRbIfftSize] Unavailable systemBw %d for [Fr/Scs] = [%d/%d]
[NrTxDev][CalcMaxRbIfftSize] Unavailable systemBw %d for [Fr/Scs] = [%d/%d]
[NrTxDev][CalcMaxRbIfftSize] Unavailable systemBw %d for [Fr/Scs] = [%d/%d]
[NrTxDev][CalcMaxRbIfftSize] Unavailable systemBw %d for [Fr/Scs] = [%d/%d]
[NrTxDev][CalcMaxRbIfftSize] Unavailable systemBw %d for [Fr/Scs] = [%d/%d]
[NrTxDev] Init system time. DL sfn:%d, tti:%d, tick:%d UL tick:%d
[NrTxDev] ResetTaErrorCorrection - m_tecGenSnapPrv:%d
[NrTxDev] SetTaErrorCorrection - currGenSnap:%d, strVal:%d, m_tecGenSnapPrv:%d, tecInst245_76:%d, tecPending:%d, tecAcc:%d, wp:%d, rp:%d
[NrTxDev] SetTadv mode:%d, tAdv:%d, m_taAcc:%d
[NrTxDev] NrTx Seq Generation is not completed!
[NrTxDev] uci 0x%08x, TickHwTime - pucch(enc:0x%08x,mod:0x%08x) pusch(enc:0x%08x,mod:0x%08x) srs:0x%08x FE:0x%08x
[NrTxDev] monitoring - TxRxDiff(BB) %d, TxRxDiff(RFD) %d, DlFreqOfs:%d, puschEncStatus %x, puschLdpcEncStatus %x, lmacif_status %x
[NrTxDev][MARCONI] VALID_CLK:0x%08x, DVALID_CLK:0x%08x, INTR_STS:0x%08x, CH_INTR_STS:0x%08x, CH2_CONFIG:0x%08x, CH3_CONFIG:0x%08x, CH2_STATUS:0x%08x, CH3_STATUS:0x%08x, LINK_CTRL:0x%08x
[NrTxDev] UL0 : tti_config[sym 0:6]: 0x%x / 0x%x / 0x%x / 0x%x / 0x%x / 0x%x / 0x%x /
[NrTxDev] UL0 : tti_config[sym 7:13]: 0x%x / 0x%x / 0x%x / 0x%x / 0x%x / 0x%x / 0x%x /
[NrTxDev][SymPhaseInit] ulX_nr_freq_sft_init 0x%x ulX_nr_freq_sft_delta 0x%x ulX_nr_freq_sft_init_sym 0x%x
[NrTxDev][SymPhaseValue] 0/1/2/3/4/5/6 = %d/%d/%d/%d/%d/%d/%d
[NrTxChPuschDev][SymPhaseValue] 7/8/9/10/11/12/13 = %d/%d/%d/%d/%d/%d/%d
[NrTxDev is Activated] FR%d mode - dlTime sfn:%d, tti:%d, dlClk245_76:%d
[NrTxDev] LCPU_HW_ISR_TXMOD1
[NrTxDev] [GAP] Clear Cfg
[NrTxDev] [MeasMode] Clear Cfg
[NrTxDev] [NR-WIFI Coex] Clear Cfg cfgFlag:%d subframes:%d sfn:%d
[NrTxDev] L2 data is not prepared in tx3 isr ! tx3Tick : %d, mod1Tick %d, m_forceResetCnt %d
