# Simple-CPU
A simple 4-bit CPU implemented in Verilog with a minimal instruction set, including a behavioral testbench. Simulates basic instruction fetch, decode, execute, and register write-back operations using Vivado.
