TimeQuest Timing Analyzer report for DE2_TOP
Fri Jun 05 16:46:43 2015
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'apple2:core|timing_generator:timing|Q3'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'apple2:core|timing_generator:timing|Q3'
 18. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 20. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 22. Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'apple2:core|timing_generator:timing|Q3'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Propagation Delay
 32. Minimum Propagation Delay
 33. Output Enable Times
 34. Minimum Output Enable Times
 35. Output Disable Times
 36. Minimum Output Disable Times
 37. Slow 1200mV 85C Model Metastability Report
 38. Slow 1200mV 0C Model Fmax Summary
 39. Slow 1200mV 0C Model Setup Summary
 40. Slow 1200mV 0C Model Hold Summary
 41. Slow 1200mV 0C Model Recovery Summary
 42. Slow 1200mV 0C Model Removal Summary
 43. Slow 1200mV 0C Model Minimum Pulse Width Summary
 44. Slow 1200mV 0C Model Setup: 'apple2:core|timing_generator:timing|Q3'
 45. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 46. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 48. Slow 1200mV 0C Model Hold: 'apple2:core|timing_generator:timing|Q3'
 49. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 50. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 51. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 52. Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 53. Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 55. Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'apple2:core|timing_generator:timing|Q3'
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Propagation Delay
 63. Minimum Propagation Delay
 64. Output Enable Times
 65. Minimum Output Enable Times
 66. Output Disable Times
 67. Minimum Output Disable Times
 68. Slow 1200mV 0C Model Metastability Report
 69. Fast 1200mV 0C Model Setup Summary
 70. Fast 1200mV 0C Model Hold Summary
 71. Fast 1200mV 0C Model Recovery Summary
 72. Fast 1200mV 0C Model Removal Summary
 73. Fast 1200mV 0C Model Minimum Pulse Width Summary
 74. Fast 1200mV 0C Model Setup: 'apple2:core|timing_generator:timing|Q3'
 75. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 76. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 77. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 78. Fast 1200mV 0C Model Hold: 'apple2:core|timing_generator:timing|Q3'
 79. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 80. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 81. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 82. Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 83. Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 84. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 85. Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 86. Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 87. Fast 1200mV 0C Model Minimum Pulse Width: 'apple2:core|timing_generator:timing|Q3'
 88. Setup Times
 89. Hold Times
 90. Clock to Output Times
 91. Minimum Clock to Output Times
 92. Propagation Delay
 93. Minimum Propagation Delay
 94. Output Enable Times
 95. Minimum Output Enable Times
 96. Output Disable Times
 97. Minimum Output Disable Times
 98. Fast 1200mV 0C Model Metastability Report
 99. Multicorner Timing Analysis Summary
100. Setup Times
101. Hold Times
102. Clock to Output Times
103. Minimum Clock to Output Times
104. Propagation Delay
105. Minimum Propagation Delay
106. Board Trace Model Assignments
107. Input Transition Times
108. Signal Integrity Metrics (Slow 1200mv 0c Model)
109. Signal Integrity Metrics (Slow 1200mv 85c Model)
110. Signal Integrity Metrics (Fast 1200mv 0c Model)
111. Setup Transfers
112. Hold Transfers
113. Recovery Transfers
114. Removal Transfers
115. Report TCCS
116. Report RSKM
117. Unconstrained Paths
118. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; DE2_TOP                                            ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DE2_TOP.sdc   ; OK     ; Fri Jun 05 16:46:15 2015 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------+-----------------------------------------------------+
; apple2:core|timing_generator:timing|Q3          ; Base      ; 200.000 ; 5.0 MHz   ; 0.000 ; 100.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                   ; { apple2:core|timing_generator:timing|Q3 }          ;
; CLOCK_50                                        ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                   ; { CLOCK_50 }                                        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 35.714  ; 28.0 MHz  ; 0.000 ; 17.857  ; 50.00      ; 25        ; 14          ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] } ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 71.428  ; 14.0 MHz  ; 0.000 ; 35.714  ; 50.00      ; 25        ; 7           ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[1] } ;
+-------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                    ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 59.06 MHz  ; 59.06 MHz       ; apple2:core|timing_generator:timing|Q3          ;      ;
; 65.01 MHz  ; 65.01 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 107.86 MHz ; 107.86 MHz      ; pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 228.21 MHz ; 228.21 MHz      ; CLOCK_50                                        ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; apple2:core|timing_generator:timing|Q3          ; -6.163 ; -563.556      ;
; CLOCK_50                                        ; 2.384  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 20.331 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 62.157 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; apple2:core|timing_generator:timing|Q3          ; -2.761 ; -136.923      ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; -2.044 ; -40.957       ;
; CLOCK_50                                        ; -2.002 ; -103.005      ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.403  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                   ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 67.603 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                   ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 2.592 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; CLOCK_50                                        ; 9.684  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 17.565 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 35.383 ; 0.000         ;
; apple2:core|timing_generator:timing|Q3          ; 99.750 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'apple2:core|timing_generator:timing|Q3'                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                             ; Launch Clock                                    ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------------------+----------------------------------------+--------------+------------+------------+
; -6.163 ; keyboard:keyboard|latched_code[5]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.595      ; 8.680      ;
; -6.114 ; keyboard:keyboard|latched_code[5]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.597      ; 8.633      ;
; -6.079 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[31] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.596      ; 8.597      ;
; -6.068 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.597      ; 8.587      ;
; -6.039 ; disk_ii:disk|disk_ii_rom:rom|altsyncram:Mux7_rtl_0|altsyncram_7pv:auto_generated|ram_block1a0~porta_address_reg0 ; apple2:core|cpu65xx:cpu|opcInfo[35] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.234      ; 8.195      ;
; -6.011 ; keyboard:keyboard|latched_code[5]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.587      ; 8.520      ;
; -5.998 ; disk_ii:disk|disk_ii_rom:rom|altsyncram:Mux7_rtl_0|altsyncram_7pv:auto_generated|ram_block1a0~porta_address_reg0 ; apple2:core|cpu65xx:cpu|opcInfo[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.233      ; 8.153      ;
; -5.992 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[40] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.587      ; 8.501      ;
; -5.953 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[35] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.588      ; 8.463      ;
; -5.952 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.595      ; 8.469      ;
; -5.952 ; keyboard:keyboard|latched_code[4]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[31] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.595      ; 8.469      ;
; -5.941 ; keyboard:keyboard|latched_code[4]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.596      ; 8.459      ;
; -5.919 ; keyboard:keyboard|latched_code[5]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[37] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.591      ; 8.432      ;
; -5.919 ; keyboard:keyboard|latched_code[2]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.595      ; 8.436      ;
; -5.914 ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7~portb_address_reg0        ; apple2:core|cpu65xx:cpu|opcInfo[35] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.236      ; 8.072      ;
; -5.908 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.596      ; 8.426      ;
; -5.904 ; disk_ii:disk|disk_ii_rom:rom|altsyncram:Mux7_rtl_0|altsyncram_7pv:auto_generated|ram_block1a0~porta_address_reg0 ; apple2:core|cpu65xx:cpu|opcInfo[31] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.242      ; 8.068      ;
; -5.898 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[37] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.591      ; 8.411      ;
; -5.883 ; keyboard:keyboard|latched_code[5]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[31] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.596      ; 8.401      ;
; -5.874 ; keyboard:keyboard|latched_code[5]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[35] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.588      ; 8.384      ;
; -5.865 ; keyboard:keyboard|latched_code[4]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[40] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.586      ; 8.373      ;
; -5.861 ; keyboard:keyboard|latched_code[2]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.597      ; 8.380      ;
; -5.852 ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7~portb_address_reg0        ; apple2:core|cpu65xx:cpu|opcInfo[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.235      ; 8.009      ;
; -5.846 ; keyboard:keyboard|latched_code[4]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[35] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.587      ; 8.355      ;
; -5.840 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.587      ; 8.349      ;
; -5.830 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.595      ; 8.347      ;
; -5.828 ; disk_ii:disk|disk_ii_rom:rom|altsyncram:Mux7_rtl_0|altsyncram_7pv:auto_generated|ram_block1a0~porta_address_reg0 ; apple2:core|cpu65xx:cpu|opcInfo[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.243      ; 7.993      ;
; -5.825 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[26] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.608      ; 8.355      ;
; -5.822 ; keyboard:keyboard|latched_code[6]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[35] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.588      ; 8.332      ;
; -5.801 ; keyboard:keyboard|latched_code[4]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.595      ; 8.318      ;
; -5.796 ; keyboard:keyboard|latched_code[5]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[40] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.587      ; 8.305      ;
; -5.792 ; keyboard:keyboard|latched_code[1]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.596      ; 8.310      ;
; -5.790 ; disk_ii:disk|disk_ii_rom:rom|altsyncram:Mux7_rtl_0|altsyncram_7pv:auto_generated|ram_block1a0~porta_address_reg0 ; apple2:core|cpu65xx:cpu|opcInfo[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.241      ; 7.953      ;
; -5.789 ; keyboard:keyboard|shift                                                                                          ; apple2:core|cpu65xx:cpu|opcInfo[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.594      ; 8.305      ;
; -5.785 ; keyboard:keyboard|latched_code[2]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[35] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.588      ; 8.295      ;
; -5.777 ; keyboard:keyboard|latched_code[6]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.596      ; 8.295      ;
; -5.767 ; keyboard:keyboard|latched_code[2]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.587      ; 8.276      ;
; -5.758 ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7~portb_address_reg0        ; apple2:core|cpu65xx:cpu|opcInfo[31] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.244      ; 7.924      ;
; -5.756 ; keyboard:keyboard|latched_code[4]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[37] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.590      ; 8.268      ;
; -5.741 ; disk_ii:disk|disk_ii_rom:rom|altsyncram:Mux7_rtl_0|altsyncram_7pv:auto_generated|ram_block1a0~porta_address_reg0 ; apple2:core|cpu65xx:cpu|opcInfo[37] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.237      ; 7.900      ;
; -5.741 ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a1~portb_address_reg0        ; apple2:core|cpu65xx:cpu|opcInfo[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.250      ; 7.913      ;
; -5.740 ; keyboard:keyboard|shift                                                                                          ; apple2:core|cpu65xx:cpu|opcInfo[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.596      ; 8.258      ;
; -5.740 ; keyboard:keyboard|latched_code[2]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.596      ; 8.258      ;
; -5.737 ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a2~portb_address_reg0        ; apple2:core|cpu65xx:cpu|opcInfo[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.254      ; 7.913      ;
; -5.733 ; keyboard:keyboard|latched_code[1]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[31] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.595      ; 8.250      ;
; -5.732 ; keyboard:keyboard|latched_code[6]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[37] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.591      ; 8.245      ;
; -5.730 ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~portb_address_reg0        ; apple2:core|cpu65xx:cpu|opcInfo[35] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.221      ; 7.873      ;
; -5.730 ; keyboard:keyboard|latched_code[1]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[37] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.590      ; 8.242      ;
; -5.728 ; keyboard:keyboard|latched_code[4]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.594      ; 8.244      ;
; -5.725 ; keyboard:keyboard|latched_code[6]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[31] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.596      ; 8.243      ;
; -5.723 ; keyboard:keyboard|shift                                                                                          ; apple2:core|cpu65xx:cpu|opcInfo[22] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.600      ; 8.245      ;
; -5.722 ; keyboard:keyboard|latched_code[4]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.586      ; 8.230      ;
; -5.716 ; disk_ii:disk|disk_ii_rom:rom|altsyncram:Mux7_rtl_0|altsyncram_7pv:auto_generated|ram_block1a0~porta_address_reg0 ; apple2:core|cpu65xx:cpu|opcInfo[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.242      ; 7.880      ;
; -5.712 ; keyboard:keyboard|latched_code[5]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.596      ; 8.230      ;
; -5.707 ; keyboard:keyboard|shift                                                                                          ; apple2:core|cpu65xx:cpu|opcInfo[35] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.587      ; 8.216      ;
; -5.707 ; keyboard:keyboard|latched_code[4]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[26] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.607      ; 8.236      ;
; -5.704 ; keyboard:keyboard|latched_code[6]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.595      ; 8.221      ;
; -5.701 ; keyboard:keyboard|latched_code[7]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[35] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.588      ; 8.211      ;
; -5.698 ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7~portb_address_reg0        ; apple2:core|cpu65xx:cpu|opcInfo[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.245      ; 7.865      ;
; -5.695 ; keyboard:keyboard|latched_code[2]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[37] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.591      ; 8.208      ;
; -5.689 ; keyboard:keyboard|latched_code[3]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[31] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.595      ; 8.206      ;
; -5.688 ; keyboard:keyboard|latched_code[2]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[31] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.596      ; 8.206      ;
; -5.685 ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~portb_address_reg0        ; apple2:core|cpu65xx:cpu|opcInfo[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.229      ; 7.836      ;
; -5.679 ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a1~portb_address_reg0        ; apple2:core|cpu65xx:cpu|opcInfo[37] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.244      ; 7.845      ;
; -5.678 ; keyboard:keyboard|latched_code[3]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.596      ; 8.196      ;
; -5.675 ; keyboard:keyboard|latched_code[3]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[35] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.587      ; 8.184      ;
; -5.667 ; keyboard:keyboard|latched_code[2]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.595      ; 8.184      ;
; -5.663 ; keyboard:keyboard|latched_code[6]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.597      ; 8.182      ;
; -5.659 ; keyboard:keyboard|shift                                                                                          ; apple2:core|cpu65xx:cpu|opcInfo[31] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.595      ; 8.176      ;
; -5.658 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.588      ; 8.168      ;
; -5.656 ; keyboard:keyboard|latched_code[7]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.596      ; 8.174      ;
; -5.654 ; keyboard:keyboard|latched_code[1]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.594      ; 8.170      ;
; -5.649 ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a2~portb_address_reg0        ; apple2:core|cpu65xx:cpu|opcInfo[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.256      ; 7.827      ;
; -5.646 ; keyboard:keyboard|latched_code[1]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[40] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.586      ; 8.154      ;
; -5.646 ; keyboard:keyboard|latched_code[7]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[37] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.591      ; 8.159      ;
; -5.643 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[22] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.601      ; 8.166      ;
; -5.639 ; keyboard:keyboard|latched_code[7]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[31] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.596      ; 8.157      ;
; -5.637 ; keyboard:keyboard|shift                                                                                          ; apple2:core|cpu65xx:cpu|opcInfo[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.586      ; 8.145      ;
; -5.636 ; keyboard:keyboard|latched_code[1]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[35] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.587      ; 8.145      ;
; -5.634 ; keyboard:keyboard|latched_code[5]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.595      ; 8.151      ;
; -5.632 ; keyboard:keyboard|latched_code[4]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.594      ; 8.148      ;
; -5.630 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.601      ; 8.153      ;
; -5.630 ; keyboard:keyboard|latched_code[3]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.595      ; 8.147      ;
; -5.629 ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~portb_address_reg0        ; apple2:core|cpu65xx:cpu|opcInfo[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.228      ; 7.779      ;
; -5.629 ; keyboard:keyboard|latched_code[5]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[26] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.608      ; 8.159      ;
; -5.624 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[11] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.608      ; 8.154      ;
; -5.619 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[33] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.581      ; 8.122      ;
; -5.619 ; disk_ii:disk|disk_ii_rom:rom|altsyncram:Mux7_rtl_0|altsyncram_7pv:auto_generated|ram_block1a0~porta_address_reg0 ; apple2:core|cpu65xx:cpu|opcInfo[26] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.254      ; 7.795      ;
; -5.618 ; keyboard:keyboard|latched_code[7]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.597      ; 8.137      ;
; -5.608 ; keyboard:keyboard|latched_code[6]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.595      ; 8.125      ;
; -5.602 ; keyboard:keyboard|latched_code[3]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[40] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.586      ; 8.110      ;
; -5.594 ; keyboard:keyboard|shift                                                                                          ; apple2:core|cpu65xx:cpu|opcInfo[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.595      ; 8.111      ;
; -5.591 ; keyboard:keyboard|latched_code[1]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.595      ; 8.108      ;
; -5.585 ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a2~portb_address_reg0        ; apple2:core|cpu65xx:cpu|opcInfo[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.246      ; 7.753      ;
; -5.584 ; keyboard:keyboard|shift                                                                                          ; apple2:core|cpu65xx:cpu|opcInfo[37] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.590      ; 8.096      ;
; -5.578 ; keyboard:keyboard|latched_code[7]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.595      ; 8.095      ;
; -5.574 ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7~portb_address_reg0        ; apple2:core|cpu65xx:cpu|opcInfo[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.243      ; 7.739      ;
; -5.570 ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7~portb_address_reg0        ; apple2:core|cpu65xx:cpu|opcInfo[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.244      ; 7.736      ;
; -5.556 ; keyboard:keyboard|latched_code[5]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[39] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.608      ; 8.086      ;
; -5.556 ; disk_ii:disk|disk_ii_rom:rom|altsyncram:Mux7_rtl_0|altsyncram_7pv:auto_generated|ram_block1a0~porta_address_reg0 ; apple2:core|cpu65xx:cpu|opcInfo[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.241      ; 7.719      ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                   ;
+--------+----------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 2.384  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.655      ; 3.049      ;
; 2.396  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:bit_counter[2]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.648      ; 3.030      ;
; 2.396  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:bit_counter[1]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.648      ; 3.030      ;
; 2.529  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[12]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.656      ; 2.905      ;
; 2.529  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[11]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.656      ; 2.905      ;
; 2.529  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[10]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.656      ; 2.905      ;
; 2.529  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[9]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.656      ; 2.905      ;
; 2.529  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[7]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.656      ; 2.905      ;
; 2.529  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[6]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.656      ; 2.905      ;
; 2.529  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[5]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.656      ; 2.905      ;
; 2.529  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[4]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.656      ; 2.905      ;
; 2.529  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[3]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.656      ; 2.905      ;
; 2.674  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[20]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.656      ; 2.760      ;
; 2.674  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[19]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.656      ; 2.760      ;
; 2.674  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[17]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.656      ; 2.760      ;
; 2.674  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[2]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.656      ; 2.760      ;
; 2.674  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[1]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.656      ; 2.760      ;
; 2.840  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[8]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.656      ; 2.594      ;
; 2.843  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:bit_counter[0]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.648      ; 2.583      ;
; 2.843  ; power_on_reset                                     ; i2c_controller:i2c|done                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.648      ; 2.583      ;
; 2.844  ; power_on_reset                                     ; i2c_controller:i2c|SCLK                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.653      ; 2.587      ;
; 2.944  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:clock_prescaler[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.654      ; 2.488      ;
; 2.944  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:clock_prescaler[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.654      ; 2.488      ;
; 2.944  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:clock_prescaler[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.654      ; 2.488      ;
; 2.944  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:clock_prescaler[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.654      ; 2.488      ;
; 2.944  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:clock_prescaler[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.654      ; 2.488      ;
; 2.944  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:clock_prescaler[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.654      ; 2.488      ;
; 2.944  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:clock_prescaler[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.654      ; 2.488      ;
; 2.944  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:clock_prescaler[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.654      ; 2.488      ;
; 2.954  ; power_on_reset                                     ; i2c_controller:i2c|SDAT~en                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.655      ; 2.479      ;
; 3.008  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:phase.START        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.654      ; 2.424      ;
; 3.009  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:phase.STOP         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.654      ; 2.423      ;
; 3.042  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[22]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.656      ; 2.392      ;
; 3.042  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[21]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.656      ; 2.392      ;
; 3.042  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[18]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.656      ; 2.392      ;
; 3.042  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[16]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.656      ; 2.392      ;
; 3.042  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[15]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.656      ; 2.392      ;
; 3.042  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[14]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.656      ; 2.392      ;
; 3.042  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[13]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.656      ; 2.392      ;
; 3.042  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[0]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.656      ; 2.392      ;
; 3.043  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:state.P_ADDR_ACK   ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.649      ; 2.384      ;
; 3.043  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:state.P_STOP       ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.649      ; 2.384      ;
; 3.043  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:state.P_DATA2_ACK  ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.649      ; 2.384      ;
; 3.043  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:state.P_DATA1_ACK  ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.649      ; 2.384      ;
; 3.043  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:state.P_WRITE      ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.649      ; 2.384      ;
; 3.043  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:state.P_START      ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.649      ; 2.384      ;
; 3.113  ; power_on_reset                                     ; i2c_controller:i2c|data1[4]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.650      ; 2.315      ;
; 3.113  ; power_on_reset                                     ; i2c_controller:i2c|data1[1]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.650      ; 2.315      ;
; 3.113  ; power_on_reset                                     ; i2c_controller:i2c|data1[2]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.650      ; 2.315      ;
; 3.113  ; power_on_reset                                     ; i2c_controller:i2c|data1[3]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.650      ; 2.315      ;
; 3.184  ; power_on_reset                                     ; i2c_controller:i2c|data2[0]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.650      ; 2.244      ;
; 3.184  ; power_on_reset                                     ; i2c_controller:i2c|data2[1]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.650      ; 2.244      ;
; 3.184  ; power_on_reset                                     ; i2c_controller:i2c|data2[2]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.650      ; 2.244      ;
; 3.184  ; power_on_reset                                     ; i2c_controller:i2c|data2[3]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.650      ; 2.244      ;
; 3.184  ; power_on_reset                                     ; i2c_controller:i2c|data2[5]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.650      ; 2.244      ;
; 3.184  ; power_on_reset                                     ; i2c_controller:i2c|data2[7]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.650      ; 2.244      ;
; 3.227  ; power_on_reset                                     ; i2c_controller:i2c|\send_data:reg[3]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.650      ; 2.201      ;
; 3.227  ; power_on_reset                                     ; i2c_controller:i2c|\send_data:reg[0]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.650      ; 2.201      ;
; 3.227  ; power_on_reset                                     ; i2c_controller:i2c|\send_data:reg[1]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.650      ; 2.201      ;
; 3.227  ; power_on_reset                                     ; i2c_controller:i2c|\send_data:reg[2]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.650      ; 2.201      ;
; 3.261  ; power_on_reset                                     ; i2c_controller:i2c|send                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.655      ; 2.172      ;
; 3.269  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:state.P_ADDR       ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.649      ; 2.158      ;
; 3.269  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:state.P_DATA2      ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.649      ; 2.158      ;
; 3.269  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:state.P_DATA1      ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.649      ; 2.158      ;
; 3.308  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:phase.IDLE         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.655      ; 2.125      ;
; 3.312  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:phase.ACK          ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.655      ; 2.121      ;
; 3.330  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:phase.ZERO         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.655      ; 2.103      ;
; 3.383  ; power_on_reset                                     ; i2c_controller:i2c|\send_data:state.D_IDLE         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.655      ; 2.050      ;
; 3.385  ; power_on_reset                                     ; i2c_controller:i2c|\send_data:state.D_SEND         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.655      ; 2.048      ;
; 3.751  ; power_on_reset                                     ; i2c_controller:i2c|\send_data:state.D_DONE         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.655      ; 1.682      ;
; 3.756  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:phase.ONE          ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.655      ; 1.677      ;
; 15.618 ; i2c_controller:i2c|\send_packet:sreg[22]           ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.082     ; 4.298      ;
; 15.652 ; i2c_controller:i2c|\send_packet:clock_prescaler[7] ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.081     ; 4.265      ;
; 15.660 ; i2c_controller:i2c|\send_packet:clock_prescaler[1] ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.081     ; 4.257      ;
; 15.672 ; i2c_controller:i2c|\send_packet:clock_prescaler[4] ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.081     ; 4.245      ;
; 15.804 ; i2c_controller:i2c|\send_packet:clock_prescaler[6] ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.081     ; 4.113      ;
; 15.815 ; i2c_controller:i2c|\send_packet:state.P_ADDR       ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.075     ; 4.108      ;
; 15.833 ; i2c_controller:i2c|\send_packet:clock_prescaler[5] ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.081     ; 4.084      ;
; 15.981 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[12]           ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.078     ; 3.939      ;
; 15.981 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[11]           ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.078     ; 3.939      ;
; 15.981 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[10]           ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.078     ; 3.939      ;
; 15.981 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[9]            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.078     ; 3.939      ;
; 15.981 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[7]            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.078     ; 3.939      ;
; 15.981 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[6]            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.078     ; 3.939      ;
; 15.981 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[5]            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.078     ; 3.939      ;
; 15.981 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[4]            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.078     ; 3.939      ;
; 15.981 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[3]            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.078     ; 3.939      ;
; 15.990 ; i2c_controller:i2c|\send_packet:clock_prescaler[0] ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.081     ; 3.927      ;
; 15.992 ; i2c_controller:i2c|\send_packet:clock_prescaler[2] ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.081     ; 3.925      ;
; 16.029 ; i2c_controller:i2c|\send_packet:state.P_DATA1      ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.075     ; 3.894      ;
; 16.126 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[20]           ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.078     ; 3.794      ;
; 16.126 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[19]           ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.078     ; 3.794      ;
; 16.126 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[17]           ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.078     ; 3.794      ;
; 16.126 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[2]            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.078     ; 3.794      ;
; 16.126 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[1]            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.078     ; 3.794      ;
; 16.148 ; i2c_controller:i2c|\send_packet:state.P_DATA2      ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.075     ; 3.775      ;
; 16.150 ; i2c_controller:i2c|\send_packet:state.P_DATA1_ACK  ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.075     ; 3.773      ;
; 16.154 ; i2c_controller:i2c|\send_packet:clock_prescaler[3] ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.081     ; 3.763      ;
; 16.224 ; i2c_controller:i2c|\send_packet:sreg[22]           ; i2c_controller:i2c|SDAT~reg0                       ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.081     ; 3.693      ;
; 16.348 ; i2c_controller:i2c|\send_packet:state.P_DATA2_ACK  ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.075     ; 3.575      ;
+--------+----------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+--------+--------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 20.331 ; vga_controller:vga|hcount[5]         ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.118     ; 15.263     ;
; 20.363 ; vga_controller:vga|hcount[4]         ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.118     ; 15.231     ;
; 20.451 ; vga_controller:vga|hcount[7]         ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.118     ; 15.143     ;
; 20.562 ; vga_controller:vga|hcount[6]         ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.121     ; 15.029     ;
; 20.675 ; vga_controller:vga|hcount[8]         ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.121     ; 14.916     ;
; 20.740 ; vga_controller:vga|hcount[10]        ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.118     ; 14.854     ;
; 21.155 ; vga_controller:vga|hcount[9]         ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.121     ; 14.436     ;
; 22.865 ; vga_controller:vga|hcount[2]         ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.118     ; 12.729     ;
; 23.471 ; vga_controller:vga|hcount[3]         ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.118     ; 12.123     ;
; 23.632 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_B[6]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.061     ; 12.019     ;
; 23.892 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_R[6]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.057     ; 11.763     ;
; 23.898 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_R[4]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.055     ; 11.759     ;
; 23.907 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_G[4]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.055     ; 11.750     ;
; 24.132 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_B[6]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.061     ; 11.519     ;
; 24.278 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_R[7]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.055     ; 11.379     ;
; 24.289 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_G[6]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.055     ; 11.368     ;
; 24.366 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_B[4]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.073     ; 11.273     ;
; 24.383 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_G[7]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.055     ; 11.274     ;
; 24.392 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_R[6]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.057     ; 11.263     ;
; 24.396 ; vga_controller:vga|line_memory[1444] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.107     ; 11.209     ;
; 24.398 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_R[4]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.055     ; 11.259     ;
; 24.417 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_G[4]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.055     ; 11.240     ;
; 24.719 ; vga_controller:vga|shift_reg[1]      ; vga_controller:vga|VGA_B[6]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.068     ; 10.925     ;
; 24.735 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_G[5]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.055     ; 10.922     ;
; 24.778 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_R[7]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.055     ; 10.879     ;
; 24.779 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[1904] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.138     ; 10.795     ;
; 24.799 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_G[6]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.055     ; 10.858     ;
; 24.802 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_R[5]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.073     ; 10.837     ;
; 24.836 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_B[7]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.057     ; 10.819     ;
; 24.866 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_B[4]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.073     ; 10.773     ;
; 24.917 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_G[7]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.055     ; 10.740     ;
; 24.922 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_R[3]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.073     ; 10.717     ;
; 24.929 ; vga_controller:vga|line_memory[1412] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.130     ; 10.653     ;
; 24.950 ; vga_controller:vga|line_memory[1300] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.130     ; 10.632     ;
; 24.953 ; vga_controller:vga|line_memory[1108] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.130     ; 10.629     ;
; 24.980 ; vga_controller:vga|shift_reg[1]      ; vga_controller:vga|VGA_R[6]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.064     ; 10.668     ;
; 24.983 ; vga_controller:vga|shift_reg[1]      ; vga_controller:vga|VGA_G[4]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.062     ; 10.667     ;
; 24.986 ; vga_controller:vga|shift_reg[1]      ; vga_controller:vga|VGA_R[4]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.062     ; 10.664     ;
; 25.027 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_B[5]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.061     ; 10.624     ;
; 25.050 ; vga_controller:vga|line_memory[1044] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.130     ; 10.532     ;
; 25.141 ; vga_controller:vga|line_memory[1236] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.128     ; 10.443     ;
; 25.154 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[1905] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.102     ; 10.456     ;
; 25.159 ; vga_controller:vga|line_memory[1932] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.100     ; 10.453     ;
; 25.189 ; vga_controller:vga|line_memory[1040] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.134     ; 10.389     ;
; 25.229 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[1909] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.102     ; 10.381     ;
; 25.238 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_B[2]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.055     ; 10.419     ;
; 25.245 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_G[5]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.055     ; 10.412     ;
; 25.268 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_R[2]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.057     ; 10.387     ;
; 25.270 ; vga_controller:vga|line_memory[1620] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.130     ; 10.312     ;
; 25.270 ; vga_controller:vga|line_memory[1156] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.130     ; 10.312     ;
; 25.274 ; vga_controller:vga|line_memory[1556] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.130     ; 10.308     ;
; 25.278 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_G[2]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.055     ; 10.379     ;
; 25.302 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_R[5]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.073     ; 10.337     ;
; 25.320 ; vga_controller:vga|line_memory[1812] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.130     ; 10.262     ;
; 25.335 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[1908] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.123     ; 10.254     ;
; 25.336 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_B[7]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.057     ; 10.319     ;
; 25.358 ; vga_controller:vga|line_memory[1460] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.126     ; 10.228     ;
; 25.358 ; vga_controller:vga|line_memory[976]  ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.134     ; 10.220     ;
; 25.364 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[1906] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.125     ; 10.223     ;
; 25.365 ; vga_controller:vga|shift_reg[1]      ; vga_controller:vga|VGA_G[6]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.062     ; 10.285     ;
; 25.366 ; vga_controller:vga|shift_reg[1]      ; vga_controller:vga|VGA_R[7]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.062     ; 10.284     ;
; 25.422 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_R[3]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.073     ; 10.217     ;
; 25.449 ; vga_controller:vga|line_memory[1748] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.128     ; 10.135     ;
; 25.453 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_G[3]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.061     ; 10.198     ;
; 25.454 ; vga_controller:vga|shift_reg[1]      ; vga_controller:vga|VGA_B[4]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.080     ; 10.178     ;
; 25.459 ; vga_controller:vga|shift_reg[1]      ; vga_controller:vga|VGA_G[7]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.062     ; 10.191     ;
; 25.466 ; vga_controller:vga|line_memory[1876] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.130     ; 10.116     ;
; 25.469 ; vga_controller:vga|line_memory[1625] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.100     ; 10.143     ;
; 25.475 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_R[0]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.061     ; 10.176     ;
; 25.482 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_B[3]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.073     ; 10.157     ;
; 25.517 ; vga_controller:vga|line_memory[1634] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.121     ; 10.074     ;
; 25.522 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[663]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.117     ; 10.073     ;
; 25.527 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_B[5]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.061     ; 10.124     ;
; 25.531 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_R[1]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.061     ; 10.120     ;
; 25.537 ; vga_controller:vga|line_memory[1159] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.108     ; 10.067     ;
; 25.558 ; vga_controller:vga|line_memory[1188] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.101     ; 10.053     ;
; 25.590 ; vga_controller:vga|line_memory[1028] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.126     ; 9.996      ;
; 25.611 ; vga_controller:vga|line_memory[1652] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.126     ; 9.975      ;
; 25.627 ; vga_controller:vga|line_memory[133]  ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.105     ; 9.980      ;
; 25.627 ; vga_controller:vga|line_memory[1332] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.126     ; 9.959      ;
; 25.630 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[1911] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.132     ; 9.950      ;
; 25.631 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[1907] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.132     ; 9.949      ;
; 25.641 ; vga_controller:vga|line_memory[800]  ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.130     ; 9.941      ;
; 25.655 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[1910] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.114     ; 9.943      ;
; 25.691 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[1890] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.136     ; 9.885      ;
; 25.697 ; vga_controller:vga|line_memory[1539] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.095     ; 9.920      ;
; 25.726 ; vga_controller:vga|line_memory[1088] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.111     ; 9.875      ;
; 25.727 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[660]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.109     ; 9.876      ;
; 25.738 ; vga_controller:vga|line_memory[1284] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.126     ; 9.848      ;
; 25.738 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_B[2]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.055     ; 9.919      ;
; 25.740 ; vga_controller:vga|line_memory[1100] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.116     ; 9.856      ;
; 25.751 ; vga_controller:vga|line_memory[37]   ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.092     ; 9.869      ;
; 25.761 ; vga_controller:vga|line_memory[1537] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.126     ; 9.825      ;
; 25.764 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[205]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.144     ; 9.804      ;
; 25.768 ; vga_controller:vga|line_memory[1442] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.084     ; 9.860      ;
; 25.768 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_R[2]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.057     ; 9.887      ;
; 25.775 ; vga_controller:vga|line_memory[1312] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.123     ; 9.814      ;
; 25.776 ; vga_controller:vga|line_memory[1364] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.130     ; 9.806      ;
; 25.778 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[1984] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.118     ; 9.816      ;
; 25.778 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_G[2]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.055     ; 9.879      ;
+--------+--------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                        ;
+--------+--------------------------------------------------+----------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                      ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+----------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 62.157 ; disk_ii:disk|phase[2]                            ; disk_ii:disk|phase[0]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.079     ; 9.190      ;
; 62.179 ; disk_ii:disk|phase[1]                            ; disk_ii:disk|phase[0]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.080     ; 9.167      ;
; 62.182 ; disk_ii:disk|phase[2]                            ; disk_ii:disk|phase[5]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.079     ; 9.165      ;
; 62.183 ; disk_ii:disk|phase[2]                            ; disk_ii:disk|phase[6]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.079     ; 9.164      ;
; 62.190 ; disk_ii:disk|phase[2]                            ; disk_ii:disk|phase[2]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.079     ; 9.157      ;
; 62.229 ; disk_ii:disk|phase[1]                            ; disk_ii:disk|phase[5]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.080     ; 9.117      ;
; 62.230 ; disk_ii:disk|phase[1]                            ; disk_ii:disk|phase[6]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.080     ; 9.116      ;
; 62.235 ; disk_ii:disk|phase[1]                            ; disk_ii:disk|phase[2]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.080     ; 9.111      ;
; 62.449 ; disk_ii:disk|phase[2]                            ; disk_ii:disk|phase[4]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.079     ; 8.898      ;
; 62.471 ; disk_ii:disk|phase[1]                            ; disk_ii:disk|phase[4]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.080     ; 8.875      ;
; 62.654 ; disk_ii:disk|phase[2]                            ; disk_ii:disk|phase[3]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.078     ; 8.694      ;
; 62.657 ; disk_ii:disk|phase[2]                            ; disk_ii:disk|phase[1]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.078     ; 8.691      ;
; 62.684 ; disk_ii:disk|phase[1]                            ; disk_ii:disk|phase[3]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.079     ; 8.663      ;
; 62.686 ; disk_ii:disk|phase[1]                            ; disk_ii:disk|phase[1]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.079     ; 8.661      ;
; 63.792 ; disk_ii:disk|phase[0]                            ; disk_ii:disk|phase[0]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.079     ; 7.555      ;
; 63.842 ; disk_ii:disk|phase[0]                            ; disk_ii:disk|phase[5]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.079     ; 7.505      ;
; 63.843 ; disk_ii:disk|phase[0]                            ; disk_ii:disk|phase[6]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.079     ; 7.504      ;
; 63.848 ; disk_ii:disk|phase[0]                            ; disk_ii:disk|phase[2]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.079     ; 7.499      ;
; 64.084 ; disk_ii:disk|phase[0]                            ; disk_ii:disk|phase[4]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.079     ; 7.263      ;
; 64.225 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.067     ; 7.134      ;
; 64.225 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.067     ; 7.134      ;
; 64.225 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.067     ; 7.134      ;
; 64.225 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.067     ; 7.134      ;
; 64.225 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.067     ; 7.134      ;
; 64.285 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.093     ; 7.048      ;
; 64.285 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[14] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.093     ; 7.048      ;
; 64.285 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[13] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.093     ; 7.048      ;
; 64.285 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[12] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.093     ; 7.048      ;
; 64.285 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[11] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.093     ; 7.048      ;
; 64.285 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.093     ; 7.048      ;
; 64.285 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.093     ; 7.048      ;
; 64.285 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.093     ; 7.048      ;
; 64.297 ; disk_ii:disk|phase[0]                            ; disk_ii:disk|phase[3]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.078     ; 7.051      ;
; 64.299 ; disk_ii:disk|phase[0]                            ; disk_ii:disk|phase[1]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.078     ; 7.049      ;
; 64.317 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.062     ; 7.047      ;
; 64.317 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[14] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.062     ; 7.047      ;
; 64.317 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[13] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.062     ; 7.047      ;
; 64.317 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[12] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.062     ; 7.047      ;
; 64.317 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[11] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.062     ; 7.047      ;
; 64.317 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.062     ; 7.047      ;
; 64.317 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.062     ; 7.047      ;
; 64.317 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.062     ; 7.047      ;
; 64.319 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.098     ; 7.009      ;
; 64.319 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.098     ; 7.009      ;
; 64.319 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.098     ; 7.009      ;
; 64.319 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.098     ; 7.009      ;
; 64.319 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.098     ; 7.009      ;
; 64.331 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.093     ; 7.002      ;
; 64.331 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[14] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.093     ; 7.002      ;
; 64.331 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[13] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.093     ; 7.002      ;
; 64.331 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[12] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.093     ; 7.002      ;
; 64.331 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[11] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.093     ; 7.002      ;
; 64.331 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.093     ; 7.002      ;
; 64.331 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.093     ; 7.002      ;
; 64.331 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.093     ; 7.002      ;
; 64.339 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[31] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.088     ; 6.999      ;
; 64.339 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[29] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.088     ; 6.999      ;
; 64.339 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[28] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.088     ; 6.999      ;
; 64.339 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[27] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.088     ; 6.999      ;
; 64.339 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[26] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.088     ; 6.999      ;
; 64.339 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[25] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.088     ; 6.999      ;
; 64.339 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[24] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.088     ; 6.999      ;
; 64.339 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[23] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.088     ; 6.999      ;
; 64.339 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.088     ; 6.999      ;
; 64.339 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[16] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.088     ; 6.999      ;
; 64.339 ; spi_controller:sdcard_interface|write_addr[12]   ; spi_controller:sdcard_interface|argument[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.093     ; 6.994      ;
; 64.339 ; spi_controller:sdcard_interface|write_addr[12]   ; spi_controller:sdcard_interface|argument[14] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.093     ; 6.994      ;
; 64.339 ; spi_controller:sdcard_interface|write_addr[12]   ; spi_controller:sdcard_interface|argument[13] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.093     ; 6.994      ;
; 64.339 ; spi_controller:sdcard_interface|write_addr[12]   ; spi_controller:sdcard_interface|argument[12] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.093     ; 6.994      ;
; 64.339 ; spi_controller:sdcard_interface|write_addr[12]   ; spi_controller:sdcard_interface|argument[11] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.093     ; 6.994      ;
; 64.339 ; spi_controller:sdcard_interface|write_addr[12]   ; spi_controller:sdcard_interface|argument[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.093     ; 6.994      ;
; 64.339 ; spi_controller:sdcard_interface|write_addr[12]   ; spi_controller:sdcard_interface|argument[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.093     ; 6.994      ;
; 64.339 ; spi_controller:sdcard_interface|write_addr[12]   ; spi_controller:sdcard_interface|argument[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.093     ; 6.994      ;
; 64.365 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.098     ; 6.963      ;
; 64.365 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.098     ; 6.963      ;
; 64.365 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.098     ; 6.963      ;
; 64.365 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.098     ; 6.963      ;
; 64.365 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.098     ; 6.963      ;
; 64.371 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[31] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.057     ; 6.998      ;
; 64.371 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[29] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.057     ; 6.998      ;
; 64.371 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[28] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.057     ; 6.998      ;
; 64.371 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[27] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.057     ; 6.998      ;
; 64.371 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[26] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.057     ; 6.998      ;
; 64.371 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[25] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.057     ; 6.998      ;
; 64.371 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[24] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.057     ; 6.998      ;
; 64.371 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[23] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.057     ; 6.998      ;
; 64.371 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.057     ; 6.998      ;
; 64.371 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[16] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.057     ; 6.998      ;
; 64.373 ; spi_controller:sdcard_interface|write_addr[12]   ; spi_controller:sdcard_interface|argument[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.098     ; 6.955      ;
; 64.373 ; spi_controller:sdcard_interface|write_addr[12]   ; spi_controller:sdcard_interface|argument[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.098     ; 6.955      ;
; 64.373 ; spi_controller:sdcard_interface|write_addr[12]   ; spi_controller:sdcard_interface|argument[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.098     ; 6.955      ;
; 64.373 ; spi_controller:sdcard_interface|write_addr[12]   ; spi_controller:sdcard_interface|argument[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.098     ; 6.955      ;
; 64.373 ; spi_controller:sdcard_interface|write_addr[12]   ; spi_controller:sdcard_interface|argument[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.098     ; 6.955      ;
; 64.385 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[31] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.088     ; 6.953      ;
; 64.385 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[29] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.088     ; 6.953      ;
; 64.385 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[28] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.088     ; 6.953      ;
; 64.385 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[27] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.088     ; 6.953      ;
; 64.385 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[26] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.088     ; 6.953      ;
; 64.385 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[25] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.088     ; 6.953      ;
; 64.385 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[24] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.088     ; 6.953      ;
+--------+--------------------------------------------------+----------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'apple2:core|timing_generator:timing|Q3'                                                                                                                                                                   ;
+--------+----------------------------------------------+--------------------------------------------+-------------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                    ; Launch Clock                                    ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+--------------------------------------------+-------------------------------------------------+----------------------------------------+--------------+------------+------------+
; -2.761 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|T[2]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.230      ; 0.725      ;
; -2.564 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|T[4]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.230      ; 0.922      ;
; -2.462 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|T[1]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.224      ; 1.018      ;
; -2.247 ; apple2:core|timing_generator:timing|PRE_PHI0 ; apple2:core|speaker_sig                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.221      ; 1.230      ;
; -2.094 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|myAddr[9]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.224      ; 1.386      ;
; -1.984 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[34]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.229      ; 1.501      ;
; -1.907 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[17]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.220      ; 1.569      ;
; -1.905 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[15]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.229      ; 1.580      ;
; -1.889 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[11]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.237      ; 1.604      ;
; -1.880 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[12]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.237      ; 1.613      ;
; -1.798 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[1]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.229      ; 1.687      ;
; -1.788 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[42]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.237      ; 1.705      ;
; -1.759 ; power_on_reset                               ; disk_ii:disk|\read_head:byte_delay[0]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.224      ; 1.721      ;
; -1.731 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[17]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.220      ; 1.745      ;
; -1.727 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[27]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.226      ; 1.755      ;
; -1.718 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[2]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.226      ; 1.764      ;
; -1.682 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[32]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.229      ; 1.803      ;
; -1.662 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[18]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.209      ; 1.803      ;
; -1.658 ; keyboard:keyboard|key_pressed                ; apple2:core|cpu65xx:cpu|theOpcode[7]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.234      ; 1.832      ;
; -1.633 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[33]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.215      ; 1.838      ;
; -1.630 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[24]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.216      ; 1.842      ;
; -1.600 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[19]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.230      ; 1.886      ;
; -1.599 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[3]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.220      ; 1.877      ;
; -1.590 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[14]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.216      ; 1.882      ;
; -1.570 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[16]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.209      ; 1.895      ;
; -1.568 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|myAddr[1]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.223      ; 1.911      ;
; -1.542 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|myAddr[10]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.210      ; 1.924      ;
; -1.533 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[39]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.237      ; 1.960      ;
; -1.525 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|T[3]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.225      ; 1.956      ;
; -1.497 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[31]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.230      ; 1.989      ;
; -1.496 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[25]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.222      ; 1.982      ;
; -1.494 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|myAddr[4]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.217      ; 1.979      ;
; -1.488 ; keyboard:keyboard|key_pressed                ; apple2:core|cpu65xx:cpu|T[7]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.233      ; 2.001      ;
; -1.471 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[19]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.224      ; 2.009      ;
; -1.461 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[9]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.229      ; 2.024      ;
; -1.461 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[6]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.237      ; 2.032      ;
; -1.427 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|myAddr[12]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.210      ; 2.039      ;
; -1.425 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[30]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.220      ; 2.051      ;
; -1.422 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|opcInfo[22]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.229      ; 2.063      ;
; -1.416 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[10]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.209      ; 2.049      ;
; -1.414 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|opcInfo[12]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.237      ; 2.079      ;
; -1.398 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[20]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.222      ; 2.080      ;
; -1.398 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[32]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.223      ; 2.081      ;
; -1.396 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[22]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.235      ; 2.095      ;
; -1.382 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[29]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.215      ; 2.089      ;
; -1.374 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[13]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.209      ; 2.091      ;
; -1.345 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[32]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.223      ; 2.134      ;
; -1.344 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[15]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.223      ; 2.135      ;
; -1.344 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[33]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.209      ; 2.121      ;
; -1.332 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[16]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.215      ; 2.139      ;
; -1.328 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|opcInfo[10]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.209      ; 2.137      ;
; -1.320 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|opcInfo[17]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.220      ; 2.156      ;
; -1.313 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[42]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.237      ; 2.180      ;
; -1.313 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|opcInfo[20]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.216      ; 2.159      ;
; -1.311 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|opcInfo[11]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.237      ; 2.182      ;
; -1.303 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|opcInfo[13]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.209      ; 2.162      ;
; -1.302 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[29]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.209      ; 2.163      ;
; -1.300 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[21]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.209      ; 2.165      ;
; -1.299 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[3]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.220      ; 2.177      ;
; -1.288 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|myAddr[2]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.214      ; 2.182      ;
; -1.285 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[4]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.232      ; 2.203      ;
; -1.280 ; apple2:core|DL[7]                            ; apple2:core|cpu65xx:cpu|theOpcode[7]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.241      ; 2.217      ;
; -1.278 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[5]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.216      ; 2.194      ;
; -1.277 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[35]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.216      ; 2.195      ;
; -1.270 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[20]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.216      ; 2.202      ;
; -1.266 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|opcInfo[42]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.237      ; 2.227      ;
; -1.249 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[6]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.237      ; 2.244      ;
; -1.240 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|opcInfo[14]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.216      ; 2.232      ;
; -1.236 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[23]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.216      ; 2.236      ;
; -1.236 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[25]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.216      ; 2.236      ;
; -1.235 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[26]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.237      ; 2.258      ;
; -1.233 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[11]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.237      ; 2.260      ;
; -1.229 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|opcInfo[6]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.237      ; 2.264      ;
; -1.215 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[7]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.223      ; 2.264      ;
; -1.212 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|doReg[2]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.210      ; 2.254      ;
; -1.201 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[36]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.219      ; 2.274      ;
; -1.191 ; apple2:core|DL[5]                            ; apple2:core|cpu65xx:cpu|theOpcode[5]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.235      ; 2.300      ;
; -1.188 ; apple2:core|DL[7]                            ; apple2:core|cpu65xx:cpu|T[7]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.240      ; 2.308      ;
; -1.182 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[27]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.220      ; 2.294      ;
; -1.177 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[42]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.243      ; 2.322      ;
; -1.176 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[14]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.216      ; 2.296      ;
; -1.175 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[20]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.216      ; 2.297      ;
; -1.174 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|opcInfo[1]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.229      ; 2.311      ;
; -1.174 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[24]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.216      ; 2.298      ;
; -1.172 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|opcInfo[15]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.223      ; 2.307      ;
; -1.162 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[37]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.225      ; 2.319      ;
; -1.155 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[3]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.226      ; 2.327      ;
; -1.153 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[27]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.220      ; 2.323      ;
; -1.151 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|myAddr[3]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.225      ; 2.330      ;
; -1.150 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[24]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.222      ; 2.328      ;
; -1.148 ; apple2:core|DL[6]                            ; apple2:core|cpu65xx:cpu|theOpcode[6]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.241      ; 2.349      ;
; -1.148 ; apple2:core|timing_generator:timing|PRE_PHI0 ; disk_ii:disk|motor_phase[0]                ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.225      ; 2.333      ;
; -1.144 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[28]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.220      ; 2.332      ;
; -1.138 ; apple2:core|DL[0]                            ; apple2:core|cpu65xx:cpu|T[0]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.244      ; 2.362      ;
; -1.130 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|opcInfo[33]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.209      ; 2.335      ;
; -1.128 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[30]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.220      ; 2.348      ;
; -1.116 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[1]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.229      ; 2.369      ;
; -1.113 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|opcInfo[7]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.223      ; 2.366      ;
; -1.107 ; power_on_reset                               ; apple2:core|cpu65xx:cpu|theCpuCycle.cycle2 ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.216      ; 2.365      ;
; -1.095 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[26]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 3.237      ; 2.398      ;
+--------+----------------------------------------------+--------------------------------------------+-------------------------------------------------+----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                          ;
+--------+-----------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                  ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -2.044 ; disk_ii:disk|phase[7] ; spi_controller:sdcard_interface|current_track[5]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.108      ; 1.250      ;
; -1.963 ; disk_ii:disk|phase[6] ; spi_controller:sdcard_interface|current_track[4]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.108      ; 1.331      ;
; -1.960 ; disk_ii:disk|phase[5] ; spi_controller:sdcard_interface|current_track[3]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.108      ; 1.334      ;
; -1.840 ; disk_ii:disk|phase[3] ; spi_controller:sdcard_interface|current_track[1]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.113      ; 1.459      ;
; -1.645 ; disk_ii:disk|phase[2] ; spi_controller:sdcard_interface|current_track[0]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.114      ; 1.655      ;
; -1.246 ; disk_ii:disk|phase[6] ; spi_controller:sdcard_interface|\sd_fsm:lba[7]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.116      ; 2.056      ;
; -1.028 ; disk_ii:disk|phase[7] ; spi_controller:sdcard_interface|\sd_fsm:lba[8]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.116      ; 2.274      ;
; -0.998 ; disk_ii:disk|phase[4] ; spi_controller:sdcard_interface|current_track[2]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.108      ; 2.296      ;
; -0.973 ; disk_ii:disk|phase[4] ; spi_controller:sdcard_interface|\sd_fsm:lba[7]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.116      ; 2.329      ;
; -0.952 ; disk_ii:disk|phase[5] ; spi_controller:sdcard_interface|\sd_fsm:lba[7]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.116      ; 2.350      ;
; -0.864 ; disk_ii:disk|phase[3] ; spi_controller:sdcard_interface|\sd_fsm:lba[7]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.115      ; 2.437      ;
; -0.808 ; disk_ii:disk|phase[2] ; spi_controller:sdcard_interface|\sd_fsm:lba[7]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.116      ; 2.494      ;
; -0.787 ; power_on_reset        ; spi_controller:sdcard_interface|state.READ_BLOCK_CRC     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.097      ; 2.496      ;
; -0.786 ; power_on_reset        ; spi_controller:sdcard_interface|state.CHECK_SET_BLOCKLEN ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.097      ; 2.497      ;
; -0.785 ; power_on_reset        ; spi_controller:sdcard_interface|state.CHECK_CMD1         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.097      ; 2.498      ;
; -0.755 ; power_on_reset        ; spi_controller:sdcard_interface|state.CHECK_CMD0         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.097      ; 2.528      ;
; -0.753 ; power_on_reset        ; spi_controller:sdcard_interface|state.CHECK_CMD8         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.097      ; 2.530      ;
; -0.752 ; power_on_reset        ; spi_controller:sdcard_interface|state.POWER_UP           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.097      ; 2.531      ;
; -0.723 ; disk_ii:disk|phase[2] ; spi_controller:sdcard_interface|\sd_fsm:lba[2]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.128      ; 2.591      ;
; -0.715 ; disk_ii:disk|phase[2] ; spi_controller:sdcard_interface|\sd_fsm:lba[0]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.128      ; 2.599      ;
; -0.708 ; disk_ii:disk|phase[6] ; spi_controller:sdcard_interface|\sd_fsm:lba[8]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.116      ; 2.594      ;
; -0.655 ; disk_ii:disk|phase[5] ; spi_controller:sdcard_interface|\sd_fsm:lba[8]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.116      ; 2.647      ;
; -0.651 ; disk_ii:disk|phase[4] ; spi_controller:sdcard_interface|\sd_fsm:lba[8]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.116      ; 2.651      ;
; -0.645 ; disk_ii:disk|phase[3] ; spi_controller:sdcard_interface|\sd_fsm:lba[4]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.127      ; 2.668      ;
; -0.633 ; power_on_reset        ; spi_controller:sdcard_interface|state.CHECK_CMD58        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.096      ; 2.649      ;
; -0.631 ; power_on_reset        ; spi_controller:sdcard_interface|state.CHECK_CMD55        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.096      ; 2.651      ;
; -0.630 ; power_on_reset        ; spi_controller:sdcard_interface|state.READ_BLOCK_DATA    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.096      ; 2.652      ;
; -0.613 ; disk_ii:disk|phase[5] ; spi_controller:sdcard_interface|\sd_fsm:lba[6]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.128      ; 2.701      ;
; -0.607 ; disk_ii:disk|phase[4] ; spi_controller:sdcard_interface|\sd_fsm:lba[5]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.128      ; 2.707      ;
; -0.563 ; power_on_reset        ; spi_controller:sdcard_interface|argument[7]              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.108      ; 2.731      ;
; -0.550 ; disk_ii:disk|phase[3] ; spi_controller:sdcard_interface|\sd_fsm:lba[8]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.115      ; 2.751      ;
; -0.544 ; disk_ii:disk|phase[7] ; spi_controller:sdcard_interface|\sd_fsm:lba[7]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.116      ; 2.758      ;
; -0.497 ; power_on_reset        ; spi_controller:sdcard_interface|argument[30]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.107      ; 2.796      ;
; -0.487 ; disk_ii:disk|phase[2] ; spi_controller:sdcard_interface|\sd_fsm:lba[8]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.116      ; 2.815      ;
; -0.483 ; disk_ii:disk|phase[7] ; spi_controller:sdcard_interface|\sd_fsm:lba[13]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.123      ; 2.826      ;
; -0.458 ; disk_ii:disk|phase[6] ; spi_controller:sdcard_interface|\sd_fsm:lba[13]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.123      ; 2.851      ;
; -0.414 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[48]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.116      ; 2.888      ;
; -0.414 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[50]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.116      ; 2.888      ;
; -0.414 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[52]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.116      ; 2.888      ;
; -0.412 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[46]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.116      ; 2.890      ;
; -0.411 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[54]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.116      ; 2.891      ;
; -0.404 ; power_on_reset        ; spi_controller:sdcard_interface|\sd_fsm:counter[7]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.101      ; 2.883      ;
; -0.404 ; disk_ii:disk|phase[2] ; spi_controller:sdcard_interface|\sd_fsm:lba[3]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.128      ; 2.910      ;
; -0.397 ; power_on_reset        ; spi_controller:sdcard_interface|command[2]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.095      ; 2.884      ;
; -0.394 ; power_on_reset        ; spi_controller:sdcard_interface|command[1]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.095      ; 2.887      ;
; -0.393 ; disk_ii:disk|phase[4] ; spi_controller:sdcard_interface|\sd_fsm:lba[13]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.123      ; 2.916      ;
; -0.372 ; disk_ii:disk|phase[5] ; spi_controller:sdcard_interface|\sd_fsm:lba[13]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.123      ; 2.937      ;
; -0.364 ; power_on_reset        ; spi_controller:sdcard_interface|state.RECEIVE_BYTE       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.109      ; 2.931      ;
; -0.364 ; power_on_reset        ; spi_controller:sdcard_interface|state.RECEIVE_BYTE_WAIT  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.109      ; 2.931      ;
; -0.364 ; power_on_reset        ; spi_controller:sdcard_interface|state.SEND_CMD           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.109      ; 2.931      ;
; -0.355 ; disk_ii:disk|phase[7] ; spi_controller:sdcard_interface|\sd_fsm:lba[22]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.123      ; 2.954      ;
; -0.343 ; power_on_reset        ; spi_controller:sdcard_interface|current_image[7]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.089      ; 2.932      ;
; -0.343 ; power_on_reset        ; spi_controller:sdcard_interface|current_image[1]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.089      ; 2.932      ;
; -0.342 ; power_on_reset        ; spi_controller:sdcard_interface|current_track[5]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.089      ; 2.933      ;
; -0.342 ; power_on_reset        ; spi_controller:sdcard_interface|current_track[2]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.089      ; 2.933      ;
; -0.342 ; disk_ii:disk|phase[7] ; spi_controller:sdcard_interface|\sd_fsm:lba[17]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.123      ; 2.967      ;
; -0.341 ; power_on_reset        ; spi_controller:sdcard_interface|current_track[4]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.089      ; 2.934      ;
; -0.341 ; power_on_reset        ; spi_controller:sdcard_interface|current_image[0]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.089      ; 2.934      ;
; -0.341 ; power_on_reset        ; spi_controller:sdcard_interface|argument[8]              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.108      ; 2.953      ;
; -0.341 ; disk_ii:disk|phase[6] ; spi_controller:sdcard_interface|\sd_fsm:lba[16]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.123      ; 2.968      ;
; -0.340 ; power_on_reset        ; spi_controller:sdcard_interface|current_image[3]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.089      ; 2.935      ;
; -0.340 ; power_on_reset        ; spi_controller:sdcard_interface|current_track[3]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.089      ; 2.935      ;
; -0.339 ; disk_ii:disk|phase[4] ; spi_controller:sdcard_interface|\sd_fsm:lba[6]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.128      ; 2.975      ;
; -0.338 ; power_on_reset        ; spi_controller:sdcard_interface|argument[3]              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.108      ; 2.956      ;
; -0.337 ; power_on_reset        ; spi_controller:sdcard_interface|argument[1]              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.108      ; 2.957      ;
; -0.330 ; disk_ii:disk|phase[6] ; spi_controller:sdcard_interface|\sd_fsm:lba[22]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.123      ; 2.979      ;
; -0.329 ; power_on_reset        ; spi_controller:sdcard_interface|high_capacity            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.089      ; 2.946      ;
; -0.324 ; power_on_reset        ; spi_controller:sdcard_interface|state.WAIT_NRC           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.096      ; 2.958      ;
; -0.324 ; power_on_reset        ; spi_controller:sdcard_interface|command[4]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.096      ; 2.958      ;
; -0.324 ; power_on_reset        ; spi_controller:sdcard_interface|argument[9]              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.096      ; 2.958      ;
; -0.311 ; power_on_reset        ; spi_controller:sdcard_interface|\sd_fsm:byte_counter[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.088      ; 2.963      ;
; -0.311 ; power_on_reset        ; spi_controller:sdcard_interface|\sd_fsm:byte_counter[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.088      ; 2.963      ;
; -0.311 ; power_on_reset        ; spi_controller:sdcard_interface|\sd_fsm:byte_counter[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.088      ; 2.963      ;
; -0.307 ; power_on_reset        ; spi_controller:sdcard_interface|current_track[1]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.095      ; 2.974      ;
; -0.305 ; disk_ii:disk|phase[2] ; spi_controller:sdcard_interface|\sd_fsm:lba[4]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.128      ; 3.009      ;
; -0.284 ; disk_ii:disk|phase[3] ; spi_controller:sdcard_interface|\sd_fsm:lba[13]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.122      ; 3.024      ;
; -0.279 ; disk_ii:disk|phase[3] ; spi_controller:sdcard_interface|\sd_fsm:lba[5]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.127      ; 3.034      ;
; -0.265 ; disk_ii:disk|phase[4] ; spi_controller:sdcard_interface|\sd_fsm:lba[22]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.123      ; 3.044      ;
; -0.244 ; disk_ii:disk|phase[5] ; spi_controller:sdcard_interface|\sd_fsm:lba[22]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.123      ; 3.065      ;
; -0.238 ; disk_ii:disk|phase[3] ; spi_controller:sdcard_interface|\sd_fsm:lba[6]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.127      ; 3.075      ;
; -0.228 ; disk_ii:disk|phase[2] ; spi_controller:sdcard_interface|\sd_fsm:lba[13]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.123      ; 3.081      ;
; -0.225 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[55]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.116      ; 3.077      ;
; -0.225 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[53]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.116      ; 3.077      ;
; -0.225 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[49]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.116      ; 3.077      ;
; -0.224 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[51]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.116      ; 3.078      ;
; -0.223 ; power_on_reset        ; spi_controller:sdcard_interface|state.READ_BLOCK_WAIT    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.097      ; 3.060      ;
; -0.223 ; disk_ii:disk|phase[2] ; spi_controller:sdcard_interface|\sd_fsm:lba[5]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.128      ; 3.091      ;
; -0.210 ; disk_ii:disk|phase[7] ; spi_controller:sdcard_interface|\sd_fsm:lba[11]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.128      ; 3.104      ;
; -0.194 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[45]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.107      ; 3.099      ;
; -0.194 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[44]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.107      ; 3.099      ;
; -0.194 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[43]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.107      ; 3.099      ;
; -0.194 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[42]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.107      ; 3.099      ;
; -0.194 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[41]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.107      ; 3.099      ;
; -0.194 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[40]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.107      ; 3.099      ;
; -0.194 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[39]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.107      ; 3.099      ;
; -0.194 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[38]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.107      ; 3.099      ;
; -0.194 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[37]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.107      ; 3.099      ;
; -0.194 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[36]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.107      ; 3.099      ;
; -0.194 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[35]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.107      ; 3.099      ;
; -0.194 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[34]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.107      ; 3.099      ;
+--------+-----------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                ;
+--------+------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                            ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; -2.002 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:state.P_STOP       ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.246      ; 1.504      ;
; -1.999 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:state.P_ADDR_ACK   ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.246      ; 1.507      ;
; -1.987 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[20]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.253      ; 1.526      ;
; -1.985 ; power_on_reset                                 ; i2c_controller:i2c|\send_data:state.D_DONE         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.252      ; 1.527      ;
; -1.983 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[17]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.253      ; 1.530      ;
; -1.982 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[19]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.253      ; 1.531      ;
; -1.981 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:phase.ONE          ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.252      ; 1.531      ;
; -1.658 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:phase.ACK          ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.252      ; 1.854      ;
; -1.655 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:phase.IDLE         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.252      ; 1.857      ;
; -1.653 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:phase.ZERO         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.252      ; 1.859      ;
; -1.631 ; power_on_reset                                 ; i2c_controller:i2c|\send_data:state.D_SEND         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.252      ; 1.881      ;
; -1.629 ; power_on_reset                                 ; i2c_controller:i2c|\send_data:state.D_IDLE         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.252      ; 1.883      ;
; -1.598 ; power_on_reset                                 ; i2c_controller:i2c|data2[0]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.247      ; 1.909      ;
; -1.598 ; power_on_reset                                 ; i2c_controller:i2c|data2[1]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.247      ; 1.909      ;
; -1.598 ; power_on_reset                                 ; i2c_controller:i2c|data2[2]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.247      ; 1.909      ;
; -1.598 ; power_on_reset                                 ; i2c_controller:i2c|data2[3]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.247      ; 1.909      ;
; -1.598 ; power_on_reset                                 ; i2c_controller:i2c|data2[5]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.247      ; 1.909      ;
; -1.598 ; power_on_reset                                 ; i2c_controller:i2c|data2[7]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.247      ; 1.909      ;
; -1.598 ; power_on_reset                                 ; i2c_controller:i2c|\send_data:reg[3]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.247      ; 1.909      ;
; -1.598 ; power_on_reset                                 ; i2c_controller:i2c|\send_data:reg[0]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.247      ; 1.909      ;
; -1.598 ; power_on_reset                                 ; i2c_controller:i2c|\send_data:reg[1]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.247      ; 1.909      ;
; -1.598 ; power_on_reset                                 ; i2c_controller:i2c|\send_data:reg[2]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.247      ; 1.909      ;
; -1.596 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[22]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.253      ; 1.917      ;
; -1.596 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[21]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.253      ; 1.917      ;
; -1.596 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[18]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.253      ; 1.917      ;
; -1.596 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[16]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.253      ; 1.917      ;
; -1.596 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[15]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.253      ; 1.917      ;
; -1.596 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[14]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.253      ; 1.917      ;
; -1.596 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[13]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.253      ; 1.917      ;
; -1.596 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[0]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.253      ; 1.917      ;
; -1.596 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[2]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.253      ; 1.917      ;
; -1.596 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[1]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.253      ; 1.917      ;
; -1.579 ; power_on_reset                                 ; i2c_controller:i2c|send                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.252      ; 1.933      ;
; -1.575 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:state.P_DATA2_ACK  ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.246      ; 1.931      ;
; -1.575 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:state.P_DATA1_ACK  ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.246      ; 1.931      ;
; -1.575 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:state.P_WRITE      ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.246      ; 1.931      ;
; -1.575 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:state.P_START      ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.246      ; 1.931      ;
; -1.575 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:state.P_ADDR       ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.246      ; 1.931      ;
; -1.575 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:state.P_DATA2      ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.246      ; 1.931      ;
; -1.575 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:state.P_DATA1      ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.246      ; 1.931      ;
; -1.326 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:phase.STOP         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.252      ; 2.186      ;
; -1.325 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:phase.START        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.252      ; 2.187      ;
; -1.315 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[8]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.254      ; 2.199      ;
; -1.315 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[12]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.254      ; 2.199      ;
; -1.315 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[11]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.254      ; 2.199      ;
; -1.315 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[10]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.254      ; 2.199      ;
; -1.315 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[9]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.254      ; 2.199      ;
; -1.315 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[7]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.254      ; 2.199      ;
; -1.315 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[6]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.254      ; 2.199      ;
; -1.315 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[5]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.254      ; 2.199      ;
; -1.315 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[4]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.254      ; 2.199      ;
; -1.315 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[3]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.254      ; 2.199      ;
; -1.309 ; power_on_reset                                 ; i2c_controller:i2c|SDAT~en                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.252      ; 2.203      ;
; -1.247 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:clock_prescaler[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.252      ; 2.265      ;
; -1.247 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:clock_prescaler[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.252      ; 2.265      ;
; -1.247 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:clock_prescaler[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.252      ; 2.265      ;
; -1.247 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:clock_prescaler[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.252      ; 2.265      ;
; -1.247 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:clock_prescaler[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.252      ; 2.265      ;
; -1.247 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:clock_prescaler[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.252      ; 2.265      ;
; -1.247 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:clock_prescaler[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.252      ; 2.265      ;
; -1.247 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:clock_prescaler[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.252      ; 2.265      ;
; -1.168 ; power_on_reset                                 ; i2c_controller:i2c|data1[4]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.248      ; 2.340      ;
; -1.168 ; power_on_reset                                 ; i2c_controller:i2c|data1[1]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.248      ; 2.340      ;
; -1.168 ; power_on_reset                                 ; i2c_controller:i2c|data1[2]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.248      ; 2.340      ;
; -1.168 ; power_on_reset                                 ; i2c_controller:i2c|data1[3]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.248      ; 2.340      ;
; -1.127 ; power_on_reset                                 ; i2c_controller:i2c|SCLK                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.251      ; 2.384      ;
; -0.924 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:bit_counter[0]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.245      ; 2.581      ;
; -0.924 ; power_on_reset                                 ; i2c_controller:i2c|done                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.245      ; 2.581      ;
; -0.629 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.252      ; 2.883      ;
; -0.477 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:bit_counter[2]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.245      ; 3.028      ;
; -0.477 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:bit_counter[1]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 3.245      ; 3.028      ;
; 0.403  ; i2c_controller:i2c|\send_packet:phase.STOP     ; i2c_controller:i2c|\send_packet:phase.STOP         ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; i2c_controller:i2c|\send_packet:phase.START    ; i2c_controller:i2c|\send_packet:phase.START        ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; i2c_controller:i2c|\send_packet:sreg[8]        ; i2c_controller:i2c|\send_packet:sreg[8]            ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.404  ; i2c_controller:i2c|\send_packet:phase.IDLE     ; i2c_controller:i2c|\send_packet:phase.IDLE         ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; i2c_controller:i2c|\send_packet:phase.ACK      ; i2c_controller:i2c|\send_packet:phase.ACK          ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; i2c_controller:i2c|\send_packet:phase.ZERO     ; i2c_controller:i2c|\send_packet:phase.ZERO         ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; i2c_controller:i2c|\send_packet:sreg[22]       ; i2c_controller:i2c|\send_packet:sreg[22]           ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; i2c_controller:i2c|\send_packet:sreg[21]       ; i2c_controller:i2c|\send_packet:sreg[21]           ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; i2c_controller:i2c|\send_packet:sreg[18]       ; i2c_controller:i2c|\send_packet:sreg[18]           ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; i2c_controller:i2c|\send_packet:sreg[16]       ; i2c_controller:i2c|\send_packet:sreg[16]           ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; i2c_controller:i2c|\send_packet:sreg[15]       ; i2c_controller:i2c|\send_packet:sreg[15]           ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; i2c_controller:i2c|\send_packet:sreg[14]       ; i2c_controller:i2c|\send_packet:sreg[14]           ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; i2c_controller:i2c|\send_packet:sreg[13]       ; i2c_controller:i2c|\send_packet:sreg[13]           ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; i2c_controller:i2c|\send_packet:sreg[0]        ; i2c_controller:i2c|\send_packet:sreg[0]            ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; i2c_controller:i2c|\send_packet:state.P_ADDR   ; i2c_controller:i2c|\send_packet:state.P_ADDR       ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; i2c_controller:i2c|\send_packet:bit_counter[0] ; i2c_controller:i2c|\send_packet:bit_counter[0]     ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; i2c_controller:i2c|\send_packet:state.P_DATA2  ; i2c_controller:i2c|\send_packet:state.P_DATA2      ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; i2c_controller:i2c|\send_packet:state.P_DATA1  ; i2c_controller:i2c|\send_packet:state.P_DATA1      ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; i2c_controller:i2c|\send_packet:state.P_IDLE   ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; i2c_controller:i2c|\send_packet:bit_counter[1] ; i2c_controller:i2c|\send_packet:bit_counter[1]     ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; i2c_controller:i2c|send                        ; i2c_controller:i2c|send                            ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; i2c_controller:i2c|\send_data:state.D_SEND     ; i2c_controller:i2c|\send_data:state.D_SEND         ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; i2c_controller:i2c|\send_data:state.D_IDLE     ; i2c_controller:i2c|\send_data:state.D_IDLE         ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.428  ; i2c_controller:i2c|\send_packet:sreg[8]        ; i2c_controller:i2c|\send_packet:sreg[9]            ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.694      ;
; 0.429  ; i2c_controller:i2c|\send_packet:sreg[10]       ; i2c_controller:i2c|\send_packet:sreg[11]           ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.695      ;
; 0.429  ; i2c_controller:i2c|\send_packet:sreg[0]        ; i2c_controller:i2c|\send_packet:sreg[1]            ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.694      ;
; 0.429  ; i2c_controller:i2c|\send_packet:sreg[7]        ; i2c_controller:i2c|\send_packet:sreg[8]            ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.695      ;
; 0.430  ; i2c_controller:i2c|\send_packet:sreg[6]        ; i2c_controller:i2c|\send_packet:sreg[7]            ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430  ; i2c_controller:i2c|\send_packet:sreg[5]        ; i2c_controller:i2c|\send_packet:sreg[6]            ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
+--------+------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+--------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.403 ; vga_controller:vga|VGA_VS_I          ; vga_controller:vga|VGA_VS_I          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1959] ; vga_controller:vga|line_memory[1959] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1955] ; vga_controller:vga|line_memory[1955] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1399] ; vga_controller:vga|line_memory[1399] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1395] ; vga_controller:vga|line_memory[1395] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1403] ; vga_controller:vga|line_memory[1403] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1407] ; vga_controller:vga|line_memory[1407] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1735] ; vga_controller:vga|line_memory[1735] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1731] ; vga_controller:vga|line_memory[1731] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1743] ; vga_controller:vga|line_memory[1743] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1739] ; vga_controller:vga|line_memory[1739] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1251] ; vga_controller:vga|line_memory[1251] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1255] ; vga_controller:vga|line_memory[1255] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1406] ; vga_controller:vga|line_memory[1406] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1958] ; vga_controller:vga|line_memory[1958] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1734] ; vga_controller:vga|line_memory[1734] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1738] ; vga_controller:vga|line_memory[1738] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1956] ; vga_controller:vga|line_memory[1956] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1344] ; vga_controller:vga|line_memory[1344] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1120] ; vga_controller:vga|line_memory[1120] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1056] ; vga_controller:vga|line_memory[1056] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1248] ; vga_controller:vga|line_memory[1248] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1648] ; vga_controller:vga|line_memory[1648] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1616] ; vga_controller:vga|line_memory[1616] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1600] ; vga_controller:vga|line_memory[1600] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1568] ; vga_controller:vga|line_memory[1568] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1584] ; vga_controller:vga|line_memory[1584] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1552] ; vga_controller:vga|line_memory[1552] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1728] ; vga_controller:vga|line_memory[1728] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1741] ; vga_controller:vga|line_memory[1741] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1729] ; vga_controller:vga|line_memory[1729] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1733] ; vga_controller:vga|line_memory[1733] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1737] ; vga_controller:vga|line_memory[1737] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1989] ; vga_controller:vga|line_memory[1989] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1997] ; vga_controller:vga|line_memory[1997] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1477] ; vga_controller:vga|line_memory[1477] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1481] ; vga_controller:vga|line_memory[1481] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1473] ; vga_controller:vga|line_memory[1473] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1485] ; vga_controller:vga|line_memory[1485] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1217] ; vga_controller:vga|line_memory[1217] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1221] ; vga_controller:vga|line_memory[1221] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1229] ; vga_controller:vga|line_memory[1229] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1225] ; vga_controller:vga|line_memory[1225] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1397] ; vga_controller:vga|line_memory[1397] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1405] ; vga_controller:vga|line_memory[1405] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1393] ; vga_controller:vga|line_memory[1393] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[1401] ; vga_controller:vga|line_memory[1401] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[6]    ; vga_controller:vga|line_memory[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[832]  ; vga_controller:vga|line_memory[832]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[848]  ; vga_controller:vga|line_memory[848]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[836]  ; vga_controller:vga|line_memory[836]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[852]  ; vga_controller:vga|line_memory[852]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[612]  ; vga_controller:vga|line_memory[612]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[20]   ; vga_controller:vga|line_memory[20]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[212]  ; vga_controller:vga|line_memory[212]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[244]  ; vga_controller:vga|line_memory[244]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[116]  ; vga_controller:vga|line_memory[116]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[52]   ; vga_controller:vga|line_memory[52]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[196]  ; vga_controller:vga|line_memory[196]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[132]  ; vga_controller:vga|line_memory[132]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[4]    ; vga_controller:vga|line_memory[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[68]   ; vga_controller:vga|line_memory[68]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[197]  ; vga_controller:vga|line_memory[197]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[453]  ; vga_controller:vga|line_memory[453]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[965]  ; vga_controller:vga|line_memory[965]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[709]  ; vga_controller:vga|line_memory[709]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[853]  ; vga_controller:vga|line_memory[853]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[837]  ; vga_controller:vga|line_memory[837]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[129]  ; vga_controller:vga|line_memory[129]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[385]  ; vga_controller:vga|line_memory[385]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[641]  ; vga_controller:vga|line_memory[641]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[897]  ; vga_controller:vga|line_memory[897]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[769]  ; vga_controller:vga|line_memory[769]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[257]  ; vga_controller:vga|line_memory[257]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[513]  ; vga_controller:vga|line_memory[513]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[135]  ; vga_controller:vga|line_memory[135]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[199]  ; vga_controller:vga|line_memory[199]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[839]  ; vga_controller:vga|line_memory[839]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[855]  ; vga_controller:vga|line_memory[855]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[963]  ; vga_controller:vga|line_memory[963]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[451]  ; vga_controller:vga|line_memory[451]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[195]  ; vga_controller:vga|line_memory[195]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:vga|line_memory[707]  ; vga_controller:vga|line_memory[707]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; vga_controller:vga|line_memory[1691] ; vga_controller:vga|line_memory[1691] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; vga_controller:vga|line_memory[1683] ; vga_controller:vga|line_memory[1683] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; vga_controller:vga|line_memory[1687] ; vga_controller:vga|line_memory[1687] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; vga_controller:vga|line_memory[1695] ; vga_controller:vga|line_memory[1695] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; vga_controller:vga|line_memory[1667] ; vga_controller:vga|line_memory[1667] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; vga_controller:vga|line_memory[1671] ; vga_controller:vga|line_memory[1671] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; vga_controller:vga|line_memory[1699] ; vga_controller:vga|line_memory[1699] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; vga_controller:vga|line_memory[1703] ; vga_controller:vga|line_memory[1703] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; vga_controller:vga|line_memory[1715] ; vga_controller:vga|line_memory[1715] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; vga_controller:vga|line_memory[1723] ; vga_controller:vga|line_memory[1723] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; vga_controller:vga|line_memory[1719] ; vga_controller:vga|line_memory[1719] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; vga_controller:vga|line_memory[1727] ; vga_controller:vga|line_memory[1727] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; vga_controller:vga|line_memory[1179] ; vga_controller:vga|line_memory[1179] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; vga_controller:vga|line_memory[1159] ; vga_controller:vga|line_memory[1159] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; vga_controller:vga|line_memory[1155] ; vga_controller:vga|line_memory[1155] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; vga_controller:vga|line_memory[1207] ; vga_controller:vga|line_memory[1207] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; vga_controller:vga|line_memory[1211] ; vga_controller:vga|line_memory[1211] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
+-------+--------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                             ;
+--------+----------------+--------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                                ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+--------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 67.603 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|PS2_Datr     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.088     ; 3.735      ;
; 67.603 ; power_on_reset ; keyboard:keyboard|latched_code[1]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.088     ; 3.735      ;
; 67.603 ; power_on_reset ; keyboard:keyboard|shift                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.088     ; 3.735      ;
; 67.603 ; power_on_reset ; keyboard:keyboard|latched_code[3]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.088     ; 3.735      ;
; 67.603 ; power_on_reset ; keyboard:keyboard|latched_code[4]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.088     ; 3.735      ;
; 67.641 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Bit_Cnt[0]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.088     ; 3.697      ;
; 67.641 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Bit_Cnt[1]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.088     ; 3.697      ;
; 67.641 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Bit_Cnt[2]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.088     ; 3.697      ;
; 67.641 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Bit_Cnt[3]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.088     ; 3.697      ;
; 67.641 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|State        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.088     ; 3.697      ;
; 67.641 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_DAVi    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.088     ; 3.697      ;
; 67.641 ; power_on_reset ; keyboard:keyboard|state.GOT_KEY_UP3                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.088     ; 3.697      ;
; 67.641 ; power_on_reset ; keyboard:keyboard|state.KEY_UP                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.088     ; 3.697      ;
; 67.641 ; power_on_reset ; keyboard:keyboard|state.IDLE                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.088     ; 3.697      ;
; 67.641 ; power_on_reset ; keyboard:keyboard|state.HAVE_CODE                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.088     ; 3.697      ;
; 67.641 ; power_on_reset ; keyboard:keyboard|state.DECODE                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.088     ; 3.697      ;
; 67.647 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.086     ; 3.693      ;
; 67.647 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.086     ; 3.693      ;
; 67.647 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.086     ; 3.693      ;
; 67.647 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.086     ; 3.693      ;
; 67.647 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.086     ; 3.693      ;
; 67.647 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.086     ; 3.693      ;
; 67.647 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.086     ; 3.693      ;
; 67.647 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.086     ; 3.693      ;
; 67.647 ; power_on_reset ; keyboard:keyboard|state.GOT_KEY_UP_CODE                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.086     ; 3.693      ;
; 67.647 ; power_on_reset ; keyboard:keyboard|state.NORMAL_KEY                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.086     ; 3.693      ;
; 67.647 ; power_on_reset ; keyboard:keyboard|ctrl                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.086     ; 3.693      ;
; 67.858 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[8]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.087     ; 3.481      ;
; 67.858 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[7]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.087     ; 3.481      ;
; 67.858 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[6]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.087     ; 3.481      ;
; 67.858 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[5]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.087     ; 3.481      ;
; 67.858 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[4]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.087     ; 3.481      ;
; 67.858 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[3]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.087     ; 3.481      ;
; 67.858 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[2]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.087     ; 3.481      ;
; 67.858 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[1]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.087     ; 3.481      ;
; 67.858 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[0]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.087     ; 3.481      ;
; 67.858 ; power_on_reset ; keyboard:keyboard|state.GOT_KEY_UP2                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.087     ; 3.481      ;
; 68.168 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.099     ; 3.159      ;
; 68.168 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.099     ; 3.159      ;
; 68.168 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.099     ; 3.159      ;
; 68.168 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[4]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.099     ; 3.159      ;
; 68.168 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.099     ; 3.159      ;
; 68.168 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.099     ; 3.159      ;
; 68.168 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[1]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.099     ; 3.159      ;
; 68.168 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.099     ; 3.159      ;
; 68.168 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|PS2_Clk_f    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.099     ; 3.159      ;
; 68.168 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Fall_Clk     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.099     ; 3.159      ;
; 68.168 ; power_on_reset ; keyboard:keyboard|key_pressed                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.099     ; 3.159      ;
; 68.198 ; power_on_reset ; keyboard:keyboard|latched_code[0]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.089     ; 3.139      ;
; 68.198 ; power_on_reset ; keyboard:keyboard|latched_code[2]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.089     ; 3.139      ;
; 68.198 ; power_on_reset ; keyboard:keyboard|latched_code[6]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.089     ; 3.139      ;
; 68.198 ; power_on_reset ; keyboard:keyboard|latched_code[7]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.089     ; 3.139      ;
; 68.198 ; power_on_reset ; keyboard:keyboard|latched_code[5]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.089     ; 3.139      ;
+--------+----------------+--------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                             ;
+-------+----------------+--------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                                ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+--------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 2.592 ; power_on_reset ; keyboard:keyboard|latched_code[0]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.120      ; 2.898      ;
; 2.592 ; power_on_reset ; keyboard:keyboard|latched_code[2]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.120      ; 2.898      ;
; 2.592 ; power_on_reset ; keyboard:keyboard|latched_code[6]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.120      ; 2.898      ;
; 2.592 ; power_on_reset ; keyboard:keyboard|latched_code[7]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.120      ; 2.898      ;
; 2.592 ; power_on_reset ; keyboard:keyboard|latched_code[5]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.120      ; 2.898      ;
; 2.623 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 2.918      ;
; 2.623 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 2.918      ;
; 2.623 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 2.918      ;
; 2.623 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[4]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 2.918      ;
; 2.623 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 2.918      ;
; 2.623 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 2.918      ;
; 2.623 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[1]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 2.918      ;
; 2.623 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 2.918      ;
; 2.623 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|PS2_Clk_f    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 2.918      ;
; 2.623 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Fall_Clk     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 2.918      ;
; 2.623 ; power_on_reset ; keyboard:keyboard|key_pressed                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 2.918      ;
; 2.939 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[8]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 3.247      ;
; 2.939 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[7]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 3.247      ;
; 2.939 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[6]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 3.247      ;
; 2.939 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[5]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 3.247      ;
; 2.939 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[4]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 3.247      ;
; 2.939 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[3]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 3.247      ;
; 2.939 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[2]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 3.247      ;
; 2.939 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[1]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 3.247      ;
; 2.939 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[0]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 3.247      ;
; 2.939 ; power_on_reset ; keyboard:keyboard|state.GOT_KEY_UP2                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 3.247      ;
; 3.140 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.123      ; 3.449      ;
; 3.140 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.123      ; 3.449      ;
; 3.140 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.123      ; 3.449      ;
; 3.140 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.123      ; 3.449      ;
; 3.140 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.123      ; 3.449      ;
; 3.140 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.123      ; 3.449      ;
; 3.140 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.123      ; 3.449      ;
; 3.140 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.123      ; 3.449      ;
; 3.140 ; power_on_reset ; keyboard:keyboard|state.GOT_KEY_UP_CODE                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.123      ; 3.449      ;
; 3.140 ; power_on_reset ; keyboard:keyboard|state.NORMAL_KEY                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.123      ; 3.449      ;
; 3.140 ; power_on_reset ; keyboard:keyboard|ctrl                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.123      ; 3.449      ;
; 3.160 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Bit_Cnt[0]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.121      ; 3.467      ;
; 3.160 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Bit_Cnt[1]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.121      ; 3.467      ;
; 3.160 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Bit_Cnt[2]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.121      ; 3.467      ;
; 3.160 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Bit_Cnt[3]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.121      ; 3.467      ;
; 3.160 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|State        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.121      ; 3.467      ;
; 3.160 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_DAVi    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.121      ; 3.467      ;
; 3.160 ; power_on_reset ; keyboard:keyboard|state.GOT_KEY_UP3                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.121      ; 3.467      ;
; 3.160 ; power_on_reset ; keyboard:keyboard|state.KEY_UP                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.121      ; 3.467      ;
; 3.160 ; power_on_reset ; keyboard:keyboard|state.IDLE                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.121      ; 3.467      ;
; 3.160 ; power_on_reset ; keyboard:keyboard|state.HAVE_CODE                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.121      ; 3.467      ;
; 3.160 ; power_on_reset ; keyboard:keyboard|state.DECODE                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.121      ; 3.467      ;
; 3.180 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|PS2_Datr     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.121      ; 3.487      ;
; 3.180 ; power_on_reset ; keyboard:keyboard|latched_code[1]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.121      ; 3.487      ;
; 3.180 ; power_on_reset ; keyboard:keyboard|shift                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.121      ; 3.487      ;
; 3.180 ; power_on_reset ; keyboard:keyboard|latched_code[3]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.121      ; 3.487      ;
; 3.180 ; power_on_reset ; keyboard:keyboard|latched_code[4]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.121      ; 3.487      ;
+-------+----------------+--------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                       ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                    ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------+
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|SCLK                                   ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|SDAT~en                                ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_data:state.D_DONE                ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_data:state.D_IDLE                ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_data:state.D_SEND                ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:phase.ACK                 ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:phase.IDLE                ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:phase.ONE                 ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:phase.ZERO                ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[0]                   ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[10]                  ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[11]                  ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[12]                  ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[13]                  ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[14]                  ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[15]                  ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[16]                  ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[17]                  ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[18]                  ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[19]                  ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[1]                   ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[20]                  ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[21]                  ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[22]                  ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[2]                   ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[3]                   ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[4]                   ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[5]                   ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[6]                   ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[7]                   ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[8]                   ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[9]                   ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:state.P_IDLE              ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|send                                   ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|SDAT~reg0                              ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:clock_prescaler[0]        ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:clock_prescaler[1]        ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:clock_prescaler[2]        ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:clock_prescaler[3]        ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:clock_prescaler[4]        ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:clock_prescaler[5]        ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:clock_prescaler[6]        ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:clock_prescaler[7]        ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:phase.START               ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:phase.STOP                ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_data:reg[0]                      ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_data:reg[1]                      ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_data:reg[2]                      ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_data:reg[3]                      ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:bit_counter[0]            ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:bit_counter[1]            ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:bit_counter[2]            ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:state.P_ADDR              ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:state.P_ADDR_ACK          ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:state.P_DATA1             ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:state.P_DATA1_ACK         ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:state.P_DATA2             ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:state.P_DATA2_ACK         ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:state.P_START             ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:state.P_STOP              ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:state.P_WRITE             ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|data2[0]                               ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|data2[1]                               ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|data2[2]                               ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|data2[3]                               ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|data2[5]                               ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|data2[7]                               ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|done                                   ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|data1[1]                               ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|data1[2]                               ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|data1[3]                               ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|data1[4]                               ;
; 9.819 ; 9.819        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                          ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                            ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                              ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|SCLK|clk                                              ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|SDAT~en|clk                                           ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|SDAT~reg0|clk                                         ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_data:state.D_DONE|clk                           ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_data:state.D_IDLE|clk                           ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_data:state.D_SEND|clk                           ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:clock_prescaler[0]|clk                   ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:clock_prescaler[1]|clk                   ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:clock_prescaler[2]|clk                   ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:clock_prescaler[3]|clk                   ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:clock_prescaler[4]|clk                   ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:clock_prescaler[5]|clk                   ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:clock_prescaler[6]|clk                   ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:clock_prescaler[7]|clk                   ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:phase.ACK|clk                            ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:phase.IDLE|clk                           ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:phase.ONE|clk                            ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:phase.START|clk                          ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:phase.STOP|clk                           ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:phase.ZERO|clk                           ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:sreg[0]|clk                              ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:sreg[10]|clk                             ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+--------------------------------------+
; 17.565 ; 17.785       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|hbl_delayed       ;
; 17.566 ; 17.786       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|VGA_HS_I          ;
; 17.566 ; 17.786       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|hactive           ;
; 17.566 ; 17.786       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|hactive_early1    ;
; 17.566 ; 17.786       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|hactive_early2    ;
; 17.566 ; 17.786       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|hcount[0]         ;
; 17.566 ; 17.786       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|hcount[1]         ;
; 17.566 ; 17.786       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|hcount[6]         ;
; 17.566 ; 17.786       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|hcount[8]         ;
; 17.566 ; 17.786       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|hcount[9]         ;
; 17.566 ; 17.786       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|shift_reg[2]      ;
; 17.567 ; 17.787       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|hcount[10]        ;
; 17.567 ; 17.787       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|hcount[2]         ;
; 17.567 ; 17.787       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|hcount[3]         ;
; 17.567 ; 17.787       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|hcount[4]         ;
; 17.567 ; 17.787       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|hcount[5]         ;
; 17.567 ; 17.787       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|hcount[7]         ;
; 17.567 ; 17.787       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|last_hbl          ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1003] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[100]  ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1013] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1034] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[107]  ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1098] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1104] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[110]  ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1162] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1165] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1191] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1199] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1203] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1206] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1207] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[120]  ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1211] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1215] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[124]  ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1259] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[125]  ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1272] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1293] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1298] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1319] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1323] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1327] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[136]  ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1387] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[13]   ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1421] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1515] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1519] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1528] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1549] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[154]  ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[157]  ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[15]   ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[162]  ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1643] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[164]  ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1665] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1667] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1669] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1671] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1674] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1675] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1677] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1683] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1687] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1690] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1695] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1699] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1703] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1719] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[174]  ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1763] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1767] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1771] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1775] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1784] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1797] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1798] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1805] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1809] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[180]  ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1813] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1814] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1831] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1839] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1840] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1843] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1847] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[184]  ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1851] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1855] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[186]  ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1899] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1904] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1967] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1976] ;
; 17.569 ; 17.789       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[200]  ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                       ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------------+
; 35.383 ; 35.603       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[14]          ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|CS_N                    ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:byte_counter[0] ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:byte_counter[3] ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:byte_counter[4] ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:byte_counter[5] ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:byte_counter[6] ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:byte_counter[7] ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:counter[0]      ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:counter[1]      ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:counter[2]      ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:counter[3]      ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:counter[4]      ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:counter[5]      ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:counter[6]      ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:counter[7]      ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[7]          ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[8]          ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|current_track[0]        ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|current_track[1]        ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|high_capacity           ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|ram_di[0]               ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|ram_di[1]               ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|ram_di[2]               ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|ram_di[3]               ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|ram_di[4]               ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|ram_di[5]               ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|ram_di[6]               ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|ram_di[7]               ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[1]           ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[2]           ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[30]          ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[31]          ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[32]          ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[33]          ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[34]          ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[35]          ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[36]          ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[37]          ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[38]          ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[39]          ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[3]           ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[4]           ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[5]           ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[6]           ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[7]           ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|sclk_sig                ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|state.RAMP_UP           ;
; 35.384 ; 35.604       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|version.SD2x            ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:byte_counter[1] ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:byte_counter[2] ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:byte_counter[8] ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[23]         ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[24]         ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[25]         ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[26]         ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[27]         ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[28]         ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[29]         ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[30]         ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[31]         ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|argument[10]            ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|argument[11]            ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|argument[12]            ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|argument[13]            ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|argument[14]            ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|argument[15]            ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|argument[16]            ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|argument[17]            ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|argument[23]            ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|argument[24]            ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|argument[25]            ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|argument[26]            ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|argument[27]            ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|argument[28]            ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|argument[29]            ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|argument[2]             ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|argument[31]            ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|argument[4]             ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command[0]              ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[0]          ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[10]         ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[11]         ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[12]         ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[13]         ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[14]         ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[15]         ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[16]         ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[17]         ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[18]         ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[19]         ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[1]          ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[20]         ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[21]         ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[22]         ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[23]         ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[24]         ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[2]          ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[3]          ;
; 35.385 ; 35.605       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[46]         ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'apple2:core|timing_generator:timing|Q3'                                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------------------+
; 99.750 ; 99.970       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|C                            ;
; 99.750 ; 99.970       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|D                            ;
; 99.750 ; 99.970       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|N                            ;
; 99.750 ; 99.970       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|T[0]                         ;
; 99.750 ; 99.970       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|T[2]                         ;
; 99.750 ; 99.970       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|T[4]                         ;
; 99.750 ; 99.970       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|V                            ;
; 99.750 ; 99.970       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|Z                            ;
; 99.750 ; 99.970       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|doReg[0]                     ;
; 99.750 ; 99.970       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[15]                  ;
; 99.750 ; 99.970       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[19]                  ;
; 99.750 ; 99.970       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[1]                   ;
; 99.750 ; 99.970       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[22]                  ;
; 99.750 ; 99.970       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[31]                  ;
; 99.750 ; 99.970       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[32]                  ;
; 99.750 ; 99.970       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[34]                  ;
; 99.750 ; 99.970       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[43]                  ;
; 99.750 ; 99.970       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[7]                   ;
; 99.750 ; 99.970       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[9]                   ;
; 99.750 ; 99.970       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cycle3           ;
; 99.750 ; 99.970       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cycleBranchPage  ;
; 99.750 ; 99.970       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cycleBranchTaken ;
; 99.750 ; 99.970       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cycleJump        ;
; 99.750 ; 99.970       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cycleRmw         ;
; 99.750 ; 99.970       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cycleWrite       ;
; 99.750 ; 99.970       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.opcodeFetch      ;
; 99.750 ; 99.970       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theWe                        ;
; 99.750 ; 99.970       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|soft_switches[0]                         ;
; 99.750 ; 99.970       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|soft_switches[1]                         ;
; 99.750 ; 99.970       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|soft_switches[3]                         ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|A[0]                         ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|A[1]                         ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|A[2]                         ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|A[4]                         ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|S[0]                         ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|S[1]                         ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|S[2]                         ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|S[3]                         ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|S[4]                         ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|S[5]                         ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|S[6]                         ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|S[7]                         ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|T[3]                         ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|T[6]                         ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|T[7]                         ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|X[2]                         ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|X[5]                         ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|X[6]                         ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|Y[2]                         ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|Y[5]                         ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|Y[6]                         ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|myAddr[0]                    ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|myAddr[2]                    ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|myAddr[3]                    ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|myAddr[7]                    ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|myAddr[8]                    ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[0]                   ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[14]                  ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[20]                  ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[23]                  ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[24]                  ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[25]                  ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[35]                  ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[40]                  ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[4]                   ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[5]                   ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cycle2           ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cycleEnd         ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cycleIndirect    ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cyclePreIndirect ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cyclePreRead     ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cyclePreWrite    ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cycleRead        ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cycleRead2       ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cycleStack1      ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cycleStack2      ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cycleStack3      ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cycleStack4      ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theOpcode[6]                 ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theOpcode[7]                 ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; disk_ii:disk|\read_head:byte_delay[0]                ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; disk_ii:disk|\read_head:byte_delay[1]                ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; disk_ii:disk|\read_head:byte_delay[2]                ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; disk_ii:disk|\read_head:byte_delay[3]                ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; disk_ii:disk|\read_head:byte_delay[4]                ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; disk_ii:disk|\read_head:byte_delay[5]                ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; disk_ii:disk|drive2_select                           ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; disk_ii:disk|drive_on                                ;
; 99.751 ; 99.971       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; disk_ii:disk|motor_phase[1]                          ;
; 99.752 ; 99.972       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|A[3]                         ;
; 99.752 ; 99.972       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|A[5]                         ;
; 99.752 ; 99.972       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|A[6]                         ;
; 99.752 ; 99.972       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|A[7]                         ;
; 99.752 ; 99.972       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|I                            ;
; 99.752 ; 99.972       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|PC[0]                        ;
; 99.752 ; 99.972       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|PC[10]                       ;
; 99.752 ; 99.972       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|PC[11]                       ;
; 99.752 ; 99.972       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|PC[12]                       ;
; 99.752 ; 99.972       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|PC[13]                       ;
; 99.752 ; 99.972       ; 0.220          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|PC[14]                       ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                           ;
+-------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+
; Data Port   ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+
; KEY[*]      ; CLOCK_50                               ; 5.111  ; 5.574  ; Rise       ; CLOCK_50                                        ;
;  KEY[3]     ; CLOCK_50                               ; 5.111  ; 5.574  ; Rise       ; CLOCK_50                                        ;
; KEY[*]      ; apple2:core|timing_generator:timing|Q3 ; 9.389  ; 9.814  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  KEY[0]     ; apple2:core|timing_generator:timing|Q3 ; 9.389  ; 9.814  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  KEY[1]     ; apple2:core|timing_generator:timing|Q3 ; 9.327  ; 9.776  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  KEY[2]     ; apple2:core|timing_generator:timing|Q3 ; 9.081  ; 9.450  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  KEY[3]     ; apple2:core|timing_generator:timing|Q3 ; 8.454  ; 8.993  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SW[*]       ; CLOCK_50                               ; 6.246  ; 6.778  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]     ; CLOCK_50                               ; 6.246  ; 6.778  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]      ; CLOCK_50                               ; 8.690  ; 9.180  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  KEY[3]     ; CLOCK_50                               ; 8.690  ; 9.180  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; PS2_CLK     ; CLOCK_50                               ; 6.478  ; 7.071  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; PS2_DAT     ; CLOCK_50                               ; 6.580  ; 7.147  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_DAT      ; CLOCK_50                               ; 5.988  ; 6.584  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_DQ[*]  ; CLOCK_50                               ; 6.386  ; 7.034  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0] ; CLOCK_50                               ; 5.813  ; 6.375  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1] ; CLOCK_50                               ; 6.255  ; 6.882  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2] ; CLOCK_50                               ; 6.227  ; 6.858  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3] ; CLOCK_50                               ; 6.386  ; 7.034  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4] ; CLOCK_50                               ; 6.203  ; 6.810  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5] ; CLOCK_50                               ; 5.820  ; 6.383  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6] ; CLOCK_50                               ; 5.829  ; 6.417  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7] ; CLOCK_50                               ; 5.835  ; 6.389  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SW[*]       ; CLOCK_50                               ; 13.746 ; 14.222 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[0]      ; CLOCK_50                               ; 13.746 ; 14.222 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[1]      ; CLOCK_50                               ; 13.536 ; 13.699 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[2]      ; CLOCK_50                               ; 13.019 ; 13.610 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[3]      ; CLOCK_50                               ; 13.220 ; 13.591 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[4]      ; CLOCK_50                               ; 12.862 ; 13.493 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[5]      ; CLOCK_50                               ; 12.872 ; 13.255 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[6]      ; CLOCK_50                               ; 13.393 ; 14.055 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[7]      ; CLOCK_50                               ; 12.385 ; 12.768 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[8]      ; CLOCK_50                               ; 12.600 ; 13.239 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[9]      ; CLOCK_50                               ; 11.948 ; 12.329 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                            ;
+-------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+
; Data Port   ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+
; KEY[*]      ; CLOCK_50                               ; -2.096 ; -2.541 ; Rise       ; CLOCK_50                                        ;
;  KEY[3]     ; CLOCK_50                               ; -2.096 ; -2.541 ; Rise       ; CLOCK_50                                        ;
; KEY[*]      ; apple2:core|timing_generator:timing|Q3 ; -2.341 ; -2.781 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  KEY[0]     ; apple2:core|timing_generator:timing|Q3 ; -5.857 ; -6.258 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  KEY[1]     ; apple2:core|timing_generator:timing|Q3 ; -5.855 ; -6.292 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  KEY[2]     ; apple2:core|timing_generator:timing|Q3 ; -5.562 ; -5.909 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  KEY[3]     ; apple2:core|timing_generator:timing|Q3 ; -2.341 ; -2.781 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SW[*]       ; CLOCK_50                               ; -5.357 ; -5.859 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]     ; CLOCK_50                               ; -5.357 ; -5.859 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]      ; CLOCK_50                               ; -2.089 ; -2.587 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  KEY[3]     ; CLOCK_50                               ; -2.089 ; -2.587 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; PS2_CLK     ; CLOCK_50                               ; -5.579 ; -6.143 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; PS2_DAT     ; CLOCK_50                               ; -5.691 ; -6.239 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_DAT      ; CLOCK_50                               ; -1.153 ; -1.658 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_DQ[*]  ; CLOCK_50                               ; -4.952 ; -5.501 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0] ; CLOCK_50                               ; -4.952 ; -5.501 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1] ; CLOCK_50                               ; -5.374 ; -5.986 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2] ; CLOCK_50                               ; -5.349 ; -5.964 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3] ; CLOCK_50                               ; -5.502 ; -6.133 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4] ; CLOCK_50                               ; -5.326 ; -5.917 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5] ; CLOCK_50                               ; -4.959 ; -5.508 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6] ; CLOCK_50                               ; -4.968 ; -5.541 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7] ; CLOCK_50                               ; -4.973 ; -5.514 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SW[*]       ; CLOCK_50                               ; -1.140 ; -1.512 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[0]      ; CLOCK_50                               ; -1.384 ; -1.802 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[1]      ; CLOCK_50                               ; -1.456 ; -1.864 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[2]      ; CLOCK_50                               ; -1.160 ; -1.534 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[3]      ; CLOCK_50                               ; -1.497 ; -1.913 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[4]      ; CLOCK_50                               ; -1.202 ; -1.579 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[5]      ; CLOCK_50                               ; -1.234 ; -1.638 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[6]      ; CLOCK_50                               ; -1.369 ; -1.799 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[7]      ; CLOCK_50                               ; -1.722 ; -2.117 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[8]      ; CLOCK_50                               ; -1.626 ; -2.060 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[9]      ; CLOCK_50                               ; -1.140 ; -1.512 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                    ;
+----------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+
; Data Port      ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+----------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+
; I2C_SCLK       ; CLOCK_50                               ; 9.644  ; 9.709  ; Rise       ; CLOCK_50                                        ;
; I2C_SDAT       ; CLOCK_50                               ; 12.847 ; 12.820 ; Rise       ; CLOCK_50                                        ;
; LEDG[*]        ; CLOCK_50                               ; 6.926  ; 6.947  ; Rise       ; CLOCK_50                                        ;
;  LEDG[3]       ; CLOCK_50                               ; 6.926  ; 6.947  ; Rise       ; CLOCK_50                                        ;
; LEDG[*]        ; CLOCK_50                               ; 6.926  ; 6.947  ; Fall       ; CLOCK_50                                        ;
;  LEDG[3]       ; CLOCK_50                               ; 6.926  ; 6.947  ; Fall       ; CLOCK_50                                        ;
; HEX0[*]        ; apple2:core|timing_generator:timing|Q3 ; 14.690 ; 14.677 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[0]       ; apple2:core|timing_generator:timing|Q3 ; 9.830  ; 9.846  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[1]       ; apple2:core|timing_generator:timing|Q3 ; 13.563 ; 13.721 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[2]       ; apple2:core|timing_generator:timing|Q3 ; 11.253 ; 11.166 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[3]       ; apple2:core|timing_generator:timing|Q3 ; 9.868  ; 9.894  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[4]       ; apple2:core|timing_generator:timing|Q3 ; 10.030 ; 10.093 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[5]       ; apple2:core|timing_generator:timing|Q3 ; 14.576 ; 14.529 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[6]       ; apple2:core|timing_generator:timing|Q3 ; 14.690 ; 14.677 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; HEX1[*]        ; apple2:core|timing_generator:timing|Q3 ; 12.281 ; 12.447 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[0]       ; apple2:core|timing_generator:timing|Q3 ; 9.853  ; 9.770  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[1]       ; apple2:core|timing_generator:timing|Q3 ; 10.952 ; 10.928 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[2]       ; apple2:core|timing_generator:timing|Q3 ; 10.529 ; 10.422 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[3]       ; apple2:core|timing_generator:timing|Q3 ; 9.220  ; 9.227  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[4]       ; apple2:core|timing_generator:timing|Q3 ; 9.490  ; 9.492  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[5]       ; apple2:core|timing_generator:timing|Q3 ; 11.495 ; 11.429 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[6]       ; apple2:core|timing_generator:timing|Q3 ; 12.281 ; 12.447 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; HEX2[*]        ; apple2:core|timing_generator:timing|Q3 ; 10.512 ; 10.311 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[0]       ; apple2:core|timing_generator:timing|Q3 ; 10.228 ; 10.125 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[1]       ; apple2:core|timing_generator:timing|Q3 ; 9.371  ; 9.372  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[2]       ; apple2:core|timing_generator:timing|Q3 ; 9.903  ; 9.771  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[3]       ; apple2:core|timing_generator:timing|Q3 ; 10.049 ; 9.964  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[4]       ; apple2:core|timing_generator:timing|Q3 ; 9.336  ; 9.319  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[5]       ; apple2:core|timing_generator:timing|Q3 ; 10.512 ; 10.311 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[6]       ; apple2:core|timing_generator:timing|Q3 ; 9.083  ; 9.156  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; HEX3[*]        ; apple2:core|timing_generator:timing|Q3 ; 11.192 ; 10.776 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[0]       ; apple2:core|timing_generator:timing|Q3 ; 9.371  ; 9.224  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[1]       ; apple2:core|timing_generator:timing|Q3 ; 8.614  ; 8.705  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[2]       ; apple2:core|timing_generator:timing|Q3 ; 11.192 ; 10.776 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[3]       ; apple2:core|timing_generator:timing|Q3 ; 9.256  ; 9.115  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[4]       ; apple2:core|timing_generator:timing|Q3 ; 10.263 ; 10.163 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[5]       ; apple2:core|timing_generator:timing|Q3 ; 10.891 ; 10.538 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[6]       ; apple2:core|timing_generator:timing|Q3 ; 9.656  ; 9.683  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; LEDG[*]        ; apple2:core|timing_generator:timing|Q3 ; 11.790 ; 11.823 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[0]       ; apple2:core|timing_generator:timing|Q3 ; 11.790 ; 11.823 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[4]       ; apple2:core|timing_generator:timing|Q3 ; 8.658  ; 8.592  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[5]       ; apple2:core|timing_generator:timing|Q3 ; 8.624  ; 8.569  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[6]       ; apple2:core|timing_generator:timing|Q3 ; 7.987  ; 7.962  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[7]       ; apple2:core|timing_generator:timing|Q3 ; 8.426  ; 8.382  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[8]       ; apple2:core|timing_generator:timing|Q3 ; 9.801  ; 9.745  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; LEDR[*]        ; apple2:core|timing_generator:timing|Q3 ; 14.177 ; 14.075 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[0]       ; apple2:core|timing_generator:timing|Q3 ; 11.937 ; 11.826 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[1]       ; apple2:core|timing_generator:timing|Q3 ; 12.464 ; 12.359 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[2]       ; apple2:core|timing_generator:timing|Q3 ; 12.796 ; 12.718 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[3]       ; apple2:core|timing_generator:timing|Q3 ; 12.902 ; 12.855 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[4]       ; apple2:core|timing_generator:timing|Q3 ; 12.773 ; 12.645 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[5]       ; apple2:core|timing_generator:timing|Q3 ; 12.725 ; 12.581 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[6]       ; apple2:core|timing_generator:timing|Q3 ; 12.352 ; 12.313 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[7]       ; apple2:core|timing_generator:timing|Q3 ; 12.264 ; 12.216 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[8]       ; apple2:core|timing_generator:timing|Q3 ; 12.145 ; 12.000 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[9]       ; apple2:core|timing_generator:timing|Q3 ; 14.177 ; 14.075 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[10]      ; apple2:core|timing_generator:timing|Q3 ; 12.436 ; 12.326 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[11]      ; apple2:core|timing_generator:timing|Q3 ; 12.119 ; 11.996 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[12]      ; apple2:core|timing_generator:timing|Q3 ; 12.148 ; 12.015 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[13]      ; apple2:core|timing_generator:timing|Q3 ; 11.870 ; 11.744 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[14]      ; apple2:core|timing_generator:timing|Q3 ; 12.384 ; 12.376 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[15]      ; apple2:core|timing_generator:timing|Q3 ; 13.384 ; 13.464 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_ADDR[*]   ; apple2:core|timing_generator:timing|Q3 ; 15.004 ; 14.736 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[0]  ; apple2:core|timing_generator:timing|Q3 ; 13.819 ; 13.891 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[1]  ; apple2:core|timing_generator:timing|Q3 ; 14.331 ; 14.257 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[2]  ; apple2:core|timing_generator:timing|Q3 ; 11.523 ; 11.556 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[3]  ; apple2:core|timing_generator:timing|Q3 ; 13.552 ; 13.483 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[4]  ; apple2:core|timing_generator:timing|Q3 ; 13.426 ; 13.458 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[5]  ; apple2:core|timing_generator:timing|Q3 ; 13.522 ; 13.757 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[6]  ; apple2:core|timing_generator:timing|Q3 ; 14.511 ; 14.530 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[7]  ; apple2:core|timing_generator:timing|Q3 ; 12.469 ; 12.434 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[8]  ; apple2:core|timing_generator:timing|Q3 ; 12.100 ; 12.067 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[9]  ; apple2:core|timing_generator:timing|Q3 ; 14.911 ; 14.736 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[10] ; apple2:core|timing_generator:timing|Q3 ; 13.251 ; 13.089 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[11] ; apple2:core|timing_generator:timing|Q3 ; 11.528 ; 11.472 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[12] ; apple2:core|timing_generator:timing|Q3 ; 15.004 ; 14.719 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[13] ; apple2:core|timing_generator:timing|Q3 ; 10.909 ; 10.772 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[14] ; apple2:core|timing_generator:timing|Q3 ; 12.322 ; 12.188 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[15] ; apple2:core|timing_generator:timing|Q3 ; 13.017 ; 12.537 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_DQ[*]     ; apple2:core|timing_generator:timing|Q3 ; 11.092 ; 11.157 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[0]    ; apple2:core|timing_generator:timing|Q3 ; 9.958  ; 9.997  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[1]    ; apple2:core|timing_generator:timing|Q3 ; 10.680 ; 10.687 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[2]    ; apple2:core|timing_generator:timing|Q3 ; 11.092 ; 11.157 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[3]    ; apple2:core|timing_generator:timing|Q3 ; 10.300 ; 10.325 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[4]    ; apple2:core|timing_generator:timing|Q3 ; 9.785  ; 9.768  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[5]    ; apple2:core|timing_generator:timing|Q3 ; 10.224 ; 10.226 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[6]    ; apple2:core|timing_generator:timing|Q3 ; 10.758 ; 10.718 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[7]    ; apple2:core|timing_generator:timing|Q3 ; 8.577  ; 8.592  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_OE_N      ; apple2:core|timing_generator:timing|Q3 ; 13.339 ; 13.397 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_WE_N      ; apple2:core|timing_generator:timing|Q3 ; 13.424 ; 13.443 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; LEDG[*]        ; CLOCK_50                               ; 2.914  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK_50                               ; 2.914  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]       ; CLOCK_50                               ; 6.017  ; 5.860  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]      ; CLOCK_50                               ; 5.202  ; 5.105  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]      ; CLOCK_50                               ; 4.550  ; 4.433  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]      ; CLOCK_50                               ; 4.263  ; 4.173  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]      ; CLOCK_50                               ; 4.874  ; 4.790  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]      ; CLOCK_50                               ; 4.908  ; 4.748  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]      ; CLOCK_50                               ; 5.415  ; 5.305  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]      ; CLOCK_50                               ; 4.462  ; 4.351  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]      ; CLOCK_50                               ; 6.017  ; 5.860  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N    ; CLOCK_50                               ; 5.340  ; 5.202  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK        ; CLOCK_50                               ; 2.809  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]       ; CLOCK_50                               ; 4.984  ; 4.911  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]      ; CLOCK_50                               ; 4.903  ; 4.830  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]      ; CLOCK_50                               ; 4.242  ; 4.151  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]      ; CLOCK_50                               ; 4.984  ; 4.911  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]      ; CLOCK_50                               ; 4.469  ; 4.367  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]      ; CLOCK_50                               ; 4.797  ; 4.672  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]      ; CLOCK_50                               ; 4.714  ; 4.662  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]      ; CLOCK_50                               ; 4.491  ; 4.382  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]      ; CLOCK_50                               ; 4.234  ; 4.139  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS         ; CLOCK_50                               ; 4.604  ; 4.561  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]       ; CLOCK_50                               ; 5.168  ; 5.085  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]      ; CLOCK_50                               ; 4.704  ; 4.564  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]      ; CLOCK_50                               ; 4.602  ; 4.494  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]      ; CLOCK_50                               ; 4.803  ; 4.657  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]      ; CLOCK_50                               ; 4.421  ; 4.301  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]      ; CLOCK_50                               ; 4.492  ; 4.387  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]      ; CLOCK_50                               ; 4.738  ; 4.610  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]      ; CLOCK_50                               ; 5.168  ; 5.085  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]      ; CLOCK_50                               ; 4.481  ; 4.377  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS         ; CLOCK_50                               ; 6.090  ; 5.950  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK_50                               ;        ; 2.828  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK_50                               ;        ; 2.828  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK        ; CLOCK_50                               ;        ; 2.660  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_ADCLRCK    ; CLOCK_50                               ; 10.675 ; 10.682 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_BCLK       ; CLOCK_50                               ; 8.612  ; 8.525  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_DACDAT     ; CLOCK_50                               ; 7.624  ; 7.651  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_DACLRCK    ; CLOCK_50                               ; 11.001 ; 11.002 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_XCK        ; CLOCK_50                               ; 2.837  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; HEX4[*]        ; CLOCK_50                               ; 8.512  ; 8.385  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[0]       ; CLOCK_50                               ; 7.503  ; 7.264  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[1]       ; CLOCK_50                               ; 8.512  ; 8.385  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[2]       ; CLOCK_50                               ; 6.371  ; 6.233  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[3]       ; CLOCK_50                               ; 6.501  ; 6.371  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[4]       ; CLOCK_50                               ; 6.974  ; 6.873  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[5]       ; CLOCK_50                               ; 6.760  ; 6.679  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[6]       ; CLOCK_50                               ; 6.810  ; 6.850  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; HEX5[*]        ; CLOCK_50                               ; 6.840  ; 7.062  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[0]       ; CLOCK_50                               ; 6.840  ; 7.062  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[2]       ; CLOCK_50                               ; 6.724  ; 6.834  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[3]       ; CLOCK_50                               ; 6.163  ; 6.335  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[4]       ; CLOCK_50                               ; 5.441  ; 5.298  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[5]       ; CLOCK_50                               ; 6.750  ; 6.590  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[6]       ; CLOCK_50                               ; 5.515  ; 5.675  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; LEDG[*]        ; CLOCK_50                               ; 2.863  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  LEDG[1]       ; CLOCK_50                               ; 2.863  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_CLK         ; CLOCK_50                               ; 9.223  ; 9.155  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_CMD         ; CLOCK_50                               ; 8.378  ; 8.272  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_DAT3        ; CLOCK_50                               ; 8.334  ; 8.306  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK_50                               ; 12.130 ; 11.832 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50                               ; 9.249  ; 9.330  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50                               ; 8.059  ; 8.022  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50                               ; 6.470  ; 6.380  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50                               ; 10.021 ; 9.827  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50                               ; 9.660  ; 9.621  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50                               ; 8.315  ; 8.312  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50                               ; 11.077 ; 10.906 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50                               ; 8.906  ; 8.808  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50                               ; 6.926  ; 6.841  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50                               ; 9.508  ; 9.197  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50                               ; 9.203  ; 9.168  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50                               ; 7.573  ; 7.429  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50                               ; 12.130 ; 11.832 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50                               ; 6.790  ; 6.782  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50                               ; 8.572  ; 8.406  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50                               ; 9.568  ; 9.140  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_OE_N      ; CLOCK_50                               ; 9.643  ; 9.688  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_WE_N      ; CLOCK_50                               ; 9.715  ; 9.747  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_XCK        ; CLOCK_50                               ;        ; 2.720  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; LEDG[*]        ; CLOCK_50                               ;        ; 2.778  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  LEDG[1]       ; CLOCK_50                               ;        ; 2.778  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                            ;
+----------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+
; Data Port      ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+----------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+
; I2C_SCLK       ; CLOCK_50                               ; 9.301  ; 9.360  ; Rise       ; CLOCK_50                                        ;
; I2C_SDAT       ; CLOCK_50                               ; 12.376 ; 12.347 ; Rise       ; CLOCK_50                                        ;
; LEDG[*]        ; CLOCK_50                               ; 6.706  ; 6.731  ; Rise       ; CLOCK_50                                        ;
;  LEDG[3]       ; CLOCK_50                               ; 6.706  ; 6.731  ; Rise       ; CLOCK_50                                        ;
; LEDG[*]        ; CLOCK_50                               ; 6.706  ; 6.731  ; Fall       ; CLOCK_50                                        ;
;  LEDG[3]       ; CLOCK_50                               ; 6.706  ; 6.731  ; Fall       ; CLOCK_50                                        ;
; HEX0[*]        ; apple2:core|timing_generator:timing|Q3 ; 9.106  ; 9.118  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[0]       ; apple2:core|timing_generator:timing|Q3 ; 9.106  ; 9.118  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[1]       ; apple2:core|timing_generator:timing|Q3 ; 12.746 ; 12.910 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[2]       ; apple2:core|timing_generator:timing|Q3 ; 10.473 ; 10.425 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[3]       ; apple2:core|timing_generator:timing|Q3 ; 9.138  ; 9.163  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[4]       ; apple2:core|timing_generator:timing|Q3 ; 9.344  ; 9.330  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[5]       ; apple2:core|timing_generator:timing|Q3 ; 13.711 ; 13.666 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[6]       ; apple2:core|timing_generator:timing|Q3 ; 13.754 ; 13.790 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; HEX1[*]        ; apple2:core|timing_generator:timing|Q3 ; 8.000  ; 8.025  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[0]       ; apple2:core|timing_generator:timing|Q3 ; 8.616  ; 8.555  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[1]       ; apple2:core|timing_generator:timing|Q3 ; 9.684  ; 9.642  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[2]       ; apple2:core|timing_generator:timing|Q3 ; 9.494  ; 9.374  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[3]       ; apple2:core|timing_generator:timing|Q3 ; 8.000  ; 8.025  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[4]       ; apple2:core|timing_generator:timing|Q3 ; 8.455  ; 8.299  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[5]       ; apple2:core|timing_generator:timing|Q3 ; 10.340 ; 10.202 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[6]       ; apple2:core|timing_generator:timing|Q3 ; 11.029 ; 11.206 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; HEX2[*]        ; apple2:core|timing_generator:timing|Q3 ; 8.192  ; 8.299  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[0]       ; apple2:core|timing_generator:timing|Q3 ; 9.560  ; 9.426  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[1]       ; apple2:core|timing_generator:timing|Q3 ; 8.730  ; 8.715  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[2]       ; apple2:core|timing_generator:timing|Q3 ; 9.241  ; 9.100  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[3]       ; apple2:core|timing_generator:timing|Q3 ; 9.383  ; 9.263  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[4]       ; apple2:core|timing_generator:timing|Q3 ; 8.687  ; 8.651  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[5]       ; apple2:core|timing_generator:timing|Q3 ; 9.825  ; 9.597  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[6]       ; apple2:core|timing_generator:timing|Q3 ; 8.192  ; 8.299  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; HEX3[*]        ; apple2:core|timing_generator:timing|Q3 ; 7.918  ; 7.943  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[0]       ; apple2:core|timing_generator:timing|Q3 ; 8.591  ; 8.474  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[1]       ; apple2:core|timing_generator:timing|Q3 ; 7.918  ; 7.943  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[2]       ; apple2:core|timing_generator:timing|Q3 ; 10.508 ; 10.021 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[3]       ; apple2:core|timing_generator:timing|Q3 ; 8.486  ; 8.361  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[4]       ; apple2:core|timing_generator:timing|Q3 ; 9.454  ; 9.445  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[5]       ; apple2:core|timing_generator:timing|Q3 ; 10.057 ; 9.790  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[6]       ; apple2:core|timing_generator:timing|Q3 ; 8.876  ; 8.938  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; LEDG[*]        ; apple2:core|timing_generator:timing|Q3 ; 7.684  ; 7.659  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[0]       ; apple2:core|timing_generator:timing|Q3 ; 11.336 ; 11.365 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[4]       ; apple2:core|timing_generator:timing|Q3 ; 8.329  ; 8.264  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[5]       ; apple2:core|timing_generator:timing|Q3 ; 8.299  ; 8.244  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[6]       ; apple2:core|timing_generator:timing|Q3 ; 7.684  ; 7.659  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[7]       ; apple2:core|timing_generator:timing|Q3 ; 8.108  ; 8.065  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[8]       ; apple2:core|timing_generator:timing|Q3 ; 9.181  ; 9.267  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; LEDR[*]        ; apple2:core|timing_generator:timing|Q3 ; 11.161 ; 11.081 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[0]       ; apple2:core|timing_generator:timing|Q3 ; 11.213 ; 11.129 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[1]       ; apple2:core|timing_generator:timing|Q3 ; 11.764 ; 11.703 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[2]       ; apple2:core|timing_generator:timing|Q3 ; 12.003 ; 11.922 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[3]       ; apple2:core|timing_generator:timing|Q3 ; 12.152 ; 12.125 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[4]       ; apple2:core|timing_generator:timing|Q3 ; 11.988 ; 11.903 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[5]       ; apple2:core|timing_generator:timing|Q3 ; 11.992 ; 11.912 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[6]       ; apple2:core|timing_generator:timing|Q3 ; 11.662 ; 11.533 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[7]       ; apple2:core|timing_generator:timing|Q3 ; 11.636 ; 11.514 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[8]       ; apple2:core|timing_generator:timing|Q3 ; 11.424 ; 11.299 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[9]       ; apple2:core|timing_generator:timing|Q3 ; 13.462 ; 13.405 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[10]      ; apple2:core|timing_generator:timing|Q3 ; 11.698 ; 11.581 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[11]      ; apple2:core|timing_generator:timing|Q3 ; 11.418 ; 11.316 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[12]      ; apple2:core|timing_generator:timing|Q3 ; 11.420 ; 11.304 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[13]      ; apple2:core|timing_generator:timing|Q3 ; 11.161 ; 11.081 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[14]      ; apple2:core|timing_generator:timing|Q3 ; 11.715 ; 11.605 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[15]      ; apple2:core|timing_generator:timing|Q3 ; 12.752 ; 12.752 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_ADDR[*]   ; apple2:core|timing_generator:timing|Q3 ; 9.202  ; 9.146  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[0]  ; apple2:core|timing_generator:timing|Q3 ; 13.222 ; 13.276 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[1]  ; apple2:core|timing_generator:timing|Q3 ; 13.769 ; 13.695 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[2]  ; apple2:core|timing_generator:timing|Q3 ; 11.022 ; 11.038 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[3]  ; apple2:core|timing_generator:timing|Q3 ; 13.021 ; 12.951 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[4]  ; apple2:core|timing_generator:timing|Q3 ; 12.845 ; 12.858 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[5]  ; apple2:core|timing_generator:timing|Q3 ; 12.937 ; 13.142 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[6]  ; apple2:core|timing_generator:timing|Q3 ; 13.887 ; 13.885 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[7]  ; apple2:core|timing_generator:timing|Q3 ; 11.984 ; 11.946 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[8]  ; apple2:core|timing_generator:timing|Q3 ; 11.631 ; 11.594 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[9]  ; apple2:core|timing_generator:timing|Q3 ; 14.350 ; 14.155 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[10] ; apple2:core|timing_generator:timing|Q3 ; 11.302 ; 11.232 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[11] ; apple2:core|timing_generator:timing|Q3 ; 9.752  ; 9.611  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[12] ; apple2:core|timing_generator:timing|Q3 ; 13.766 ; 13.532 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[13] ; apple2:core|timing_generator:timing|Q3 ; 9.202  ; 9.146  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[14] ; apple2:core|timing_generator:timing|Q3 ; 11.000 ; 10.853 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[15] ; apple2:core|timing_generator:timing|Q3 ; 12.591 ; 12.115 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_DQ[*]     ; apple2:core|timing_generator:timing|Q3 ; 8.248  ; 8.259  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[0]    ; apple2:core|timing_generator:timing|Q3 ; 9.575  ; 9.608  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[1]    ; apple2:core|timing_generator:timing|Q3 ; 10.268 ; 10.270 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[2]    ; apple2:core|timing_generator:timing|Q3 ; 10.664 ; 10.722 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[3]    ; apple2:core|timing_generator:timing|Q3 ; 9.903  ; 9.923  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[4]    ; apple2:core|timing_generator:timing|Q3 ; 9.408  ; 9.388  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[5]    ; apple2:core|timing_generator:timing|Q3 ; 9.830  ; 9.827  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[6]    ; apple2:core|timing_generator:timing|Q3 ; 10.342 ; 10.300 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[7]    ; apple2:core|timing_generator:timing|Q3 ; 8.248  ; 8.259  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_OE_N      ; apple2:core|timing_generator:timing|Q3 ; 12.807 ; 12.848 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_WE_N      ; apple2:core|timing_generator:timing|Q3 ; 12.874 ; 12.906 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; LEDG[*]        ; CLOCK_50                               ; 2.369  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK_50                               ; 2.369  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]       ; CLOCK_50                               ; 3.649  ; 3.559  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]      ; CLOCK_50                               ; 4.552  ; 4.454  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]      ; CLOCK_50                               ; 3.926  ; 3.809  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]      ; CLOCK_50                               ; 3.649  ; 3.559  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]      ; CLOCK_50                               ; 4.236  ; 4.152  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]      ; CLOCK_50                               ; 4.269  ; 4.111  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]      ; CLOCK_50                               ; 4.755  ; 4.646  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]      ; CLOCK_50                               ; 3.840  ; 3.729  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]      ; CLOCK_50                               ; 5.333  ; 5.178  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N    ; CLOCK_50                               ; 4.328  ; 4.082  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK        ; CLOCK_50                               ; 2.264  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]       ; CLOCK_50                               ; 3.623  ; 3.526  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]      ; CLOCK_50                               ; 4.263  ; 4.189  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]      ; CLOCK_50                               ; 3.628  ; 3.537  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]      ; CLOCK_50                               ; 4.341  ; 4.267  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]      ; CLOCK_50                               ; 3.846  ; 3.744  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]      ; CLOCK_50                               ; 4.163  ; 4.039  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]      ; CLOCK_50                               ; 4.084  ; 4.029  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]      ; CLOCK_50                               ; 3.868  ; 3.759  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]      ; CLOCK_50                               ; 3.623  ; 3.526  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS         ; CLOCK_50                               ; 3.975  ; 3.930  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]       ; CLOCK_50                               ; 3.800  ; 3.680  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]      ; CLOCK_50                               ; 4.071  ; 3.933  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]      ; CLOCK_50                               ; 3.974  ; 3.866  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]      ; CLOCK_50                               ; 4.168  ; 4.024  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]      ; CLOCK_50                               ; 3.800  ; 3.680  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]      ; CLOCK_50                               ; 3.868  ; 3.763  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]      ; CLOCK_50                               ; 4.104  ; 3.977  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]      ; CLOCK_50                               ; 4.517  ; 4.433  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]      ; CLOCK_50                               ; 3.858  ; 3.753  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS         ; CLOCK_50                               ; 5.404  ; 5.266  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK_50                               ;        ; 2.284  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK_50                               ;        ; 2.284  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK        ; CLOCK_50                               ;        ; 2.117  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_ADCLRCK    ; CLOCK_50                               ; 9.807  ; 9.810  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_BCLK       ; CLOCK_50                               ; 7.827  ; 7.740  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_DACDAT     ; CLOCK_50                               ; 6.879  ; 6.901  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_DACLRCK    ; CLOCK_50                               ; 10.120 ; 10.116 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_XCK        ; CLOCK_50                               ; 2.292  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; HEX4[*]        ; CLOCK_50                               ; 5.266  ; 5.140  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[0]       ; CLOCK_50                               ; 6.554  ; 6.284  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[1]       ; CLOCK_50                               ; 7.317  ; 7.175  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[2]       ; CLOCK_50                               ; 5.266  ; 5.140  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[3]       ; CLOCK_50                               ; 5.594  ; 5.429  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[4]       ; CLOCK_50                               ; 5.888  ; 5.716  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[5]       ; CLOCK_50                               ; 5.646  ; 5.541  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[6]       ; CLOCK_50                               ; 5.667  ; 5.730  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; HEX5[*]        ; CLOCK_50                               ; 4.781  ; 4.639  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[0]       ; CLOCK_50                               ; 5.797  ; 6.015  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[2]       ; CLOCK_50                               ; 5.743  ; 5.891  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[3]       ; CLOCK_50                               ; 5.149  ; 5.319  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[4]       ; CLOCK_50                               ; 4.781  ; 4.639  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[5]       ; CLOCK_50                               ; 5.756  ; 5.547  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[6]       ; CLOCK_50                               ; 4.848  ; 5.005  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; LEDG[*]        ; CLOCK_50                               ; 2.318  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  LEDG[1]       ; CLOCK_50                               ; 2.318  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_CLK         ; CLOCK_50                               ; 8.409  ; 8.340  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_CMD         ; CLOCK_50                               ; 7.597  ; 7.491  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_DAT3        ; CLOCK_50                               ; 7.554  ; 7.523  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK_50                               ; 5.466  ; 5.453  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50                               ; 8.168  ; 8.185  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50                               ; 6.932  ; 6.883  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50                               ; 5.554  ; 5.466  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50                               ; 8.416  ; 8.228  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50                               ; 7.285  ; 7.256  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50                               ; 6.099  ; 6.053  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50                               ; 8.566  ; 8.411  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50                               ; 7.613  ; 7.533  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50                               ; 6.017  ; 6.034  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50                               ; 8.354  ; 7.959  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50                               ; 7.773  ; 7.702  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50                               ; 6.087  ; 5.953  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50                               ; 9.844  ; 9.575  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50                               ; 5.466  ; 5.453  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50                               ; 7.276  ; 7.096  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50                               ; 8.825  ; 8.398  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_OE_N      ; CLOCK_50                               ; 8.154  ; 8.029  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_WE_N      ; CLOCK_50                               ; 8.055  ; 8.253  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_XCK        ; CLOCK_50                               ;        ; 2.176  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; LEDG[*]        ; CLOCK_50                               ;        ; 2.234  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  LEDG[1]       ; CLOCK_50                               ;        ; 2.234  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; HEX6[0]     ; 10.168 ; 9.946  ; 10.589 ; 10.358 ;
; SW[0]      ; HEX6[1]     ; 9.953  ; 9.800  ; 10.402 ; 10.162 ;
; SW[0]      ; HEX6[2]     ;        ; 9.404  ; 9.910  ;        ;
; SW[0]      ; HEX6[3]     ; 10.425 ; 10.252 ; 10.828 ; 10.676 ;
; SW[0]      ; HEX6[4]     ; 9.648  ;        ;        ; 9.942  ;
; SW[0]      ; HEX6[5]     ; 12.039 ;        ;        ; 11.944 ;
; SW[0]      ; HEX6[6]     ; 9.290  ; 9.444  ; 9.701  ; 9.864  ;
; SW[1]      ; HEX6[0]     ; 10.223 ; 10.002 ; 10.609 ; 10.423 ;
; SW[1]      ; HEX6[1]     ; 9.431  ; 9.230  ; 9.832  ; 9.622  ;
; SW[1]      ; HEX6[2]     ; 9.547  ;        ;        ; 9.882  ;
; SW[1]      ; HEX6[3]     ; 9.886  ; 9.706  ; 10.287 ; 10.098 ;
; SW[1]      ; HEX6[4]     ;        ; 9.588  ; 10.089 ;        ;
; SW[1]      ; HEX6[5]     ; 12.097 ; 11.590 ; 12.480 ; 12.011 ;
; SW[1]      ; HEX6[6]     ; 9.348  ; 9.503  ; 9.769  ; 9.886  ;
; SW[2]      ; HEX6[0]     ; 10.177 ; 9.936  ; 10.574 ; 10.397 ;
; SW[2]      ; HEX6[1]     ; 9.686  ;        ;        ; 9.910  ;
; SW[2]      ; HEX6[2]     ; 9.478  ; 9.408  ; 9.911  ; 9.875  ;
; SW[2]      ; HEX6[3]     ; 10.141 ; 9.960  ; 10.530 ; 10.386 ;
; SW[2]      ; HEX6[4]     ; 9.657  ; 9.510  ; 10.055 ; 9.981  ;
; SW[2]      ; HEX6[5]     ; 11.968 ; 11.537 ; 12.461 ; 11.934 ;
; SW[2]      ; HEX6[6]     ; 9.336  ; 9.454  ; 9.741  ; 9.904  ;
; SW[3]      ; HEX6[0]     ; 10.186 ; 10.062 ; 10.697 ; 10.406 ;
; SW[3]      ; HEX6[1]     ; 10.047 ; 9.890  ; 10.468 ; 10.239 ;
; SW[3]      ; HEX6[2]     ; 9.549  ; 9.487  ; 9.969  ; 9.933  ;
; SW[3]      ; HEX6[3]     ; 10.460 ; 10.376 ; 10.941 ; 10.679 ;
; SW[3]      ; HEX6[4]     ;        ; 9.647  ; 10.177 ;        ;
; SW[3]      ; HEX6[5]     ; 12.039 ; 11.616 ; 12.519 ; 11.993 ;
; SW[3]      ; HEX6[6]     ; 9.408  ; 9.521  ; 9.799  ; 9.974  ;
; SW[4]      ; HEX7[0]     ; 8.838  ; 8.688  ; 9.249  ; 9.090  ;
; SW[4]      ; HEX7[1]     ; 8.986  ; 8.836  ; 9.396  ; 9.237  ;
; SW[4]      ; HEX7[2]     ;        ; 9.433  ; 9.946  ;        ;
; SW[4]      ; HEX7[3]     ; 9.580  ; 9.386  ; 9.991  ; 9.788  ;
; SW[4]      ; HEX7[4]     ; 8.956  ;        ;        ; 9.193  ;
; SW[4]      ; HEX7[5]     ; 9.060  ;        ;        ; 9.298  ;
; SW[4]      ; HEX7[6]     ; 10.041 ; 10.116 ; 10.444 ; 10.528 ;
; SW[5]      ; HEX7[0]     ; 9.074  ; 8.999  ; 9.590  ; 9.419  ;
; SW[5]      ; HEX7[1]     ; 9.306  ; 9.124  ; 9.719  ; 9.603  ;
; SW[5]      ; HEX7[2]     ; 9.863  ;        ;        ; 10.227 ;
; SW[5]      ; HEX7[3]     ; 9.890  ; 9.711  ; 10.346 ; 10.201 ;
; SW[5]      ; HEX7[4]     ;        ; 9.119  ; 9.726  ;        ;
; SW[5]      ; HEX7[5]     ; 9.395  ; 9.212  ; 9.816  ; 9.697  ;
; SW[5]      ; HEX7[6]     ; 10.311 ; 10.435 ; 10.825 ; 10.830 ;
; SW[6]      ; HEX7[0]     ; 9.000  ; 8.849  ; 9.417  ; 9.304  ;
; SW[6]      ; HEX7[1]     ; 9.166  ;        ;        ; 9.471  ;
; SW[6]      ; HEX7[2]     ; 9.707  ; 9.601  ; 10.126 ; 10.060 ;
; SW[6]      ; HEX7[3]     ; 9.754  ; 9.559  ; 10.173 ; 10.015 ;
; SW[6]      ; HEX7[4]     ; 9.133  ; 8.967  ; 9.551  ; 9.422  ;
; SW[6]      ; HEX7[5]     ; 9.236  ; 9.073  ; 9.657  ; 9.529  ;
; SW[6]      ; HEX7[6]     ; 10.205 ; 10.281 ; 10.660 ; 10.699 ;
; SW[7]      ; HEX7[0]     ; 9.142  ; 9.056  ; 9.609  ; 9.439  ;
; SW[7]      ; HEX7[1]     ; 9.333  ; 9.158  ; 9.715  ; 9.599  ;
; SW[7]      ; HEX7[2]     ; 9.882  ; 9.837  ; 10.355 ; 10.221 ;
; SW[7]      ; HEX7[3]     ; 9.927  ; 9.756  ; 10.351 ; 10.206 ;
; SW[7]      ; HEX7[4]     ;        ; 9.161  ; 9.727  ;        ;
; SW[7]      ; HEX7[5]     ; 9.366  ; 9.300  ; 9.880  ; 9.615  ;
; SW[7]      ; HEX7[6]     ; 10.410 ; 10.478 ; 10.840 ; 10.887 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; HEX6[0]     ; 9.808  ; 9.590  ; 10.212 ; 9.986  ;
; SW[0]      ; HEX6[1]     ; 9.544  ; 9.380  ; 9.964  ; 9.787  ;
; SW[0]      ; HEX6[2]     ;        ; 9.068  ; 9.560  ;        ;
; SW[0]      ; HEX6[3]     ; 9.984  ; 9.854  ; 10.439 ; 10.214 ;
; SW[0]      ; HEX6[4]     ; 9.308  ;        ;        ; 9.587  ;
; SW[0]      ; HEX6[5]     ; 11.688 ;        ;        ; 11.581 ;
; SW[0]      ; HEX6[6]     ; 8.960  ; 9.112  ; 9.356  ; 9.516  ;
; SW[1]      ; HEX6[0]     ; 9.861  ; 9.642  ; 10.232 ; 10.050 ;
; SW[1]      ; HEX6[1]     ; 9.101  ; 8.902  ; 9.486  ; 9.279  ;
; SW[1]      ; HEX6[2]     ; 9.209  ;        ;        ; 9.527  ;
; SW[1]      ; HEX6[3]     ; 9.537  ; 9.359  ; 9.923  ; 9.737  ;
; SW[1]      ; HEX6[4]     ;        ; 9.244  ; 9.732  ;        ;
; SW[1]      ; HEX6[5]     ; 11.742 ; 11.241 ; 12.112 ; 11.644 ;
; SW[1]      ; HEX6[6]     ; 9.017  ; 9.167  ; 9.420  ; 9.537  ;
; SW[2]      ; HEX6[0]     ; 9.740  ; 9.560  ; 10.173 ; 9.976  ;
; SW[2]      ; HEX6[1]     ; 9.344  ;        ;        ; 9.555  ;
; SW[2]      ; HEX6[2]     ; 9.089  ; 9.072  ; 9.561  ; 9.453  ;
; SW[2]      ; HEX6[3]     ; 9.780  ; 9.601  ; 10.156 ; 10.013 ;
; SW[2]      ; HEX6[4]     ; 9.316  ; 9.172  ; 9.700  ; 9.625  ;
; SW[2]      ; HEX6[5]     ; 11.620 ; 11.155 ; 12.053 ; 11.571 ;
; SW[2]      ; HEX6[6]     ; 8.923  ; 9.064  ; 9.324  ; 9.478  ;
; SW[3]      ; HEX6[0]     ; 9.807  ; 9.627  ; 10.229 ; 10.002 ;
; SW[3]      ; HEX6[1]     ; 9.632  ; 9.536  ; 10.097 ; 9.858  ;
; SW[3]      ; HEX6[2]     ; 9.157  ; 9.147  ; 9.616  ; 9.505  ;
; SW[3]      ; HEX6[3]     ; 10.088 ; 9.963  ; 10.514 ; 10.294 ;
; SW[3]      ; HEX6[4]     ;        ; 9.225  ; 9.729  ;        ;
; SW[3]      ; HEX6[5]     ; 11.687 ; 11.219 ; 12.109 ; 11.628 ;
; SW[3]      ; HEX6[6]     ; 9.073  ; 9.115  ; 9.380  ; 9.622  ;
; SW[4]      ; HEX7[0]     ; 8.530  ; 8.381  ; 8.926  ; 8.769  ;
; SW[4]      ; HEX7[1]     ; 8.672  ; 8.524  ; 9.067  ; 8.911  ;
; SW[4]      ; HEX7[2]     ;        ; 9.099  ; 9.596  ;        ;
; SW[4]      ; HEX7[3]     ; 9.245  ; 9.054  ; 9.640  ; 9.441  ;
; SW[4]      ; HEX7[4]     ; 8.645  ;        ;        ; 8.868  ;
; SW[4]      ; HEX7[5]     ; 8.746  ;        ;        ; 8.970  ;
; SW[4]      ; HEX7[6]     ; 9.680  ; 9.758  ; 10.068 ; 10.154 ;
; SW[5]      ; HEX7[0]     ; 8.758  ; 8.647  ; 9.213  ; 9.085  ;
; SW[5]      ; HEX7[1]     ; 8.919  ; 8.801  ; 9.377  ; 9.248  ;
; SW[5]      ; HEX7[2]     ; 9.442  ;        ;        ; 9.813  ;
; SW[5]      ; HEX7[3]     ; 9.487  ; 9.332  ; 9.941  ; 9.742  ;
; SW[5]      ; HEX7[4]     ;        ; 8.773  ; 9.372  ;        ;
; SW[5]      ; HEX7[5]     ; 9.010  ; 8.887  ; 9.471  ; 9.276  ;
; SW[5]      ; HEX7[6]     ; 9.940  ; 10.007 ; 10.364 ; 10.444 ;
; SW[6]      ; HEX7[0]     ; 8.685  ; 8.538  ; 9.089  ; 8.975  ;
; SW[6]      ; HEX7[1]     ; 8.843  ;        ;        ; 9.135  ;
; SW[6]      ; HEX7[2]     ; 9.365  ; 9.262  ; 9.770  ; 9.702  ;
; SW[6]      ; HEX7[3]     ; 9.411  ; 9.219  ; 9.814  ; 9.658  ;
; SW[6]      ; HEX7[4]     ; 8.816  ; 8.652  ; 9.218  ; 9.089  ;
; SW[6]      ; HEX7[5]     ; 8.915  ; 8.752  ; 9.319  ; 9.193  ;
; SW[6]      ; HEX7[6]     ; 9.836  ; 9.915  ; 10.275 ; 10.318 ;
; SW[7]      ; HEX7[0]     ; 8.804  ; 8.693  ; 9.231  ; 9.073  ;
; SW[7]      ; HEX7[1]     ; 8.948  ; 8.835  ; 9.373  ; 9.241  ;
; SW[7]      ; HEX7[2]     ; 9.479  ; 9.487  ; 9.989  ; 9.815  ;
; SW[7]      ; HEX7[3]     ; 9.578  ; 9.367  ; 9.946  ; 9.843  ;
; SW[7]      ; HEX7[4]     ;        ; 8.791  ; 9.346  ;        ;
; SW[7]      ; HEX7[5]     ; 9.040  ; 8.897  ; 9.446  ; 9.275  ;
; SW[7]      ; HEX7[6]     ; 10.034 ; 10.035 ; 10.379 ; 10.499 ;
+------------+-------------+--------+--------+--------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                   ;
+-------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+
; Data Port   ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+
; I2C_SDAT    ; CLOCK_50                               ; 9.868  ; 9.715  ; Rise       ; CLOCK_50                                        ;
; SRAM_DQ[*]  ; apple2:core|timing_generator:timing|Q3 ; 13.088 ; 12.935 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[0] ; apple2:core|timing_generator:timing|Q3 ; 13.894 ; 13.741 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[1] ; apple2:core|timing_generator:timing|Q3 ; 13.421 ; 13.268 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[2] ; apple2:core|timing_generator:timing|Q3 ; 13.734 ; 13.581 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[3] ; apple2:core|timing_generator:timing|Q3 ; 13.734 ; 13.581 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[4] ; apple2:core|timing_generator:timing|Q3 ; 14.121 ; 13.968 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[5] ; apple2:core|timing_generator:timing|Q3 ; 13.731 ; 13.578 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[6] ; apple2:core|timing_generator:timing|Q3 ; 13.731 ; 13.578 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[7] ; apple2:core|timing_generator:timing|Q3 ; 13.088 ; 12.935 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_DQ[*]  ; CLOCK_50                               ; 9.392  ; 9.239  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0] ; CLOCK_50                               ; 10.198 ; 10.045 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1] ; CLOCK_50                               ; 9.725  ; 9.572  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2] ; CLOCK_50                               ; 10.038 ; 9.885  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3] ; CLOCK_50                               ; 10.038 ; 9.885  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4] ; CLOCK_50                               ; 10.425 ; 10.272 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5] ; CLOCK_50                               ; 10.035 ; 9.882  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6] ; CLOCK_50                               ; 10.035 ; 9.882  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7] ; CLOCK_50                               ; 9.392  ; 9.239  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                           ;
+-------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+
; Data Port   ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+
; I2C_SDAT    ; CLOCK_50                               ; 9.491  ; 9.338  ; Rise       ; CLOCK_50                                        ;
; SRAM_DQ[*]  ; apple2:core|timing_generator:timing|Q3 ; 12.540 ; 12.387 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[0] ; apple2:core|timing_generator:timing|Q3 ; 13.314 ; 13.161 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[1] ; apple2:core|timing_generator:timing|Q3 ; 12.860 ; 12.707 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[2] ; apple2:core|timing_generator:timing|Q3 ; 13.160 ; 13.007 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[3] ; apple2:core|timing_generator:timing|Q3 ; 13.160 ; 13.007 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[4] ; apple2:core|timing_generator:timing|Q3 ; 13.532 ; 13.379 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[5] ; apple2:core|timing_generator:timing|Q3 ; 13.157 ; 13.004 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[6] ; apple2:core|timing_generator:timing|Q3 ; 13.157 ; 13.004 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[7] ; apple2:core|timing_generator:timing|Q3 ; 12.540 ; 12.387 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_DQ[*]  ; CLOCK_50                               ; 7.887  ; 7.734  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0] ; CLOCK_50                               ; 8.661  ; 8.508  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1] ; CLOCK_50                               ; 8.207  ; 8.054  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2] ; CLOCK_50                               ; 8.507  ; 8.354  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3] ; CLOCK_50                               ; 8.507  ; 8.354  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4] ; CLOCK_50                               ; 8.879  ; 8.726  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5] ; CLOCK_50                               ; 8.504  ; 8.351  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6] ; CLOCK_50                               ; 8.504  ; 8.351  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7] ; CLOCK_50                               ; 7.887  ; 7.734  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                        ;
+-------------+----------------------------------------+-----------+-----------+------------+-------------------------------------------------+
; Data Port   ; Clock Port                             ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                 ;
+-------------+----------------------------------------+-----------+-----------+------------+-------------------------------------------------+
; I2C_SDAT    ; CLOCK_50                               ; 9.913     ; 10.066    ; Rise       ; CLOCK_50                                        ;
; SRAM_DQ[*]  ; apple2:core|timing_generator:timing|Q3 ; 13.079    ; 13.232    ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[0] ; apple2:core|timing_generator:timing|Q3 ; 13.840    ; 13.993    ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[1] ; apple2:core|timing_generator:timing|Q3 ; 13.431    ; 13.584    ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[2] ; apple2:core|timing_generator:timing|Q3 ; 13.739    ; 13.892    ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[3] ; apple2:core|timing_generator:timing|Q3 ; 13.739    ; 13.892    ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[4] ; apple2:core|timing_generator:timing|Q3 ; 14.053    ; 14.206    ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[5] ; apple2:core|timing_generator:timing|Q3 ; 13.736    ; 13.889    ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[6] ; apple2:core|timing_generator:timing|Q3 ; 13.736    ; 13.889    ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[7] ; apple2:core|timing_generator:timing|Q3 ; 13.079    ; 13.232    ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_DQ[*]  ; CLOCK_50                               ; 9.370     ; 9.523     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0] ; CLOCK_50                               ; 10.131    ; 10.284    ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1] ; CLOCK_50                               ; 9.722     ; 9.875     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2] ; CLOCK_50                               ; 10.030    ; 10.183    ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3] ; CLOCK_50                               ; 10.030    ; 10.183    ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4] ; CLOCK_50                               ; 10.344    ; 10.497    ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5] ; CLOCK_50                               ; 10.027    ; 10.180    ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6] ; CLOCK_50                               ; 10.027    ; 10.180    ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7] ; CLOCK_50                               ; 9.370     ; 9.523     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+----------------------------------------+-----------+-----------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                ;
+-------------+----------------------------------------+-----------+-----------+------------+-------------------------------------------------+
; Data Port   ; Clock Port                             ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                 ;
+-------------+----------------------------------------+-----------+-----------+------------+-------------------------------------------------+
; I2C_SDAT    ; CLOCK_50                               ; 9.528     ; 9.681     ; Rise       ; CLOCK_50                                        ;
; SRAM_DQ[*]  ; apple2:core|timing_generator:timing|Q3 ; 12.515    ; 12.668    ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[0] ; apple2:core|timing_generator:timing|Q3 ; 13.245    ; 13.398    ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[1] ; apple2:core|timing_generator:timing|Q3 ; 12.853    ; 13.006    ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[2] ; apple2:core|timing_generator:timing|Q3 ; 13.148    ; 13.301    ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[3] ; apple2:core|timing_generator:timing|Q3 ; 13.148    ; 13.301    ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[4] ; apple2:core|timing_generator:timing|Q3 ; 13.449    ; 13.602    ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[5] ; apple2:core|timing_generator:timing|Q3 ; 13.145    ; 13.298    ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[6] ; apple2:core|timing_generator:timing|Q3 ; 13.145    ; 13.298    ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[7] ; apple2:core|timing_generator:timing|Q3 ; 12.515    ; 12.668    ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_DQ[*]  ; CLOCK_50                               ; 7.696     ; 7.849     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0] ; CLOCK_50                               ; 8.426     ; 8.579     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1] ; CLOCK_50                               ; 8.034     ; 8.187     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2] ; CLOCK_50                               ; 8.329     ; 8.482     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3] ; CLOCK_50                               ; 8.329     ; 8.482     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4] ; CLOCK_50                               ; 8.630     ; 8.783     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5] ; CLOCK_50                               ; 8.326     ; 8.479     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6] ; CLOCK_50                               ; 8.326     ; 8.479     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7] ; CLOCK_50                               ; 7.696     ; 7.849     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+----------------------------------------+-----------+-----------+------------+-------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                              ;
+------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note                                                          ;
+------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; 63.94 MHz  ; 63.94 MHz       ; apple2:core|timing_generator:timing|Q3          ;                                                               ;
; 70.63 MHz  ; 70.63 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 118.12 MHz ; 118.12 MHz      ; pll|altpll_component|auto_generated|pll1|clk[1] ;                                                               ;
; 251.38 MHz ; 250.0 MHz       ; CLOCK_50                                        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; apple2:core|timing_generator:timing|Q3          ; -5.745 ; -543.071      ;
; CLOCK_50                                        ; 2.303  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 21.555 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 62.962 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; apple2:core|timing_generator:timing|Q3          ; -2.381 ; -107.897      ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; -1.820 ; -33.426       ;
; CLOCK_50                                        ; -1.690 ; -83.518       ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.354  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 67.942 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 2.393 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; CLOCK_50                                        ; 9.689  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 17.565 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 35.347 ; 0.000         ;
; apple2:core|timing_generator:timing|Q3          ; 99.724 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'apple2:core|timing_generator:timing|Q3'                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                             ; Launch Clock                                    ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------------------+----------------------------------------+--------------+------------+------------+
; -5.745 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.244      ; 7.912      ;
; -5.742 ; keyboard:keyboard|latched_code[5]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.241      ; 7.906      ;
; -5.733 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[31] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.242      ; 7.898      ;
; -5.664 ; disk_ii:disk|disk_ii_rom:rom|altsyncram:Mux7_rtl_0|altsyncram_7pv:auto_generated|ram_block1a0~porta_address_reg0 ; apple2:core|cpu65xx:cpu|opcInfo[35] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.915      ; 7.502      ;
; -5.655 ; keyboard:keyboard|latched_code[4]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.243      ; 7.821      ;
; -5.645 ; keyboard:keyboard|latched_code[5]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.244      ; 7.812      ;
; -5.643 ; keyboard:keyboard|latched_code[4]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[31] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.241      ; 7.807      ;
; -5.633 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[35] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.233      ; 7.789      ;
; -5.630 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[40] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.232      ; 7.785      ;
; -5.606 ; keyboard:keyboard|latched_code[5]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.232      ; 7.761      ;
; -5.593 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.242      ; 7.758      ;
; -5.570 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.241      ; 7.734      ;
; -5.569 ; disk_ii:disk|disk_ii_rom:rom|altsyncram:Mux7_rtl_0|altsyncram_7pv:auto_generated|ram_block1a0~porta_address_reg0 ; apple2:core|cpu65xx:cpu|opcInfo[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.914      ; 7.406      ;
; -5.546 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[37] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.238      ; 7.707      ;
; -5.546 ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7~portb_address_reg0        ; apple2:core|cpu65xx:cpu|opcInfo[35] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.920      ; 7.389      ;
; -5.543 ; keyboard:keyboard|latched_code[4]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[35] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.232      ; 7.698      ;
; -5.543 ; keyboard:keyboard|latched_code[2]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.241      ; 7.707      ;
; -5.540 ; keyboard:keyboard|latched_code[4]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[40] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.231      ; 7.694      ;
; -5.534 ; disk_ii:disk|disk_ii_rom:rom|altsyncram:Mux7_rtl_0|altsyncram_7pv:auto_generated|ram_block1a0~porta_address_reg0 ; apple2:core|cpu65xx:cpu|opcInfo[31] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.924      ; 7.381      ;
; -5.533 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.232      ; 7.688      ;
; -5.530 ; keyboard:keyboard|latched_code[5]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[37] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.238      ; 7.691      ;
; -5.525 ; keyboard:keyboard|latched_code[5]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[31] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.242      ; 7.690      ;
; -5.517 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.241      ; 7.681      ;
; -5.513 ; keyboard:keyboard|latched_code[1]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.243      ; 7.679      ;
; -5.503 ; disk_ii:disk|disk_ii_rom:rom|altsyncram:Mux7_rtl_0|altsyncram_7pv:auto_generated|ram_block1a0~porta_address_reg0 ; apple2:core|cpu65xx:cpu|opcInfo[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.926      ; 7.352      ;
; -5.503 ; keyboard:keyboard|latched_code[4]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.241      ; 7.667      ;
; -5.501 ; keyboard:keyboard|latched_code[6]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[35] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.233      ; 7.657      ;
; -5.487 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[26] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.254      ; 7.664      ;
; -5.473 ; keyboard:keyboard|latched_code[2]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[35] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.233      ; 7.629      ;
; -5.461 ; keyboard:keyboard|latched_code[6]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.242      ; 7.626      ;
; -5.456 ; keyboard:keyboard|latched_code[4]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[37] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.237      ; 7.616      ;
; -5.451 ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7~portb_address_reg0        ; apple2:core|cpu65xx:cpu|opcInfo[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.919      ; 7.293      ;
; -5.446 ; keyboard:keyboard|latched_code[2]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.244      ; 7.613      ;
; -5.445 ; keyboard:keyboard|latched_code[1]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[31] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.241      ; 7.609      ;
; -5.443 ; keyboard:keyboard|latched_code[4]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.231      ; 7.597      ;
; -5.433 ; keyboard:keyboard|latched_code[2]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.242      ; 7.598      ;
; -5.432 ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a1~portb_address_reg0        ; apple2:core|cpu65xx:cpu|opcInfo[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.935      ; 7.290      ;
; -5.427 ; keyboard:keyboard|latched_code[4]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.240      ; 7.590      ;
; -5.425 ; keyboard:keyboard|latched_code[5]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[35] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.233      ; 7.581      ;
; -5.422 ; keyboard:keyboard|latched_code[3]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.243      ; 7.588      ;
; -5.422 ; keyboard:keyboard|shift                                                                                          ; apple2:core|cpu65xx:cpu|opcInfo[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.240      ; 7.585      ;
; -5.422 ; keyboard:keyboard|latched_code[5]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[40] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.232      ; 7.577      ;
; -5.418 ; disk_ii:disk|disk_ii_rom:rom|altsyncram:Mux7_rtl_0|altsyncram_7pv:auto_generated|ram_block1a0~porta_address_reg0 ; apple2:core|cpu65xx:cpu|opcInfo[37] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.920      ; 7.261      ;
; -5.416 ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7~portb_address_reg0        ; apple2:core|cpu65xx:cpu|opcInfo[31] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.929      ; 7.268      ;
; -5.414 ; keyboard:keyboard|latched_code[6]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[37] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.238      ; 7.575      ;
; -5.410 ; keyboard:keyboard|latched_code[3]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[31] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.241      ; 7.574      ;
; -5.407 ; keyboard:keyboard|latched_code[2]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.232      ; 7.562      ;
; -5.402 ; keyboard:keyboard|latched_code[1]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[37] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.237      ; 7.562      ;
; -5.397 ; keyboard:keyboard|latched_code[4]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[26] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.253      ; 7.573      ;
; -5.386 ; keyboard:keyboard|latched_code[2]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[37] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.238      ; 7.547      ;
; -5.385 ; keyboard:keyboard|shift                                                                                          ; apple2:core|cpu65xx:cpu|opcInfo[35] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.232      ; 7.540      ;
; -5.385 ; keyboard:keyboard|latched_code[5]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.242      ; 7.550      ;
; -5.385 ; keyboard:keyboard|latched_code[6]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.241      ; 7.549      ;
; -5.385 ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7~portb_address_reg0        ; apple2:core|cpu65xx:cpu|opcInfo[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.931      ; 7.239      ;
; -5.383 ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~portb_address_reg0        ; apple2:core|cpu65xx:cpu|opcInfo[35] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.905      ; 7.211      ;
; -5.381 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.233      ; 7.537      ;
; -5.376 ; keyboard:keyboard|shift                                                                                          ; apple2:core|cpu65xx:cpu|opcInfo[22] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.245      ; 7.544      ;
; -5.374 ; keyboard:keyboard|latched_code[7]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[35] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.233      ; 7.530      ;
; -5.373 ; disk_ii:disk|disk_ii_rom:rom|altsyncram:Mux7_rtl_0|altsyncram_7pv:auto_generated|ram_block1a0~porta_address_reg0 ; apple2:core|cpu65xx:cpu|opcInfo[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.923      ; 7.219      ;
; -5.361 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[22] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.246      ; 7.530      ;
; -5.360 ; keyboard:keyboard|latched_code[6]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[31] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.242      ; 7.525      ;
; -5.357 ; keyboard:keyboard|latched_code[2]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.241      ; 7.521      ;
; -5.355 ; keyboard:keyboard|latched_code[3]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[35] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.232      ; 7.510      ;
; -5.345 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[33] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.227      ; 7.495      ;
; -5.345 ; keyboard:keyboard|latched_code[1]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[35] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.232      ; 7.500      ;
; -5.343 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[11] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.254      ; 7.520      ;
; -5.343 ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~portb_address_reg0        ; apple2:core|cpu65xx:cpu|opcInfo[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.914      ; 7.180      ;
; -5.343 ; keyboard:keyboard|latched_code[6]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.244      ; 7.510      ;
; -5.342 ; keyboard:keyboard|latched_code[1]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[40] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.231      ; 7.496      ;
; -5.334 ; keyboard:keyboard|latched_code[7]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.242      ; 7.499      ;
; -5.332 ; keyboard:keyboard|latched_code[2]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[31] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.242      ; 7.497      ;
; -5.328 ; keyboard:keyboard|shift                                                                                          ; apple2:core|cpu65xx:cpu|opcInfo[31] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.241      ; 7.492      ;
; -5.327 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.246      ; 7.496      ;
; -5.325 ; keyboard:keyboard|shift                                                                                          ; apple2:core|cpu65xx:cpu|opcInfo[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.243      ; 7.491      ;
; -5.321 ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a1~portb_address_reg0        ; apple2:core|cpu65xx:cpu|opcInfo[37] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.929      ; 7.173      ;
; -5.315 ; keyboard:keyboard|latched_code[3]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.241      ; 7.479      ;
; -5.312 ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a2~portb_address_reg0        ; apple2:core|cpu65xx:cpu|opcInfo[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.939      ; 7.174      ;
; -5.309 ; disk_ii:disk|disk_ii_rom:rom|altsyncram:Mux7_rtl_0|altsyncram_7pv:auto_generated|ram_block1a0~porta_address_reg0 ; apple2:core|cpu65xx:cpu|opcInfo[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.924      ; 7.156      ;
; -5.309 ; keyboard:keyboard|latched_code[5]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.241      ; 7.473      ;
; -5.307 ; keyboard:keyboard|latched_code[3]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[40] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.231      ; 7.461      ;
; -5.305 ; keyboard:keyboard|latched_code[1]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.241      ; 7.469      ;
; -5.291 ; keyboard:keyboard|latched_code[4]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.232      ; 7.446      ;
; -5.289 ; keyboard:keyboard|latched_code[4]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.240      ; 7.452      ;
; -5.287 ; keyboard:keyboard|latched_code[7]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[37] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.238      ; 7.448      ;
; -5.286 ; keyboard:keyboard|shift                                                                                          ; apple2:core|cpu65xx:cpu|opcInfo[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.231      ; 7.440      ;
; -5.283 ; keyboard:keyboard|latched_code[1]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.240      ; 7.446      ;
; -5.279 ; keyboard:keyboard|latched_code[5]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[26] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.254      ; 7.456      ;
; -5.273 ; keyboard:keyboard|latched_code[7]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.244      ; 7.440      ;
; -5.271 ; keyboard:keyboard|latched_code[4]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[22] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.245      ; 7.439      ;
; -5.267 ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~portb_address_reg0        ; apple2:core|cpu65xx:cpu|opcInfo[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.913      ; 7.103      ;
; -5.264 ; keyboard:keyboard|latched_code[6]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[26] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.254      ; 7.441      ;
; -5.262 ; disk_ii:disk|disk_ii_rom:rom|altsyncram:Mux7_rtl_0|altsyncram_7pv:auto_generated|ram_block1a0~porta_address_reg0 ; apple2:core|cpu65xx:cpu|opcInfo[26] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.936      ; 7.121      ;
; -5.261 ; keyboard:keyboard|latched_code[7]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[31] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.242      ; 7.426      ;
; -5.260 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[27] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.238      ; 7.421      ;
; -5.260 ; keyboard:keyboard|shift                                                                                          ; apple2:core|cpu65xx:cpu|opcInfo[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.241      ; 7.424      ;
; -5.258 ; keyboard:keyboard|latched_code[7]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.241      ; 7.422      ;
; -5.255 ; keyboard:keyboard|latched_code[4]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[33] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.226      ; 7.404      ;
; -5.253 ; keyboard:keyboard|latched_code[4]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[11] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.253      ; 7.429      ;
; -5.249 ; keyboard:keyboard|latched_code[6]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.233      ; 7.405      ;
; -5.247 ; keyboard:keyboard|latched_code[6]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 2.241      ; 7.411      ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                    ;
+--------+----------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 2.303  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:bit_counter[2]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.303      ; 2.779      ;
; 2.303  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:bit_counter[1]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.303      ; 2.779      ;
; 2.318  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.311      ; 2.772      ;
; 2.437  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[12]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.312      ; 2.654      ;
; 2.437  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[11]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.312      ; 2.654      ;
; 2.437  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[10]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.312      ; 2.654      ;
; 2.437  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[9]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.312      ; 2.654      ;
; 2.437  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[7]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.312      ; 2.654      ;
; 2.437  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[6]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.312      ; 2.654      ;
; 2.437  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[5]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.312      ; 2.654      ;
; 2.437  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[4]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.312      ; 2.654      ;
; 2.437  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[3]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.312      ; 2.654      ;
; 2.577  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[20]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.312      ; 2.514      ;
; 2.577  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[19]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.312      ; 2.514      ;
; 2.577  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[17]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.312      ; 2.514      ;
; 2.577  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[2]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.312      ; 2.514      ;
; 2.577  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[1]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.312      ; 2.514      ;
; 2.712  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:bit_counter[0]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.303      ; 2.370      ;
; 2.712  ; power_on_reset                                     ; i2c_controller:i2c|done                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.303      ; 2.370      ;
; 2.714  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[8]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.312      ; 2.377      ;
; 2.728  ; power_on_reset                                     ; i2c_controller:i2c|SCLK                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.309      ; 2.360      ;
; 2.830  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:clock_prescaler[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.310      ; 2.259      ;
; 2.830  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:clock_prescaler[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.310      ; 2.259      ;
; 2.830  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:clock_prescaler[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.310      ; 2.259      ;
; 2.830  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:clock_prescaler[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.310      ; 2.259      ;
; 2.830  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:clock_prescaler[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.310      ; 2.259      ;
; 2.830  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:clock_prescaler[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.310      ; 2.259      ;
; 2.830  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:clock_prescaler[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.310      ; 2.259      ;
; 2.830  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:clock_prescaler[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.310      ; 2.259      ;
; 2.866  ; power_on_reset                                     ; i2c_controller:i2c|SDAT~en                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.311      ; 2.224      ;
; 2.912  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:state.P_ADDR_ACK   ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.304      ; 2.171      ;
; 2.912  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:state.P_STOP       ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.304      ; 2.171      ;
; 2.912  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:state.P_DATA2_ACK  ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.304      ; 2.171      ;
; 2.912  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:state.P_DATA1_ACK  ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.304      ; 2.171      ;
; 2.912  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:state.P_WRITE      ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.304      ; 2.171      ;
; 2.912  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:state.P_START      ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.304      ; 2.171      ;
; 2.914  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[22]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.312      ; 2.177      ;
; 2.914  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[21]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.312      ; 2.177      ;
; 2.914  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[18]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.312      ; 2.177      ;
; 2.914  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[16]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.312      ; 2.177      ;
; 2.914  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[15]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.312      ; 2.177      ;
; 2.914  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[14]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.312      ; 2.177      ;
; 2.914  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[13]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.312      ; 2.177      ;
; 2.914  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[0]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.312      ; 2.177      ;
; 2.917  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:phase.START        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.310      ; 2.172      ;
; 2.918  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:phase.STOP         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.310      ; 2.171      ;
; 2.936  ; power_on_reset                                     ; i2c_controller:i2c|data1[4]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.306      ; 2.149      ;
; 2.936  ; power_on_reset                                     ; i2c_controller:i2c|data1[1]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.306      ; 2.149      ;
; 2.936  ; power_on_reset                                     ; i2c_controller:i2c|data1[2]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.306      ; 2.149      ;
; 2.936  ; power_on_reset                                     ; i2c_controller:i2c|data1[3]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.306      ; 2.149      ;
; 3.040  ; power_on_reset                                     ; i2c_controller:i2c|data2[0]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.305      ; 2.044      ;
; 3.040  ; power_on_reset                                     ; i2c_controller:i2c|data2[1]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.305      ; 2.044      ;
; 3.040  ; power_on_reset                                     ; i2c_controller:i2c|data2[2]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.305      ; 2.044      ;
; 3.040  ; power_on_reset                                     ; i2c_controller:i2c|data2[3]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.305      ; 2.044      ;
; 3.040  ; power_on_reset                                     ; i2c_controller:i2c|data2[5]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.305      ; 2.044      ;
; 3.040  ; power_on_reset                                     ; i2c_controller:i2c|data2[7]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.305      ; 2.044      ;
; 3.083  ; power_on_reset                                     ; i2c_controller:i2c|\send_data:reg[3]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.305      ; 2.001      ;
; 3.083  ; power_on_reset                                     ; i2c_controller:i2c|\send_data:reg[0]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.305      ; 2.001      ;
; 3.083  ; power_on_reset                                     ; i2c_controller:i2c|\send_data:reg[1]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.305      ; 2.001      ;
; 3.083  ; power_on_reset                                     ; i2c_controller:i2c|\send_data:reg[2]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.305      ; 2.001      ;
; 3.110  ; power_on_reset                                     ; i2c_controller:i2c|send                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.311      ; 1.980      ;
; 3.117  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:state.P_ADDR       ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.304      ; 1.966      ;
; 3.117  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:state.P_DATA2      ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.304      ; 1.966      ;
; 3.117  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:state.P_DATA1      ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.304      ; 1.966      ;
; 3.184  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:phase.IDLE         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.311      ; 1.906      ;
; 3.189  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:phase.ACK          ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.311      ; 1.901      ;
; 3.202  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:phase.ZERO         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.311      ; 1.888      ;
; 3.250  ; power_on_reset                                     ; i2c_controller:i2c|\send_data:state.D_IDLE         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.311      ; 1.840      ;
; 3.251  ; power_on_reset                                     ; i2c_controller:i2c|\send_data:state.D_SEND         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.311      ; 1.839      ;
; 3.584  ; power_on_reset                                     ; i2c_controller:i2c|\send_data:state.D_DONE         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.311      ; 1.506      ;
; 3.589  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:phase.ONE          ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 2.311      ; 1.501      ;
; 16.022 ; i2c_controller:i2c|\send_packet:sreg[22]           ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.073     ; 3.904      ;
; 16.073 ; i2c_controller:i2c|\send_packet:clock_prescaler[7] ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.072     ; 3.854      ;
; 16.080 ; i2c_controller:i2c|\send_packet:clock_prescaler[1] ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.072     ; 3.847      ;
; 16.097 ; i2c_controller:i2c|\send_packet:clock_prescaler[4] ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.072     ; 3.830      ;
; 16.185 ; i2c_controller:i2c|\send_packet:state.P_ADDR       ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.066     ; 3.748      ;
; 16.204 ; i2c_controller:i2c|\send_packet:clock_prescaler[6] ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.072     ; 3.723      ;
; 16.237 ; i2c_controller:i2c|\send_packet:clock_prescaler[5] ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.072     ; 3.690      ;
; 16.368 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[12]           ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.070     ; 3.561      ;
; 16.368 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[11]           ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.070     ; 3.561      ;
; 16.368 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[10]           ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.070     ; 3.561      ;
; 16.368 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[9]            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.070     ; 3.561      ;
; 16.368 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[7]            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.070     ; 3.561      ;
; 16.368 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[6]            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.070     ; 3.561      ;
; 16.368 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[5]            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.070     ; 3.561      ;
; 16.368 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[4]            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.070     ; 3.561      ;
; 16.368 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[3]            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.070     ; 3.561      ;
; 16.368 ; i2c_controller:i2c|\send_packet:state.P_DATA1      ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.066     ; 3.565      ;
; 16.374 ; i2c_controller:i2c|\send_packet:clock_prescaler[0] ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.072     ; 3.553      ;
; 16.377 ; i2c_controller:i2c|\send_packet:clock_prescaler[2] ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.072     ; 3.550      ;
; 16.462 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[20]           ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.070     ; 3.467      ;
; 16.462 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[19]           ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.070     ; 3.467      ;
; 16.462 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[17]           ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.070     ; 3.467      ;
; 16.462 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[2]            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.070     ; 3.467      ;
; 16.462 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[1]            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.070     ; 3.467      ;
; 16.479 ; i2c_controller:i2c|\send_packet:state.P_DATA2      ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.066     ; 3.454      ;
; 16.515 ; i2c_controller:i2c|\send_packet:state.P_DATA1_ACK  ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.066     ; 3.418      ;
; 16.525 ; i2c_controller:i2c|\send_packet:clock_prescaler[3] ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.072     ; 3.402      ;
; 16.586 ; i2c_controller:i2c|\send_packet:sreg[22]           ; i2c_controller:i2c|SDAT~reg0                       ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.072     ; 3.341      ;
; 16.689 ; i2c_controller:i2c|\send_packet:state.P_DATA2_ACK  ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.066     ; 3.244      ;
+--------+----------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+--------+--------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 21.555 ; vga_controller:vga|hcount[5]         ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.112     ; 14.046     ;
; 21.583 ; vga_controller:vga|hcount[4]         ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.112     ; 14.018     ;
; 21.653 ; vga_controller:vga|hcount[7]         ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.112     ; 13.948     ;
; 21.759 ; vga_controller:vga|hcount[6]         ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.114     ; 13.840     ;
; 21.866 ; vga_controller:vga|hcount[8]         ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.114     ; 13.733     ;
; 21.931 ; vga_controller:vga|hcount[10]        ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.112     ; 13.670     ;
; 22.295 ; vga_controller:vga|hcount[9]         ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.114     ; 13.304     ;
; 23.919 ; vga_controller:vga|hcount[2]         ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.112     ; 11.682     ;
; 24.515 ; vga_controller:vga|hcount[3]         ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.112     ; 11.086     ;
; 24.693 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_B[6]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.053     ; 10.967     ;
; 24.947 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_G[4]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.047     ; 10.719     ;
; 24.967 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_R[4]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.047     ; 10.699     ;
; 24.987 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_R[6]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.049     ; 10.677     ;
; 25.145 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_B[6]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.053     ; 10.515     ;
; 25.254 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_R[7]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.047     ; 10.412     ;
; 25.316 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_G[6]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.047     ; 10.350     ;
; 25.318 ; vga_controller:vga|line_memory[1444] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.102     ; 10.293     ;
; 25.399 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_G[4]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.047     ; 10.267     ;
; 25.408 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_B[4]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.065     ; 10.240     ;
; 25.419 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_R[4]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.047     ; 10.247     ;
; 25.432 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_G[7]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.047     ; 10.234     ;
; 25.439 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_R[6]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.049     ; 10.225     ;
; 25.647 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_G[5]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.047     ; 10.019     ;
; 25.661 ; vga_controller:vga|shift_reg[1]      ; vga_controller:vga|VGA_B[6]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.059     ; 9.993      ;
; 25.669 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[1904] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.132     ; 9.912      ;
; 25.706 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_R[7]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.047     ; 9.960      ;
; 25.731 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_B[7]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.049     ; 9.933      ;
; 25.768 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_G[6]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.047     ; 9.898      ;
; 25.779 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_R[5]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.065     ; 9.869      ;
; 25.784 ; vga_controller:vga|line_memory[1300] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.122     ; 9.807      ;
; 25.791 ; vga_controller:vga|line_memory[1108] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.122     ; 9.800      ;
; 25.812 ; vga_controller:vga|line_memory[1412] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.123     ; 9.778      ;
; 25.860 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_B[4]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.065     ; 9.788      ;
; 25.868 ; vga_controller:vga|line_memory[1044] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.122     ; 9.723      ;
; 25.884 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_G[7]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.047     ; 9.782      ;
; 25.885 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_R[3]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.065     ; 9.763      ;
; 25.916 ; vga_controller:vga|shift_reg[1]      ; vga_controller:vga|VGA_G[4]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.053     ; 9.744      ;
; 25.933 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_B[5]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.053     ; 9.727      ;
; 25.936 ; vga_controller:vga|shift_reg[1]      ; vga_controller:vga|VGA_R[4]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.053     ; 9.724      ;
; 25.956 ; vga_controller:vga|shift_reg[1]      ; vga_controller:vga|VGA_R[6]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.055     ; 9.702      ;
; 25.977 ; vga_controller:vga|line_memory[1236] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.120     ; 9.616      ;
; 26.001 ; vga_controller:vga|line_memory[1040] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.129     ; 9.583      ;
; 26.018 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[1905] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.094     ; 9.601      ;
; 26.050 ; vga_controller:vga|line_memory[1932] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.093     ; 9.570      ;
; 26.075 ; vga_controller:vga|line_memory[1620] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.122     ; 9.516      ;
; 26.084 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[1909] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.094     ; 9.535      ;
; 26.099 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_G[5]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.047     ; 9.567      ;
; 26.116 ; vga_controller:vga|line_memory[1156] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.123     ; 9.474      ;
; 26.128 ; vga_controller:vga|line_memory[1556] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.122     ; 9.463      ;
; 26.157 ; vga_controller:vga|line_memory[1812] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.122     ; 9.434      ;
; 26.159 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_G[2]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.047     ; 9.507      ;
; 26.178 ; vga_controller:vga|line_memory[976]  ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.129     ; 9.406      ;
; 26.179 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_B[2]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.047     ; 9.487      ;
; 26.183 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_B[7]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.049     ; 9.481      ;
; 26.187 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[1908] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.116     ; 9.410      ;
; 26.187 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[663]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.110     ; 9.416      ;
; 26.211 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[1906] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.118     ; 9.384      ;
; 26.223 ; vga_controller:vga|shift_reg[1]      ; vga_controller:vga|VGA_R[7]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.053     ; 9.437      ;
; 26.231 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_R[5]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.065     ; 9.417      ;
; 26.254 ; vga_controller:vga|line_memory[1748] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.120     ; 9.339      ;
; 26.263 ; vga_controller:vga|line_memory[1460] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.119     ; 9.331      ;
; 26.271 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_R[2]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.049     ; 9.393      ;
; 26.285 ; vga_controller:vga|shift_reg[1]      ; vga_controller:vga|VGA_G[6]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.053     ; 9.375      ;
; 26.306 ; vga_controller:vga|line_memory[1634] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.114     ; 9.293      ;
; 26.306 ; vga_controller:vga|line_memory[1625] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.093     ; 9.314      ;
; 26.311 ; vga_controller:vga|line_memory[1876] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.122     ; 9.280      ;
; 26.337 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_R[3]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.065     ; 9.311      ;
; 26.343 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_G[3]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.053     ; 9.317      ;
; 26.361 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_R[1]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.053     ; 9.299      ;
; 26.374 ; vga_controller:vga|line_memory[1188] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.093     ; 9.246      ;
; 26.375 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_B[3]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.065     ; 9.273      ;
; 26.376 ; vga_controller:vga|shift_reg[1]      ; vga_controller:vga|VGA_B[4]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.071     ; 9.266      ;
; 26.385 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_B[5]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.053     ; 9.275      ;
; 26.386 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[660]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.104     ; 9.223      ;
; 26.393 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[205]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.139     ; 9.181      ;
; 26.401 ; vga_controller:vga|shift_reg[1]      ; vga_controller:vga|VGA_G[7]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.053     ; 9.259      ;
; 26.420 ; vga_controller:vga|line_memory[1539] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.087     ; 9.206      ;
; 26.422 ; vga_controller:vga|line_memory[1652] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.119     ; 9.172      ;
; 26.423 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_R[0]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.053     ; 9.237      ;
; 26.447 ; vga_controller:vga|line_memory[1159] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.101     ; 9.165      ;
; 26.459 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[1911] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.126     ; 9.128      ;
; 26.460 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[1907] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.126     ; 9.127      ;
; 26.461 ; vga_controller:vga|line_memory[800]  ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.123     ; 9.129      ;
; 26.463 ; vga_controller:vga|line_memory[1028] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.120     ; 9.130      ;
; 26.486 ; vga_controller:vga|line_memory[1088] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.106     ; 9.121      ;
; 26.489 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[1910] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.107     ; 9.117      ;
; 26.493 ; vga_controller:vga|line_memory[133]  ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.099     ; 9.121      ;
; 26.504 ; vga_controller:vga|line_memory[1332] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.119     ; 9.090      ;
; 26.530 ; vga_controller:vga|line_memory[1100] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.110     ; 9.073      ;
; 26.532 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[1890] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.130     ; 9.051      ;
; 26.532 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[972]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.141     ; 9.040      ;
; 26.548 ; vga_controller:vga|line_memory[1364] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.122     ; 9.043      ;
; 26.569 ; vga_controller:vga|line_memory[1537] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.120     ; 9.024      ;
; 26.575 ; vga_controller:vga|line_memory[1051] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.112     ; 9.026      ;
; 26.580 ; vga_controller:vga|line_memory[1312] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.119     ; 9.014      ;
; 26.582 ; vga_controller:vga|line_memory[1456] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.118     ; 9.013      ;
; 26.588 ; vga_controller:vga|line_memory[37]   ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.085     ; 9.040      ;
; 26.598 ; vga_controller:vga|line_memory[1697] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.105     ; 9.010      ;
; 26.599 ; vga_controller:vga|line_memory[1284] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.120     ; 8.994      ;
; 26.611 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_G[2]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.047     ; 9.055      ;
+--------+--------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                         ;
+--------+--------------------------------------------------+----------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                      ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+----------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 62.962 ; disk_ii:disk|phase[2]                            ; disk_ii:disk|phase[0]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.070     ; 8.395      ;
; 62.998 ; disk_ii:disk|phase[2]                            ; disk_ii:disk|phase[5]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.070     ; 8.359      ;
; 62.998 ; disk_ii:disk|phase[1]                            ; disk_ii:disk|phase[0]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.071     ; 8.358      ;
; 62.999 ; disk_ii:disk|phase[2]                            ; disk_ii:disk|phase[6]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.070     ; 8.358      ;
; 63.004 ; disk_ii:disk|phase[2]                            ; disk_ii:disk|phase[2]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.070     ; 8.353      ;
; 63.034 ; disk_ii:disk|phase[1]                            ; disk_ii:disk|phase[5]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.071     ; 8.322      ;
; 63.035 ; disk_ii:disk|phase[1]                            ; disk_ii:disk|phase[6]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.071     ; 8.321      ;
; 63.040 ; disk_ii:disk|phase[1]                            ; disk_ii:disk|phase[2]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.071     ; 8.316      ;
; 63.219 ; disk_ii:disk|phase[2]                            ; disk_ii:disk|phase[4]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.070     ; 8.138      ;
; 63.255 ; disk_ii:disk|phase[1]                            ; disk_ii:disk|phase[4]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.071     ; 8.101      ;
; 63.425 ; disk_ii:disk|phase[2]                            ; disk_ii:disk|phase[3]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.069     ; 7.933      ;
; 63.427 ; disk_ii:disk|phase[2]                            ; disk_ii:disk|phase[1]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.069     ; 7.931      ;
; 63.461 ; disk_ii:disk|phase[1]                            ; disk_ii:disk|phase[3]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.070     ; 7.896      ;
; 63.463 ; disk_ii:disk|phase[1]                            ; disk_ii:disk|phase[1]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.070     ; 7.894      ;
; 64.498 ; disk_ii:disk|phase[0]                            ; disk_ii:disk|phase[0]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.070     ; 6.859      ;
; 64.534 ; disk_ii:disk|phase[0]                            ; disk_ii:disk|phase[5]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.070     ; 6.823      ;
; 64.535 ; disk_ii:disk|phase[0]                            ; disk_ii:disk|phase[6]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.070     ; 6.822      ;
; 64.540 ; disk_ii:disk|phase[0]                            ; disk_ii:disk|phase[2]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.070     ; 6.817      ;
; 64.755 ; disk_ii:disk|phase[0]                            ; disk_ii:disk|phase[4]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.070     ; 6.602      ;
; 64.868 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.058     ; 6.501      ;
; 64.868 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.058     ; 6.501      ;
; 64.868 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.058     ; 6.501      ;
; 64.868 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.058     ; 6.501      ;
; 64.868 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.058     ; 6.501      ;
; 64.919 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.052     ; 6.456      ;
; 64.919 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[14] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.052     ; 6.456      ;
; 64.919 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[13] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.052     ; 6.456      ;
; 64.919 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[12] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.052     ; 6.456      ;
; 64.919 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[11] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.052     ; 6.456      ;
; 64.919 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.052     ; 6.456      ;
; 64.919 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.052     ; 6.456      ;
; 64.919 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.052     ; 6.456      ;
; 64.938 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.084     ; 6.405      ;
; 64.938 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[14] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.084     ; 6.405      ;
; 64.938 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[13] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.084     ; 6.405      ;
; 64.938 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[12] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.084     ; 6.405      ;
; 64.938 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[11] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.084     ; 6.405      ;
; 64.938 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.084     ; 6.405      ;
; 64.938 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.084     ; 6.405      ;
; 64.938 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.084     ; 6.405      ;
; 64.961 ; disk_ii:disk|phase[0]                            ; disk_ii:disk|phase[3]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.069     ; 6.397      ;
; 64.963 ; disk_ii:disk|phase[0]                            ; disk_ii:disk|phase[1]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.069     ; 6.395      ;
; 64.969 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[31] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.048     ; 6.410      ;
; 64.969 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[29] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.048     ; 6.410      ;
; 64.969 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[28] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.048     ; 6.410      ;
; 64.969 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[27] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.048     ; 6.410      ;
; 64.969 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[26] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.048     ; 6.410      ;
; 64.969 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[25] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.048     ; 6.410      ;
; 64.969 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[24] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.048     ; 6.410      ;
; 64.969 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[23] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.048     ; 6.410      ;
; 64.969 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.048     ; 6.410      ;
; 64.969 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[16] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.048     ; 6.410      ;
; 64.972 ; spi_controller:sdcard_interface|write_addr[12]   ; spi_controller:sdcard_interface|argument[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.090     ; 6.365      ;
; 64.972 ; spi_controller:sdcard_interface|write_addr[12]   ; spi_controller:sdcard_interface|argument[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.090     ; 6.365      ;
; 64.972 ; spi_controller:sdcard_interface|write_addr[12]   ; spi_controller:sdcard_interface|argument[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.090     ; 6.365      ;
; 64.972 ; spi_controller:sdcard_interface|write_addr[12]   ; spi_controller:sdcard_interface|argument[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.090     ; 6.365      ;
; 64.972 ; spi_controller:sdcard_interface|write_addr[12]   ; spi_controller:sdcard_interface|argument[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.090     ; 6.365      ;
; 64.975 ; spi_controller:sdcard_interface|write_addr[2]    ; spi_controller:sdcard_interface|argument[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.090     ; 6.362      ;
; 64.975 ; spi_controller:sdcard_interface|write_addr[2]    ; spi_controller:sdcard_interface|argument[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.090     ; 6.362      ;
; 64.975 ; spi_controller:sdcard_interface|write_addr[2]    ; spi_controller:sdcard_interface|argument[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.090     ; 6.362      ;
; 64.975 ; spi_controller:sdcard_interface|write_addr[2]    ; spi_controller:sdcard_interface|argument[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.090     ; 6.362      ;
; 64.975 ; spi_controller:sdcard_interface|write_addr[2]    ; spi_controller:sdcard_interface|argument[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.090     ; 6.362      ;
; 64.980 ; spi_controller:sdcard_interface|write_addr[12]   ; spi_controller:sdcard_interface|argument[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.084     ; 6.363      ;
; 64.980 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.084     ; 6.363      ;
; 64.980 ; spi_controller:sdcard_interface|write_addr[12]   ; spi_controller:sdcard_interface|argument[14] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.084     ; 6.363      ;
; 64.980 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[14] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.084     ; 6.363      ;
; 64.980 ; spi_controller:sdcard_interface|write_addr[12]   ; spi_controller:sdcard_interface|argument[13] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.084     ; 6.363      ;
; 64.980 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[13] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.084     ; 6.363      ;
; 64.980 ; spi_controller:sdcard_interface|write_addr[12]   ; spi_controller:sdcard_interface|argument[12] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.084     ; 6.363      ;
; 64.980 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[12] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.084     ; 6.363      ;
; 64.980 ; spi_controller:sdcard_interface|write_addr[12]   ; spi_controller:sdcard_interface|argument[11] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.084     ; 6.363      ;
; 64.980 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[11] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.084     ; 6.363      ;
; 64.980 ; spi_controller:sdcard_interface|write_addr[12]   ; spi_controller:sdcard_interface|argument[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.084     ; 6.363      ;
; 64.980 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.084     ; 6.363      ;
; 64.980 ; spi_controller:sdcard_interface|write_addr[12]   ; spi_controller:sdcard_interface|argument[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.084     ; 6.363      ;
; 64.980 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.084     ; 6.363      ;
; 64.980 ; spi_controller:sdcard_interface|write_addr[12]   ; spi_controller:sdcard_interface|argument[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.084     ; 6.363      ;
; 64.980 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.084     ; 6.363      ;
; 64.982 ; spi_controller:sdcard_interface|write_addr[3]    ; spi_controller:sdcard_interface|argument[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.090     ; 6.355      ;
; 64.982 ; spi_controller:sdcard_interface|write_addr[3]    ; spi_controller:sdcard_interface|argument[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.090     ; 6.355      ;
; 64.982 ; spi_controller:sdcard_interface|write_addr[3]    ; spi_controller:sdcard_interface|argument[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.090     ; 6.355      ;
; 64.982 ; spi_controller:sdcard_interface|write_addr[3]    ; spi_controller:sdcard_interface|argument[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.090     ; 6.355      ;
; 64.982 ; spi_controller:sdcard_interface|write_addr[3]    ; spi_controller:sdcard_interface|argument[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.090     ; 6.355      ;
; 64.988 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[31] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.080     ; 6.359      ;
; 64.988 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[29] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.080     ; 6.359      ;
; 64.988 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[28] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.080     ; 6.359      ;
; 64.988 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[27] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.080     ; 6.359      ;
; 64.988 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[26] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.080     ; 6.359      ;
; 64.988 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[25] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.080     ; 6.359      ;
; 64.988 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[24] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.080     ; 6.359      ;
; 64.988 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[23] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.080     ; 6.359      ;
; 64.988 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.080     ; 6.359      ;
; 64.988 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[16] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.080     ; 6.359      ;
; 64.989 ; spi_controller:sdcard_interface|write_addr[8]    ; spi_controller:sdcard_interface|argument[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.084     ; 6.354      ;
; 64.989 ; spi_controller:sdcard_interface|write_addr[8]    ; spi_controller:sdcard_interface|argument[14] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.084     ; 6.354      ;
; 64.989 ; spi_controller:sdcard_interface|write_addr[8]    ; spi_controller:sdcard_interface|argument[13] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.084     ; 6.354      ;
; 64.989 ; spi_controller:sdcard_interface|write_addr[8]    ; spi_controller:sdcard_interface|argument[12] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.084     ; 6.354      ;
; 64.989 ; spi_controller:sdcard_interface|write_addr[8]    ; spi_controller:sdcard_interface|argument[11] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.084     ; 6.354      ;
; 64.989 ; spi_controller:sdcard_interface|write_addr[8]    ; spi_controller:sdcard_interface|argument[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.084     ; 6.354      ;
; 64.989 ; spi_controller:sdcard_interface|write_addr[8]    ; spi_controller:sdcard_interface|argument[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.084     ; 6.354      ;
+--------+--------------------------------------------------+----------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'apple2:core|timing_generator:timing|Q3'                                                                                                                                                               ;
+--------+----------------------------------------------+---------------------------------------+-------------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                               ; Launch Clock                                    ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------------------------------------+-------------------------------------------------+----------------------------------------+--------------+------------+------------+
; -2.381 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|T[2]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.805      ; 0.665      ;
; -2.204 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|T[4]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.805      ; 0.842      ;
; -2.096 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|T[1]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.799      ; 0.944      ;
; -1.900 ; apple2:core|timing_generator:timing|PRE_PHI0 ; apple2:core|speaker_sig               ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.797      ; 1.138      ;
; -1.756 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|myAddr[9]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.799      ; 1.284      ;
; -1.702 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[34]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.803      ; 1.342      ;
; -1.635 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[17]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.795      ; 1.401      ;
; -1.625 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[15]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.803      ; 1.419      ;
; -1.600 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[12]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.812      ; 1.453      ;
; -1.588 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[11]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.812      ; 1.465      ;
; -1.528 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[1]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.804      ; 1.517      ;
; -1.521 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[42]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.812      ; 1.532      ;
; -1.498 ; power_on_reset                               ; disk_ii:disk|\read_head:byte_delay[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.799      ; 1.542      ;
; -1.466 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.800      ; 1.575      ;
; -1.461 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[27]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.800      ; 1.580      ;
; -1.434 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[17]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.795      ; 1.602      ;
; -1.419 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[32]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.803      ; 1.625      ;
; -1.413 ; keyboard:keyboard|key_pressed                ; apple2:core|cpu65xx:cpu|theOpcode[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.808      ; 1.636      ;
; -1.388 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[18]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.784      ; 1.637      ;
; -1.378 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[33]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.789      ; 1.652      ;
; -1.346 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[24]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.790      ; 1.685      ;
; -1.329 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[16]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.784      ; 1.696      ;
; -1.326 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[19]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.804      ; 1.719      ;
; -1.322 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.795      ; 1.714      ;
; -1.311 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[14]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.790      ; 1.720      ;
; -1.297 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|myAddr[1]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.798      ; 1.742      ;
; -1.295 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[39]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.812      ; 1.758      ;
; -1.284 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|myAddr[10]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.785      ; 1.742      ;
; -1.265 ; keyboard:keyboard|key_pressed                ; apple2:core|cpu65xx:cpu|T[7]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.807      ; 1.783      ;
; -1.258 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|T[3]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.800      ; 1.783      ;
; -1.255 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[25]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.795      ; 1.781      ;
; -1.250 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[19]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.799      ; 1.790      ;
; -1.241 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[31]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.804      ; 1.804      ;
; -1.232 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|myAddr[4]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.793      ; 1.802      ;
; -1.225 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.812      ; 1.828      ;
; -1.220 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[9]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.803      ; 1.824      ;
; -1.186 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[32]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.798      ; 1.853      ;
; -1.185 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[30]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.795      ; 1.851      ;
; -1.183 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[22]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.809      ; 1.867      ;
; -1.178 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[10]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.784      ; 1.847      ;
; -1.176 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[20]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.795      ; 1.860      ;
; -1.168 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|opcInfo[12]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.812      ; 1.885      ;
; -1.164 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[29]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.789      ; 1.866      ;
; -1.152 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|opcInfo[22]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.804      ; 1.893      ;
; -1.150 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[13]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.784      ; 1.875      ;
; -1.145 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|myAddr[12]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.785      ; 1.881      ;
; -1.132 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[15]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.798      ; 1.907      ;
; -1.122 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[33]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.784      ; 1.903      ;
; -1.121 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[16]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.789      ; 1.909      ;
; -1.092 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|opcInfo[17]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.795      ; 1.944      ;
; -1.090 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.795      ; 1.946      ;
; -1.089 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[21]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.784      ; 1.936      ;
; -1.089 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[32]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.798      ; 1.950      ;
; -1.086 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|opcInfo[10]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.784      ; 1.939      ;
; -1.082 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|opcInfo[20]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.790      ; 1.949      ;
; -1.080 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|opcInfo[11]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.812      ; 1.973      ;
; -1.077 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|myAddr[2]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.788      ; 1.952      ;
; -1.074 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[29]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.784      ; 1.951      ;
; -1.071 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|opcInfo[13]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.784      ; 1.954      ;
; -1.067 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[4]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.806      ; 1.980      ;
; -1.065 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[42]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.812      ; 1.988      ;
; -1.057 ; apple2:core|DL[7]                            ; apple2:core|cpu65xx:cpu|theOpcode[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.817      ; 2.001      ;
; -1.047 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[20]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.790      ; 1.984      ;
; -1.041 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|opcInfo[42]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.812      ; 2.012      ;
; -1.026 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.812      ; 2.027      ;
; -1.025 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.790      ; 2.006      ;
; -1.024 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[35]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.790      ; 2.007      ;
; -1.015 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|opcInfo[14]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.790      ; 2.016      ;
; -1.012 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[26]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.812      ; 2.041      ;
; -0.996 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.798      ; 2.043      ;
; -0.992 ; apple2:core|DL[5]                            ; apple2:core|cpu65xx:cpu|theOpcode[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.811      ; 2.060      ;
; -0.988 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|opcInfo[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.812      ; 2.065      ;
; -0.986 ; apple2:core|DL[7]                            ; apple2:core|cpu65xx:cpu|T[7]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.816      ; 2.071      ;
; -0.984 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[23]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.790      ; 2.047      ;
; -0.984 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[25]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.790      ; 2.047      ;
; -0.983 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[37]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.800      ; 2.058      ;
; -0.980 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|doReg[2]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.785      ; 2.046      ;
; -0.977 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[27]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.795      ; 2.059      ;
; -0.973 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[36]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.795      ; 2.063      ;
; -0.970 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[11]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.812      ; 2.083      ;
; -0.960 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|opcInfo[1]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.804      ; 2.085      ;
; -0.960 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[42]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.817      ; 2.098      ;
; -0.956 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|opcInfo[15]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.798      ; 2.083      ;
; -0.955 ; apple2:core|DL[6]                            ; apple2:core|cpu65xx:cpu|theOpcode[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.817      ; 2.103      ;
; -0.952 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.800      ; 2.089      ;
; -0.944 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[14]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.790      ; 2.087      ;
; -0.943 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[20]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.790      ; 2.088      ;
; -0.942 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[24]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.790      ; 2.089      ;
; -0.940 ; apple2:core|DL[0]                            ; apple2:core|cpu65xx:cpu|T[0]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.820      ; 2.121      ;
; -0.934 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[24]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.795      ; 2.102      ;
; -0.929 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[27]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.795      ; 2.107      ;
; -0.928 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[1]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.804      ; 2.117      ;
; -0.926 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|myAddr[3]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.800      ; 2.115      ;
; -0.915 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|opcInfo[33]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.784      ; 2.110      ;
; -0.909 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[30]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.795      ; 2.127      ;
; -0.907 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|opcInfo[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.798      ; 2.132      ;
; -0.905 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[28]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.795      ; 2.131      ;
; -0.900 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[36]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.800      ; 2.141      ;
; -0.899 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[30]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.800      ; 2.142      ;
; -0.896 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[26]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 2.812      ; 2.157      ;
+--------+----------------------------------------------+---------------------------------------+-------------------------------------------------+----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                           ;
+--------+-----------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                  ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -1.820 ; disk_ii:disk|phase[7] ; spi_controller:sdcard_interface|current_track[5]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.805      ; 1.156      ;
; -1.742 ; disk_ii:disk|phase[6] ; spi_controller:sdcard_interface|current_track[4]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.805      ; 1.234      ;
; -1.741 ; disk_ii:disk|phase[5] ; spi_controller:sdcard_interface|current_track[3]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.805      ; 1.235      ;
; -1.660 ; disk_ii:disk|phase[3] ; spi_controller:sdcard_interface|current_track[1]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.813      ; 1.324      ;
; -1.471 ; disk_ii:disk|phase[2] ; spi_controller:sdcard_interface|current_track[0]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.814      ; 1.514      ;
; -1.136 ; disk_ii:disk|phase[6] ; spi_controller:sdcard_interface|\sd_fsm:lba[7]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.815      ; 1.850      ;
; -0.927 ; disk_ii:disk|phase[4] ; spi_controller:sdcard_interface|current_track[2]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.805      ; 2.049      ;
; -0.926 ; disk_ii:disk|phase[7] ; spi_controller:sdcard_interface|\sd_fsm:lba[8]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.815      ; 2.060      ;
; -0.841 ; disk_ii:disk|phase[4] ; spi_controller:sdcard_interface|\sd_fsm:lba[7]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.815      ; 2.145      ;
; -0.831 ; disk_ii:disk|phase[5] ; spi_controller:sdcard_interface|\sd_fsm:lba[7]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.815      ; 2.155      ;
; -0.741 ; disk_ii:disk|phase[3] ; spi_controller:sdcard_interface|\sd_fsm:lba[7]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.814      ; 2.244      ;
; -0.702 ; power_on_reset        ; spi_controller:sdcard_interface|state.READ_BLOCK_CRC     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.790      ; 2.259      ;
; -0.701 ; power_on_reset        ; spi_controller:sdcard_interface|state.CHECK_SET_BLOCKLEN ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.790      ; 2.260      ;
; -0.700 ; power_on_reset        ; spi_controller:sdcard_interface|state.CHECK_CMD1         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.790      ; 2.261      ;
; -0.695 ; disk_ii:disk|phase[2] ; spi_controller:sdcard_interface|\sd_fsm:lba[7]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.815      ; 2.291      ;
; -0.689 ; disk_ii:disk|phase[2] ; spi_controller:sdcard_interface|\sd_fsm:lba[2]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.827      ; 2.309      ;
; -0.680 ; disk_ii:disk|phase[2] ; spi_controller:sdcard_interface|\sd_fsm:lba[0]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.827      ; 2.318      ;
; -0.663 ; power_on_reset        ; spi_controller:sdcard_interface|state.CHECK_CMD0         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.791      ; 2.299      ;
; -0.661 ; power_on_reset        ; spi_controller:sdcard_interface|state.CHECK_CMD8         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.791      ; 2.301      ;
; -0.661 ; power_on_reset        ; spi_controller:sdcard_interface|state.POWER_UP           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.791      ; 2.301      ;
; -0.646 ; disk_ii:disk|phase[6] ; spi_controller:sdcard_interface|\sd_fsm:lba[8]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.815      ; 2.340      ;
; -0.611 ; disk_ii:disk|phase[3] ; spi_controller:sdcard_interface|\sd_fsm:lba[4]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.826      ; 2.386      ;
; -0.601 ; disk_ii:disk|phase[5] ; spi_controller:sdcard_interface|\sd_fsm:lba[8]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.815      ; 2.385      ;
; -0.600 ; disk_ii:disk|phase[4] ; spi_controller:sdcard_interface|\sd_fsm:lba[8]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.815      ; 2.386      ;
; -0.584 ; disk_ii:disk|phase[5] ; spi_controller:sdcard_interface|\sd_fsm:lba[6]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.827      ; 2.414      ;
; -0.578 ; disk_ii:disk|phase[4] ; spi_controller:sdcard_interface|\sd_fsm:lba[5]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.827      ; 2.420      ;
; -0.574 ; power_on_reset        ; spi_controller:sdcard_interface|state.CHECK_CMD58        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.789      ; 2.386      ;
; -0.573 ; power_on_reset        ; spi_controller:sdcard_interface|state.CHECK_CMD55        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.789      ; 2.387      ;
; -0.571 ; power_on_reset        ; spi_controller:sdcard_interface|state.READ_BLOCK_DATA    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.789      ; 2.389      ;
; -0.520 ; disk_ii:disk|phase[7] ; spi_controller:sdcard_interface|\sd_fsm:lba[7]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.815      ; 2.466      ;
; -0.510 ; disk_ii:disk|phase[3] ; spi_controller:sdcard_interface|\sd_fsm:lba[8]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.814      ; 2.475      ;
; -0.457 ; disk_ii:disk|phase[2] ; spi_controller:sdcard_interface|\sd_fsm:lba[8]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.815      ; 2.529      ;
; -0.445 ; power_on_reset        ; spi_controller:sdcard_interface|argument[7]              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.803      ; 2.529      ;
; -0.405 ; disk_ii:disk|phase[7] ; spi_controller:sdcard_interface|\sd_fsm:lba[13]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.822      ; 2.588      ;
; -0.400 ; disk_ii:disk|phase[2] ; spi_controller:sdcard_interface|\sd_fsm:lba[3]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.827      ; 2.598      ;
; -0.384 ; disk_ii:disk|phase[6] ; spi_controller:sdcard_interface|\sd_fsm:lba[13]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.822      ; 2.609      ;
; -0.375 ; power_on_reset        ; spi_controller:sdcard_interface|argument[30]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.802      ; 2.598      ;
; -0.370 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[48]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.811      ; 2.612      ;
; -0.370 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[50]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.811      ; 2.612      ;
; -0.369 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[52]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.811      ; 2.613      ;
; -0.368 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[46]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.811      ; 2.614      ;
; -0.367 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[54]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.811      ; 2.615      ;
; -0.331 ; disk_ii:disk|phase[4] ; spi_controller:sdcard_interface|\sd_fsm:lba[6]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.827      ; 2.667      ;
; -0.329 ; disk_ii:disk|phase[6] ; spi_controller:sdcard_interface|\sd_fsm:lba[16]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.822      ; 2.664      ;
; -0.329 ; disk_ii:disk|phase[4] ; spi_controller:sdcard_interface|\sd_fsm:lba[13]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.822      ; 2.664      ;
; -0.320 ; disk_ii:disk|phase[7] ; spi_controller:sdcard_interface|\sd_fsm:lba[17]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.822      ; 2.673      ;
; -0.313 ; power_on_reset        ; spi_controller:sdcard_interface|current_image[7]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.782      ; 2.640      ;
; -0.313 ; power_on_reset        ; spi_controller:sdcard_interface|current_image[1]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.782      ; 2.640      ;
; -0.313 ; power_on_reset        ; spi_controller:sdcard_interface|current_track[2]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.782      ; 2.640      ;
; -0.312 ; power_on_reset        ; spi_controller:sdcard_interface|current_track[5]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.782      ; 2.641      ;
; -0.312 ; power_on_reset        ; spi_controller:sdcard_interface|current_image[0]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.782      ; 2.641      ;
; -0.311 ; power_on_reset        ; spi_controller:sdcard_interface|current_image[3]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.782      ; 2.642      ;
; -0.311 ; power_on_reset        ; spi_controller:sdcard_interface|current_track[4]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.782      ; 2.642      ;
; -0.310 ; power_on_reset        ; spi_controller:sdcard_interface|current_track[3]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.782      ; 2.643      ;
; -0.307 ; disk_ii:disk|phase[5] ; spi_controller:sdcard_interface|\sd_fsm:lba[13]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.822      ; 2.686      ;
; -0.306 ; disk_ii:disk|phase[2] ; spi_controller:sdcard_interface|\sd_fsm:lba[4]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.827      ; 2.692      ;
; -0.301 ; disk_ii:disk|phase[7] ; spi_controller:sdcard_interface|\sd_fsm:lba[22]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.822      ; 2.692      ;
; -0.293 ; power_on_reset        ; spi_controller:sdcard_interface|command[2]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.788      ; 2.666      ;
; -0.289 ; power_on_reset        ; spi_controller:sdcard_interface|\sd_fsm:counter[7]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.796      ; 2.678      ;
; -0.289 ; power_on_reset        ; spi_controller:sdcard_interface|command[1]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.788      ; 2.670      ;
; -0.282 ; power_on_reset        ; spi_controller:sdcard_interface|current_track[1]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.791      ; 2.680      ;
; -0.268 ; disk_ii:disk|phase[6] ; spi_controller:sdcard_interface|\sd_fsm:lba[22]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.822      ; 2.725      ;
; -0.241 ; disk_ii:disk|phase[3] ; spi_controller:sdcard_interface|\sd_fsm:lba[6]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.826      ; 2.756      ;
; -0.239 ; power_on_reset        ; spi_controller:sdcard_interface|state.RECEIVE_BYTE       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.804      ; 2.736      ;
; -0.239 ; power_on_reset        ; spi_controller:sdcard_interface|state.RECEIVE_BYTE_WAIT  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.804      ; 2.736      ;
; -0.239 ; power_on_reset        ; spi_controller:sdcard_interface|state.SEND_CMD           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.804      ; 2.736      ;
; -0.235 ; disk_ii:disk|phase[3] ; spi_controller:sdcard_interface|\sd_fsm:lba[5]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.826      ; 2.762      ;
; -0.232 ; power_on_reset        ; spi_controller:sdcard_interface|argument[8]              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.803      ; 2.742      ;
; -0.229 ; power_on_reset        ; spi_controller:sdcard_interface|argument[3]              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.803      ; 2.745      ;
; -0.229 ; disk_ii:disk|phase[3] ; spi_controller:sdcard_interface|\sd_fsm:lba[13]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.821      ; 2.763      ;
; -0.228 ; power_on_reset        ; spi_controller:sdcard_interface|argument[1]              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.803      ; 2.746      ;
; -0.213 ; disk_ii:disk|phase[4] ; spi_controller:sdcard_interface|\sd_fsm:lba[22]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.822      ; 2.780      ;
; -0.208 ; power_on_reset        ; spi_controller:sdcard_interface|high_capacity            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.784      ; 2.747      ;
; -0.207 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[55]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.811      ; 2.775      ;
; -0.207 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[53]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.811      ; 2.775      ;
; -0.207 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[49]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.811      ; 2.775      ;
; -0.206 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[51]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.811      ; 2.776      ;
; -0.206 ; power_on_reset        ; spi_controller:sdcard_interface|state.WAIT_NRC           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.789      ; 2.754      ;
; -0.206 ; power_on_reset        ; spi_controller:sdcard_interface|command[4]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.789      ; 2.754      ;
; -0.206 ; power_on_reset        ; spi_controller:sdcard_interface|argument[9]              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.789      ; 2.754      ;
; -0.200 ; disk_ii:disk|phase[5] ; spi_controller:sdcard_interface|\sd_fsm:lba[22]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.822      ; 2.793      ;
; -0.195 ; power_on_reset        ; spi_controller:sdcard_interface|\sd_fsm:byte_counter[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.783      ; 2.759      ;
; -0.195 ; power_on_reset        ; spi_controller:sdcard_interface|\sd_fsm:byte_counter[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.783      ; 2.759      ;
; -0.195 ; power_on_reset        ; spi_controller:sdcard_interface|\sd_fsm:byte_counter[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.783      ; 2.759      ;
; -0.188 ; disk_ii:disk|phase[2] ; spi_controller:sdcard_interface|\sd_fsm:lba[6]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.827      ; 2.810      ;
; -0.186 ; disk_ii:disk|phase[2] ; spi_controller:sdcard_interface|\sd_fsm:lba[5]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.827      ; 2.812      ;
; -0.184 ; power_on_reset        ; spi_controller:sdcard_interface|current_track[0]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.791      ; 2.778      ;
; -0.183 ; disk_ii:disk|phase[2] ; spi_controller:sdcard_interface|\sd_fsm:lba[13]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.822      ; 2.810      ;
; -0.175 ; disk_ii:disk|phase[7] ; spi_controller:sdcard_interface|\sd_fsm:lba[11]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.827      ; 2.823      ;
; -0.150 ; disk_ii:disk|phase[2] ; spi_controller:sdcard_interface|\sd_fsm:lba[11]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.827      ; 2.848      ;
; -0.145 ; power_on_reset        ; spi_controller:sdcard_interface|command[5]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.788      ; 2.814      ;
; -0.137 ; power_on_reset        ; spi_controller:sdcard_interface|state.READ_BLOCK_WAIT    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.791      ; 2.825      ;
; -0.135 ; disk_ii:disk|phase[6] ; spi_controller:sdcard_interface|\sd_fsm:lba[11]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.827      ; 2.863      ;
; -0.125 ; disk_ii:disk|phase[7] ; spi_controller:sdcard_interface|\sd_fsm:lba[16]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.822      ; 2.868      ;
; -0.113 ; disk_ii:disk|phase[3] ; spi_controller:sdcard_interface|\sd_fsm:lba[22]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.821      ; 2.879      ;
; -0.111 ; disk_ii:disk|phase[6] ; spi_controller:sdcard_interface|\sd_fsm:lba[17]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.822      ; 2.882      ;
; -0.102 ; power_on_reset        ; spi_controller:sdcard_interface|slow_clk                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.790      ; 2.859      ;
; -0.099 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[45]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.802      ; 2.874      ;
; -0.099 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[44]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.802      ; 2.874      ;
; -0.099 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[43]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.802      ; 2.874      ;
+--------+-----------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                 ;
+--------+------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                            ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; -1.690 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:state.P_STOP       ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.834      ; 1.389      ;
; -1.688 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:state.P_ADDR_ACK   ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.834      ; 1.391      ;
; -1.679 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:phase.ONE          ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.841      ; 1.407      ;
; -1.677 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[20]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.841      ; 1.409      ;
; -1.674 ; power_on_reset                                 ; i2c_controller:i2c|\send_data:state.D_DONE         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.841      ; 1.412      ;
; -1.673 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[17]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.841      ; 1.413      ;
; -1.672 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[19]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.841      ; 1.414      ;
; -1.373 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:phase.ACK          ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.841      ; 1.713      ;
; -1.370 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:phase.IDLE         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.841      ; 1.716      ;
; -1.368 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:phase.ZERO         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.841      ; 1.718      ;
; -1.364 ; power_on_reset                                 ; i2c_controller:i2c|\send_data:state.D_SEND         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.841      ; 1.722      ;
; -1.362 ; power_on_reset                                 ; i2c_controller:i2c|\send_data:state.D_IDLE         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.841      ; 1.724      ;
; -1.300 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[22]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.841      ; 1.786      ;
; -1.300 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[21]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.841      ; 1.786      ;
; -1.300 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[18]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.841      ; 1.786      ;
; -1.300 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[16]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.841      ; 1.786      ;
; -1.300 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[15]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.841      ; 1.786      ;
; -1.300 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[14]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.841      ; 1.786      ;
; -1.300 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[13]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.841      ; 1.786      ;
; -1.300 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[0]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.841      ; 1.786      ;
; -1.300 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[2]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.841      ; 1.786      ;
; -1.300 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[1]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.841      ; 1.786      ;
; -1.299 ; power_on_reset                                 ; i2c_controller:i2c|data2[0]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.834      ; 1.780      ;
; -1.299 ; power_on_reset                                 ; i2c_controller:i2c|data2[1]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.834      ; 1.780      ;
; -1.299 ; power_on_reset                                 ; i2c_controller:i2c|data2[2]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.834      ; 1.780      ;
; -1.299 ; power_on_reset                                 ; i2c_controller:i2c|data2[3]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.834      ; 1.780      ;
; -1.299 ; power_on_reset                                 ; i2c_controller:i2c|data2[5]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.834      ; 1.780      ;
; -1.299 ; power_on_reset                                 ; i2c_controller:i2c|data2[7]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.834      ; 1.780      ;
; -1.299 ; power_on_reset                                 ; i2c_controller:i2c|\send_data:reg[3]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.834      ; 1.780      ;
; -1.299 ; power_on_reset                                 ; i2c_controller:i2c|\send_data:reg[0]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.834      ; 1.780      ;
; -1.299 ; power_on_reset                                 ; i2c_controller:i2c|\send_data:reg[1]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.834      ; 1.780      ;
; -1.299 ; power_on_reset                                 ; i2c_controller:i2c|\send_data:reg[2]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.834      ; 1.780      ;
; -1.281 ; power_on_reset                                 ; i2c_controller:i2c|send                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.841      ; 1.805      ;
; -1.277 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:state.P_DATA2_ACK  ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.834      ; 1.802      ;
; -1.277 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:state.P_DATA1_ACK  ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.834      ; 1.802      ;
; -1.277 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:state.P_WRITE      ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.834      ; 1.802      ;
; -1.277 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:state.P_START      ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.834      ; 1.802      ;
; -1.277 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:state.P_ADDR       ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.834      ; 1.802      ;
; -1.277 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:state.P_DATA2      ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.834      ; 1.802      ;
; -1.277 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:state.P_DATA1      ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.834      ; 1.802      ;
; -1.101 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:phase.STOP         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.840      ; 1.984      ;
; -1.100 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:phase.START        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.840      ; 1.985      ;
; -1.052 ; power_on_reset                                 ; i2c_controller:i2c|SDAT~en                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.841      ; 2.034      ;
; -1.039 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[8]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.842      ; 2.048      ;
; -1.039 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[12]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.842      ; 2.048      ;
; -1.039 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[11]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.842      ; 2.048      ;
; -1.039 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[10]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.842      ; 2.048      ;
; -1.039 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[9]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.842      ; 2.048      ;
; -1.039 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[7]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.842      ; 2.048      ;
; -1.039 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[6]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.842      ; 2.048      ;
; -1.039 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[5]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.842      ; 2.048      ;
; -1.039 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[4]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.842      ; 2.048      ;
; -1.039 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[3]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.842      ; 2.048      ;
; -0.980 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:clock_prescaler[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.840      ; 2.105      ;
; -0.980 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:clock_prescaler[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.840      ; 2.105      ;
; -0.980 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:clock_prescaler[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.840      ; 2.105      ;
; -0.980 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:clock_prescaler[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.840      ; 2.105      ;
; -0.980 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:clock_prescaler[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.840      ; 2.105      ;
; -0.980 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:clock_prescaler[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.840      ; 2.105      ;
; -0.980 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:clock_prescaler[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.840      ; 2.105      ;
; -0.980 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:clock_prescaler[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.840      ; 2.105      ;
; -0.959 ; power_on_reset                                 ; i2c_controller:i2c|data1[4]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.835      ; 2.121      ;
; -0.959 ; power_on_reset                                 ; i2c_controller:i2c|data1[1]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.835      ; 2.121      ;
; -0.959 ; power_on_reset                                 ; i2c_controller:i2c|data1[2]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.835      ; 2.121      ;
; -0.959 ; power_on_reset                                 ; i2c_controller:i2c|data1[3]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.835      ; 2.121      ;
; -0.882 ; power_on_reset                                 ; i2c_controller:i2c|SCLK                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.839      ; 2.202      ;
; -0.715 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:bit_counter[0]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.833      ; 2.363      ;
; -0.715 ; power_on_reset                                 ; i2c_controller:i2c|done                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.833      ; 2.363      ;
; -0.447 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.841      ; 2.639      ;
; -0.320 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:bit_counter[2]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.833      ; 2.758      ;
; -0.320 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:bit_counter[1]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 2.833      ; 2.758      ;
; 0.355  ; i2c_controller:i2c|\send_packet:phase.IDLE     ; i2c_controller:i2c|\send_packet:phase.IDLE         ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; i2c_controller:i2c|\send_packet:phase.STOP     ; i2c_controller:i2c|\send_packet:phase.STOP         ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; i2c_controller:i2c|\send_packet:phase.START    ; i2c_controller:i2c|\send_packet:phase.START        ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; i2c_controller:i2c|\send_packet:phase.ACK      ; i2c_controller:i2c|\send_packet:phase.ACK          ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; i2c_controller:i2c|\send_packet:phase.ZERO     ; i2c_controller:i2c|\send_packet:phase.ZERO         ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; i2c_controller:i2c|\send_packet:sreg[8]        ; i2c_controller:i2c|\send_packet:sreg[8]            ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; i2c_controller:i2c|\send_packet:state.P_ADDR   ; i2c_controller:i2c|\send_packet:state.P_ADDR       ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; i2c_controller:i2c|\send_packet:bit_counter[0] ; i2c_controller:i2c|\send_packet:bit_counter[0]     ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; i2c_controller:i2c|\send_packet:state.P_DATA2  ; i2c_controller:i2c|\send_packet:state.P_DATA2      ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; i2c_controller:i2c|\send_packet:state.P_DATA1  ; i2c_controller:i2c|\send_packet:state.P_DATA1      ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; i2c_controller:i2c|\send_packet:state.P_IDLE   ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; i2c_controller:i2c|\send_packet:bit_counter[1] ; i2c_controller:i2c|\send_packet:bit_counter[1]     ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; i2c_controller:i2c|send                        ; i2c_controller:i2c|send                            ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; i2c_controller:i2c|\send_data:state.D_SEND     ; i2c_controller:i2c|\send_data:state.D_SEND         ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; i2c_controller:i2c|\send_data:state.D_IDLE     ; i2c_controller:i2c|\send_data:state.D_IDLE         ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.356  ; i2c_controller:i2c|\send_packet:sreg[22]       ; i2c_controller:i2c|\send_packet:sreg[22]           ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; i2c_controller:i2c|\send_packet:sreg[21]       ; i2c_controller:i2c|\send_packet:sreg[21]           ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; i2c_controller:i2c|\send_packet:sreg[18]       ; i2c_controller:i2c|\send_packet:sreg[18]           ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; i2c_controller:i2c|\send_packet:sreg[16]       ; i2c_controller:i2c|\send_packet:sreg[16]           ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; i2c_controller:i2c|\send_packet:sreg[15]       ; i2c_controller:i2c|\send_packet:sreg[15]           ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; i2c_controller:i2c|\send_packet:sreg[14]       ; i2c_controller:i2c|\send_packet:sreg[14]           ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; i2c_controller:i2c|\send_packet:sreg[13]       ; i2c_controller:i2c|\send_packet:sreg[13]           ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; i2c_controller:i2c|\send_packet:sreg[0]        ; i2c_controller:i2c|\send_packet:sreg[0]            ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.396  ; i2c_controller:i2c|\send_packet:sreg[8]        ; i2c_controller:i2c|\send_packet:sreg[9]            ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.071      ; 0.638      ;
; 0.396  ; i2c_controller:i2c|\send_packet:sreg[7]        ; i2c_controller:i2c|\send_packet:sreg[8]            ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.071      ; 0.638      ;
; 0.397  ; i2c_controller:i2c|\send_packet:sreg[10]       ; i2c_controller:i2c|\send_packet:sreg[11]           ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.071      ; 0.639      ;
; 0.397  ; i2c_controller:i2c|\send_packet:sreg[6]        ; i2c_controller:i2c|\send_packet:sreg[7]            ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.071      ; 0.639      ;
; 0.397  ; i2c_controller:i2c|\send_packet:sreg[4]        ; i2c_controller:i2c|\send_packet:sreg[5]            ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.071      ; 0.639      ;
; 0.397  ; i2c_controller:i2c|\send_packet:sreg[0]        ; i2c_controller:i2c|\send_packet:sreg[1]            ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.638      ;
+--------+------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+--------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.354 ; vga_controller:vga|VGA_VS_I          ; vga_controller:vga|VGA_VS_I          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga_controller:vga|line_memory[197]  ; vga_controller:vga|line_memory[197]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga_controller:vga|line_memory[453]  ; vga_controller:vga|line_memory[453]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga_controller:vga|line_memory[965]  ; vga_controller:vga|line_memory[965]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga_controller:vga|line_memory[709]  ; vga_controller:vga|line_memory[709]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga_controller:vga|line_memory[963]  ; vga_controller:vga|line_memory[963]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga_controller:vga|line_memory[451]  ; vga_controller:vga|line_memory[451]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga_controller:vga|line_memory[195]  ; vga_controller:vga|line_memory[195]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga_controller:vga|line_memory[707]  ; vga_controller:vga|line_memory[707]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1691] ; vga_controller:vga|line_memory[1691] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1683] ; vga_controller:vga|line_memory[1683] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1687] ; vga_controller:vga|line_memory[1687] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1695] ; vga_controller:vga|line_memory[1695] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1667] ; vga_controller:vga|line_memory[1667] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1671] ; vga_controller:vga|line_memory[1671] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1699] ; vga_controller:vga|line_memory[1699] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1703] ; vga_controller:vga|line_memory[1703] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1719] ; vga_controller:vga|line_memory[1719] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1207] ; vga_controller:vga|line_memory[1207] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1211] ; vga_controller:vga|line_memory[1211] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1203] ; vga_controller:vga|line_memory[1203] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1215] ; vga_controller:vga|line_memory[1215] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1399] ; vga_controller:vga|line_memory[1399] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1395] ; vga_controller:vga|line_memory[1395] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1403] ; vga_controller:vga|line_memory[1403] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1407] ; vga_controller:vga|line_memory[1407] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1827] ; vga_controller:vga|line_memory[1827] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1307] ; vga_controller:vga|line_memory[1307] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1902] ; vga_controller:vga|line_memory[1902] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1390] ; vga_controller:vga|line_memory[1390] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[2030] ; vga_controller:vga|line_memory[2030] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1518] ; vga_controller:vga|line_memory[1518] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1774] ; vga_controller:vga|line_memory[1774] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1262] ; vga_controller:vga|line_memory[1262] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1406] ; vga_controller:vga|line_memory[1406] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1670] ; vga_controller:vga|line_memory[1670] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1702] ; vga_controller:vga|line_memory[1702] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1718] ; vga_controller:vga|line_memory[1718] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1686] ; vga_controller:vga|line_memory[1686] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1430] ; vga_controller:vga|line_memory[1430] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1830] ; vga_controller:vga|line_memory[1830] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1846] ; vga_controller:vga|line_memory[1846] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1046] ; vga_controller:vga|line_memory[1046] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1334] ; vga_controller:vga|line_memory[1334] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1554] ; vga_controller:vga|line_memory[1554] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1298] ; vga_controller:vga|line_memory[1298] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1042] ; vga_controller:vga|line_memory[1042] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1682] ; vga_controller:vga|line_memory[1682] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1938] ; vga_controller:vga|line_memory[1938] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1650] ; vga_controller:vga|line_memory[1650] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1586] ; vga_controller:vga|line_memory[1586] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1778] ; vga_controller:vga|line_memory[1778] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1970] ; vga_controller:vga|line_memory[1970] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1842] ; vga_controller:vga|line_memory[1842] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[2034] ; vga_controller:vga|line_memory[2034] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1394] ; vga_controller:vga|line_memory[1394] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1522] ; vga_controller:vga|line_memory[1522] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1330] ; vga_controller:vga|line_memory[1330] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1458] ; vga_controller:vga|line_memory[1458] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[2018] ; vga_controller:vga|line_memory[2018] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1314] ; vga_controller:vga|line_memory[1314] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1058] ; vga_controller:vga|line_memory[1058] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1570] ; vga_controller:vga|line_memory[1570] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1826] ; vga_controller:vga|line_memory[1826] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1698] ; vga_controller:vga|line_memory[1698] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1922] ; vga_controller:vga|line_memory[1922] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1410] ; vga_controller:vga|line_memory[1410] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1154] ; vga_controller:vga|line_memory[1154] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1026] ; vga_controller:vga|line_memory[1026] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1282] ; vga_controller:vga|line_memory[1282] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1794] ; vga_controller:vga|line_memory[1794] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1538] ; vga_controller:vga|line_memory[1538] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1730] ; vga_controller:vga|line_memory[1730] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1218] ; vga_controller:vga|line_memory[1218] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1738] ; vga_controller:vga|line_memory[1738] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1546] ; vga_controller:vga|line_memory[1546] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1244] ; vga_controller:vga|line_memory[1244] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1116] ; vga_controller:vga|line_memory[1116] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1236] ; vga_controller:vga|line_memory[1236] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1492] ; vga_controller:vga|line_memory[1492] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[2004] ; vga_controller:vga|line_memory[2004] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1556] ; vga_controller:vga|line_memory[1556] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1044] ; vga_controller:vga|line_memory[1044] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1108] ; vga_controller:vga|line_memory[1108] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1620] ; vga_controller:vga|line_memory[1620] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1988] ; vga_controller:vga|line_memory[1988] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1732] ; vga_controller:vga|line_memory[1732] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1220] ; vga_controller:vga|line_memory[1220] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1476] ; vga_controller:vga|line_memory[1476] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1540] ; vga_controller:vga|line_memory[1540] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1028] ; vga_controller:vga|line_memory[1028] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1860] ; vga_controller:vga|line_memory[1860] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1348] ; vga_controller:vga|line_memory[1348] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1604] ; vga_controller:vga|line_memory[1604] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1380] ; vga_controller:vga|line_memory[1380] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1952] ; vga_controller:vga|line_memory[1952] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1824] ; vga_controller:vga|line_memory[1824] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[2016] ; vga_controller:vga|line_memory[2016] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1888] ; vga_controller:vga|line_memory[1888] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga_controller:vga|line_memory[1984] ; vga_controller:vga|line_memory[1984] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
+-------+--------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                              ;
+--------+----------------+--------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                                ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+--------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 67.942 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|PS2_Datr     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.078     ; 3.407      ;
; 67.942 ; power_on_reset ; keyboard:keyboard|latched_code[1]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.078     ; 3.407      ;
; 67.942 ; power_on_reset ; keyboard:keyboard|shift                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.078     ; 3.407      ;
; 67.942 ; power_on_reset ; keyboard:keyboard|latched_code[3]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.078     ; 3.407      ;
; 67.942 ; power_on_reset ; keyboard:keyboard|latched_code[4]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.078     ; 3.407      ;
; 67.970 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Bit_Cnt[0]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.077     ; 3.380      ;
; 67.970 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Bit_Cnt[1]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.077     ; 3.380      ;
; 67.970 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Bit_Cnt[2]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.077     ; 3.380      ;
; 67.970 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Bit_Cnt[3]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.077     ; 3.380      ;
; 67.970 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|State        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.077     ; 3.380      ;
; 67.970 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_DAVi    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.077     ; 3.380      ;
; 67.970 ; power_on_reset ; keyboard:keyboard|state.GOT_KEY_UP3                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.077     ; 3.380      ;
; 67.970 ; power_on_reset ; keyboard:keyboard|state.KEY_UP                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.077     ; 3.380      ;
; 67.970 ; power_on_reset ; keyboard:keyboard|state.IDLE                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.077     ; 3.380      ;
; 67.970 ; power_on_reset ; keyboard:keyboard|state.HAVE_CODE                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.077     ; 3.380      ;
; 67.970 ; power_on_reset ; keyboard:keyboard|state.DECODE                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.077     ; 3.380      ;
; 67.978 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.075     ; 3.374      ;
; 67.978 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.075     ; 3.374      ;
; 67.978 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.075     ; 3.374      ;
; 67.978 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.075     ; 3.374      ;
; 67.978 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.075     ; 3.374      ;
; 67.978 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.075     ; 3.374      ;
; 67.978 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.075     ; 3.374      ;
; 67.978 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.075     ; 3.374      ;
; 67.978 ; power_on_reset ; keyboard:keyboard|state.GOT_KEY_UP_CODE                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.075     ; 3.374      ;
; 67.978 ; power_on_reset ; keyboard:keyboard|state.NORMAL_KEY                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.075     ; 3.374      ;
; 67.978 ; power_on_reset ; keyboard:keyboard|ctrl                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.075     ; 3.374      ;
; 68.183 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[8]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.076     ; 3.168      ;
; 68.183 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[7]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.076     ; 3.168      ;
; 68.183 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[6]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.076     ; 3.168      ;
; 68.183 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[5]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.076     ; 3.168      ;
; 68.183 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[4]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.076     ; 3.168      ;
; 68.183 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[3]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.076     ; 3.168      ;
; 68.183 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[2]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.076     ; 3.168      ;
; 68.183 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[1]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.076     ; 3.168      ;
; 68.183 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[0]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.076     ; 3.168      ;
; 68.183 ; power_on_reset ; keyboard:keyboard|state.GOT_KEY_UP2                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.076     ; 3.168      ;
; 68.491 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.086     ; 2.850      ;
; 68.491 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.086     ; 2.850      ;
; 68.491 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.086     ; 2.850      ;
; 68.491 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[4]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.086     ; 2.850      ;
; 68.491 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.086     ; 2.850      ;
; 68.491 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.086     ; 2.850      ;
; 68.491 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[1]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.086     ; 2.850      ;
; 68.491 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.086     ; 2.850      ;
; 68.491 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|PS2_Clk_f    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.086     ; 2.850      ;
; 68.491 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Fall_Clk     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.086     ; 2.850      ;
; 68.491 ; power_on_reset ; keyboard:keyboard|key_pressed                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.086     ; 2.850      ;
; 68.517 ; power_on_reset ; keyboard:keyboard|latched_code[0]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.078     ; 2.832      ;
; 68.517 ; power_on_reset ; keyboard:keyboard|latched_code[2]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.078     ; 2.832      ;
; 68.517 ; power_on_reset ; keyboard:keyboard|latched_code[6]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.078     ; 2.832      ;
; 68.517 ; power_on_reset ; keyboard:keyboard|latched_code[7]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.078     ; 2.832      ;
; 68.517 ; power_on_reset ; keyboard:keyboard|latched_code[5]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.078     ; 2.832      ;
+--------+----------------+--------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                              ;
+-------+----------------+--------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                                ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+--------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 2.393 ; power_on_reset ; keyboard:keyboard|latched_code[0]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 2.672      ;
; 2.393 ; power_on_reset ; keyboard:keyboard|latched_code[2]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 2.672      ;
; 2.393 ; power_on_reset ; keyboard:keyboard|latched_code[6]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 2.672      ;
; 2.393 ; power_on_reset ; keyboard:keyboard|latched_code[7]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 2.672      ;
; 2.393 ; power_on_reset ; keyboard:keyboard|latched_code[5]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 2.672      ;
; 2.418 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 2.689      ;
; 2.418 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 2.689      ;
; 2.418 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 2.689      ;
; 2.418 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[4]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 2.689      ;
; 2.418 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 2.689      ;
; 2.418 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 2.689      ;
; 2.418 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[1]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 2.689      ;
; 2.418 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 2.689      ;
; 2.418 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|PS2_Clk_f    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 2.689      ;
; 2.418 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Fall_Clk     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 2.689      ;
; 2.418 ; power_on_reset ; keyboard:keyboard|key_pressed                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 2.689      ;
; 2.687 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[8]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 2.968      ;
; 2.687 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[7]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 2.968      ;
; 2.687 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[6]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 2.968      ;
; 2.687 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[5]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 2.968      ;
; 2.687 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[4]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 2.968      ;
; 2.687 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[3]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 2.968      ;
; 2.687 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[2]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 2.968      ;
; 2.687 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[1]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 2.968      ;
; 2.687 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[0]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 2.968      ;
; 2.687 ; power_on_reset ; keyboard:keyboard|state.GOT_KEY_UP2                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 2.968      ;
; 2.862 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 3.144      ;
; 2.862 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 3.144      ;
; 2.862 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 3.144      ;
; 2.862 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 3.144      ;
; 2.862 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 3.144      ;
; 2.862 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 3.144      ;
; 2.862 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 3.144      ;
; 2.862 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 3.144      ;
; 2.862 ; power_on_reset ; keyboard:keyboard|state.GOT_KEY_UP_CODE                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 3.144      ;
; 2.862 ; power_on_reset ; keyboard:keyboard|state.NORMAL_KEY                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 3.144      ;
; 2.862 ; power_on_reset ; keyboard:keyboard|ctrl                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 3.144      ;
; 2.870 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Bit_Cnt[0]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 3.150      ;
; 2.870 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Bit_Cnt[1]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 3.150      ;
; 2.870 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Bit_Cnt[2]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 3.150      ;
; 2.870 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Bit_Cnt[3]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 3.150      ;
; 2.870 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|State        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 3.150      ;
; 2.870 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_DAVi    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 3.150      ;
; 2.870 ; power_on_reset ; keyboard:keyboard|state.GOT_KEY_UP3                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 3.150      ;
; 2.870 ; power_on_reset ; keyboard:keyboard|state.KEY_UP                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 3.150      ;
; 2.870 ; power_on_reset ; keyboard:keyboard|state.IDLE                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 3.150      ;
; 2.870 ; power_on_reset ; keyboard:keyboard|state.HAVE_CODE                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 3.150      ;
; 2.870 ; power_on_reset ; keyboard:keyboard|state.DECODE                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 3.150      ;
; 2.904 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|PS2_Datr     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 3.184      ;
; 2.904 ; power_on_reset ; keyboard:keyboard|latched_code[1]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 3.184      ;
; 2.904 ; power_on_reset ; keyboard:keyboard|shift                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 3.184      ;
; 2.904 ; power_on_reset ; keyboard:keyboard|latched_code[3]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 3.184      ;
; 2.904 ; power_on_reset ; keyboard:keyboard|latched_code[4]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 3.184      ;
+-------+----------------+--------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                        ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                    ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------+
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:bit_counter[0]            ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:bit_counter[1]            ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:bit_counter[2]            ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|done                                   ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_data:reg[0]                      ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_data:reg[1]                      ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_data:reg[2]                      ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_data:reg[3]                      ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[10]                  ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[11]                  ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[12]                  ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[3]                   ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[4]                   ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[5]                   ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[6]                   ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[7]                   ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[8]                   ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[9]                   ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:state.P_ADDR              ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:state.P_ADDR_ACK          ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:state.P_DATA1             ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:state.P_DATA1_ACK         ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:state.P_DATA2             ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:state.P_DATA2_ACK         ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:state.P_START             ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:state.P_STOP              ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:state.P_WRITE             ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|data1[1]                               ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|data1[2]                               ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|data1[3]                               ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|data1[4]                               ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|data2[0]                               ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|data2[1]                               ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|data2[2]                               ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|data2[3]                               ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|data2[5]                               ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|data2[7]                               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|SCLK                                   ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|SDAT~en                                ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|SDAT~reg0                              ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_data:state.D_DONE                ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_data:state.D_IDLE                ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_data:state.D_SEND                ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:clock_prescaler[0]        ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:clock_prescaler[1]        ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:clock_prescaler[2]        ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:clock_prescaler[3]        ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:clock_prescaler[4]        ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:clock_prescaler[5]        ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:clock_prescaler[6]        ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:clock_prescaler[7]        ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:phase.ACK                 ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:phase.IDLE                ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:phase.ONE                 ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:phase.START               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:phase.STOP                ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:phase.ZERO                ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[0]                   ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[13]                  ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[14]                  ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[15]                  ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[16]                  ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[17]                  ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[18]                  ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[19]                  ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[1]                   ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[20]                  ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[21]                  ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[22]                  ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[2]                   ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:state.P_IDLE              ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|send                                   ;
; 9.799 ; 9.799        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.799 ; 9.799        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.799 ; 9.799        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.828 ; 9.828        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                          ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                            ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                              ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:bit_counter[0]|clk                       ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:bit_counter[1]|clk                       ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:bit_counter[2]|clk                       ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|done|clk                                              ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_data:reg[0]|clk                                 ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_data:reg[1]|clk                                 ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_data:reg[2]|clk                                 ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_data:reg[3]|clk                                 ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:sreg[10]|clk                             ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:sreg[11]|clk                             ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:sreg[12]|clk                             ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:sreg[3]|clk                              ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:sreg[4]|clk                              ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:sreg[5]|clk                              ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:sreg[6]|clk                              ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:sreg[7]|clk                              ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:sreg[8]|clk                              ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:sreg[9]|clk                              ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:state.P_ADDR_ACK|clk                     ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:state.P_ADDR|clk                         ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:state.P_DATA1_ACK|clk                    ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:state.P_DATA1|clk                        ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+--------------------------------------+
; 17.565 ; 17.783       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1011] ;
; 17.565 ; 17.783       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1443] ;
; 17.565 ; 17.783       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1447] ;
; 17.565 ; 17.783       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1455] ;
; 17.565 ; 17.783       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1711] ;
; 17.565 ; 17.783       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1823] ;
; 17.565 ; 17.783       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[467]  ;
; 17.565 ; 17.783       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[499]  ;
; 17.565 ; 17.783       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[527]  ;
; 17.565 ; 17.783       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[543]  ;
; 17.565 ; 17.783       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[559]  ;
; 17.565 ; 17.783       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[755]  ;
; 17.565 ; 17.783       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[821]  ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1014] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1036] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1051] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1052] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1060] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1070] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1094] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[10]   ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1100] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1102] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1107] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1110] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1112] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1116] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1130] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1142] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[115]  ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1161] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1164] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1171] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1174] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1175] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1176] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1179] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1180] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1183] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1198] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1208] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1214] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1222] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1238] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1240] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1244] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1250] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1251] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1254] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1255] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1280] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1281] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1285] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1286] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1289] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1290] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1297] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1299] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[12]   ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1301] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1302] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1303] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1305] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1307] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1308] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1309] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1311] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1312] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1316] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[131]  ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1322] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1326] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[133]  ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1344] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1350] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1352] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1366] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1368] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1372] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1376] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1382] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1386] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1398] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1402] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1408] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1409] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1413] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1414] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1415] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1417] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1418] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1420] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1432] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1435] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1436] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1439] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1440] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1441] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1444] ;
; 17.566 ; 17.784       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1446] ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+--------------------------------------------------------------+
; 35.347 ; 35.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:byte_counter[1]      ;
; 35.347 ; 35.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:byte_counter[2]      ;
; 35.347 ; 35.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:byte_counter[8]      ;
; 35.347 ; 35.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|high_capacity                ;
; 35.347 ; 35.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|ram_di[0]                    ;
; 35.347 ; 35.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|ram_di[1]                    ;
; 35.347 ; 35.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|ram_di[2]                    ;
; 35.347 ; 35.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|ram_di[3]                    ;
; 35.347 ; 35.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|ram_di[4]                    ;
; 35.347 ; 35.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|ram_di[5]                    ;
; 35.347 ; 35.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|ram_di[6]                    ;
; 35.347 ; 35.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|ram_di[7]                    ;
; 35.347 ; 35.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[1]                ;
; 35.347 ; 35.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[2]                ;
; 35.347 ; 35.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[3]                ;
; 35.347 ; 35.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[4]                ;
; 35.347 ; 35.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[5]                ;
; 35.347 ; 35.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[6]                ;
; 35.347 ; 35.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[7]                ;
; 35.347 ; 35.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|return_state.READ_BLOCK_CRC  ;
; 35.347 ; 35.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|return_state.READ_BLOCK_DATA ;
; 35.347 ; 35.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|version.SD2x                 ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:byte_counter[0]      ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:byte_counter[3]      ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:byte_counter[4]      ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:byte_counter[5]      ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:byte_counter[6]      ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:byte_counter[7]      ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|argument[0]                  ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|argument[18]                 ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|argument[19]                 ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|argument[20]                 ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|argument[21]                 ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|argument[22]                 ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|argument[6]                  ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[0]               ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[10]              ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[11]              ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[12]              ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[13]              ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[14]              ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[15]              ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[16]              ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[1]               ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[26]              ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[27]              ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[28]              ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[29]              ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[2]               ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[30]              ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[31]              ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[32]              ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[3]               ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[46]              ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[47]              ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[48]              ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[49]              ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[4]               ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[50]              ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[51]              ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[52]              ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[53]              ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[54]              ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[55]              ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[5]               ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[6]               ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[7]               ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[8]               ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|command_out[9]               ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[30]               ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[31]               ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[32]               ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[33]               ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[34]               ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[35]               ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[36]               ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[37]               ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[38]               ;
; 35.348 ; 35.566       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[39]               ;
; 35.349 ; 35.567       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[0]               ;
; 35.349 ; 35.567       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[10]              ;
; 35.349 ; 35.567       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[11]              ;
; 35.349 ; 35.567       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[12]              ;
; 35.349 ; 35.567       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[13]              ;
; 35.349 ; 35.567       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[14]              ;
; 35.349 ; 35.567       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[15]              ;
; 35.349 ; 35.567       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[16]              ;
; 35.349 ; 35.567       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[17]              ;
; 35.349 ; 35.567       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[18]              ;
; 35.349 ; 35.567       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[19]              ;
; 35.349 ; 35.567       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[1]               ;
; 35.349 ; 35.567       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[20]              ;
; 35.349 ; 35.567       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[21]              ;
; 35.349 ; 35.567       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[22]              ;
; 35.349 ; 35.567       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[2]               ;
; 35.349 ; 35.567       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[3]               ;
; 35.349 ; 35.567       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[4]               ;
; 35.349 ; 35.567       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[5]               ;
; 35.349 ; 35.567       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[6]               ;
; 35.349 ; 35.567       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[9]               ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'apple2:core|timing_generator:timing|Q3'                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------------------+
; 99.724 ; 99.942       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|soft_switches[2]                         ;
; 99.724 ; 99.942       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|soft_switches[4]                         ;
; 99.724 ; 99.942       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|soft_switches[5]                         ;
; 99.724 ; 99.942       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|soft_switches[6]                         ;
; 99.724 ; 99.942       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|soft_switches[7]                         ;
; 99.725 ; 99.943       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|PC[10]                       ;
; 99.725 ; 99.943       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|PC[11]                       ;
; 99.725 ; 99.943       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|PC[9]                        ;
; 99.725 ; 99.943       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|X[3]                         ;
; 99.725 ; 99.943       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|Y[3]                         ;
; 99.725 ; 99.943       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|doReg[2]                     ;
; 99.725 ; 99.943       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|doReg[4]                     ;
; 99.725 ; 99.943       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|myAddr[10]                   ;
; 99.725 ; 99.943       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|myAddr[12]                   ;
; 99.725 ; 99.943       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[10]                  ;
; 99.725 ; 99.943       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[13]                  ;
; 99.725 ; 99.943       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[16]                  ;
; 99.725 ; 99.943       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[18]                  ;
; 99.725 ; 99.943       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[21]                  ;
; 99.725 ; 99.943       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[29]                  ;
; 99.725 ; 99.943       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[33]                  ;
; 99.725 ; 99.943       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[38]                  ;
; 99.725 ; 99.943       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; disk_ii:disk|motor_phase[2]                          ;
; 99.725 ; 99.943       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; disk_ii:disk|motor_phase[3]                          ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|A[3]                         ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|A[5]                         ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|A[6]                         ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|A[7]                         ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|I                            ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|N                            ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|PC[0]                        ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|PC[12]                       ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|PC[13]                       ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|PC[14]                       ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|PC[15]                       ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|PC[2]                        ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|PC[3]                        ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|PC[5]                        ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|PC[6]                        ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|PC[7]                        ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|PC[8]                        ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|X[1]                         ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|Y[1]                         ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|Z                            ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|doReg[1]                     ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|doReg[3]                     ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|doReg[5]                     ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|doReg[6]                     ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|doReg[7]                     ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|myAddr[11]                   ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|myAddr[15]                   ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|myAddr[6]                    ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cycle2           ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cycleEnd         ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cycleIndirect    ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cyclePreIndirect ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cyclePreRead     ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cyclePreWrite    ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cycleRead        ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cycleStack1      ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cycleStack2      ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cycleStack3      ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cycleStack4      ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; disk_ii:disk|\read_head:byte_delay[0]                ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; disk_ii:disk|\read_head:byte_delay[1]                ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; disk_ii:disk|\read_head:byte_delay[2]                ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; disk_ii:disk|\read_head:byte_delay[3]                ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; disk_ii:disk|\read_head:byte_delay[4]                ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; disk_ii:disk|\read_head:byte_delay[5]                ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; disk_ii:disk|motor_phase[0]                          ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; disk_ii:disk|track_byte_addr[0]                      ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; disk_ii:disk|track_byte_addr[10]                     ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; disk_ii:disk|track_byte_addr[11]                     ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; disk_ii:disk|track_byte_addr[12]                     ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; disk_ii:disk|track_byte_addr[13]                     ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; disk_ii:disk|track_byte_addr[14]                     ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; disk_ii:disk|track_byte_addr[1]                      ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; disk_ii:disk|track_byte_addr[2]                      ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; disk_ii:disk|track_byte_addr[3]                      ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; disk_ii:disk|track_byte_addr[4]                      ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; disk_ii:disk|track_byte_addr[5]                      ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; disk_ii:disk|track_byte_addr[6]                      ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; disk_ii:disk|track_byte_addr[7]                      ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; disk_ii:disk|track_byte_addr[8]                      ;
; 99.726 ; 99.944       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; disk_ii:disk|track_byte_addr[9]                      ;
; 99.727 ; 99.945       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|A[0]                         ;
; 99.727 ; 99.945       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|A[1]                         ;
; 99.727 ; 99.945       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|A[2]                         ;
; 99.727 ; 99.945       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|A[4]                         ;
; 99.727 ; 99.945       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|C                            ;
; 99.727 ; 99.945       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|D                            ;
; 99.727 ; 99.945       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|PC[1]                        ;
; 99.727 ; 99.945       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|PC[4]                        ;
; 99.727 ; 99.945       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|S[0]                         ;
; 99.727 ; 99.945       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|S[1]                         ;
; 99.727 ; 99.945       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|S[2]                         ;
; 99.727 ; 99.945       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|S[3]                         ;
; 99.727 ; 99.945       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|S[4]                         ;
; 99.727 ; 99.945       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|S[5]                         ;
; 99.727 ; 99.945       ; 0.218          ; High Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|S[6]                         ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                           ;
+-------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+
; Data Port   ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+
; KEY[*]      ; CLOCK_50                               ; 4.655  ; 4.901  ; Rise       ; CLOCK_50                                        ;
;  KEY[3]     ; CLOCK_50                               ; 4.655  ; 4.901  ; Rise       ; CLOCK_50                                        ;
; KEY[*]      ; apple2:core|timing_generator:timing|Q3 ; 8.652  ; 8.926  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  KEY[0]     ; apple2:core|timing_generator:timing|Q3 ; 8.652  ; 8.926  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  KEY[1]     ; apple2:core|timing_generator:timing|Q3 ; 8.384  ; 8.882  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  KEY[2]     ; apple2:core|timing_generator:timing|Q3 ; 8.370  ; 8.596  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  KEY[3]     ; apple2:core|timing_generator:timing|Q3 ; 7.807  ; 7.930  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SW[*]       ; CLOCK_50                               ; 5.549  ; 5.876  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]     ; CLOCK_50                               ; 5.549  ; 5.876  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]      ; CLOCK_50                               ; 7.810  ; 8.025  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  KEY[3]     ; CLOCK_50                               ; 7.810  ; 8.025  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; PS2_CLK     ; CLOCK_50                               ; 5.761  ; 6.147  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; PS2_DAT     ; CLOCK_50                               ; 5.844  ; 6.242  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_DAT      ; CLOCK_50                               ; 5.348  ; 5.757  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_DQ[*]  ; CLOCK_50                               ; 5.662  ; 6.137  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0] ; CLOCK_50                               ; 5.138  ; 5.544  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1] ; CLOCK_50                               ; 5.543  ; 6.002  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2] ; CLOCK_50                               ; 5.514  ; 5.974  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3] ; CLOCK_50                               ; 5.662  ; 6.137  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4] ; CLOCK_50                               ; 5.503  ; 5.930  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5] ; CLOCK_50                               ; 5.138  ; 5.553  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6] ; CLOCK_50                               ; 5.149  ; 5.586  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7] ; CLOCK_50                               ; 5.154  ; 5.554  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SW[*]       ; CLOCK_50                               ; 12.370 ; 12.652 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[0]      ; CLOCK_50                               ; 12.370 ; 12.652 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[1]      ; CLOCK_50                               ; 12.172 ; 12.222 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[2]      ; CLOCK_50                               ; 11.718 ; 12.104 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[3]      ; CLOCK_50                               ; 11.872 ; 12.099 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[4]      ; CLOCK_50                               ; 11.537 ; 12.007 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[5]      ; CLOCK_50                               ; 11.562 ; 11.796 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[6]      ; CLOCK_50                               ; 12.039 ; 12.512 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[7]      ; CLOCK_50                               ; 11.158 ; 11.364 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[8]      ; CLOCK_50                               ; 11.285 ; 11.732 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[9]      ; CLOCK_50                               ; 10.676 ; 10.923 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                            ;
+-------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+
; Data Port   ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+
; KEY[*]      ; CLOCK_50                               ; -1.881 ; -2.154 ; Rise       ; CLOCK_50                                        ;
;  KEY[3]     ; CLOCK_50                               ; -1.881 ; -2.154 ; Rise       ; CLOCK_50                                        ;
; KEY[*]      ; apple2:core|timing_generator:timing|Q3 ; -2.124 ; -2.382 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  KEY[0]     ; apple2:core|timing_generator:timing|Q3 ; -5.233 ; -5.491 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  KEY[1]     ; apple2:core|timing_generator:timing|Q3 ; -5.241 ; -5.690 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  KEY[2]     ; apple2:core|timing_generator:timing|Q3 ; -4.966 ; -5.174 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  KEY[3]     ; apple2:core|timing_generator:timing|Q3 ; -2.124 ; -2.382 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SW[*]       ; CLOCK_50                               ; -4.755 ; -5.061 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]     ; CLOCK_50                               ; -4.755 ; -5.061 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]      ; CLOCK_50                               ; -1.787 ; -2.107 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  KEY[3]     ; CLOCK_50                               ; -1.787 ; -2.107 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; PS2_CLK     ; CLOCK_50                               ; -4.958 ; -5.323 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; PS2_DAT     ; CLOCK_50                               ; -5.051 ; -5.435 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_DAT      ; CLOCK_50                               ; -0.916 ; -1.303 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_DQ[*]  ; CLOCK_50                               ; -4.374 ; -4.770 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0] ; CLOCK_50                               ; -4.375 ; -4.770 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1] ; CLOCK_50                               ; -4.761 ; -5.206 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2] ; CLOCK_50                               ; -4.734 ; -5.181 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3] ; CLOCK_50                               ; -4.875 ; -5.337 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4] ; CLOCK_50                               ; -4.723 ; -5.137 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5] ; CLOCK_50                               ; -4.374 ; -4.778 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6] ; CLOCK_50                               ; -4.384 ; -4.809 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7] ; CLOCK_50                               ; -4.389 ; -4.779 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SW[*]       ; CLOCK_50                               ; -0.913 ; -1.145 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[0]      ; CLOCK_50                               ; -1.137 ; -1.408 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[1]      ; CLOCK_50                               ; -1.202 ; -1.464 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[2]      ; CLOCK_50                               ; -0.938 ; -1.172 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[3]      ; CLOCK_50                               ; -1.243 ; -1.514 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[4]      ; CLOCK_50                               ; -0.965 ; -1.206 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[5]      ; CLOCK_50                               ; -1.004 ; -1.268 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[6]      ; CLOCK_50                               ; -1.121 ; -1.407 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[7]      ; CLOCK_50                               ; -1.456 ; -1.687 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[8]      ; CLOCK_50                               ; -1.364 ; -1.635 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[9]      ; CLOCK_50                               ; -0.913 ; -1.145 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                    ;
+----------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+
; Data Port      ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+----------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+
; I2C_SCLK       ; CLOCK_50                               ; 8.833  ; 8.735  ; Rise       ; CLOCK_50                                        ;
; I2C_SDAT       ; CLOCK_50                               ; 11.807 ; 11.554 ; Rise       ; CLOCK_50                                        ;
; LEDG[*]        ; CLOCK_50                               ; 6.221  ; 6.410  ; Rise       ; CLOCK_50                                        ;
;  LEDG[3]       ; CLOCK_50                               ; 6.221  ; 6.410  ; Rise       ; CLOCK_50                                        ;
; LEDG[*]        ; CLOCK_50                               ; 6.221  ; 6.410  ; Fall       ; CLOCK_50                                        ;
;  LEDG[3]       ; CLOCK_50                               ; 6.221  ; 6.410  ; Fall       ; CLOCK_50                                        ;
; HEX0[*]        ; apple2:core|timing_generator:timing|Q3 ; 13.247 ; 13.434 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[0]       ; apple2:core|timing_generator:timing|Q3 ; 8.890  ; 8.841  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[1]       ; apple2:core|timing_generator:timing|Q3 ; 12.268 ; 12.285 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[2]       ; apple2:core|timing_generator:timing|Q3 ; 10.200 ; 10.061 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[3]       ; apple2:core|timing_generator:timing|Q3 ; 8.933  ; 8.871  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[4]       ; apple2:core|timing_generator:timing|Q3 ; 9.086  ; 9.032  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[5]       ; apple2:core|timing_generator:timing|Q3 ; 13.247 ; 12.990 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[6]       ; apple2:core|timing_generator:timing|Q3 ; 13.179 ; 13.434 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; HEX1[*]        ; apple2:core|timing_generator:timing|Q3 ; 10.920 ; 11.237 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[0]       ; apple2:core|timing_generator:timing|Q3 ; 8.902  ; 8.742  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[1]       ; apple2:core|timing_generator:timing|Q3 ; 9.942  ; 9.766  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[2]       ; apple2:core|timing_generator:timing|Q3 ; 9.609  ; 9.317  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[3]       ; apple2:core|timing_generator:timing|Q3 ; 8.322  ; 8.254  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[4]       ; apple2:core|timing_generator:timing|Q3 ; 8.629  ; 8.490  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[5]       ; apple2:core|timing_generator:timing|Q3 ; 10.404 ; 10.154 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[6]       ; apple2:core|timing_generator:timing|Q3 ; 10.920 ; 11.237 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; HEX2[*]        ; apple2:core|timing_generator:timing|Q3 ; 9.588  ; 9.208  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[0]       ; apple2:core|timing_generator:timing|Q3 ; 9.317  ; 9.074  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[1]       ; apple2:core|timing_generator:timing|Q3 ; 8.519  ; 8.398  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[2]       ; apple2:core|timing_generator:timing|Q3 ; 8.986  ; 8.770  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[3]       ; apple2:core|timing_generator:timing|Q3 ; 9.148  ; 8.923  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[4]       ; apple2:core|timing_generator:timing|Q3 ; 8.468  ; 8.356  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[5]       ; apple2:core|timing_generator:timing|Q3 ; 9.588  ; 9.208  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[6]       ; apple2:core|timing_generator:timing|Q3 ; 8.124  ; 8.318  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; HEX3[*]        ; apple2:core|timing_generator:timing|Q3 ; 10.089 ; 9.555  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[0]       ; apple2:core|timing_generator:timing|Q3 ; 8.494  ; 8.247  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[1]       ; apple2:core|timing_generator:timing|Q3 ; 7.762  ; 7.788  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[2]       ; apple2:core|timing_generator:timing|Q3 ; 10.089 ; 9.555  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[3]       ; apple2:core|timing_generator:timing|Q3 ; 8.417  ; 8.166  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[4]       ; apple2:core|timing_generator:timing|Q3 ; 9.340  ; 9.115  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[5]       ; apple2:core|timing_generator:timing|Q3 ; 9.929  ; 9.458  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[6]       ; apple2:core|timing_generator:timing|Q3 ; 8.659  ; 8.811  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; LEDG[*]        ; apple2:core|timing_generator:timing|Q3 ; 10.772 ; 10.620 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[0]       ; apple2:core|timing_generator:timing|Q3 ; 10.772 ; 10.620 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[4]       ; apple2:core|timing_generator:timing|Q3 ; 7.839  ; 7.704  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[5]       ; apple2:core|timing_generator:timing|Q3 ; 7.814  ; 7.684  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[6]       ; apple2:core|timing_generator:timing|Q3 ; 7.207  ; 7.124  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[7]       ; apple2:core|timing_generator:timing|Q3 ; 7.618  ; 7.520  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[8]       ; apple2:core|timing_generator:timing|Q3 ; 8.878  ; 8.735  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; LEDR[*]        ; apple2:core|timing_generator:timing|Q3 ; 12.751 ; 12.745 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[0]       ; apple2:core|timing_generator:timing|Q3 ; 10.734 ; 10.802 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[1]       ; apple2:core|timing_generator:timing|Q3 ; 11.231 ; 11.268 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[2]       ; apple2:core|timing_generator:timing|Q3 ; 11.664 ; 11.553 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[3]       ; apple2:core|timing_generator:timing|Q3 ; 11.761 ; 11.679 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[4]       ; apple2:core|timing_generator:timing|Q3 ; 11.608 ; 11.526 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[5]       ; apple2:core|timing_generator:timing|Q3 ; 11.559 ; 11.468 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[6]       ; apple2:core|timing_generator:timing|Q3 ; 11.297 ; 11.058 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[7]       ; apple2:core|timing_generator:timing|Q3 ; 11.221 ; 10.971 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[8]       ; apple2:core|timing_generator:timing|Q3 ; 10.925 ; 10.947 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[9]       ; apple2:core|timing_generator:timing|Q3 ; 12.751 ; 12.745 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[10]      ; apple2:core|timing_generator:timing|Q3 ; 11.343 ; 11.225 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[11]      ; apple2:core|timing_generator:timing|Q3 ; 11.034 ; 10.929 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[12]      ; apple2:core|timing_generator:timing|Q3 ; 11.034 ; 10.965 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[13]      ; apple2:core|timing_generator:timing|Q3 ; 10.759 ; 10.722 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[14]      ; apple2:core|timing_generator:timing|Q3 ; 11.340 ; 11.114 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[15]      ; apple2:core|timing_generator:timing|Q3 ; 12.182 ; 12.026 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_ADDR[*]   ; apple2:core|timing_generator:timing|Q3 ; 13.647 ; 13.132 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[0]  ; apple2:core|timing_generator:timing|Q3 ; 12.719 ; 12.466 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[1]  ; apple2:core|timing_generator:timing|Q3 ; 13.225 ; 12.796 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[2]  ; apple2:core|timing_generator:timing|Q3 ; 10.568 ; 10.374 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[3]  ; apple2:core|timing_generator:timing|Q3 ; 12.490 ; 12.099 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[4]  ; apple2:core|timing_generator:timing|Q3 ; 12.340 ; 12.015 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[5]  ; apple2:core|timing_generator:timing|Q3 ; 12.408 ; 12.358 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[6]  ; apple2:core|timing_generator:timing|Q3 ; 13.357 ; 12.968 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[7]  ; apple2:core|timing_generator:timing|Q3 ; 11.434 ; 11.093 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[8]  ; apple2:core|timing_generator:timing|Q3 ; 11.130 ; 10.825 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[9]  ; apple2:core|timing_generator:timing|Q3 ; 13.607 ; 13.116 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[10] ; apple2:core|timing_generator:timing|Q3 ; 12.042 ; 11.796 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[11] ; apple2:core|timing_generator:timing|Q3 ; 10.566 ; 10.231 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[12] ; apple2:core|timing_generator:timing|Q3 ; 13.647 ; 13.132 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[13] ; apple2:core|timing_generator:timing|Q3 ; 9.839  ; 9.725  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[14] ; apple2:core|timing_generator:timing|Q3 ; 11.342 ; 10.866 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[15] ; apple2:core|timing_generator:timing|Q3 ; 11.844 ; 11.146 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_DQ[*]     ; apple2:core|timing_generator:timing|Q3 ; 10.176 ; 10.018 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[0]    ; apple2:core|timing_generator:timing|Q3 ; 9.127  ; 8.961  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[1]    ; apple2:core|timing_generator:timing|Q3 ; 9.784  ; 9.596  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[2]    ; apple2:core|timing_generator:timing|Q3 ; 10.176 ; 10.018 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[3]    ; apple2:core|timing_generator:timing|Q3 ; 9.444  ; 9.266  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[4]    ; apple2:core|timing_generator:timing|Q3 ; 8.937  ; 8.787  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[5]    ; apple2:core|timing_generator:timing|Q3 ; 9.373  ; 9.179  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[6]    ; apple2:core|timing_generator:timing|Q3 ; 9.873  ; 9.620  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[7]    ; apple2:core|timing_generator:timing|Q3 ; 7.808  ; 7.722  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_OE_N      ; apple2:core|timing_generator:timing|Q3 ; 12.289 ; 12.021 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_WE_N      ; apple2:core|timing_generator:timing|Q3 ; 12.045 ; 12.386 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; LEDG[*]        ; CLOCK_50                               ; 2.678  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK_50                               ; 2.678  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]       ; CLOCK_50                               ; 5.588  ; 5.351  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]      ; CLOCK_50                               ; 4.831  ; 4.675  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]      ; CLOCK_50                               ; 4.231  ; 4.066  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]      ; CLOCK_50                               ; 3.959  ; 3.837  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]      ; CLOCK_50                               ; 4.527  ; 4.380  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]      ; CLOCK_50                               ; 4.569  ; 4.350  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]      ; CLOCK_50                               ; 5.037  ; 4.845  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]      ; CLOCK_50                               ; 4.150  ; 3.994  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]      ; CLOCK_50                               ; 5.588  ; 5.351  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N    ; CLOCK_50                               ; 4.962  ; 4.753  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK        ; CLOCK_50                               ; 2.621  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]       ; CLOCK_50                               ; 4.628  ; 4.503  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]      ; CLOCK_50                               ; 4.562  ; 4.425  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]      ; CLOCK_50                               ; 3.936  ; 3.814  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]      ; CLOCK_50                               ; 4.628  ; 4.503  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]      ; CLOCK_50                               ; 4.149  ; 4.004  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]      ; CLOCK_50                               ; 4.473  ; 4.284  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]      ; CLOCK_50                               ; 4.380  ; 4.279  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]      ; CLOCK_50                               ; 4.175  ; 4.024  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]      ; CLOCK_50                               ; 3.944  ; 3.799  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS         ; CLOCK_50                               ; 4.274  ; 4.176  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]       ; CLOCK_50                               ; 4.809  ; 4.650  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]      ; CLOCK_50                               ; 4.368  ; 4.183  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]      ; CLOCK_50                               ; 4.269  ; 4.125  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]      ; CLOCK_50                               ; 4.465  ; 4.260  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]      ; CLOCK_50                               ; 4.110  ; 3.947  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]      ; CLOCK_50                               ; 4.176  ; 4.025  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]      ; CLOCK_50                               ; 4.399  ; 4.219  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]      ; CLOCK_50                               ; 4.809  ; 4.650  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]      ; CLOCK_50                               ; 4.167  ; 4.016  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS         ; CLOCK_50                               ; 5.670  ; 5.439  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK_50                               ;        ; 2.594  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK_50                               ;        ; 2.594  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK        ; CLOCK_50                               ;        ; 2.469  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_ADCLRCK    ; CLOCK_50                               ; 9.939  ; 9.637  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_BCLK       ; CLOCK_50                               ; 8.009  ; 7.703  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_DACDAT     ; CLOCK_50                               ; 7.074  ; 6.910  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_DACLRCK    ; CLOCK_50                               ; 10.242 ; 9.925  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_XCK        ; CLOCK_50                               ; 2.598  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; HEX4[*]        ; CLOCK_50                               ; 7.909  ; 7.634  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[0]       ; CLOCK_50                               ; 6.974  ; 6.611  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[1]       ; CLOCK_50                               ; 7.909  ; 7.634  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[2]       ; CLOCK_50                               ; 5.915  ; 5.706  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[3]       ; CLOCK_50                               ; 6.035  ; 5.831  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[4]       ; CLOCK_50                               ; 6.479  ; 6.256  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[5]       ; CLOCK_50                               ; 6.284  ; 6.098  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[6]       ; CLOCK_50                               ; 6.219  ; 6.364  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; HEX5[*]        ; CLOCK_50                               ; 6.304  ; 6.482  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[0]       ; CLOCK_50                               ; 6.304  ; 6.482  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[2]       ; CLOCK_50                               ; 6.121  ; 6.364  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[3]       ; CLOCK_50                               ; 5.699  ; 5.808  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[4]       ; CLOCK_50                               ; 5.058  ; 4.850  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[5]       ; CLOCK_50                               ; 6.279  ; 5.998  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[6]       ; CLOCK_50                               ; 5.049  ; 5.288  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; LEDG[*]        ; CLOCK_50                               ; 2.626  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  LEDG[1]       ; CLOCK_50                               ; 2.626  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_CLK         ; CLOCK_50                               ; 8.507  ; 8.327  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_CMD         ; CLOCK_50                               ; 7.726  ; 7.524  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_DAT3        ; CLOCK_50                               ; 7.671  ; 7.558  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK_50                               ; 11.161 ; 10.646 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50                               ; 8.605  ; 8.462  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50                               ; 7.485  ; 7.279  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50                               ; 6.013  ; 5.807  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50                               ; 9.323  ; 8.960  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50                               ; 8.909  ; 8.649  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50                               ; 7.696  ; 7.545  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50                               ; 10.251 ; 9.789  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50                               ; 8.217  ; 7.972  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50                               ; 6.429  ; 6.273  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50                               ; 8.708  ; 8.236  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50                               ; 8.503  ; 8.289  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50                               ; 7.037  ; 6.727  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50                               ; 11.161 ; 10.646 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50                               ; 6.292  ; 6.120  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50                               ; 8.016  ; 7.560  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50                               ; 8.794  ; 8.185  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_OE_N      ; CLOCK_50                               ; 9.018  ; 8.777  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_WE_N      ; CLOCK_50                               ; 8.801  ; 9.115  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_XCK        ; CLOCK_50                               ;        ; 2.455  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; LEDG[*]        ; CLOCK_50                               ;        ; 2.546  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  LEDG[1]       ; CLOCK_50                               ;        ; 2.546  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                            ;
+----------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+
; Data Port      ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+----------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+
; I2C_SCLK       ; CLOCK_50                               ; 8.504  ; 8.406  ; Rise       ; CLOCK_50                                        ;
; I2C_SDAT       ; CLOCK_50                               ; 11.359 ; 11.112 ; Rise       ; CLOCK_50                                        ;
; LEDG[*]        ; CLOCK_50                               ; 6.006  ; 6.194  ; Rise       ; CLOCK_50                                        ;
;  LEDG[3]       ; CLOCK_50                               ; 6.006  ; 6.194  ; Rise       ; CLOCK_50                                        ;
; LEDG[*]        ; CLOCK_50                               ; 6.006  ; 6.194  ; Fall       ; CLOCK_50                                        ;
;  LEDG[3]       ; CLOCK_50                               ; 6.006  ; 6.194  ; Fall       ; CLOCK_50                                        ;
; HEX0[*]        ; apple2:core|timing_generator:timing|Q3 ; 8.243  ; 8.176  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[0]       ; apple2:core|timing_generator:timing|Q3 ; 8.243  ; 8.176  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[1]       ; apple2:core|timing_generator:timing|Q3 ; 11.548 ; 11.517 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[2]       ; apple2:core|timing_generator:timing|Q3 ; 9.531  ; 9.332  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[3]       ; apple2:core|timing_generator:timing|Q3 ; 8.283  ; 8.204  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[4]       ; apple2:core|timing_generator:timing|Q3 ; 8.429  ; 8.383  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[5]       ; apple2:core|timing_generator:timing|Q3 ; 12.470 ; 12.207 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[6]       ; apple2:core|timing_generator:timing|Q3 ; 12.350 ; 12.622 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; HEX1[*]        ; apple2:core|timing_generator:timing|Q3 ; 7.229  ; 7.170  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[0]       ; apple2:core|timing_generator:timing|Q3 ; 7.793  ; 7.646  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[1]       ; apple2:core|timing_generator:timing|Q3 ; 8.800  ; 8.609  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[2]       ; apple2:core|timing_generator:timing|Q3 ; 8.641  ; 8.400  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[3]       ; apple2:core|timing_generator:timing|Q3 ; 7.229  ; 7.170  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[4]       ; apple2:core|timing_generator:timing|Q3 ; 7.648  ; 7.417  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[5]       ; apple2:core|timing_generator:timing|Q3 ; 9.322  ; 9.050  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[6]       ; apple2:core|timing_generator:timing|Q3 ; 9.795  ; 10.123 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; HEX2[*]        ; apple2:core|timing_generator:timing|Q3 ; 7.319  ; 7.519  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[0]       ; apple2:core|timing_generator:timing|Q3 ; 8.671  ; 8.432  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[1]       ; apple2:core|timing_generator:timing|Q3 ; 7.922  ; 7.776  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[2]       ; apple2:core|timing_generator:timing|Q3 ; 8.381  ; 8.132  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[3]       ; apple2:core|timing_generator:timing|Q3 ; 8.503  ; 8.281  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[4]       ; apple2:core|timing_generator:timing|Q3 ; 7.855  ; 7.737  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[5]       ; apple2:core|timing_generator:timing|Q3 ; 8.925  ; 8.575  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[6]       ; apple2:core|timing_generator:timing|Q3 ; 7.319  ; 7.519  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; HEX3[*]        ; apple2:core|timing_generator:timing|Q3 ; 7.131  ; 7.096  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[0]       ; apple2:core|timing_generator:timing|Q3 ; 7.785  ; 7.571  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[1]       ; apple2:core|timing_generator:timing|Q3 ; 7.131  ; 7.096  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[2]       ; apple2:core|timing_generator:timing|Q3 ; 9.463  ; 8.865  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[3]       ; apple2:core|timing_generator:timing|Q3 ; 7.714  ; 7.482  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[4]       ; apple2:core|timing_generator:timing|Q3 ; 8.600  ; 8.456  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[5]       ; apple2:core|timing_generator:timing|Q3 ; 9.176  ; 8.765  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[6]       ; apple2:core|timing_generator:timing|Q3 ; 7.947  ; 8.135  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; LEDG[*]        ; apple2:core|timing_generator:timing|Q3 ; 6.916  ; 6.835  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[0]       ; apple2:core|timing_generator:timing|Q3 ; 10.338 ; 10.191 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[4]       ; apple2:core|timing_generator:timing|Q3 ; 7.523  ; 7.392  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[5]       ; apple2:core|timing_generator:timing|Q3 ; 7.500  ; 7.374  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[6]       ; apple2:core|timing_generator:timing|Q3 ; 6.916  ; 6.835  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[7]       ; apple2:core|timing_generator:timing|Q3 ; 7.312  ; 7.217  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[8]       ; apple2:core|timing_generator:timing|Q3 ; 8.310  ; 8.281  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; LEDR[*]        ; apple2:core|timing_generator:timing|Q3 ; 10.059 ; 9.935  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[0]       ; apple2:core|timing_generator:timing|Q3 ; 10.059 ; 10.136 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[1]       ; apple2:core|timing_generator:timing|Q3 ; 10.574 ; 10.488 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[2]       ; apple2:core|timing_generator:timing|Q3 ; 10.794 ; 10.838 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[3]       ; apple2:core|timing_generator:timing|Q3 ; 10.934 ; 10.865 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[4]       ; apple2:core|timing_generator:timing|Q3 ; 10.778 ; 10.823 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[5]       ; apple2:core|timing_generator:timing|Q3 ; 10.783 ; 10.680 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[6]       ; apple2:core|timing_generator:timing|Q3 ; 10.479 ; 10.493 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[7]       ; apple2:core|timing_generator:timing|Q3 ; 10.456 ; 10.322 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[8]       ; apple2:core|timing_generator:timing|Q3 ; 10.259 ; 10.140 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[9]       ; apple2:core|timing_generator:timing|Q3 ; 12.245 ; 11.953 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[10]      ; apple2:core|timing_generator:timing|Q3 ; 10.528 ; 10.390 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[11]      ; apple2:core|timing_generator:timing|Q3 ; 10.415 ; 10.143 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[12]      ; apple2:core|timing_generator:timing|Q3 ; 10.267 ; 10.144 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[13]      ; apple2:core|timing_generator:timing|Q3 ; 10.169 ; 9.935  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[14]      ; apple2:core|timing_generator:timing|Q3 ; 10.551 ; 10.414 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[15]      ; apple2:core|timing_generator:timing|Q3 ; 11.581 ; 11.366 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_ADDR[*]   ; apple2:core|timing_generator:timing|Q3 ; 8.372  ; 8.130  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[0]  ; apple2:core|timing_generator:timing|Q3 ; 12.155 ; 11.897 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[1]  ; apple2:core|timing_generator:timing|Q3 ; 12.688 ; 12.274 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[2]  ; apple2:core|timing_generator:timing|Q3 ; 10.089 ; 9.893  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[3]  ; apple2:core|timing_generator:timing|Q3 ; 11.983 ; 11.605 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[4]  ; apple2:core|timing_generator:timing|Q3 ; 11.793 ; 11.460 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[5]  ; apple2:core|timing_generator:timing|Q3 ; 11.849 ; 11.787 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[6]  ; apple2:core|timing_generator:timing|Q3 ; 12.761 ; 12.373 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[7]  ; apple2:core|timing_generator:timing|Q3 ; 10.975 ; 10.641 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[8]  ; apple2:core|timing_generator:timing|Q3 ; 10.683 ; 10.385 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[9]  ; apple2:core|timing_generator:timing|Q3 ; 13.075 ; 12.581 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[10] ; apple2:core|timing_generator:timing|Q3 ; 10.272 ; 10.041 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[11] ; apple2:core|timing_generator:timing|Q3 ; 8.844  ; 8.574  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[12] ; apple2:core|timing_generator:timing|Q3 ; 12.531 ; 12.026 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[13] ; apple2:core|timing_generator:timing|Q3 ; 8.372  ; 8.130  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[14] ; apple2:core|timing_generator:timing|Q3 ; 10.080 ; 9.652  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[15] ; apple2:core|timing_generator:timing|Q3 ; 11.439 ; 10.750 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_DQ[*]     ; apple2:core|timing_generator:timing|Q3 ; 7.492  ; 7.405  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[0]    ; apple2:core|timing_generator:timing|Q3 ; 8.759  ; 8.597  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[1]    ; apple2:core|timing_generator:timing|Q3 ; 9.389  ; 9.205  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[2]    ; apple2:core|timing_generator:timing|Q3 ; 9.765  ; 9.611  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[3]    ; apple2:core|timing_generator:timing|Q3 ; 9.064  ; 8.889  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[4]    ; apple2:core|timing_generator:timing|Q3 ; 8.576  ; 8.427  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[5]    ; apple2:core|timing_generator:timing|Q3 ; 8.995  ; 8.805  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[6]    ; apple2:core|timing_generator:timing|Q3 ; 9.474  ; 9.228  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[7]    ; apple2:core|timing_generator:timing|Q3 ; 7.492  ; 7.405  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_OE_N      ; apple2:core|timing_generator:timing|Q3 ; 11.782 ; 11.512 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_WE_N      ; apple2:core|timing_generator:timing|Q3 ; 11.536 ; 11.876 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; LEDG[*]        ; CLOCK_50                               ; 2.178  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK_50                               ; 2.178  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]       ; CLOCK_50                               ; 3.395  ; 3.274  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]      ; CLOCK_50                               ; 4.234  ; 4.080  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]      ; CLOCK_50                               ; 3.658  ; 3.496  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]      ; CLOCK_50                               ; 3.395  ; 3.274  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]      ; CLOCK_50                               ; 3.942  ; 3.796  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]      ; CLOCK_50                               ; 3.982  ; 3.768  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]      ; CLOCK_50                               ; 4.431  ; 4.242  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]      ; CLOCK_50                               ; 3.578  ; 3.424  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]      ; CLOCK_50                               ; 4.959  ; 4.729  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N    ; CLOCK_50                               ; 3.993  ; 3.756  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK        ; CLOCK_50                               ; 2.120  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]       ; CLOCK_50                               ; 3.373  ; 3.238  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]      ; CLOCK_50                               ; 3.975  ; 3.839  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]      ; CLOCK_50                               ; 3.373  ; 3.251  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]      ; CLOCK_50                               ; 4.037  ; 3.913  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]      ; CLOCK_50                               ; 3.577  ; 3.434  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]      ; CLOCK_50                               ; 3.889  ; 3.704  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]      ; CLOCK_50                               ; 3.800  ; 3.699  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]      ; CLOCK_50                               ; 3.602  ; 3.453  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]      ; CLOCK_50                               ; 3.381  ; 3.238  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS         ; CLOCK_50                               ; 3.696  ; 3.598  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]       ; CLOCK_50                               ; 3.540  ; 3.378  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]      ; CLOCK_50                               ; 3.787  ; 3.605  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]      ; CLOCK_50                               ; 3.693  ; 3.551  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]      ; CLOCK_50                               ; 3.882  ; 3.681  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]      ; CLOCK_50                               ; 3.540  ; 3.378  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]      ; CLOCK_50                               ; 3.602  ; 3.454  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]      ; CLOCK_50                               ; 3.817  ; 3.640  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]      ; CLOCK_50                               ; 4.211  ; 4.054  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]      ; CLOCK_50                               ; 3.594  ; 3.444  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS         ; CLOCK_50                               ; 5.039  ; 4.813  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK_50                               ;        ; 2.096  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK_50                               ;        ; 2.096  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK        ; CLOCK_50                               ;        ; 1.970  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_ADCLRCK    ; CLOCK_50                               ; 9.140  ; 8.845  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_BCLK       ; CLOCK_50                               ; 7.287  ; 6.989  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_DACDAT     ; CLOCK_50                               ; 6.389  ; 6.228  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_DACLRCK    ; CLOCK_50                               ; 9.430  ; 9.122  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_XCK        ; CLOCK_50                               ; 2.101  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; HEX4[*]        ; CLOCK_50                               ; 4.911  ; 4.683  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[0]       ; CLOCK_50                               ; 6.057  ; 5.701  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[1]       ; CLOCK_50                               ; 6.807  ; 6.531  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[2]       ; CLOCK_50                               ; 4.911  ; 4.683  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[3]       ; CLOCK_50                               ; 5.160  ; 4.955  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[4]       ; CLOCK_50                               ; 5.439  ; 5.236  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[5]       ; CLOCK_50                               ; 5.249  ; 5.062  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[6]       ; CLOCK_50                               ; 5.178  ; 5.326  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; HEX5[*]        ; CLOCK_50                               ; 4.439  ; 4.248  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[0]       ; CLOCK_50                               ; 5.284  ; 5.608  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[2]       ; CLOCK_50                               ; 5.306  ; 5.428  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[3]       ; CLOCK_50                               ; 4.704  ; 4.963  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[4]       ; CLOCK_50                               ; 4.452  ; 4.248  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[5]       ; CLOCK_50                               ; 5.369  ; 5.058  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[6]       ; CLOCK_50                               ; 4.439  ; 4.673  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; LEDG[*]        ; CLOCK_50                               ; 2.125  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  LEDG[1]       ; CLOCK_50                               ; 2.125  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_CLK         ; CLOCK_50                               ; 7.761  ; 7.584  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_CMD         ; CLOCK_50                               ; 7.010  ; 6.812  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_DAT3        ; CLOCK_50                               ; 6.958  ; 6.845  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK_50                               ; 5.060  ; 4.907  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50                               ; 7.631  ; 7.426  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50                               ; 6.498  ; 6.248  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50                               ; 5.213  ; 4.971  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50                               ; 7.885  ; 7.499  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50                               ; 6.795  ; 6.567  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50                               ; 5.693  ; 5.556  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50                               ; 8.019  ; 7.591  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50                               ; 7.051  ; 6.811  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50                               ; 5.631  ; 5.477  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50                               ; 7.658  ; 7.142  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50                               ; 7.175  ; 6.972  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50                               ; 5.650  ; 5.389  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50                               ; 9.065  ; 8.565  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50                               ; 5.060  ; 4.907  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50                               ; 6.806  ; 6.390  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50                               ; 8.109  ; 7.508  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_OE_N      ; CLOCK_50                               ; 7.622  ; 7.293  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_WE_N      ; CLOCK_50                               ; 7.317  ; 7.716  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_XCK        ; CLOCK_50                               ;        ; 1.959  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; LEDG[*]        ; CLOCK_50                               ;        ; 2.047  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  LEDG[1]       ; CLOCK_50                               ;        ; 2.047  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; HEX6[0]     ; 9.225  ; 8.921  ; 9.489  ; 9.180  ;
; SW[0]      ; HEX6[1]     ; 9.040  ; 8.787  ; 9.337  ; 9.010  ;
; SW[0]      ; HEX6[2]     ;        ; 8.431  ; 8.856  ;        ;
; SW[0]      ; HEX6[3]     ; 9.445  ; 9.200  ; 9.703  ; 9.475  ;
; SW[0]      ; HEX6[4]     ; 8.744  ;        ;        ; 8.797  ;
; SW[0]      ; HEX6[5]     ; 10.855 ;        ;        ; 10.500 ;
; SW[0]      ; HEX6[6]     ; 8.345  ; 8.549  ; 8.604  ; 8.813  ;
; SW[1]      ; HEX6[0]     ; 9.271  ; 8.968  ; 9.513  ; 9.242  ;
; SW[1]      ; HEX6[1]     ; 8.562  ; 8.264  ; 8.823  ; 8.520  ;
; SW[1]      ; HEX6[2]     ; 8.641  ;        ;        ; 8.752  ;
; SW[1]      ; HEX6[3]     ; 8.954  ; 8.696  ; 9.215  ; 8.952  ;
; SW[1]      ; HEX6[4]     ;        ; 8.586  ; 9.032  ;        ;
; SW[1]      ; HEX6[5]     ; 10.904 ; 10.289 ; 11.142 ; 10.562 ;
; SW[1]      ; HEX6[6]     ; 8.394  ; 8.599  ; 8.667  ; 8.837  ;
; SW[2]      ; HEX6[0]     ; 9.226  ; 8.905  ; 9.480  ; 9.221  ;
; SW[2]      ; HEX6[1]     ; 8.793  ;        ;        ; 8.782  ;
; SW[2]      ; HEX6[2]     ; 8.572  ; 8.437  ; 8.862  ; 8.748  ;
; SW[2]      ; HEX6[3]     ; 9.186  ; 8.927  ; 9.440  ; 9.215  ;
; SW[2]      ; HEX6[4]     ; 8.745  ; 8.512  ; 8.998  ; 8.838  ;
; SW[2]      ; HEX6[5]     ; 10.783 ; 10.247 ; 11.125 ; 10.495 ;
; SW[2]      ; HEX6[6]     ; 8.380  ; 8.551  ; 8.645  ; 8.852  ;
; SW[3]      ; HEX6[0]     ; 9.233  ; 9.016  ; 9.587  ; 9.226  ;
; SW[3]      ; HEX6[1]     ; 9.137  ; 8.880  ; 9.400  ; 9.081  ;
; SW[3]      ; HEX6[2]     ; 8.633  ; 8.502  ; 8.914  ; 8.800  ;
; SW[3]      ; HEX6[3]     ; 9.490  ; 9.318  ; 9.806  ; 9.477  ;
; SW[3]      ; HEX6[4]     ;        ; 8.634  ; 9.106  ;        ;
; SW[3]      ; HEX6[5]     ; 10.843 ; 10.312 ; 11.177 ; 10.547 ;
; SW[3]      ; HEX6[6]     ; 8.441  ; 8.608  ; 8.697  ; 8.912  ;
; SW[4]      ; HEX7[0]     ; 7.974  ; 7.783  ; 8.249  ; 8.053  ;
; SW[4]      ; HEX7[1]     ; 8.131  ; 7.907  ; 8.405  ; 8.176  ;
; SW[4]      ; HEX7[2]     ;        ; 8.448  ; 8.909  ;        ;
; SW[4]      ; HEX7[3]     ; 8.699  ; 8.401  ; 8.974  ; 8.671  ;
; SW[4]      ; HEX7[4]     ; 8.103  ;        ;        ; 8.139  ;
; SW[4]      ; HEX7[5]     ; 8.193  ;        ;        ; 8.233  ;
; SW[4]      ; HEX7[6]     ; 8.985  ; 9.182  ; 9.256  ; 9.458  ;
; SW[5]      ; HEX7[0]     ; 8.194  ; 8.081  ; 8.559  ; 8.352  ;
; SW[5]      ; HEX7[1]     ; 8.434  ; 8.185  ; 8.702  ; 8.514  ;
; SW[5]      ; HEX7[2]     ; 8.941  ;        ;        ; 9.076  ;
; SW[5]      ; HEX7[3]     ; 8.985  ; 8.713  ; 9.299  ; 9.048  ;
; SW[5]      ; HEX7[4]     ;        ; 8.185  ; 8.707  ;        ;
; SW[5]      ; HEX7[5]     ; 8.507  ; 8.260  ; 8.783  ; 8.598  ;
; SW[5]      ; HEX7[6]     ; 9.244  ; 9.479  ; 9.603  ; 9.733  ;
; SW[6]      ; HEX7[0]     ; 8.125  ; 7.933  ; 8.405  ; 8.248  ;
; SW[6]      ; HEX7[1]     ; 8.300  ;        ;        ; 8.390  ;
; SW[6]      ; HEX7[2]     ; 8.795  ; 8.606  ; 9.076  ; 8.923  ;
; SW[6]      ; HEX7[3]     ; 8.862  ; 8.563  ; 9.143  ; 8.878  ;
; SW[6]      ; HEX7[4]     ; 8.269  ; 8.034  ; 8.549  ; 8.348  ;
; SW[6]      ; HEX7[5]     ; 8.358  ; 8.129  ; 8.641  ; 8.444  ;
; SW[6]      ; HEX7[6]     ; 9.138  ; 9.336  ; 9.453  ; 9.617  ;
; SW[7]      ; HEX7[0]     ; 8.253  ; 8.125  ; 8.568  ; 8.361  ;
; SW[7]      ; HEX7[1]     ; 8.450  ; 8.207  ; 8.687  ; 8.499  ;
; SW[7]      ; HEX7[2]     ; 8.952  ; 8.815  ; 9.269  ; 9.060  ;
; SW[7]      ; HEX7[3]     ; 9.013  ; 8.745  ; 9.293  ; 9.042  ;
; SW[7]      ; HEX7[4]     ;        ; 8.213  ; 8.697  ;        ;
; SW[7]      ; HEX7[5]     ; 8.474  ; 8.331  ; 8.828  ; 8.513  ;
; SW[7]      ; HEX7[6]     ; 9.328  ; 9.512  ; 9.609  ; 9.776  ;
+------------+-------------+--------+--------+--------+--------+


+-------------------------------------------------------------+
; Minimum Propagation Delay                                   ;
+------------+-------------+--------+-------+--------+--------+
; Input Port ; Output Port ; RR     ; RF    ; FR     ; FF     ;
+------------+-------------+--------+-------+--------+--------+
; SW[0]      ; HEX6[0]     ; 8.884  ; 8.588 ; 9.136  ; 8.835  ;
; SW[0]      ; HEX6[1]     ; 8.650  ; 8.399 ; 8.926  ; 8.658  ;
; SW[0]      ; HEX6[2]     ;        ; 8.117 ; 8.528  ;        ;
; SW[0]      ; HEX6[3]     ; 9.030  ; 8.822 ; 9.336  ; 9.048  ;
; SW[0]      ; HEX6[4]     ; 8.423  ;       ;        ; 8.467  ;
; SW[0]      ; HEX6[5]     ; 10.523 ;       ;        ; 10.161 ;
; SW[0]      ; HEX6[6]     ; 8.035  ; 8.235 ; 8.281  ; 8.486  ;
; SW[1]      ; HEX6[0]     ; 8.927  ; 8.632 ; 9.157  ; 8.894  ;
; SW[1]      ; HEX6[1]     ; 8.248  ; 7.958 ; 8.497  ; 8.202  ;
; SW[1]      ; HEX6[2]     ; 8.320  ;       ;        ; 8.423  ;
; SW[1]      ; HEX6[3]     ; 8.625  ; 8.372 ; 8.874  ; 8.616  ;
; SW[1]      ; HEX6[4]     ;        ; 8.265 ; 8.696  ;        ;
; SW[1]      ; HEX6[5]     ; 10.567 ; 9.962 ; 10.797 ; 10.221 ;
; SW[1]      ; HEX6[6]     ; 8.083  ; 8.280 ; 8.342  ; 8.510  ;
; SW[2]      ; HEX6[0]     ; 8.813  ; 8.559 ; 9.103  ; 8.830  ;
; SW[2]      ; HEX6[1]     ; 8.467  ;       ;        ; 8.453  ;
; SW[2]      ; HEX6[2]     ; 8.206  ; 8.122 ; 8.534  ; 8.358  ;
; SW[2]      ; HEX6[3]     ; 8.845  ; 8.593 ; 9.088  ; 8.867  ;
; SW[2]      ; HEX6[4]     ; 8.424  ; 8.196 ; 8.665  ; 8.506  ;
; SW[2]      ; HEX6[5]     ; 10.452 ; 9.886 ; 10.742 ; 10.157 ;
; SW[2]      ; HEX6[6]     ; 8.001  ; 8.186 ; 8.257  ; 8.456  ;
; SW[3]      ; HEX6[0]     ; 8.871  ; 8.614 ; 9.152  ; 8.853  ;
; SW[3]      ; HEX6[1]     ; 8.740  ; 8.550 ; 9.050  ; 8.725  ;
; SW[3]      ; HEX6[2]     ; 8.265  ; 8.185 ; 8.584  ; 8.403  ;
; SW[3]      ; HEX6[3]     ; 9.139  ; 8.941 ; 9.410  ; 9.121  ;
; SW[3]      ; HEX6[4]     ;        ; 8.247 ; 8.692  ;        ;
; SW[3]      ; HEX6[5]     ; 10.510 ; 9.941 ; 10.791 ; 10.206 ;
; SW[3]      ; HEX6[6]     ; 8.128  ; 8.225 ; 8.306  ; 8.582  ;
; SW[4]      ; HEX7[0]     ; 7.684  ; 7.496 ; 7.946  ; 7.753  ;
; SW[4]      ; HEX7[1]     ; 7.834  ; 7.615 ; 8.095  ; 7.871  ;
; SW[4]      ; HEX7[2]     ;        ; 8.136 ; 8.581  ;        ;
; SW[4]      ; HEX7[3]     ; 8.382  ; 8.091 ; 8.644  ; 8.348  ;
; SW[4]      ; HEX7[4]     ; 7.809  ;       ;        ; 7.836  ;
; SW[4]      ; HEX7[5]     ; 7.896  ;       ;        ; 7.927  ;
; SW[4]      ; HEX7[6]     ; 8.649  ; 8.843 ; 8.906  ; 9.105  ;
; SW[5]      ; HEX7[0]     ; 7.894  ; 7.748 ; 8.205  ; 8.040  ;
; SW[5]      ; HEX7[1]     ; 8.065  ; 7.882 ; 8.379  ; 8.180  ;
; SW[5]      ; HEX7[2]     ; 8.542  ;       ;        ; 8.692  ;
; SW[5]      ; HEX7[3]     ; 8.606  ; 8.356 ; 8.917  ; 8.623  ;
; SW[5]      ; HEX7[4]     ;        ; 7.852 ; 8.372  ;        ;
; SW[5]      ; HEX7[5]     ; 8.147  ; 7.956 ; 8.461  ; 8.208  ;
; SW[5]      ; HEX7[6]     ; 8.898  ; 9.077 ; 9.176  ; 9.369  ;
; SW[6]      ; HEX7[0]     ; 7.826  ; 7.641 ; 8.096  ; 7.940  ;
; SW[6]      ; HEX7[1]     ; 7.993  ;       ;        ; 8.076  ;
; SW[6]      ; HEX7[2]     ; 8.471  ; 8.289 ; 8.742  ; 8.590  ;
; SW[6]      ; HEX7[3]     ; 8.535  ; 8.245 ; 8.805  ; 8.546  ;
; SW[6]      ; HEX7[4]     ; 7.967  ; 7.738 ; 8.235  ; 8.037  ;
; SW[6]      ; HEX7[5]     ; 8.054  ; 7.829 ; 8.324  ; 8.131  ;
; SW[6]      ; HEX7[6]     ; 8.795  ; 8.988 ; 9.095  ; 9.257  ;
; SW[7]      ; HEX7[0]     ; 7.931  ; 7.782 ; 8.213  ; 8.022  ;
; SW[7]      ; HEX7[1]     ; 8.084  ; 7.904 ; 8.365  ; 8.162  ;
; SW[7]      ; HEX7[2]     ; 8.570  ; 8.490 ; 8.927  ; 8.683  ;
; SW[7]      ; HEX7[3]     ; 8.682  ; 8.379 ; 8.912  ; 8.705  ;
; SW[7]      ; HEX7[4]     ;        ; 7.867 ; 8.340  ;        ;
; SW[7]      ; HEX7[5]     ; 8.166  ; 7.959 ; 8.426  ; 8.197  ;
; SW[7]      ; HEX7[6]     ; 8.978  ; 9.093 ; 9.181  ; 9.412  ;
+------------+-------------+--------+-------+--------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                   ;
+-------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+
; Data Port   ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+
; I2C_SDAT    ; CLOCK_50                               ; 9.013  ; 8.868  ; Rise       ; CLOCK_50                                        ;
; SRAM_DQ[*]  ; apple2:core|timing_generator:timing|Q3 ; 12.034 ; 11.889 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[0] ; apple2:core|timing_generator:timing|Q3 ; 12.791 ; 12.646 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[1] ; apple2:core|timing_generator:timing|Q3 ; 12.347 ; 12.202 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[2] ; apple2:core|timing_generator:timing|Q3 ; 12.638 ; 12.493 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[3] ; apple2:core|timing_generator:timing|Q3 ; 12.638 ; 12.493 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[4] ; apple2:core|timing_generator:timing|Q3 ; 13.003 ; 12.858 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[5] ; apple2:core|timing_generator:timing|Q3 ; 12.635 ; 12.490 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[6] ; apple2:core|timing_generator:timing|Q3 ; 12.635 ; 12.490 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[7] ; apple2:core|timing_generator:timing|Q3 ; 12.034 ; 11.889 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_DQ[*]  ; CLOCK_50                               ; 8.763  ; 8.618  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0] ; CLOCK_50                               ; 9.520  ; 9.375  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1] ; CLOCK_50                               ; 9.076  ; 8.931  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2] ; CLOCK_50                               ; 9.367  ; 9.222  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3] ; CLOCK_50                               ; 9.367  ; 9.222  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4] ; CLOCK_50                               ; 9.732  ; 9.587  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5] ; CLOCK_50                               ; 9.364  ; 9.219  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6] ; CLOCK_50                               ; 9.364  ; 9.219  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7] ; CLOCK_50                               ; 8.763  ; 8.618  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                           ;
+-------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+
; Data Port   ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+
; I2C_SDAT    ; CLOCK_50                               ; 8.660  ; 8.515  ; Rise       ; CLOCK_50                                        ;
; SRAM_DQ[*]  ; apple2:core|timing_generator:timing|Q3 ; 11.522 ; 11.377 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[0] ; apple2:core|timing_generator:timing|Q3 ; 12.249 ; 12.104 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[1] ; apple2:core|timing_generator:timing|Q3 ; 11.822 ; 11.677 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[2] ; apple2:core|timing_generator:timing|Q3 ; 12.102 ; 11.957 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[3] ; apple2:core|timing_generator:timing|Q3 ; 12.102 ; 11.957 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[4] ; apple2:core|timing_generator:timing|Q3 ; 12.453 ; 12.308 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[5] ; apple2:core|timing_generator:timing|Q3 ; 12.099 ; 11.954 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[6] ; apple2:core|timing_generator:timing|Q3 ; 12.099 ; 11.954 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[7] ; apple2:core|timing_generator:timing|Q3 ; 11.522 ; 11.377 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_DQ[*]  ; CLOCK_50                               ; 7.362  ; 7.217  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0] ; CLOCK_50                               ; 8.089  ; 7.944  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1] ; CLOCK_50                               ; 7.662  ; 7.517  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2] ; CLOCK_50                               ; 7.942  ; 7.797  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3] ; CLOCK_50                               ; 7.942  ; 7.797  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4] ; CLOCK_50                               ; 8.293  ; 8.148  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5] ; CLOCK_50                               ; 7.939  ; 7.794  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6] ; CLOCK_50                               ; 7.939  ; 7.794  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7] ; CLOCK_50                               ; 7.362  ; 7.217  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                        ;
+-------------+----------------------------------------+-----------+-----------+------------+-------------------------------------------------+
; Data Port   ; Clock Port                             ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                 ;
+-------------+----------------------------------------+-----------+-----------+------------+-------------------------------------------------+
; I2C_SDAT    ; CLOCK_50                               ; 8.911     ; 9.056     ; Rise       ; CLOCK_50                                        ;
; SRAM_DQ[*]  ; apple2:core|timing_generator:timing|Q3 ; 11.717    ; 11.862    ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[0] ; apple2:core|timing_generator:timing|Q3 ; 12.394    ; 12.539    ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[1] ; apple2:core|timing_generator:timing|Q3 ; 12.031    ; 12.176    ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[2] ; apple2:core|timing_generator:timing|Q3 ; 12.306    ; 12.451    ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[3] ; apple2:core|timing_generator:timing|Q3 ; 12.306    ; 12.451    ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[4] ; apple2:core|timing_generator:timing|Q3 ; 12.581    ; 12.726    ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[5] ; apple2:core|timing_generator:timing|Q3 ; 12.303    ; 12.448    ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[6] ; apple2:core|timing_generator:timing|Q3 ; 12.303    ; 12.448    ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[7] ; apple2:core|timing_generator:timing|Q3 ; 11.717    ; 11.862    ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_DQ[*]  ; CLOCK_50                               ; 8.473     ; 8.618     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0] ; CLOCK_50                               ; 9.150     ; 9.295     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1] ; CLOCK_50                               ; 8.787     ; 8.932     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2] ; CLOCK_50                               ; 9.062     ; 9.207     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3] ; CLOCK_50                               ; 9.062     ; 9.207     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4] ; CLOCK_50                               ; 9.337     ; 9.482     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5] ; CLOCK_50                               ; 9.059     ; 9.204     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6] ; CLOCK_50                               ; 9.059     ; 9.204     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7] ; CLOCK_50                               ; 8.473     ; 8.618     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+----------------------------------------+-----------+-----------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                ;
+-------------+----------------------------------------+-----------+-----------+------------+-------------------------------------------------+
; Data Port   ; Clock Port                             ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                 ;
+-------------+----------------------------------------+-----------+-----------+------------+-------------------------------------------------+
; I2C_SDAT    ; CLOCK_50                               ; 8.556     ; 8.701     ; Rise       ; CLOCK_50                                        ;
; SRAM_DQ[*]  ; apple2:core|timing_generator:timing|Q3 ; 11.202    ; 11.347    ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[0] ; apple2:core|timing_generator:timing|Q3 ; 11.853    ; 11.998    ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[1] ; apple2:core|timing_generator:timing|Q3 ; 11.504    ; 11.649    ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[2] ; apple2:core|timing_generator:timing|Q3 ; 11.769    ; 11.914    ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[3] ; apple2:core|timing_generator:timing|Q3 ; 11.769    ; 11.914    ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[4] ; apple2:core|timing_generator:timing|Q3 ; 12.032    ; 12.177    ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[5] ; apple2:core|timing_generator:timing|Q3 ; 11.765    ; 11.910    ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[6] ; apple2:core|timing_generator:timing|Q3 ; 11.765    ; 11.910    ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[7] ; apple2:core|timing_generator:timing|Q3 ; 11.202    ; 11.347    ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_DQ[*]  ; CLOCK_50                               ; 6.983     ; 7.128     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0] ; CLOCK_50                               ; 7.634     ; 7.779     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1] ; CLOCK_50                               ; 7.285     ; 7.430     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2] ; CLOCK_50                               ; 7.550     ; 7.695     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3] ; CLOCK_50                               ; 7.550     ; 7.695     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4] ; CLOCK_50                               ; 7.813     ; 7.958     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5] ; CLOCK_50                               ; 7.546     ; 7.691     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6] ; CLOCK_50                               ; 7.546     ; 7.691     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7] ; CLOCK_50                               ; 6.983     ; 7.128     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+----------------------------------------+-----------+-----------+------------+-------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; apple2:core|timing_generator:timing|Q3          ; -2.936 ; -259.939      ;
; CLOCK_50                                        ; 2.713  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 27.778 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 66.856 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; apple2:core|timing_generator:timing|Q3          ; -1.629 ; -109.203      ;
; CLOCK_50                                        ; -1.234 ; -70.403       ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; -1.115 ; -34.297       ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.182  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 69.408 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 1.234 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; CLOCK_50                                        ; 9.266  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 17.637 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 35.467 ; 0.000         ;
; apple2:core|timing_generator:timing|Q3          ; 99.770 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'apple2:core|timing_generator:timing|Q3'                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                             ; Launch Clock                                    ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------------------+----------------------------------------+--------------+------------+------------+
; -2.936 ; keyboard:keyboard|latched_code[5]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.468      ; 4.315      ;
; -2.907 ; keyboard:keyboard|latched_code[5]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.465      ; 4.283      ;
; -2.894 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.468      ; 4.273      ;
; -2.880 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[31] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.467      ; 4.258      ;
; -2.865 ; keyboard:keyboard|latched_code[5]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.459      ; 4.235      ;
; -2.848 ; keyboard:keyboard|latched_code[5]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[37] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.463      ; 4.222      ;
; -2.843 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[40] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.459      ; 4.213      ;
; -2.837 ; keyboard:keyboard|latched_code[5]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[35] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.459      ; 4.207      ;
; -2.834 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.459      ; 4.204      ;
; -2.813 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[26] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.479      ; 4.203      ;
; -2.802 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[35] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.459      ; 4.172      ;
; -2.799 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.465      ; 4.175      ;
; -2.793 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.467      ; 4.171      ;
; -2.790 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.465      ; 4.166      ;
; -2.785 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[37] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.463      ; 4.159      ;
; -2.772 ; keyboard:keyboard|latched_code[1]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.467      ; 4.150      ;
; -2.763 ; keyboard:keyboard|latched_code[4]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.467      ; 4.141      ;
; -2.755 ; keyboard:keyboard|latched_code[5]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[31] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.467      ; 4.133      ;
; -2.749 ; keyboard:keyboard|latched_code[4]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[31] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.466      ; 4.126      ;
; -2.731 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[11] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.479      ; 4.121      ;
; -2.728 ; keyboard:keyboard|shift                                                                                          ; apple2:core|cpu65xx:cpu|opcInfo[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.467      ; 4.106      ;
; -2.724 ; keyboard:keyboard|latched_code[6]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[35] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.459      ; 4.094      ;
; -2.721 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[22] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.472      ; 4.104      ;
; -2.718 ; keyboard:keyboard|latched_code[5]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[40] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.459      ; 4.088      ;
; -2.715 ; keyboard:keyboard|latched_code[6]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.467      ; 4.093      ;
; -2.714 ; keyboard:keyboard|latched_code[2]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.468      ; 4.093      ;
; -2.713 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.459      ; 4.083      ;
; -2.712 ; keyboard:keyboard|latched_code[4]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[40] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.458      ; 4.081      ;
; -2.712 ; keyboard:keyboard|latched_code[6]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.465      ; 4.088      ;
; -2.707 ; keyboard:keyboard|latched_code[6]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[37] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.463      ; 4.081      ;
; -2.703 ; keyboard:keyboard|latched_code[4]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.458      ; 4.072      ;
; -2.701 ; keyboard:keyboard|latched_code[5]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.467      ; 4.079      ;
; -2.699 ; keyboard:keyboard|shift                                                                                          ; apple2:core|cpu65xx:cpu|opcInfo[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.464      ; 4.074      ;
; -2.698 ; keyboard:keyboard|latched_code[5]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.465      ; 4.074      ;
; -2.697 ; keyboard:keyboard|latched_code[6]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[31] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.467      ; 4.075      ;
; -2.696 ; keyboard:keyboard|latched_code[1]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[37] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.462      ; 4.069      ;
; -2.695 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[33] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.453      ; 4.059      ;
; -2.688 ; keyboard:keyboard|latched_code[5]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[26] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.479      ; 4.078      ;
; -2.685 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[27] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.464      ; 4.060      ;
; -2.685 ; keyboard:keyboard|latched_code[2]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.465      ; 4.061      ;
; -2.683 ; keyboard:keyboard|latched_code[2]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[35] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.459      ; 4.053      ;
; -2.682 ; keyboard:keyboard|latched_code[4]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[26] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.478      ; 4.071      ;
; -2.674 ; keyboard:keyboard|latched_code[2]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.467      ; 4.052      ;
; -2.671 ; keyboard:keyboard|latched_code[5]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.464      ; 4.046      ;
; -2.671 ; keyboard:keyboard|latched_code[4]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[35] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.458      ; 4.040      ;
; -2.671 ; keyboard:keyboard|latched_code[2]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.465      ; 4.047      ;
; -2.668 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.472      ; 4.051      ;
; -2.668 ; keyboard:keyboard|latched_code[4]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[37] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.462      ; 4.041      ;
; -2.666 ; keyboard:keyboard|latched_code[2]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[37] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.463      ; 4.040      ;
; -2.663 ; keyboard:keyboard|latched_code[5]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.459      ; 4.033      ;
; -2.662 ; keyboard:keyboard|latched_code[4]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.466      ; 4.039      ;
; -2.659 ; keyboard:keyboard|latched_code[4]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.464      ; 4.034      ;
; -2.657 ; keyboard:keyboard|shift                                                                                          ; apple2:core|cpu65xx:cpu|opcInfo[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.458      ; 4.026      ;
; -2.656 ; keyboard:keyboard|latched_code[3]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.467      ; 4.034      ;
; -2.656 ; keyboard:keyboard|latched_code[2]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[31] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.467      ; 4.034      ;
; -2.653 ; keyboard:keyboard|latched_code[6]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[11] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.479      ; 4.043      ;
; -2.652 ; keyboard:keyboard|latched_code[6]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.468      ; 4.031      ;
; -2.648 ; keyboard:keyboard|latched_code[1]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.464      ; 4.023      ;
; -2.648 ; keyboard:keyboard|shift                                                                                          ; apple2:core|cpu65xx:cpu|opcInfo[22] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.471      ; 4.030      ;
; -2.643 ; keyboard:keyboard|latched_code[2]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.459      ; 4.013      ;
; -2.643 ; keyboard:keyboard|latched_code[6]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[22] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.472      ; 4.026      ;
; -2.642 ; keyboard:keyboard|latched_code[3]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[31] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.466      ; 4.019      ;
; -2.640 ; keyboard:keyboard|shift                                                                                          ; apple2:core|cpu65xx:cpu|opcInfo[37] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.462      ; 4.013      ;
; -2.639 ; keyboard:keyboard|latched_code[1]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[31] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.466      ; 4.016      ;
; -2.639 ; keyboard:keyboard|latched_code[5]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[11] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.479      ; 4.029      ;
; -2.636 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.479      ; 4.026      ;
; -2.635 ; keyboard:keyboard|shift                                                                                          ; apple2:core|cpu65xx:cpu|opcInfo[35] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.458      ; 4.004      ;
; -2.635 ; keyboard:keyboard|latched_code[7]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[35] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.459      ; 4.005      ;
; -2.635 ; keyboard:keyboard|latched_code[6]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.459      ; 4.005      ;
; -2.633 ; keyboard:keyboard|latched_code[6]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[26] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.479      ; 4.023      ;
; -2.629 ; keyboard:keyboard|latched_code[5]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[22] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.472      ; 4.012      ;
; -2.627 ; keyboard:keyboard|latched_code[3]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[35] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.458      ; 3.996      ;
; -2.626 ; keyboard:keyboard|shift                                                                                          ; apple2:core|cpu65xx:cpu|opcInfo[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.466      ; 4.003      ;
; -2.626 ; keyboard:keyboard|latched_code[7]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.467      ; 4.004      ;
; -2.624 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.459      ; 3.994      ;
; -2.623 ; keyboard:keyboard|shift                                                                                          ; apple2:core|cpu65xx:cpu|opcInfo[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.464      ; 3.998      ;
; -2.623 ; keyboard:keyboard|latched_code[7]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.465      ; 3.999      ;
; -2.622 ; keyboard:keyboard|latched_code[6]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.465      ; 3.998      ;
; -2.620 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[36] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.463      ; 3.994      ;
; -2.619 ; keyboard:keyboard|latched_code[5]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[39] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.479      ; 4.009      ;
; -2.619 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[16] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.453      ; 3.983      ;
; -2.619 ; keyboard:keyboard|latched_code[0]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.465      ; 3.995      ;
; -2.619 ; keyboard:keyboard|latched_code[7]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.468      ; 3.998      ;
; -2.618 ; keyboard:keyboard|latched_code[7]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[37] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.463      ; 3.992      ;
; -2.617 ; keyboard:keyboard|latched_code[6]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[33] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.453      ; 3.981      ;
; -2.612 ; keyboard:keyboard|latched_code[4]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.464      ; 3.987      ;
; -2.612 ; keyboard:keyboard|latched_code[2]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[11] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.479      ; 4.002      ;
; -2.608 ; keyboard:keyboard|shift                                                                                          ; apple2:core|cpu65xx:cpu|opcInfo[31] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.466      ; 3.985      ;
; -2.608 ; keyboard:keyboard|latched_code[7]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[31] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.467      ; 3.986      ;
; -2.607 ; keyboard:keyboard|latched_code[6]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[27] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.464      ; 3.982      ;
; -2.606 ; keyboard:keyboard|latched_code[1]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.458      ; 3.975      ;
; -2.605 ; disk_ii:disk|disk_ii_rom:rom|altsyncram:Mux7_rtl_0|altsyncram_7pv:auto_generated|ram_block1a0~porta_address_reg0 ; apple2:core|cpu65xx:cpu|opcInfo[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.279      ; 3.795      ;
; -2.605 ; keyboard:keyboard|latched_code[3]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[40] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.458      ; 3.974      ;
; -2.603 ; keyboard:keyboard|latched_code[5]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[33] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.453      ; 3.967      ;
; -2.602 ; keyboard:keyboard|latched_code[1]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[40] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.458      ; 3.971      ;
; -2.602 ; keyboard:keyboard|latched_code[2]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[22] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.472      ; 3.985      ;
; -2.600 ; keyboard:keyboard|latched_code[4]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[11] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.478      ; 3.989      ;
; -2.597 ; keyboard:keyboard|latched_code[3]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.466      ; 3.974      ;
; -2.596 ; keyboard:keyboard|latched_code[3]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.458      ; 3.965      ;
; -2.594 ; keyboard:keyboard|latched_code[3]                                                                                ; apple2:core|cpu65xx:cpu|opcInfo[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.004        ; 1.464      ; 3.969      ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                    ;
+--------+----------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 2.713  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:bit_counter[2]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.459      ; 1.513      ;
; 2.713  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:bit_counter[1]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.459      ; 1.513      ;
; 2.727  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.466      ; 1.506      ;
; 2.819  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[12]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.467      ; 1.415      ;
; 2.819  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[11]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.467      ; 1.415      ;
; 2.819  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[10]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.467      ; 1.415      ;
; 2.819  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[9]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.467      ; 1.415      ;
; 2.819  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[7]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.467      ; 1.415      ;
; 2.819  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[6]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.467      ; 1.415      ;
; 2.819  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[5]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.467      ; 1.415      ;
; 2.819  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[4]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.467      ; 1.415      ;
; 2.819  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[3]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.467      ; 1.415      ;
; 2.879  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[20]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.466      ; 1.354      ;
; 2.879  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[19]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.466      ; 1.354      ;
; 2.879  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[17]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.466      ; 1.354      ;
; 2.879  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[2]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.466      ; 1.354      ;
; 2.879  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[1]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.466      ; 1.354      ;
; 2.931  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:bit_counter[0]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.459      ; 1.295      ;
; 2.931  ; power_on_reset                                     ; i2c_controller:i2c|done                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.459      ; 1.295      ;
; 2.942  ; power_on_reset                                     ; i2c_controller:i2c|SCLK                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.465      ; 1.290      ;
; 2.973  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[8]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.467      ; 1.261      ;
; 2.985  ; power_on_reset                                     ; i2c_controller:i2c|SDAT~en                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.466      ; 1.248      ;
; 2.998  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:phase.START        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.466      ; 1.235      ;
; 2.999  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:phase.STOP         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.466      ; 1.234      ;
; 3.006  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:clock_prescaler[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.466      ; 1.227      ;
; 3.006  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:clock_prescaler[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.466      ; 1.227      ;
; 3.006  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:clock_prescaler[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.466      ; 1.227      ;
; 3.006  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:clock_prescaler[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.466      ; 1.227      ;
; 3.006  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:clock_prescaler[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.466      ; 1.227      ;
; 3.006  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:clock_prescaler[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.466      ; 1.227      ;
; 3.006  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:clock_prescaler[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.466      ; 1.227      ;
; 3.006  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:clock_prescaler[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.466      ; 1.227      ;
; 3.051  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:state.P_ADDR_ACK   ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.459      ; 1.175      ;
; 3.051  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:state.P_STOP       ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.459      ; 1.175      ;
; 3.051  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:state.P_DATA2_ACK  ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.459      ; 1.175      ;
; 3.051  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:state.P_DATA1_ACK  ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.459      ; 1.175      ;
; 3.051  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:state.P_WRITE      ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.459      ; 1.175      ;
; 3.051  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:state.P_START      ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.459      ; 1.175      ;
; 3.057  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[22]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.466      ; 1.176      ;
; 3.057  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[21]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.466      ; 1.176      ;
; 3.057  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[18]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.466      ; 1.176      ;
; 3.057  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[16]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.466      ; 1.176      ;
; 3.057  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[15]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.466      ; 1.176      ;
; 3.057  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[14]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.466      ; 1.176      ;
; 3.057  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[13]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.466      ; 1.176      ;
; 3.057  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:sreg[0]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.466      ; 1.176      ;
; 3.074  ; power_on_reset                                     ; i2c_controller:i2c|data1[4]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.460      ; 1.153      ;
; 3.074  ; power_on_reset                                     ; i2c_controller:i2c|data1[1]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.460      ; 1.153      ;
; 3.074  ; power_on_reset                                     ; i2c_controller:i2c|data1[2]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.460      ; 1.153      ;
; 3.074  ; power_on_reset                                     ; i2c_controller:i2c|data1[3]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.460      ; 1.153      ;
; 3.119  ; power_on_reset                                     ; i2c_controller:i2c|data2[0]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.459      ; 1.107      ;
; 3.119  ; power_on_reset                                     ; i2c_controller:i2c|data2[1]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.459      ; 1.107      ;
; 3.119  ; power_on_reset                                     ; i2c_controller:i2c|data2[2]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.459      ; 1.107      ;
; 3.119  ; power_on_reset                                     ; i2c_controller:i2c|data2[3]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.459      ; 1.107      ;
; 3.119  ; power_on_reset                                     ; i2c_controller:i2c|data2[5]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.459      ; 1.107      ;
; 3.119  ; power_on_reset                                     ; i2c_controller:i2c|data2[7]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.459      ; 1.107      ;
; 3.141  ; power_on_reset                                     ; i2c_controller:i2c|\send_data:reg[3]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.459      ; 1.085      ;
; 3.141  ; power_on_reset                                     ; i2c_controller:i2c|\send_data:reg[0]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.459      ; 1.085      ;
; 3.141  ; power_on_reset                                     ; i2c_controller:i2c|\send_data:reg[1]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.459      ; 1.085      ;
; 3.141  ; power_on_reset                                     ; i2c_controller:i2c|\send_data:reg[2]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.459      ; 1.085      ;
; 3.156  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:phase.IDLE         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.466      ; 1.077      ;
; 3.160  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:phase.ACK          ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.466      ; 1.073      ;
; 3.165  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:phase.ZERO         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.466      ; 1.068      ;
; 3.172  ; power_on_reset                                     ; i2c_controller:i2c|send                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.466      ; 1.061      ;
; 3.175  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:state.P_ADDR       ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.459      ; 1.051      ;
; 3.175  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:state.P_DATA2      ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.459      ; 1.051      ;
; 3.175  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:state.P_DATA1      ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.459      ; 1.051      ;
; 3.192  ; power_on_reset                                     ; i2c_controller:i2c|\send_data:state.D_IDLE         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.466      ; 1.041      ;
; 3.194  ; power_on_reset                                     ; i2c_controller:i2c|\send_data:state.D_SEND         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.466      ; 1.039      ;
; 3.374  ; power_on_reset                                     ; i2c_controller:i2c|\send_data:state.D_DONE         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.466      ; 0.859      ;
; 3.375  ; power_on_reset                                     ; i2c_controller:i2c|\send_packet:phase.ONE          ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 2.860        ; 1.466      ; 0.858      ;
; 17.832 ; i2c_controller:i2c|\send_packet:sreg[22]           ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.042     ; 2.113      ;
; 17.906 ; i2c_controller:i2c|\send_packet:clock_prescaler[4] ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.041     ; 2.040      ;
; 17.908 ; i2c_controller:i2c|\send_packet:clock_prescaler[7] ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.041     ; 2.038      ;
; 17.911 ; i2c_controller:i2c|\send_packet:clock_prescaler[1] ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.041     ; 2.035      ;
; 17.983 ; i2c_controller:i2c|\send_packet:clock_prescaler[6] ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.041     ; 1.963      ;
; 17.992 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[12]           ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.039     ; 1.956      ;
; 17.992 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[11]           ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.039     ; 1.956      ;
; 17.992 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[10]           ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.039     ; 1.956      ;
; 17.992 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[9]            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.039     ; 1.956      ;
; 17.992 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[7]            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.039     ; 1.956      ;
; 17.992 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[6]            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.039     ; 1.956      ;
; 17.992 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[5]            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.039     ; 1.956      ;
; 17.992 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[4]            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.039     ; 1.956      ;
; 17.992 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[3]            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.039     ; 1.956      ;
; 17.993 ; i2c_controller:i2c|\send_packet:clock_prescaler[5] ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.041     ; 1.953      ;
; 18.017 ; i2c_controller:i2c|\send_packet:state.P_ADDR       ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.034     ; 1.936      ;
; 18.052 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[20]           ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.040     ; 1.895      ;
; 18.052 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[19]           ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.040     ; 1.895      ;
; 18.052 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[17]           ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.040     ; 1.895      ;
; 18.052 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[2]            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.040     ; 1.895      ;
; 18.052 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; i2c_controller:i2c|\send_packet:sreg[1]            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.040     ; 1.895      ;
; 18.069 ; i2c_controller:i2c|\send_packet:clock_prescaler[0] ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.041     ; 1.877      ;
; 18.071 ; i2c_controller:i2c|\send_packet:clock_prescaler[2] ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.041     ; 1.875      ;
; 18.093 ; i2c_controller:i2c|\send_packet:sreg[22]           ; i2c_controller:i2c|SDAT~reg0                       ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.041     ; 1.853      ;
; 18.128 ; i2c_controller:i2c|\send_packet:state.P_DATA1_ACK  ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.034     ; 1.825      ;
; 18.134 ; i2c_controller:i2c|\send_packet:state.P_DATA1      ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.034     ; 1.819      ;
; 18.145 ; i2c_controller:i2c|\send_packet:clock_prescaler[3] ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.041     ; 1.801      ;
; 18.188 ; i2c_controller:i2c|\send_packet:state.P_DATA2      ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.034     ; 1.765      ;
; 18.233 ; i2c_controller:i2c|\send_packet:state.P_DATA2_ACK  ; i2c_controller:i2c|SCLK                            ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.034     ; 1.720      ;
+--------+----------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+--------+--------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 27.778 ; vga_controller:vga|hcount[5]         ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.080     ; 7.843      ;
; 27.795 ; vga_controller:vga|hcount[4]         ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.080     ; 7.826      ;
; 27.842 ; vga_controller:vga|hcount[7]         ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.080     ; 7.779      ;
; 27.892 ; vga_controller:vga|hcount[6]         ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.082     ; 7.727      ;
; 27.928 ; vga_controller:vga|hcount[8]         ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.082     ; 7.691      ;
; 27.958 ; vga_controller:vga|hcount[10]        ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.080     ; 7.663      ;
; 28.195 ; vga_controller:vga|hcount[9]         ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.082     ; 7.424      ;
; 28.836 ; vga_controller:vga|hcount[2]         ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.080     ; 6.785      ;
; 29.423 ; vga_controller:vga|hcount[3]         ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.080     ; 6.198      ;
; 29.741 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_B[6]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.026     ; 5.934      ;
; 29.803 ; vga_controller:vga|line_memory[1444] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.067     ; 5.831      ;
; 29.846 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_R[6]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.022     ; 5.833      ;
; 29.896 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_R[4]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.020     ; 5.785      ;
; 29.901 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_G[4]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.020     ; 5.780      ;
; 29.961 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[1904] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.103     ; 5.637      ;
; 29.976 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_B[6]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.026     ; 5.699      ;
; 30.017 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_R[7]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.020     ; 5.664      ;
; 30.081 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_R[6]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.022     ; 5.598      ;
; 30.089 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_G[6]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.020     ; 5.592      ;
; 30.131 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_R[4]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.020     ; 5.550      ;
; 30.136 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_G[4]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.020     ; 5.545      ;
; 30.138 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_G[7]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.020     ; 5.543      ;
; 30.149 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_B[4]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.035     ; 5.517      ;
; 30.183 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[1905] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.067     ; 5.451      ;
; 30.188 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[663]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.083     ; 5.430      ;
; 30.197 ; vga_controller:vga|line_memory[1108] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.086     ; 5.418      ;
; 30.202 ; vga_controller:vga|line_memory[1412] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.086     ; 5.413      ;
; 30.205 ; vga_controller:vga|line_memory[1300] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.086     ; 5.410      ;
; 30.208 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[1909] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.067     ; 5.426      ;
; 30.223 ; vga_controller:vga|line_memory[1932] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.057     ; 5.421      ;
; 30.233 ; vga_controller:vga|shift_reg[1]      ; vga_controller:vga|VGA_B[6]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.031     ; 5.437      ;
; 30.252 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_R[7]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.020     ; 5.429      ;
; 30.258 ; vga_controller:vga|line_memory[1044] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.086     ; 5.357      ;
; 30.267 ; vga_controller:vga|line_memory[1040] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.094     ; 5.340      ;
; 30.280 ; vga_controller:vga|line_memory[1236] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.084     ; 5.337      ;
; 30.296 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_G[5]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.020     ; 5.385      ;
; 30.303 ; vga_controller:vga|line_memory[976]  ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.094     ; 5.304      ;
; 30.305 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[205]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.110     ; 5.286      ;
; 30.324 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_G[6]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.020     ; 5.357      ;
; 30.326 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[660]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.077     ; 5.298      ;
; 30.327 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[972]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.112     ; 5.262      ;
; 30.333 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_R[5]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.035     ; 5.333      ;
; 30.333 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_B[7]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.022     ; 5.346      ;
; 30.337 ; vga_controller:vga|shift_reg[1]      ; vga_controller:vga|VGA_R[6]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.027     ; 5.337      ;
; 30.344 ; vga_controller:vga|line_memory[1556] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.086     ; 5.271      ;
; 30.347 ; vga_controller:vga|line_memory[1620] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.086     ; 5.268      ;
; 30.356 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[1908] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.087     ; 5.258      ;
; 30.359 ; vga_controller:vga|line_memory[1812] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.086     ; 5.256      ;
; 30.369 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[1906] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.089     ; 5.243      ;
; 30.369 ; vga_controller:vga|line_memory[1156] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.086     ; 5.246      ;
; 30.373 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_G[7]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.020     ; 5.308      ;
; 30.384 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_B[4]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.035     ; 5.282      ;
; 30.387 ; vga_controller:vga|shift_reg[1]      ; vga_controller:vga|VGA_R[4]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.025     ; 5.289      ;
; 30.390 ; vga_controller:vga|line_memory[1460] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.082     ; 5.229      ;
; 30.392 ; vga_controller:vga|shift_reg[1]      ; vga_controller:vga|VGA_G[4]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.025     ; 5.284      ;
; 30.423 ; vga_controller:vga|line_memory[1159] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.065     ; 5.213      ;
; 30.427 ; vga_controller:vga|line_memory[1748] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.084     ; 5.190      ;
; 30.428 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[204]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.112     ; 5.161      ;
; 30.434 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_B[5]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.026     ; 5.241      ;
; 30.435 ; vga_controller:vga|line_memory[1876] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.086     ; 5.180      ;
; 30.436 ; vga_controller:vga|line_memory[1188] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.061     ; 5.204      ;
; 30.456 ; vga_controller:vga|line_memory[1634] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.078     ; 5.167      ;
; 30.477 ; vga_controller:vga|line_memory[1652] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.082     ; 5.142      ;
; 30.480 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_R[3]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.035     ; 5.186      ;
; 30.486 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[656]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.077     ; 5.138      ;
; 30.496 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[1911] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.100     ; 5.105      ;
; 30.497 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[1907] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.100     ; 5.104      ;
; 30.508 ; vga_controller:vga|shift_reg[1]      ; vga_controller:vga|VGA_R[7]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.025     ; 5.168      ;
; 30.513 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[1890] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.100     ; 5.088      ;
; 30.515 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[1910] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.081     ; 5.105      ;
; 30.518 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[973]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.110     ; 5.073      ;
; 30.523 ; vga_controller:vga|line_memory[1332] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.082     ; 5.096      ;
; 30.531 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_G[5]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.020     ; 5.150      ;
; 30.546 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[971]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.125     ; 5.030      ;
; 30.547 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[662]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.073     ; 5.081      ;
; 30.547 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[975]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.125     ; 5.029      ;
; 30.550 ; vga_controller:vga|line_memory[1028] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.085     ; 5.066      ;
; 30.553 ; vga_controller:vga|line_memory[1625] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.056     ; 5.092      ;
; 30.560 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_R[0]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.026     ; 5.115      ;
; 30.562 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[758]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.106     ; 5.033      ;
; 30.568 ; vga_controller:vga|line_memory[133]  ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.063     ; 5.070      ;
; 30.568 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_R[5]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.035     ; 5.098      ;
; 30.568 ; vga_controller:vga|hcount[1]         ; vga_controller:vga|VGA_B[7]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.022     ; 5.111      ;
; 30.574 ; vga_controller:vga|line_memory[800]  ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.087     ; 5.040      ;
; 30.580 ; vga_controller:vga|shift_reg[1]      ; vga_controller:vga|VGA_G[6]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.025     ; 5.096      ;
; 30.582 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[754]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.106     ; 5.013      ;
; 30.584 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_R[2]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.022     ; 5.095      ;
; 30.586 ; vga_controller:vga|line_memory[1364] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.086     ; 5.029      ;
; 30.587 ; vga_controller:vga|line_memory[1088] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.071     ; 5.043      ;
; 30.587 ; vga_controller:vga|line_memory[1155] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.065     ; 5.049      ;
; 30.596 ; vga_controller:vga|hcount[0]         ; vga_controller:vga|VGA_B[2]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.020     ; 5.085      ;
; 30.598 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[1984] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.081     ; 5.022      ;
; 30.598 ; vga_controller:vga|line_memory[37]   ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.052     ; 5.051      ;
; 30.604 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[102]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.072     ; 5.025      ;
; 30.610 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[97]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.074     ; 5.017      ;
; 30.613 ; vga_controller:vga|line_memory[1284] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.085     ; 5.003      ;
; 30.613 ; vga_controller:vga|line_memory[1697] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.069     ; 5.019      ;
; 30.614 ; vga_controller:vga|line_memory[1668] ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.086     ; 5.001      ;
; 30.614 ; vga_controller:vga|line_memory[41]   ; vga_controller:vga|ram_data_out      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.069     ; 5.018      ;
; 30.616 ; vga_controller:vga|even_line         ; vga_controller:vga|line_memory[1889] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.714       ; -0.073     ; 5.012      ;
+--------+--------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                         ;
+--------+--------------------------------------------------+----------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                      ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+----------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 66.856 ; disk_ii:disk|phase[2]                            ; disk_ii:disk|phase[0]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.039     ; 4.520      ;
; 66.860 ; disk_ii:disk|phase[2]                            ; disk_ii:disk|phase[5]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.039     ; 4.516      ;
; 66.861 ; disk_ii:disk|phase[2]                            ; disk_ii:disk|phase[6]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.039     ; 4.515      ;
; 66.868 ; disk_ii:disk|phase[2]                            ; disk_ii:disk|phase[2]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.039     ; 4.508      ;
; 66.892 ; disk_ii:disk|phase[1]                            ; disk_ii:disk|phase[0]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.040     ; 4.483      ;
; 66.896 ; disk_ii:disk|phase[1]                            ; disk_ii:disk|phase[5]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.040     ; 4.479      ;
; 66.897 ; disk_ii:disk|phase[1]                            ; disk_ii:disk|phase[6]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.040     ; 4.478      ;
; 66.904 ; disk_ii:disk|phase[1]                            ; disk_ii:disk|phase[2]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.040     ; 4.471      ;
; 67.002 ; disk_ii:disk|phase[2]                            ; disk_ii:disk|phase[4]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.039     ; 4.374      ;
; 67.038 ; disk_ii:disk|phase[1]                            ; disk_ii:disk|phase[4]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.040     ; 4.337      ;
; 67.112 ; disk_ii:disk|phase[2]                            ; disk_ii:disk|phase[3]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.038     ; 4.265      ;
; 67.115 ; disk_ii:disk|phase[2]                            ; disk_ii:disk|phase[1]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.038     ; 4.262      ;
; 67.148 ; disk_ii:disk|phase[1]                            ; disk_ii:disk|phase[3]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.039     ; 4.228      ;
; 67.151 ; disk_ii:disk|phase[1]                            ; disk_ii:disk|phase[1]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.039     ; 4.225      ;
; 67.651 ; disk_ii:disk|phase[0]                            ; disk_ii:disk|phase[0]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.039     ; 3.725      ;
; 67.655 ; disk_ii:disk|phase[0]                            ; disk_ii:disk|phase[5]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.039     ; 3.721      ;
; 67.656 ; disk_ii:disk|phase[0]                            ; disk_ii:disk|phase[6]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.039     ; 3.720      ;
; 67.663 ; disk_ii:disk|phase[0]                            ; disk_ii:disk|phase[2]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.039     ; 3.713      ;
; 67.797 ; disk_ii:disk|phase[0]                            ; disk_ii:disk|phase[4]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.039     ; 3.579      ;
; 67.825 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.058     ; 3.532      ;
; 67.825 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.058     ; 3.532      ;
; 67.825 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.058     ; 3.532      ;
; 67.825 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.058     ; 3.532      ;
; 67.825 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.058     ; 3.532      ;
; 67.845 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.058     ; 3.512      ;
; 67.845 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.058     ; 3.512      ;
; 67.845 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.058     ; 3.512      ;
; 67.845 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.058     ; 3.512      ;
; 67.845 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.058     ; 3.512      ;
; 67.862 ; spi_controller:sdcard_interface|write_addr[12]   ; spi_controller:sdcard_interface|argument[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.058     ; 3.495      ;
; 67.862 ; spi_controller:sdcard_interface|write_addr[12]   ; spi_controller:sdcard_interface|argument[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.058     ; 3.495      ;
; 67.862 ; spi_controller:sdcard_interface|write_addr[12]   ; spi_controller:sdcard_interface|argument[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.058     ; 3.495      ;
; 67.862 ; spi_controller:sdcard_interface|write_addr[12]   ; spi_controller:sdcard_interface|argument[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.058     ; 3.495      ;
; 67.862 ; spi_controller:sdcard_interface|write_addr[12]   ; spi_controller:sdcard_interface|argument[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.058     ; 3.495      ;
; 67.895 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.053     ; 3.467      ;
; 67.895 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[14] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.053     ; 3.467      ;
; 67.895 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[13] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.053     ; 3.467      ;
; 67.895 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[12] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.053     ; 3.467      ;
; 67.895 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[11] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.053     ; 3.467      ;
; 67.895 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.053     ; 3.467      ;
; 67.895 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.053     ; 3.467      ;
; 67.895 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.053     ; 3.467      ;
; 67.907 ; disk_ii:disk|phase[0]                            ; disk_ii:disk|phase[3]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.038     ; 3.470      ;
; 67.908 ; spi_controller:sdcard_interface|write_addr[2]    ; spi_controller:sdcard_interface|argument[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.058     ; 3.449      ;
; 67.908 ; spi_controller:sdcard_interface|write_addr[2]    ; spi_controller:sdcard_interface|argument[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.058     ; 3.449      ;
; 67.908 ; spi_controller:sdcard_interface|write_addr[2]    ; spi_controller:sdcard_interface|argument[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.058     ; 3.449      ;
; 67.908 ; spi_controller:sdcard_interface|write_addr[2]    ; spi_controller:sdcard_interface|argument[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.058     ; 3.449      ;
; 67.908 ; spi_controller:sdcard_interface|write_addr[2]    ; spi_controller:sdcard_interface|argument[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.058     ; 3.449      ;
; 67.908 ; spi_controller:sdcard_interface|write_addr[3]    ; spi_controller:sdcard_interface|argument[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.058     ; 3.449      ;
; 67.908 ; spi_controller:sdcard_interface|write_addr[3]    ; spi_controller:sdcard_interface|argument[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.058     ; 3.449      ;
; 67.908 ; spi_controller:sdcard_interface|write_addr[3]    ; spi_controller:sdcard_interface|argument[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.058     ; 3.449      ;
; 67.908 ; spi_controller:sdcard_interface|write_addr[3]    ; spi_controller:sdcard_interface|argument[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.058     ; 3.449      ;
; 67.908 ; spi_controller:sdcard_interface|write_addr[3]    ; spi_controller:sdcard_interface|argument[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.058     ; 3.449      ;
; 67.910 ; disk_ii:disk|phase[0]                            ; disk_ii:disk|phase[1]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.038     ; 3.467      ;
; 67.912 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.030     ; 3.473      ;
; 67.912 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.030     ; 3.473      ;
; 67.912 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.030     ; 3.473      ;
; 67.912 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.030     ; 3.473      ;
; 67.912 ; spi_controller:sdcard_interface|state.CHECK_CMD0 ; spi_controller:sdcard_interface|argument[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.030     ; 3.473      ;
; 67.913 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[31] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.048     ; 3.454      ;
; 67.913 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[29] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.048     ; 3.454      ;
; 67.913 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[28] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.048     ; 3.454      ;
; 67.913 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[27] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.048     ; 3.454      ;
; 67.913 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[26] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.048     ; 3.454      ;
; 67.913 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[25] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.048     ; 3.454      ;
; 67.913 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[24] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.048     ; 3.454      ;
; 67.913 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[23] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.048     ; 3.454      ;
; 67.913 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.048     ; 3.454      ;
; 67.913 ; spi_controller:sdcard_interface|write_addr[9]    ; spi_controller:sdcard_interface|argument[16] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.048     ; 3.454      ;
; 67.915 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.053     ; 3.447      ;
; 67.915 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[14] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.053     ; 3.447      ;
; 67.915 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[13] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.053     ; 3.447      ;
; 67.915 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[12] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.053     ; 3.447      ;
; 67.915 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[11] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.053     ; 3.447      ;
; 67.915 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.053     ; 3.447      ;
; 67.915 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.053     ; 3.447      ;
; 67.915 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.053     ; 3.447      ;
; 67.932 ; spi_controller:sdcard_interface|write_addr[12]   ; spi_controller:sdcard_interface|argument[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.053     ; 3.430      ;
; 67.932 ; spi_controller:sdcard_interface|write_addr[12]   ; spi_controller:sdcard_interface|argument[14] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.053     ; 3.430      ;
; 67.932 ; spi_controller:sdcard_interface|write_addr[12]   ; spi_controller:sdcard_interface|argument[13] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.053     ; 3.430      ;
; 67.932 ; spi_controller:sdcard_interface|write_addr[12]   ; spi_controller:sdcard_interface|argument[12] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.053     ; 3.430      ;
; 67.932 ; spi_controller:sdcard_interface|write_addr[12]   ; spi_controller:sdcard_interface|argument[11] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.053     ; 3.430      ;
; 67.932 ; spi_controller:sdcard_interface|write_addr[12]   ; spi_controller:sdcard_interface|argument[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.053     ; 3.430      ;
; 67.932 ; spi_controller:sdcard_interface|write_addr[12]   ; spi_controller:sdcard_interface|argument[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.053     ; 3.430      ;
; 67.932 ; spi_controller:sdcard_interface|write_addr[12]   ; spi_controller:sdcard_interface|argument[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.053     ; 3.430      ;
; 67.933 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[31] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.048     ; 3.434      ;
; 67.933 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[29] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.048     ; 3.434      ;
; 67.933 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[28] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.048     ; 3.434      ;
; 67.933 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[27] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.048     ; 3.434      ;
; 67.933 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[26] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.048     ; 3.434      ;
; 67.933 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[25] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.048     ; 3.434      ;
; 67.933 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[24] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.048     ; 3.434      ;
; 67.933 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[23] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.048     ; 3.434      ;
; 67.933 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.048     ; 3.434      ;
; 67.933 ; spi_controller:sdcard_interface|write_addr[11]   ; spi_controller:sdcard_interface|argument[16] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.048     ; 3.434      ;
; 67.940 ; spi_controller:sdcard_interface|write_addr[8]    ; spi_controller:sdcard_interface|argument[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.058     ; 3.417      ;
; 67.940 ; spi_controller:sdcard_interface|write_addr[8]    ; spi_controller:sdcard_interface|argument[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.058     ; 3.417      ;
; 67.940 ; spi_controller:sdcard_interface|write_addr[8]    ; spi_controller:sdcard_interface|argument[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.058     ; 3.417      ;
; 67.940 ; spi_controller:sdcard_interface|write_addr[8]    ; spi_controller:sdcard_interface|argument[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.058     ; 3.417      ;
; 67.940 ; spi_controller:sdcard_interface|write_addr[8]    ; spi_controller:sdcard_interface|argument[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.058     ; 3.417      ;
+--------+--------------------------------------------------+----------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'apple2:core|timing_generator:timing|Q3'                                                                                                                                                               ;
+--------+----------------------------------------------+---------------------------------------+-------------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                               ; Launch Clock                                    ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------------------------------------+-------------------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.629 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|T[2]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.806      ; 0.331      ;
; -1.534 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|T[4]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.806      ; 0.426      ;
; -1.496 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|T[1]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.800      ; 0.458      ;
; -1.382 ; apple2:core|timing_generator:timing|PRE_PHI0 ; apple2:core|speaker_sig               ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.803      ; 0.575      ;
; -1.333 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|myAddr[9]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.800      ; 0.621      ;
; -1.270 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[34]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.803      ; 0.687      ;
; -1.239 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[15]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.803      ; 0.718      ;
; -1.224 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[17]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.796      ; 0.726      ;
; -1.219 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[12]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.813      ; 0.748      ;
; -1.215 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[11]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.813      ; 0.752      ;
; -1.193 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[1]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.805      ; 0.766      ;
; -1.180 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[42]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.813      ; 0.787      ;
; -1.151 ; power_on_reset                               ; disk_ii:disk|\read_head:byte_delay[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.799      ; 0.802      ;
; -1.147 ; keyboard:keyboard|key_pressed                ; apple2:core|cpu65xx:cpu|theOpcode[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.808      ; 0.815      ;
; -1.146 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[27]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.801      ; 0.809      ;
; -1.139 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.801      ; 0.816      ;
; -1.139 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[32]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.803      ; 0.818      ;
; -1.136 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[17]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.796      ; 0.814      ;
; -1.097 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[18]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.785      ; 0.842      ;
; -1.092 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|myAddr[1]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.799      ; 0.861      ;
; -1.088 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[19]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.804      ; 0.870      ;
; -1.084 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[33]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.790      ; 0.860      ;
; -1.082 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[24]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.792      ; 0.864      ;
; -1.070 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.796      ; 0.880      ;
; -1.067 ; keyboard:keyboard|key_pressed                ; apple2:core|cpu65xx:cpu|T[7]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.807      ; 0.894      ;
; -1.065 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[39]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.813      ; 0.902      ;
; -1.064 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[14]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.792      ; 0.882      ;
; -1.064 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|myAddr[10]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.786      ; 0.876      ;
; -1.057 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[16]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.785      ; 0.882      ;
; -1.040 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.813      ; 0.927      ;
; -1.038 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|myAddr[4]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.794      ; 0.910      ;
; -1.037 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[19]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.799      ; 0.916      ;
; -1.034 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|T[3]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.800      ; 0.920      ;
; -1.026 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|opcInfo[22]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.805      ; 0.933      ;
; -1.022 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[31]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.804      ; 0.936      ;
; -1.021 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[9]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.803      ; 0.936      ;
; -1.015 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[25]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.797      ; 0.936      ;
; -1.010 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[30]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.796      ; 0.940      ;
; -0.996 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[32]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.798      ; 0.956      ;
; -0.996 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[22]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.810      ; 0.968      ;
; -0.992 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|myAddr[12]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.786      ; 0.948      ;
; -0.977 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[20]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.797      ; 0.974      ;
; -0.977 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[10]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.785      ; 0.962      ;
; -0.970 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[15]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.798      ; 0.982      ;
; -0.966 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[33]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.785      ; 0.973      ;
; -0.963 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[13]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.785      ; 0.976      ;
; -0.963 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[42]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.813      ; 1.004      ;
; -0.961 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[29]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.790      ; 0.983      ;
; -0.952 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|myAddr[2]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.790      ; 0.992      ;
; -0.951 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[4]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.806      ; 1.009      ;
; -0.947 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|opcInfo[12]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.813      ; 1.020      ;
; -0.947 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[32]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.798      ; 1.005      ;
; -0.940 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.796      ; 1.010      ;
; -0.937 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[21]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.785      ; 1.002      ;
; -0.936 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[16]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.790      ; 1.008      ;
; -0.936 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.813      ; 1.031      ;
; -0.931 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[29]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.785      ; 1.008      ;
; -0.930 ; apple2:core|DL[7]                            ; apple2:core|cpu65xx:cpu|theOpcode[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.818      ; 1.042      ;
; -0.927 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.792      ; 1.019      ;
; -0.926 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[35]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.792      ; 1.020      ;
; -0.926 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[11]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.813      ; 1.041      ;
; -0.924 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[20]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.792      ; 1.022      ;
; -0.912 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|doReg[2]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.786      ; 1.028      ;
; -0.907 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[23]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.792      ; 1.039      ;
; -0.907 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[25]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.792      ; 1.039      ;
; -0.905 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[36]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.796      ; 1.045      ;
; -0.903 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.798      ; 1.049      ;
; -0.899 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|opcInfo[11]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.813      ; 1.068      ;
; -0.892 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[37]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.801      ; 1.063      ;
; -0.888 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|opcInfo[13]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.785      ; 1.051      ;
; -0.887 ; apple2:core|DL[7]                            ; apple2:core|cpu65xx:cpu|T[7]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.817      ; 1.084      ;
; -0.887 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.801      ; 1.068      ;
; -0.886 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|opcInfo[17]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.796      ; 1.064      ;
; -0.886 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|opcInfo[10]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.785      ; 1.053      ;
; -0.885 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[42]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.818      ; 1.087      ;
; -0.882 ; apple2:core|DL[5]                            ; apple2:core|cpu65xx:cpu|theOpcode[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.813      ; 1.085      ;
; -0.881 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[26]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.813      ; 1.086      ;
; -0.878 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|opcInfo[20]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.792      ; 1.068      ;
; -0.877 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|opcInfo[42]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.813      ; 1.090      ;
; -0.876 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[1]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.805      ; 1.083      ;
; -0.876 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|opcInfo[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.813      ; 1.091      ;
; -0.867 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|myAddr[3]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.800      ; 1.087      ;
; -0.867 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[27]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.796      ; 1.083      ;
; -0.864 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|opcInfo[14]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.792      ; 1.082      ;
; -0.863 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[28]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.796      ; 1.087      ;
; -0.857 ; apple2:core|DL[6]                            ; apple2:core|cpu65xx:cpu|theOpcode[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.818      ; 1.115      ;
; -0.856 ; apple2:core|DL[0]                            ; apple2:core|cpu65xx:cpu|T[0]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.822      ; 1.120      ;
; -0.853 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.792      ; 1.093      ;
; -0.852 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[20]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.792      ; 1.094      ;
; -0.852 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[14]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.792      ; 1.094      ;
; -0.852 ; apple2:core|DL[2]                            ; apple2:core|cpu65xx:cpu|opcInfo[1]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.805      ; 1.107      ;
; -0.851 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[36]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.801      ; 1.104      ;
; -0.851 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[24]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.792      ; 1.095      ;
; -0.851 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[24]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.797      ; 1.100      ;
; -0.850 ; apple2:core|DL[1]                            ; apple2:core|cpu65xx:cpu|opcInfo[28]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.801      ; 1.105      ;
; -0.847 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[22]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.805      ; 1.112      ;
; -0.846 ; keyboard:keyboard|key_pressed                ; apple2:core|cpu65xx:cpu|myAddr[7]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.807      ; 1.115      ;
; -0.846 ; apple2:core|DL[3]                            ; apple2:core|cpu65xx:cpu|opcInfo[30]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.796      ; 1.104      ;
; -0.846 ; apple2:core|DL[4]                            ; apple2:core|cpu65xx:cpu|opcInfo[27]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.796      ; 1.104      ;
; -0.841 ; apple2:core|main_roms:roms|dout[4]           ; apple2:core|cpu65xx:cpu|T[4]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3 ; 0.000        ; 1.796      ; 1.109      ;
+--------+----------------------------------------------+---------------------------------------+-------------------------------------------------+----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                 ;
+--------+------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                            ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; -1.234 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[20]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.785      ; 0.709      ;
; -1.234 ; power_on_reset                                 ; i2c_controller:i2c|\send_data:state.D_DONE         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.784      ; 0.708      ;
; -1.233 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:state.P_STOP       ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.777      ; 0.702      ;
; -1.232 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:phase.ONE          ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.784      ; 0.710      ;
; -1.230 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[17]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.785      ; 0.713      ;
; -1.230 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:state.P_ADDR_ACK   ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.777      ; 0.705      ;
; -1.229 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[19]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.785      ; 0.714      ;
; -1.076 ; power_on_reset                                 ; i2c_controller:i2c|\send_data:state.D_SEND         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.784      ; 0.866      ;
; -1.076 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:phase.ACK          ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.784      ; 0.866      ;
; -1.075 ; power_on_reset                                 ; i2c_controller:i2c|\send_data:state.D_IDLE         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.784      ; 0.867      ;
; -1.072 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:phase.IDLE         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.784      ; 0.870      ;
; -1.070 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:phase.ZERO         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.784      ; 0.872      ;
; -1.064 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[22]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.785      ; 0.879      ;
; -1.064 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[21]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.785      ; 0.879      ;
; -1.064 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[18]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.785      ; 0.879      ;
; -1.064 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[16]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.785      ; 0.879      ;
; -1.064 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[15]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.785      ; 0.879      ;
; -1.064 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[14]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.785      ; 0.879      ;
; -1.064 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[13]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.785      ; 0.879      ;
; -1.064 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[0]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.785      ; 0.879      ;
; -1.064 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[2]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.785      ; 0.879      ;
; -1.064 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[1]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.785      ; 0.879      ;
; -1.061 ; power_on_reset                                 ; i2c_controller:i2c|data2[0]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.777      ; 0.874      ;
; -1.061 ; power_on_reset                                 ; i2c_controller:i2c|data2[1]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.777      ; 0.874      ;
; -1.061 ; power_on_reset                                 ; i2c_controller:i2c|data2[2]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.777      ; 0.874      ;
; -1.061 ; power_on_reset                                 ; i2c_controller:i2c|data2[3]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.777      ; 0.874      ;
; -1.061 ; power_on_reset                                 ; i2c_controller:i2c|data2[5]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.777      ; 0.874      ;
; -1.061 ; power_on_reset                                 ; i2c_controller:i2c|data2[7]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.777      ; 0.874      ;
; -1.061 ; power_on_reset                                 ; i2c_controller:i2c|\send_data:reg[3]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.777      ; 0.874      ;
; -1.061 ; power_on_reset                                 ; i2c_controller:i2c|\send_data:reg[0]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.777      ; 0.874      ;
; -1.061 ; power_on_reset                                 ; i2c_controller:i2c|\send_data:reg[1]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.777      ; 0.874      ;
; -1.061 ; power_on_reset                                 ; i2c_controller:i2c|\send_data:reg[2]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.777      ; 0.874      ;
; -1.053 ; power_on_reset                                 ; i2c_controller:i2c|send                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.784      ; 0.889      ;
; -1.052 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:state.P_DATA2_ACK  ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.777      ; 0.883      ;
; -1.052 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:state.P_DATA1_ACK  ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.777      ; 0.883      ;
; -1.052 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:state.P_WRITE      ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.777      ; 0.883      ;
; -1.052 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:state.P_START      ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.777      ; 0.883      ;
; -1.052 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:state.P_ADDR       ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.777      ; 0.883      ;
; -1.052 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:state.P_DATA2      ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.777      ; 0.883      ;
; -1.052 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:state.P_DATA1      ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.777      ; 0.883      ;
; -0.940 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[8]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.785      ; 1.003      ;
; -0.940 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[12]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.785      ; 1.003      ;
; -0.940 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[11]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.785      ; 1.003      ;
; -0.940 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[10]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.785      ; 1.003      ;
; -0.940 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[9]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.785      ; 1.003      ;
; -0.940 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[7]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.785      ; 1.003      ;
; -0.940 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[6]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.785      ; 1.003      ;
; -0.940 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[5]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.785      ; 1.003      ;
; -0.940 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[4]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.785      ; 1.003      ;
; -0.940 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:sreg[3]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.785      ; 1.003      ;
; -0.929 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:phase.STOP         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.784      ; 1.013      ;
; -0.928 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:phase.START        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.784      ; 1.014      ;
; -0.920 ; power_on_reset                                 ; i2c_controller:i2c|SDAT~en                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.784      ; 1.022      ;
; -0.906 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:clock_prescaler[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.784      ; 1.036      ;
; -0.906 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:clock_prescaler[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.784      ; 1.036      ;
; -0.906 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:clock_prescaler[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.784      ; 1.036      ;
; -0.906 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:clock_prescaler[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.784      ; 1.036      ;
; -0.906 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:clock_prescaler[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.784      ; 1.036      ;
; -0.906 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:clock_prescaler[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.784      ; 1.036      ;
; -0.906 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:clock_prescaler[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.784      ; 1.036      ;
; -0.906 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:clock_prescaler[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.784      ; 1.036      ;
; -0.845 ; power_on_reset                                 ; i2c_controller:i2c|data1[4]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.778      ; 1.091      ;
; -0.845 ; power_on_reset                                 ; i2c_controller:i2c|data1[1]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.778      ; 1.091      ;
; -0.845 ; power_on_reset                                 ; i2c_controller:i2c|data1[2]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.778      ; 1.091      ;
; -0.845 ; power_on_reset                                 ; i2c_controller:i2c|data1[3]                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.778      ; 1.091      ;
; -0.835 ; power_on_reset                                 ; i2c_controller:i2c|SCLK                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.784      ; 1.107      ;
; -0.741 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:bit_counter[0]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.777      ; 1.194      ;
; -0.741 ; power_on_reset                                 ; i2c_controller:i2c|done                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.777      ; 1.194      ;
; -0.559 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.784      ; 1.383      ;
; -0.532 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:bit_counter[2]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.777      ; 1.403      ;
; -0.532 ; power_on_reset                                 ; i2c_controller:i2c|\send_packet:bit_counter[1]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 0.004        ; 1.777      ; 1.403      ;
; 0.182  ; i2c_controller:i2c|\send_packet:sreg[22]       ; i2c_controller:i2c|\send_packet:sreg[22]           ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; i2c_controller:i2c|\send_packet:sreg[21]       ; i2c_controller:i2c|\send_packet:sreg[21]           ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; i2c_controller:i2c|\send_packet:sreg[18]       ; i2c_controller:i2c|\send_packet:sreg[18]           ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; i2c_controller:i2c|\send_packet:sreg[16]       ; i2c_controller:i2c|\send_packet:sreg[16]           ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; i2c_controller:i2c|\send_packet:sreg[15]       ; i2c_controller:i2c|\send_packet:sreg[15]           ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; i2c_controller:i2c|\send_packet:sreg[14]       ; i2c_controller:i2c|\send_packet:sreg[14]           ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; i2c_controller:i2c|\send_packet:sreg[13]       ; i2c_controller:i2c|\send_packet:sreg[13]           ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; i2c_controller:i2c|\send_packet:sreg[0]        ; i2c_controller:i2c|\send_packet:sreg[0]            ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.183  ; i2c_controller:i2c|\send_packet:phase.IDLE     ; i2c_controller:i2c|\send_packet:phase.IDLE         ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; i2c_controller:i2c|\send_packet:phase.STOP     ; i2c_controller:i2c|\send_packet:phase.STOP         ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; i2c_controller:i2c|\send_packet:phase.START    ; i2c_controller:i2c|\send_packet:phase.START        ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; i2c_controller:i2c|\send_packet:phase.ACK      ; i2c_controller:i2c|\send_packet:phase.ACK          ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; i2c_controller:i2c|\send_packet:phase.ZERO     ; i2c_controller:i2c|\send_packet:phase.ZERO         ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; i2c_controller:i2c|\send_packet:sreg[8]        ; i2c_controller:i2c|\send_packet:sreg[8]            ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; i2c_controller:i2c|\send_packet:state.P_ADDR   ; i2c_controller:i2c|\send_packet:state.P_ADDR       ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; i2c_controller:i2c|\send_packet:bit_counter[0] ; i2c_controller:i2c|\send_packet:bit_counter[0]     ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; i2c_controller:i2c|\send_packet:state.P_DATA2  ; i2c_controller:i2c|\send_packet:state.P_DATA2      ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; i2c_controller:i2c|\send_packet:state.P_DATA1  ; i2c_controller:i2c|\send_packet:state.P_DATA1      ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; i2c_controller:i2c|\send_packet:state.P_IDLE   ; i2c_controller:i2c|\send_packet:state.P_IDLE       ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; i2c_controller:i2c|\send_packet:bit_counter[1] ; i2c_controller:i2c|\send_packet:bit_counter[1]     ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; i2c_controller:i2c|send                        ; i2c_controller:i2c|send                            ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; i2c_controller:i2c|\send_data:state.D_SEND     ; i2c_controller:i2c|\send_data:state.D_SEND         ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; i2c_controller:i2c|\send_data:state.D_IDLE     ; i2c_controller:i2c|\send_data:state.D_IDLE         ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.188  ; i2c_controller:i2c|\send_packet:sreg[0]        ; i2c_controller:i2c|\send_packet:sreg[1]            ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.313      ;
; 0.189  ; i2c_controller:i2c|\send_packet:sreg[8]        ; i2c_controller:i2c|\send_packet:sreg[9]            ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.313      ;
; 0.189  ; i2c_controller:i2c|\send_packet:sreg[1]        ; i2c_controller:i2c|\send_packet:sreg[2]            ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189  ; i2c_controller:i2c|\send_packet:sreg[7]        ; i2c_controller:i2c|\send_packet:sreg[8]            ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.313      ;
; 0.190  ; i2c_controller:i2c|\send_packet:sreg[10]       ; i2c_controller:i2c|\send_packet:sreg[11]           ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.190  ; i2c_controller:i2c|\send_packet:sreg[6]        ; i2c_controller:i2c|\send_packet:sreg[7]            ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
+--------+------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                           ;
+--------+-----------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                  ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -1.115 ; disk_ii:disk|phase[7] ; spi_controller:sdcard_interface|current_track[5]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.601      ; 0.570      ;
; -1.075 ; disk_ii:disk|phase[6] ; spi_controller:sdcard_interface|current_track[4]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.601      ; 0.610      ;
; -1.073 ; disk_ii:disk|phase[5] ; spi_controller:sdcard_interface|current_track[3]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.601      ; 0.612      ;
; -1.014 ; disk_ii:disk|phase[3] ; spi_controller:sdcard_interface|current_track[1]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.607      ; 0.677      ;
; -0.940 ; disk_ii:disk|phase[2] ; spi_controller:sdcard_interface|current_track[0]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.608      ; 0.752      ;
; -0.765 ; disk_ii:disk|phase[6] ; spi_controller:sdcard_interface|\sd_fsm:lba[7]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.610      ; 0.929      ;
; -0.659 ; disk_ii:disk|phase[7] ; spi_controller:sdcard_interface|\sd_fsm:lba[8]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.610      ; 1.035      ;
; -0.635 ; disk_ii:disk|phase[4] ; spi_controller:sdcard_interface|current_track[2]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.601      ; 1.050      ;
; -0.629 ; disk_ii:disk|phase[5] ; spi_controller:sdcard_interface|\sd_fsm:lba[7]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.610      ; 1.065      ;
; -0.622 ; disk_ii:disk|phase[4] ; spi_controller:sdcard_interface|\sd_fsm:lba[7]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.610      ; 1.072      ;
; -0.565 ; disk_ii:disk|phase[3] ; spi_controller:sdcard_interface|\sd_fsm:lba[7]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.609      ; 1.128      ;
; -0.543 ; disk_ii:disk|phase[2] ; spi_controller:sdcard_interface|\sd_fsm:lba[7]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.610      ; 1.151      ;
; -0.520 ; disk_ii:disk|phase[2] ; spi_controller:sdcard_interface|\sd_fsm:lba[2]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.622      ; 1.186      ;
; -0.513 ; disk_ii:disk|phase[2] ; spi_controller:sdcard_interface|\sd_fsm:lba[0]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.622      ; 1.193      ;
; -0.497 ; disk_ii:disk|phase[6] ; spi_controller:sdcard_interface|\sd_fsm:lba[8]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.610      ; 1.197      ;
; -0.481 ; power_on_reset        ; spi_controller:sdcard_interface|state.READ_BLOCK_CRC     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.587      ; 1.190      ;
; -0.480 ; power_on_reset        ; spi_controller:sdcard_interface|state.CHECK_SET_BLOCKLEN ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.587      ; 1.191      ;
; -0.479 ; power_on_reset        ; spi_controller:sdcard_interface|state.CHECK_CMD1         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.587      ; 1.192      ;
; -0.472 ; disk_ii:disk|phase[3] ; spi_controller:sdcard_interface|\sd_fsm:lba[4]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.621      ; 1.233      ;
; -0.468 ; disk_ii:disk|phase[5] ; spi_controller:sdcard_interface|\sd_fsm:lba[6]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.622      ; 1.238      ;
; -0.464 ; power_on_reset        ; spi_controller:sdcard_interface|state.CHECK_CMD0         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.588      ; 1.208      ;
; -0.462 ; power_on_reset        ; spi_controller:sdcard_interface|state.CHECK_CMD8         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.588      ; 1.210      ;
; -0.461 ; power_on_reset        ; spi_controller:sdcard_interface|state.POWER_UP           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.588      ; 1.211      ;
; -0.458 ; disk_ii:disk|phase[4] ; spi_controller:sdcard_interface|\sd_fsm:lba[5]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.622      ; 1.248      ;
; -0.457 ; disk_ii:disk|phase[5] ; spi_controller:sdcard_interface|\sd_fsm:lba[8]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.610      ; 1.237      ;
; -0.450 ; disk_ii:disk|phase[4] ; spi_controller:sdcard_interface|\sd_fsm:lba[8]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.610      ; 1.244      ;
; -0.445 ; disk_ii:disk|phase[7] ; spi_controller:sdcard_interface|\sd_fsm:lba[7]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.610      ; 1.249      ;
; -0.414 ; power_on_reset        ; spi_controller:sdcard_interface|state.CHECK_CMD58        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.586      ; 1.256      ;
; -0.412 ; power_on_reset        ; spi_controller:sdcard_interface|state.CHECK_CMD55        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.586      ; 1.258      ;
; -0.411 ; power_on_reset        ; spi_controller:sdcard_interface|state.READ_BLOCK_DATA    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.586      ; 1.259      ;
; -0.393 ; disk_ii:disk|phase[3] ; spi_controller:sdcard_interface|\sd_fsm:lba[8]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.609      ; 1.300      ;
; -0.392 ; disk_ii:disk|phase[7] ; spi_controller:sdcard_interface|\sd_fsm:lba[13]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.617      ; 1.309      ;
; -0.375 ; disk_ii:disk|phase[6] ; spi_controller:sdcard_interface|\sd_fsm:lba[13]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.617      ; 1.326      ;
; -0.371 ; disk_ii:disk|phase[2] ; spi_controller:sdcard_interface|\sd_fsm:lba[8]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.610      ; 1.323      ;
; -0.369 ; power_on_reset        ; spi_controller:sdcard_interface|argument[7]              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.599      ; 1.314      ;
; -0.357 ; disk_ii:disk|phase[2] ; spi_controller:sdcard_interface|\sd_fsm:lba[3]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.622      ; 1.349      ;
; -0.354 ; disk_ii:disk|phase[7] ; spi_controller:sdcard_interface|\sd_fsm:lba[17]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.617      ; 1.347      ;
; -0.348 ; disk_ii:disk|phase[6] ; spi_controller:sdcard_interface|\sd_fsm:lba[16]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.617      ; 1.353      ;
; -0.342 ; power_on_reset        ; spi_controller:sdcard_interface|argument[30]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.598      ; 1.340      ;
; -0.340 ; disk_ii:disk|phase[7] ; spi_controller:sdcard_interface|\sd_fsm:lba[22]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.617      ; 1.361      ;
; -0.335 ; disk_ii:disk|phase[5] ; spi_controller:sdcard_interface|\sd_fsm:lba[13]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.617      ; 1.366      ;
; -0.328 ; disk_ii:disk|phase[4] ; spi_controller:sdcard_interface|\sd_fsm:lba[13]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.617      ; 1.373      ;
; -0.323 ; disk_ii:disk|phase[6] ; spi_controller:sdcard_interface|\sd_fsm:lba[22]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.617      ; 1.378      ;
; -0.316 ; disk_ii:disk|phase[4] ; spi_controller:sdcard_interface|\sd_fsm:lba[6]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.622      ; 1.390      ;
; -0.305 ; disk_ii:disk|phase[2] ; spi_controller:sdcard_interface|\sd_fsm:lba[4]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.622      ; 1.401      ;
; -0.305 ; disk_ii:disk|phase[3] ; spi_controller:sdcard_interface|\sd_fsm:lba[5]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.621      ; 1.400      ;
; -0.300 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[48]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.607      ; 1.391      ;
; -0.300 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[50]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.607      ; 1.391      ;
; -0.300 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[52]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.607      ; 1.391      ;
; -0.298 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[54]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.607      ; 1.393      ;
; -0.298 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[46]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.607      ; 1.393      ;
; -0.294 ; power_on_reset        ; spi_controller:sdcard_interface|state.RECEIVE_BYTE       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.600      ; 1.390      ;
; -0.294 ; power_on_reset        ; spi_controller:sdcard_interface|state.RECEIVE_BYTE_WAIT  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.600      ; 1.390      ;
; -0.294 ; power_on_reset        ; spi_controller:sdcard_interface|state.SEND_CMD           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.600      ; 1.390      ;
; -0.294 ; power_on_reset        ; spi_controller:sdcard_interface|\sd_fsm:counter[7]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.591      ; 1.381      ;
; -0.291 ; power_on_reset        ; spi_controller:sdcard_interface|command[2]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.585      ; 1.378      ;
; -0.288 ; power_on_reset        ; spi_controller:sdcard_interface|command[1]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.585      ; 1.381      ;
; -0.283 ; disk_ii:disk|phase[5] ; spi_controller:sdcard_interface|\sd_fsm:lba[22]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.617      ; 1.418      ;
; -0.283 ; disk_ii:disk|phase[2] ; spi_controller:sdcard_interface|\sd_fsm:lba[5]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.622      ; 1.423      ;
; -0.279 ; disk_ii:disk|phase[7] ; spi_controller:sdcard_interface|\sd_fsm:lba[11]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.622      ; 1.427      ;
; -0.276 ; disk_ii:disk|phase[4] ; spi_controller:sdcard_interface|\sd_fsm:lba[22]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.617      ; 1.425      ;
; -0.271 ; power_on_reset        ; spi_controller:sdcard_interface|high_capacity            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.580      ; 1.393      ;
; -0.271 ; disk_ii:disk|phase[3] ; spi_controller:sdcard_interface|\sd_fsm:lba[13]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.616      ; 1.429      ;
; -0.269 ; power_on_reset        ; spi_controller:sdcard_interface|state.WAIT_NRC           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.586      ; 1.401      ;
; -0.269 ; power_on_reset        ; spi_controller:sdcard_interface|command[4]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.586      ; 1.401      ;
; -0.269 ; power_on_reset        ; spi_controller:sdcard_interface|argument[9]              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.586      ; 1.401      ;
; -0.267 ; power_on_reset        ; spi_controller:sdcard_interface|\sd_fsm:byte_counter[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.579      ; 1.396      ;
; -0.267 ; power_on_reset        ; spi_controller:sdcard_interface|\sd_fsm:byte_counter[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.579      ; 1.396      ;
; -0.267 ; power_on_reset        ; spi_controller:sdcard_interface|\sd_fsm:byte_counter[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.579      ; 1.396      ;
; -0.267 ; disk_ii:disk|phase[2] ; spi_controller:sdcard_interface|\sd_fsm:lba[11]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.622      ; 1.439      ;
; -0.265 ; power_on_reset        ; spi_controller:sdcard_interface|argument[8]              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.599      ; 1.418      ;
; -0.262 ; power_on_reset        ; spi_controller:sdcard_interface|argument[3]              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.599      ; 1.421      ;
; -0.262 ; disk_ii:disk|phase[6] ; spi_controller:sdcard_interface|\sd_fsm:lba[11]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.622      ; 1.444      ;
; -0.261 ; power_on_reset        ; spi_controller:sdcard_interface|argument[1]              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.599      ; 1.422      ;
; -0.259 ; disk_ii:disk|phase[3] ; spi_controller:sdcard_interface|\sd_fsm:lba[6]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.621      ; 1.446      ;
; -0.250 ; power_on_reset        ; spi_controller:sdcard_interface|current_image[7]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.576      ; 1.410      ;
; -0.250 ; power_on_reset        ; spi_controller:sdcard_interface|current_image[1]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.576      ; 1.410      ;
; -0.250 ; power_on_reset        ; spi_controller:sdcard_interface|current_track[2]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.576      ; 1.410      ;
; -0.249 ; power_on_reset        ; spi_controller:sdcard_interface|current_track[5]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.576      ; 1.411      ;
; -0.249 ; power_on_reset        ; spi_controller:sdcard_interface|current_track[4]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.576      ; 1.411      ;
; -0.249 ; power_on_reset        ; spi_controller:sdcard_interface|current_image[0]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.576      ; 1.411      ;
; -0.249 ; disk_ii:disk|phase[2] ; spi_controller:sdcard_interface|\sd_fsm:lba[13]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.617      ; 1.452      ;
; -0.248 ; power_on_reset        ; spi_controller:sdcard_interface|current_image[3]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.576      ; 1.412      ;
; -0.248 ; power_on_reset        ; spi_controller:sdcard_interface|current_track[3]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.576      ; 1.412      ;
; -0.237 ; disk_ii:disk|phase[2] ; spi_controller:sdcard_interface|\sd_fsm:lba[6]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.622      ; 1.469      ;
; -0.229 ; power_on_reset        ; spi_controller:sdcard_interface|current_track[1]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.583      ; 1.438      ;
; -0.222 ; disk_ii:disk|phase[5] ; spi_controller:sdcard_interface|\sd_fsm:lba[11]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.622      ; 1.484      ;
; -0.219 ; disk_ii:disk|phase[3] ; spi_controller:sdcard_interface|\sd_fsm:lba[22]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.616      ; 1.481      ;
; -0.215 ; disk_ii:disk|phase[4] ; spi_controller:sdcard_interface|\sd_fsm:lba[11]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.622      ; 1.491      ;
; -0.214 ; disk_ii:disk|phase[6] ; spi_controller:sdcard_interface|\sd_fsm:lba[17]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.617      ; 1.487      ;
; -0.213 ; power_on_reset        ; spi_controller:sdcard_interface|state.READ_BLOCK_WAIT    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.588      ; 1.459      ;
; -0.212 ; disk_ii:disk|phase[5] ; spi_controller:sdcard_interface|\sd_fsm:lba[16]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.617      ; 1.489      ;
; -0.210 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[55]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.607      ; 1.481      ;
; -0.210 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[53]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.607      ; 1.481      ;
; -0.210 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[49]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.607      ; 1.481      ;
; -0.209 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[51]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.607      ; 1.482      ;
; -0.205 ; disk_ii:disk|phase[4] ; spi_controller:sdcard_interface|\sd_fsm:lba[16]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.617      ; 1.496      ;
; -0.197 ; disk_ii:disk|phase[2] ; spi_controller:sdcard_interface|\sd_fsm:lba[22]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.617      ; 1.504      ;
; -0.196 ; power_on_reset        ; spi_controller:sdcard_interface|command[5]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.585      ; 1.473      ;
; -0.196 ; power_on_reset        ; spi_controller:sdcard_interface|command_out[45]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.598      ; 1.486      ;
+--------+-----------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+--------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.182 ; vga_controller:vga|VGA_VS_I          ; vga_controller:vga|VGA_VS_I          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[1399] ; vga_controller:vga|line_memory[1399] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[1395] ; vga_controller:vga|line_memory[1395] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[1403] ; vga_controller:vga|line_memory[1403] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[1407] ; vga_controller:vga|line_memory[1407] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[1406] ; vga_controller:vga|line_memory[1406] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[1988] ; vga_controller:vga|line_memory[1988] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[1732] ; vga_controller:vga|line_memory[1732] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[1220] ; vga_controller:vga|line_memory[1220] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[1476] ; vga_controller:vga|line_memory[1476] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[1860] ; vga_controller:vga|line_memory[1860] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[1348] ; vga_controller:vga|line_memory[1348] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[1604] ; vga_controller:vga|line_memory[1604] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[1248] ; vga_controller:vga|line_memory[1248] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[1760] ; vga_controller:vga|line_memory[1760] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[1385] ; vga_controller:vga|line_memory[1385] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[1129] ; vga_controller:vga|line_memory[1129] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[1901] ; vga_controller:vga|line_memory[1901] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[1897] ; vga_controller:vga|line_memory[1897] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[1641] ; vga_controller:vga|line_memory[1641] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[1257] ; vga_controller:vga|line_memory[1257] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[1513] ; vga_controller:vga|line_memory[1513] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[1769] ; vga_controller:vga|line_memory[1769] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[1761] ; vga_controller:vga|line_memory[1761] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[1773] ; vga_controller:vga|line_memory[1773] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[2025] ; vga_controller:vga|line_memory[2025] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[1397] ; vga_controller:vga|line_memory[1397] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[1405] ; vga_controller:vga|line_memory[1405] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[1393] ; vga_controller:vga|line_memory[1393] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[1401] ; vga_controller:vga|line_memory[1401] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[1905] ; vga_controller:vga|line_memory[1905] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[1913] ; vga_controller:vga|line_memory[1913] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[1909] ; vga_controller:vga|line_memory[1909] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[1917] ; vga_controller:vga|line_memory[1917] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[262]  ; vga_controller:vga|line_memory[262]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[233]  ; vga_controller:vga|line_memory[233]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[105]  ; vga_controller:vga|line_memory[105]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[1001] ; vga_controller:vga|line_memory[1001] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[873]  ; vga_controller:vga|line_memory[873]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[745]  ; vga_controller:vga|line_memory[745]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[197]  ; vga_controller:vga|line_memory[197]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[453]  ; vga_controller:vga|line_memory[453]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[965]  ; vga_controller:vga|line_memory[965]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[709]  ; vga_controller:vga|line_memory[709]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[963]  ; vga_controller:vga|line_memory[963]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[451]  ; vga_controller:vga|line_memory[451]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[195]  ; vga_controller:vga|line_memory[195]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:vga|line_memory[707]  ; vga_controller:vga|line_memory[707]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1683] ; vga_controller:vga|line_memory[1683] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1687] ; vga_controller:vga|line_memory[1687] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1695] ; vga_controller:vga|line_memory[1695] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1667] ; vga_controller:vga|line_memory[1667] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1671] ; vga_controller:vga|line_memory[1671] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1699] ; vga_controller:vga|line_memory[1699] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1703] ; vga_controller:vga|line_memory[1703] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1719] ; vga_controller:vga|line_memory[1719] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1207] ; vga_controller:vga|line_memory[1207] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1211] ; vga_controller:vga|line_memory[1211] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1203] ; vga_controller:vga|line_memory[1203] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1215] ; vga_controller:vga|line_memory[1215] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1939] ; vga_controller:vga|line_memory[1939] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1951] ; vga_controller:vga|line_memory[1951] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1943] ; vga_controller:vga|line_memory[1943] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1623] ; vga_controller:vga|line_memory[1623] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1827] ; vga_controller:vga|line_memory[1827] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1055] ; vga_controller:vga|line_memory[1055] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1043] ; vga_controller:vga|line_memory[1043] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1047] ; vga_controller:vga|line_memory[1047] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1567] ; vga_controller:vga|line_memory[1567] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1555] ; vga_controller:vga|line_memory[1555] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1559] ; vga_controller:vga|line_memory[1559] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1591] ; vga_controller:vga|line_memory[1591] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1587] ; vga_controller:vga|line_memory[1587] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1595] ; vga_controller:vga|line_memory[1595] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1599] ; vga_controller:vga|line_memory[1599] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1227] ; vga_controller:vga|line_memory[1227] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1470] ; vga_controller:vga|line_memory[1470] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1310] ; vga_controller:vga|line_memory[1310] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1822] ; vga_controller:vga|line_memory[1822] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1622] ; vga_controller:vga|line_memory[1622] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1606] ; vga_controller:vga|line_memory[1606] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1910] ; vga_controller:vga|line_memory[1910] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1670] ; vga_controller:vga|line_memory[1670] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1702] ; vga_controller:vga|line_memory[1702] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1718] ; vga_controller:vga|line_memory[1718] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1686] ; vga_controller:vga|line_memory[1686] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1430] ; vga_controller:vga|line_memory[1430] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1830] ; vga_controller:vga|line_memory[1830] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1846] ; vga_controller:vga|line_memory[1846] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1046] ; vga_controller:vga|line_memory[1046] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1334] ; vga_controller:vga|line_memory[1334] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[2022] ; vga_controller:vga|line_memory[2022] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1254] ; vga_controller:vga|line_memory[1254] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1510] ; vga_controller:vga|line_memory[1510] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1766] ; vga_controller:vga|line_memory[1766] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1222] ; vga_controller:vga|line_memory[1222] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1478] ; vga_controller:vga|line_memory[1478] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1990] ; vga_controller:vga|line_memory[1990] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[1490] ; vga_controller:vga|line_memory[1490] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; vga_controller:vga|line_memory[2002] ; vga_controller:vga|line_memory[2002] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
+-------+--------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                              ;
+--------+----------------+--------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                                ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+--------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 69.408 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|PS2_Datr     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.038     ; 1.969      ;
; 69.408 ; power_on_reset ; keyboard:keyboard|latched_code[1]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.038     ; 1.969      ;
; 69.408 ; power_on_reset ; keyboard:keyboard|shift                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.038     ; 1.969      ;
; 69.408 ; power_on_reset ; keyboard:keyboard|latched_code[3]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.038     ; 1.969      ;
; 69.408 ; power_on_reset ; keyboard:keyboard|latched_code[4]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.038     ; 1.969      ;
; 69.423 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Bit_Cnt[0]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.037     ; 1.955      ;
; 69.423 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Bit_Cnt[1]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.037     ; 1.955      ;
; 69.423 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Bit_Cnt[2]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.037     ; 1.955      ;
; 69.423 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Bit_Cnt[3]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.037     ; 1.955      ;
; 69.423 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|State        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.037     ; 1.955      ;
; 69.423 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_DAVi    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.037     ; 1.955      ;
; 69.423 ; power_on_reset ; keyboard:keyboard|state.GOT_KEY_UP3                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.037     ; 1.955      ;
; 69.423 ; power_on_reset ; keyboard:keyboard|state.KEY_UP                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.037     ; 1.955      ;
; 69.423 ; power_on_reset ; keyboard:keyboard|state.IDLE                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.037     ; 1.955      ;
; 69.423 ; power_on_reset ; keyboard:keyboard|state.HAVE_CODE                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.037     ; 1.955      ;
; 69.423 ; power_on_reset ; keyboard:keyboard|state.DECODE                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.037     ; 1.955      ;
; 69.428 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.035     ; 1.952      ;
; 69.428 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.035     ; 1.952      ;
; 69.428 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.035     ; 1.952      ;
; 69.428 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.035     ; 1.952      ;
; 69.428 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.035     ; 1.952      ;
; 69.428 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.035     ; 1.952      ;
; 69.428 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.035     ; 1.952      ;
; 69.428 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.035     ; 1.952      ;
; 69.428 ; power_on_reset ; keyboard:keyboard|state.GOT_KEY_UP_CODE                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.035     ; 1.952      ;
; 69.428 ; power_on_reset ; keyboard:keyboard|state.NORMAL_KEY                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.035     ; 1.952      ;
; 69.428 ; power_on_reset ; keyboard:keyboard|ctrl                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.035     ; 1.952      ;
; 69.539 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[8]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.036     ; 1.840      ;
; 69.539 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[7]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.036     ; 1.840      ;
; 69.539 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[6]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.036     ; 1.840      ;
; 69.539 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[5]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.036     ; 1.840      ;
; 69.539 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[4]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.036     ; 1.840      ;
; 69.539 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[3]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.036     ; 1.840      ;
; 69.539 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[2]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.036     ; 1.840      ;
; 69.539 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[1]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.036     ; 1.840      ;
; 69.539 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[0]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.036     ; 1.840      ;
; 69.539 ; power_on_reset ; keyboard:keyboard|state.GOT_KEY_UP2                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.036     ; 1.840      ;
; 69.718 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.047     ; 1.650      ;
; 69.718 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.047     ; 1.650      ;
; 69.718 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.047     ; 1.650      ;
; 69.718 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[4]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.047     ; 1.650      ;
; 69.718 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.047     ; 1.650      ;
; 69.718 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.047     ; 1.650      ;
; 69.718 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[1]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.047     ; 1.650      ;
; 69.718 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.047     ; 1.650      ;
; 69.718 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|PS2_Clk_f    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.047     ; 1.650      ;
; 69.718 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Fall_Clk     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.047     ; 1.650      ;
; 69.718 ; power_on_reset ; keyboard:keyboard|key_pressed                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.047     ; 1.650      ;
; 69.730 ; power_on_reset ; keyboard:keyboard|latched_code[0]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.039     ; 1.646      ;
; 69.730 ; power_on_reset ; keyboard:keyboard|latched_code[2]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.039     ; 1.646      ;
; 69.730 ; power_on_reset ; keyboard:keyboard|latched_code[6]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.039     ; 1.646      ;
; 69.730 ; power_on_reset ; keyboard:keyboard|latched_code[7]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.039     ; 1.646      ;
; 69.730 ; power_on_reset ; keyboard:keyboard|latched_code[5]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 71.428       ; -0.039     ; 1.646      ;
+--------+----------------+--------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                              ;
+-------+----------------+--------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                                ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+--------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.234 ; power_on_reset ; keyboard:keyboard|latched_code[0]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.392      ;
; 1.234 ; power_on_reset ; keyboard:keyboard|latched_code[2]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.392      ;
; 1.234 ; power_on_reset ; keyboard:keyboard|latched_code[6]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.392      ;
; 1.234 ; power_on_reset ; keyboard:keyboard|latched_code[7]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.392      ;
; 1.234 ; power_on_reset ; keyboard:keyboard|latched_code[5]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.392      ;
; 1.246 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 1.395      ;
; 1.246 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 1.395      ;
; 1.246 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 1.395      ;
; 1.246 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[4]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 1.395      ;
; 1.246 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 1.395      ;
; 1.246 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 1.395      ;
; 1.246 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[1]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 1.395      ;
; 1.246 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Filter[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 1.395      ;
; 1.246 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|PS2_Clk_f    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 1.395      ;
; 1.246 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Fall_Clk     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 1.395      ;
; 1.246 ; power_on_reset ; keyboard:keyboard|key_pressed                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 1.395      ;
; 1.402 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[8]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.563      ;
; 1.402 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[7]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.563      ;
; 1.402 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[6]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.563      ;
; 1.402 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[5]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.563      ;
; 1.402 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[4]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.563      ;
; 1.402 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[3]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.563      ;
; 1.402 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[2]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.563      ;
; 1.402 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[1]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.563      ;
; 1.402 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|S_Reg[0]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.563      ;
; 1.402 ; power_on_reset ; keyboard:keyboard|state.GOT_KEY_UP2                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.563      ;
; 1.492 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.654      ;
; 1.492 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.654      ;
; 1.492 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.654      ;
; 1.492 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.654      ;
; 1.492 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.654      ;
; 1.492 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.654      ;
; 1.492 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.654      ;
; 1.492 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_Code[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.654      ;
; 1.492 ; power_on_reset ; keyboard:keyboard|state.GOT_KEY_UP_CODE                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.654      ;
; 1.492 ; power_on_reset ; keyboard:keyboard|state.NORMAL_KEY                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.654      ;
; 1.492 ; power_on_reset ; keyboard:keyboard|ctrl                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.654      ;
; 1.502 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Bit_Cnt[0]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.662      ;
; 1.502 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Bit_Cnt[1]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.662      ;
; 1.502 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Bit_Cnt[2]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.662      ;
; 1.502 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Bit_Cnt[3]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.662      ;
; 1.502 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|State        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.662      ;
; 1.502 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|Scan_DAVi    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.662      ;
; 1.502 ; power_on_reset ; keyboard:keyboard|state.GOT_KEY_UP3                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.662      ;
; 1.502 ; power_on_reset ; keyboard:keyboard|state.KEY_UP                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.662      ;
; 1.502 ; power_on_reset ; keyboard:keyboard|state.IDLE                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.662      ;
; 1.502 ; power_on_reset ; keyboard:keyboard|state.HAVE_CODE                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.662      ;
; 1.502 ; power_on_reset ; keyboard:keyboard|state.DECODE                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.662      ;
; 1.506 ; power_on_reset ; keyboard:keyboard|PS2_Ctrl:ps2_controller|PS2_Datr     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.665      ;
; 1.506 ; power_on_reset ; keyboard:keyboard|latched_code[1]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.665      ;
; 1.506 ; power_on_reset ; keyboard:keyboard|shift                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.665      ;
; 1.506 ; power_on_reset ; keyboard:keyboard|latched_code[3]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.665      ;
; 1.506 ; power_on_reset ; keyboard:keyboard|latched_code[4]                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.665      ;
+-------+----------------+--------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                        ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                    ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------+
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_data:reg[0]                      ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_data:reg[1]                      ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_data:reg[2]                      ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_data:reg[3]                      ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|data2[0]                               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|data2[1]                               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|data2[2]                               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|data2[3]                               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|data2[5]                               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|data2[7]                               ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|SDAT~en                                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|SDAT~reg0                              ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_data:state.D_DONE                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_data:state.D_IDLE                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_data:state.D_SEND                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:bit_counter[0]            ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:bit_counter[1]            ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:bit_counter[2]            ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:clock_prescaler[0]        ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:clock_prescaler[1]        ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:clock_prescaler[2]        ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:clock_prescaler[3]        ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:clock_prescaler[4]        ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:clock_prescaler[5]        ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:clock_prescaler[6]        ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:clock_prescaler[7]        ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:phase.ACK                 ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:phase.IDLE                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:phase.ONE                 ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:phase.START               ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:phase.STOP                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:phase.ZERO                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[10]                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[11]                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[12]                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[3]                   ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[4]                   ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[5]                   ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[6]                   ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[7]                   ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[8]                   ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[9]                   ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:state.P_ADDR              ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:state.P_ADDR_ACK          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:state.P_DATA1             ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:state.P_DATA1_ACK         ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:state.P_DATA2             ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:state.P_DATA2_ACK         ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:state.P_IDLE              ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:state.P_START             ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:state.P_STOP              ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:state.P_WRITE             ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|data1[1]                               ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|data1[2]                               ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|data1[3]                               ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|data1[4]                               ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|done                                   ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|send                                   ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|SCLK                                   ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[0]                   ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[13]                  ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[14]                  ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[15]                  ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[16]                  ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[17]                  ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[18]                  ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[19]                  ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[1]                   ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[20]                  ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[21]                  ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[22]                  ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c_controller:i2c|\send_packet:sreg[2]                   ;
; 9.400 ; 9.400        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.400 ; 9.400        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.400 ; 9.400        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|SCLK|clk                                              ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_data:reg[0]|clk                                 ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_data:reg[1]|clk                                 ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_data:reg[2]|clk                                 ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_data:reg[3]|clk                                 ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:bit_counter[0]|clk                       ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:bit_counter[1]|clk                       ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:bit_counter[2]|clk                       ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:sreg[0]|clk                              ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:sreg[13]|clk                             ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:sreg[14]|clk                             ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:sreg[15]|clk                             ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:sreg[16]|clk                             ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:sreg[17]|clk                             ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:sreg[18]|clk                             ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:sreg[19]|clk                             ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:sreg[1]|clk                              ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:sreg[20]|clk                             ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:sreg[21]|clk                             ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:sreg[22]|clk                             ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:sreg[2]|clk                              ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:state.P_ADDR_ACK|clk                     ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:state.P_ADDR|clk                         ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:state.P_DATA1_ACK|clk                    ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; i2c|\send_packet:state.P_DATA1|clk                        ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+--------------------------------------+
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1007] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1034] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1039] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1059] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1063] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1067] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1071] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1075] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1079] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1083] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1087] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1091] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1092] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1095] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1098] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1099] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1103] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[111]  ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1123] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1127] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1131] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1135] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1162] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1167] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1186] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1219] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1223] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1226] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1228] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1231] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1263] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1295] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1347] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1351] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1355] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1359] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1391] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1423] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[142]  ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[143]  ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1442] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1475] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1479] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1483] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1487] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1491] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1495] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1497] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[14]   ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1503] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1531] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[154]  ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1551] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1571] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1575] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1579] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1583] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1598] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[159]  ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1647] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1655] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1674] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1679] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1690] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[175]  ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1807] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1835] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1836] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1848] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1849] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1853] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1854] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[186]  ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1895] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1903] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1935] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1963] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1985] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1987] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1991] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1993] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1995] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[1999] ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[206]  ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[239]  ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[271]  ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[287]  ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[303]  ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[319]  ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[495]  ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[521]  ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[553]  ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[569]  ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[585]  ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[601]  ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[616]  ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[617]  ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[633]  ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[655]  ;
; 17.637 ; 17.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_controller:vga|line_memory[666]  ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                      ;
+--------+--------------+----------------+-----------------+-------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                           ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+-----------------+-------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 35.467 ; 35.697       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; apple2:core|video_generator:video_display|character_rom:thecharrom|altsyncram:Mux4_rtl_0|altsyncram_vov:auto_generated|ram_block1a0~porta_address_reg0 ;
; 35.467 ; 35.697       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a3~porta_address_reg0                                              ;
; 35.467 ; 35.697       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a3~porta_we_reg                                                    ;
; 35.467 ; 35.697       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a4~porta_address_reg0                                              ;
; 35.467 ; 35.697       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a4~porta_we_reg                                                    ;
; 35.467 ; 35.697       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7~porta_address_reg0                                              ;
; 35.467 ; 35.697       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7~porta_we_reg                                                    ;
; 35.467 ; 35.697       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; disk_ii:disk|disk_ii_rom:rom|altsyncram:Mux7_rtl_0|altsyncram_7pv:auto_generated|ram_block1a0~porta_address_reg0                                       ;
; 35.468 ; 35.698       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_address_reg0                                              ;
; 35.468 ; 35.698       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_we_reg                                                    ;
; 35.468 ; 35.698       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a1~porta_address_reg0                                              ;
; 35.468 ; 35.698       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a1~porta_we_reg                                                    ;
; 35.468 ; 35.698       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a2~porta_address_reg0                                              ;
; 35.468 ; 35.698       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a2~porta_we_reg                                                    ;
; 35.468 ; 35.698       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a3~portb_address_reg0                                              ;
; 35.468 ; 35.698       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a4~portb_address_reg0                                              ;
; 35.468 ; 35.698       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a5~porta_address_reg0                                              ;
; 35.468 ; 35.698       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a5~porta_we_reg                                                    ;
; 35.468 ; 35.698       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7~portb_address_reg0                                              ;
; 35.469 ; 35.699       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~portb_address_reg0                                              ;
; 35.469 ; 35.699       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a1~portb_address_reg0                                              ;
; 35.469 ; 35.699       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a2~portb_address_reg0                                              ;
; 35.469 ; 35.699       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a3~porta_datain_reg0                                               ;
; 35.469 ; 35.699       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a4~porta_datain_reg0                                               ;
; 35.469 ; 35.699       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a5~portb_address_reg0                                              ;
; 35.469 ; 35.699       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a6~porta_address_reg0                                              ;
; 35.469 ; 35.699       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a6~porta_we_reg                                                    ;
; 35.469 ; 35.699       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7~porta_datain_reg0                                               ;
; 35.470 ; 35.700       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                               ;
; 35.470 ; 35.700       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a1~porta_datain_reg0                                               ;
; 35.470 ; 35.700       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a2~porta_datain_reg0                                               ;
; 35.470 ; 35.700       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a5~porta_datain_reg0                                               ;
; 35.470 ; 35.700       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a6~portb_address_reg0                                              ;
; 35.471 ; 35.701       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a6~porta_datain_reg0                                               ;
; 35.480 ; 35.664       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:counter[3]                                                                                                     ;
; 35.480 ; 35.664       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:counter[4]                                                                                                     ;
; 35.480 ; 35.664       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:counter[5]                                                                                                     ;
; 35.480 ; 35.664       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|sclk_sig                                                                                                               ;
; 35.480 ; 35.664       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|state.RAMP_UP                                                                                                          ;
; 35.481 ; 35.665       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|CS_N                                                                                                                   ;
; 35.481 ; 35.665       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:counter[0]                                                                                                     ;
; 35.481 ; 35.665       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:counter[1]                                                                                                     ;
; 35.481 ; 35.665       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:counter[2]                                                                                                     ;
; 35.481 ; 35.665       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:counter[6]                                                                                                     ;
; 35.481 ; 35.665       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:counter[7]                                                                                                     ;
; 35.481 ; 35.665       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[13]                                                                                                        ;
; 35.481 ; 35.665       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[16]                                                                                                        ;
; 35.481 ; 35.665       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[17]                                                                                                        ;
; 35.481 ; 35.665       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[22]                                                                                                        ;
; 35.481 ; 35.665       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[7]                                                                                                         ;
; 35.481 ; 35.665       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[8]                                                                                                         ;
; 35.481 ; 35.665       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|current_track[0]                                                                                                       ;
; 35.481 ; 35.665       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|current_track[1]                                                                                                       ;
; 35.481 ; 35.665       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[0]                                                                                                          ;
; 35.481 ; 35.665       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[10]                                                                                                         ;
; 35.481 ; 35.665       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[11]                                                                                                         ;
; 35.481 ; 35.665       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[12]                                                                                                         ;
; 35.481 ; 35.665       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[13]                                                                                                         ;
; 35.481 ; 35.665       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[14]                                                                                                         ;
; 35.481 ; 35.665       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[8]                                                                                                          ;
; 35.481 ; 35.665       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|recv_bytes[9]                                                                                                          ;
; 35.482 ; 35.666       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:byte_counter[1]                                                                                                ;
; 35.482 ; 35.666       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:byte_counter[2]                                                                                                ;
; 35.482 ; 35.666       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:byte_counter[8]                                                                                                ;
; 35.482 ; 35.666       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[0]                                                                                                         ;
; 35.482 ; 35.666       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[10]                                                                                                        ;
; 35.482 ; 35.666       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[11]                                                                                                        ;
; 35.482 ; 35.666       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[12]                                                                                                        ;
; 35.482 ; 35.666       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[14]                                                                                                        ;
; 35.482 ; 35.666       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[15]                                                                                                        ;
; 35.482 ; 35.666       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[18]                                                                                                        ;
; 35.482 ; 35.666       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[19]                                                                                                        ;
; 35.482 ; 35.666       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[1]                                                                                                         ;
; 35.482 ; 35.666       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[20]                                                                                                        ;
; 35.482 ; 35.666       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[21]                                                                                                        ;
; 35.482 ; 35.666       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[23]                                                                                                        ;
; 35.482 ; 35.666       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[24]                                                                                                        ;
; 35.482 ; 35.666       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[25]                                                                                                        ;
; 35.482 ; 35.666       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[26]                                                                                                        ;
; 35.482 ; 35.666       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[27]                                                                                                        ;
; 35.482 ; 35.666       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[28]                                                                                                        ;
; 35.482 ; 35.666       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[29]                                                                                                        ;
; 35.482 ; 35.666       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[2]                                                                                                         ;
; 35.482 ; 35.666       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[30]                                                                                                        ;
; 35.482 ; 35.666       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[31]                                                                                                        ;
; 35.482 ; 35.666       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[3]                                                                                                         ;
; 35.482 ; 35.666       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[4]                                                                                                         ;
; 35.482 ; 35.666       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[5]                                                                                                         ;
; 35.482 ; 35.666       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[6]                                                                                                         ;
; 35.482 ; 35.666       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|\sd_fsm:lba[9]                                                                                                         ;
; 35.482 ; 35.666       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|argument[0]                                                                                                            ;
; 35.482 ; 35.666       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|argument[10]                                                                                                           ;
; 35.482 ; 35.666       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|argument[11]                                                                                                           ;
; 35.482 ; 35.666       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|argument[12]                                                                                                           ;
; 35.482 ; 35.666       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|argument[13]                                                                                                           ;
; 35.482 ; 35.666       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|argument[14]                                                                                                           ;
; 35.482 ; 35.666       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|argument[15]                                                                                                           ;
; 35.482 ; 35.666       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|argument[16]                                                                                                           ;
; 35.482 ; 35.666       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|argument[17]                                                                                                           ;
; 35.482 ; 35.666       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; spi_controller:sdcard_interface|argument[18]                                                                                                           ;
+--------+--------------+----------------+-----------------+-------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'apple2:core|timing_generator:timing|Q3'                                                                                    ;
+--------+--------------+----------------+-----------------+----------------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                  ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+-----------------+----------------------------------------+------------+------------------------------------------------------+
; 99.770 ; 99.954       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|C                            ;
; 99.770 ; 99.954       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|D                            ;
; 99.770 ; 99.954       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|N                            ;
; 99.770 ; 99.954       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|T[3]                         ;
; 99.770 ; 99.954       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|T[6]                         ;
; 99.770 ; 99.954       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|T[7]                         ;
; 99.770 ; 99.954       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|V                            ;
; 99.770 ; 99.954       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|Z                            ;
; 99.770 ; 99.954       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|myAddr[3]                    ;
; 99.770 ; 99.954       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|myAddr[7]                    ;
; 99.770 ; 99.954       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[15]                  ;
; 99.770 ; 99.954       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[19]                  ;
; 99.770 ; 99.954       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[31]                  ;
; 99.770 ; 99.954       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[32]                  ;
; 99.770 ; 99.954       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[34]                  ;
; 99.770 ; 99.954       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[7]                   ;
; 99.770 ; 99.954       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[9]                   ;
; 99.770 ; 99.954       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|soft_switches[0]                         ;
; 99.770 ; 99.954       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|soft_switches[1]                         ;
; 99.770 ; 99.954       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|soft_switches[3]                         ;
; 99.770 ; 99.954       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; disk_ii:disk|drive2_select                           ;
; 99.770 ; 99.954       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; disk_ii:disk|drive_on                                ;
; 99.770 ; 99.954       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; disk_ii:disk|motor_phase[1]                          ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|PC[1]                        ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|PC[4]                        ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|T[0]                         ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|T[1]                         ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|T[5]                         ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|X[0]                         ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|X[4]                         ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|X[7]                         ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|Y[0]                         ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|Y[4]                         ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|Y[7]                         ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|doReg[0]                     ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|myAddr[0]                    ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|myAddr[13]                   ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|myAddr[14]                   ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|myAddr[1]                    ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|myAddr[4]                    ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|myAddr[5]                    ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|myAddr[9]                    ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[11]                  ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[12]                  ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[17]                  ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[1]                   ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[22]                  ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[26]                  ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[27]                  ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[28]                  ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[2]                   ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[30]                  ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[36]                  ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[37]                  ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[39]                  ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[3]                   ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[41]                  ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[42]                  ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[43]                  ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[4]                   ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|opcInfo[6]                   ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cycle3           ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cycleBranchPage  ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cycleBranchTaken ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cycleEnd         ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cycleIndirect    ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cycleJump        ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cyclePreIndirect ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cyclePreRead     ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cyclePreWrite    ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cycleRead        ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cycleRead2       ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cycleRmw         ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cycleStack1      ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cycleStack2      ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cycleStack3      ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cycleStack4      ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.cycleWrite       ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theCpuCycle.opcodeFetch      ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theOpcode[5]                 ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theOpcode[6]                 ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theOpcode[7]                 ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|theWe                        ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|soft_switches[2]                         ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|soft_switches[4]                         ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|soft_switches[5]                         ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|soft_switches[6]                         ;
; 99.771 ; 99.955       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|soft_switches[7]                         ;
; 99.772 ; 99.956       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|A[0]                         ;
; 99.772 ; 99.956       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|A[1]                         ;
; 99.772 ; 99.956       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|A[2]                         ;
; 99.772 ; 99.956       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|A[3]                         ;
; 99.772 ; 99.956       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|A[4]                         ;
; 99.772 ; 99.956       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|A[5]                         ;
; 99.772 ; 99.956       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|A[6]                         ;
; 99.772 ; 99.956       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|A[7]                         ;
; 99.772 ; 99.956       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|I                            ;
; 99.772 ; 99.956       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|PC[0]                        ;
; 99.772 ; 99.956       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|PC[10]                       ;
; 99.772 ; 99.956       ; 0.184          ; Low Pulse Width ; apple2:core|timing_generator:timing|Q3 ; Rise       ; apple2:core|cpu65xx:cpu|PC[11]                       ;
+--------+--------------+----------------+-----------------+----------------------------------------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                         ;
+-------------+----------------------------------------+-------+-------+------------+-------------------------------------------------+
; Data Port   ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-------------+----------------------------------------+-------+-------+------------+-------------------------------------------------+
; KEY[*]      ; CLOCK_50                               ; 2.556 ; 3.337 ; Rise       ; CLOCK_50                                        ;
;  KEY[3]     ; CLOCK_50                               ; 2.556 ; 3.337 ; Rise       ; CLOCK_50                                        ;
; KEY[*]      ; apple2:core|timing_generator:timing|Q3 ; 4.809 ; 5.455 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  KEY[0]     ; apple2:core|timing_generator:timing|Q3 ; 4.801 ; 5.455 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  KEY[1]     ; apple2:core|timing_generator:timing|Q3 ; 4.809 ; 5.135 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  KEY[2]     ; apple2:core|timing_generator:timing|Q3 ; 4.640 ; 5.265 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  KEY[3]     ; apple2:core|timing_generator:timing|Q3 ; 4.030 ; 5.141 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SW[*]       ; CLOCK_50                               ; 3.315 ; 4.079 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]     ; CLOCK_50                               ; 3.315 ; 4.079 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]      ; CLOCK_50                               ; 4.490 ; 5.415 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  KEY[3]     ; CLOCK_50                               ; 4.490 ; 5.415 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; PS2_CLK     ; CLOCK_50                               ; 3.367 ; 4.324 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; PS2_DAT     ; CLOCK_50                               ; 3.415 ; 4.345 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_DAT      ; CLOCK_50                               ; 2.992 ; 3.933 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_DQ[*]  ; CLOCK_50                               ; 3.356 ; 4.310 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0] ; CLOCK_50                               ; 3.057 ; 3.938 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1] ; CLOCK_50                               ; 3.279 ; 4.215 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2] ; CLOCK_50                               ; 3.256 ; 4.189 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3] ; CLOCK_50                               ; 3.356 ; 4.310 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4] ; CLOCK_50                               ; 3.244 ; 4.170 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5] ; CLOCK_50                               ; 3.060 ; 3.940 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6] ; CLOCK_50                               ; 3.069 ; 3.959 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7] ; CLOCK_50                               ; 3.045 ; 3.933 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SW[*]       ; CLOCK_50                               ; 6.949 ; 7.703 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[0]      ; CLOCK_50                               ; 6.949 ; 7.703 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[1]      ; CLOCK_50                               ; 6.838 ; 7.364 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[2]      ; CLOCK_50                               ; 6.594 ; 7.309 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[3]      ; CLOCK_50                               ; 6.553 ; 7.174 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[4]      ; CLOCK_50                               ; 6.367 ; 7.124 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[5]      ; CLOCK_50                               ; 6.381 ; 7.003 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[6]      ; CLOCK_50                               ; 6.626 ; 7.443 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[7]      ; CLOCK_50                               ; 6.144 ; 6.775 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[8]      ; CLOCK_50                               ; 6.186 ; 6.985 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[9]      ; CLOCK_50                               ; 5.880 ; 6.500 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+----------------------------------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                            ;
+-------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+
; Data Port   ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+
; KEY[*]      ; CLOCK_50                               ; -1.085 ; -1.791 ; Rise       ; CLOCK_50                                        ;
;  KEY[3]     ; CLOCK_50                               ; -1.085 ; -1.791 ; Rise       ; CLOCK_50                                        ;
; KEY[*]      ; apple2:core|timing_generator:timing|Q3 ; -1.170 ; -1.873 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  KEY[0]     ; apple2:core|timing_generator:timing|Q3 ; -2.815 ; -3.467 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  KEY[1]     ; apple2:core|timing_generator:timing|Q3 ; -3.070 ; -3.475 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  KEY[2]     ; apple2:core|timing_generator:timing|Q3 ; -2.660 ; -3.284 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  KEY[3]     ; apple2:core|timing_generator:timing|Q3 ; -1.170 ; -1.873 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SW[*]       ; CLOCK_50                               ; -2.859 ; -3.602 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]     ; CLOCK_50                               ; -2.859 ; -3.602 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]      ; CLOCK_50                               ; -1.182 ; -1.917 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  KEY[3]     ; CLOCK_50                               ; -1.182 ; -1.917 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; PS2_CLK     ; CLOCK_50                               ; -2.906 ; -3.841 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; PS2_DAT     ; CLOCK_50                               ; -2.956 ; -3.872 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_DAT      ; CLOCK_50                               ; -0.679 ; -1.515 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_DQ[*]  ; CLOCK_50                               ; -2.605 ; -3.479 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0] ; CLOCK_50                               ; -2.617 ; -3.485 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1] ; CLOCK_50                               ; -2.828 ; -3.748 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2] ; CLOCK_50                               ; -2.807 ; -3.724 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3] ; CLOCK_50                               ; -2.903 ; -3.840 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4] ; CLOCK_50                               ; -2.794 ; -3.705 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5] ; CLOCK_50                               ; -2.620 ; -3.486 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6] ; CLOCK_50                               ; -2.629 ; -3.505 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7] ; CLOCK_50                               ; -2.605 ; -3.479 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SW[*]       ; CLOCK_50                               ; -0.716 ; -1.345 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[0]      ; CLOCK_50                               ; -0.849 ; -1.502 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[1]      ; CLOCK_50                               ; -0.891 ; -1.549 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[2]      ; CLOCK_50                               ; -0.751 ; -1.377 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[3]      ; CLOCK_50                               ; -0.915 ; -1.580 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[4]      ; CLOCK_50                               ; -0.756 ; -1.388 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[5]      ; CLOCK_50                               ; -0.780 ; -1.421 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[6]      ; CLOCK_50                               ; -0.853 ; -1.508 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[7]      ; CLOCK_50                               ; -1.008 ; -1.677 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[8]      ; CLOCK_50                               ; -0.953 ; -1.627 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[9]      ; CLOCK_50                               ; -0.716 ; -1.345 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+----------------+----------------------------------------+-------+-------+------------+-------------------------------------------------+
; Data Port      ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+----------------+----------------------------------------+-------+-------+------------+-------------------------------------------------+
; I2C_SCLK       ; CLOCK_50                               ; 5.093 ; 5.333 ; Rise       ; CLOCK_50                                        ;
; I2C_SDAT       ; CLOCK_50                               ; 6.696 ; 7.125 ; Rise       ; CLOCK_50                                        ;
; LEDG[*]        ; CLOCK_50                               ; 3.775 ; 4.096 ; Rise       ; CLOCK_50                                        ;
;  LEDG[3]       ; CLOCK_50                               ; 3.775 ; 4.096 ; Rise       ; CLOCK_50                                        ;
; LEDG[*]        ; CLOCK_50                               ; 3.775 ; 4.096 ; Fall       ; CLOCK_50                                        ;
;  LEDG[3]       ; CLOCK_50                               ; 3.775 ; 4.096 ; Fall       ; CLOCK_50                                        ;
; HEX0[*]        ; apple2:core|timing_generator:timing|Q3 ; 8.045 ; 8.118 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[0]       ; apple2:core|timing_generator:timing|Q3 ; 5.159 ; 5.313 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[1]       ; apple2:core|timing_generator:timing|Q3 ; 7.264 ; 7.629 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[2]       ; apple2:core|timing_generator:timing|Q3 ; 5.841 ; 6.046 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[3]       ; apple2:core|timing_generator:timing|Q3 ; 5.147 ; 5.305 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[4]       ; apple2:core|timing_generator:timing|Q3 ; 5.242 ; 5.433 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[5]       ; apple2:core|timing_generator:timing|Q3 ; 7.734 ; 8.118 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[6]       ; apple2:core|timing_generator:timing|Q3 ; 8.045 ; 7.555 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; HEX1[*]        ; apple2:core|timing_generator:timing|Q3 ; 6.793 ; 6.566 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[0]       ; apple2:core|timing_generator:timing|Q3 ; 5.098 ; 5.236 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[1]       ; apple2:core|timing_generator:timing|Q3 ; 5.657 ; 5.910 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[2]       ; apple2:core|timing_generator:timing|Q3 ; 5.393 ; 5.601 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[3]       ; apple2:core|timing_generator:timing|Q3 ; 4.829 ; 4.964 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[4]       ; apple2:core|timing_generator:timing|Q3 ; 4.867 ; 5.102 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[5]       ; apple2:core|timing_generator:timing|Q3 ; 6.038 ; 6.314 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[6]       ; apple2:core|timing_generator:timing|Q3 ; 6.793 ; 6.566 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; HEX2[*]        ; apple2:core|timing_generator:timing|Q3 ; 5.369 ; 5.531 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[0]       ; apple2:core|timing_generator:timing|Q3 ; 5.285 ; 5.460 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[1]       ; apple2:core|timing_generator:timing|Q3 ; 4.892 ; 5.040 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[2]       ; apple2:core|timing_generator:timing|Q3 ; 5.113 ; 5.241 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[3]       ; apple2:core|timing_generator:timing|Q3 ; 5.185 ; 5.361 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[4]       ; apple2:core|timing_generator:timing|Q3 ; 4.868 ; 5.002 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[5]       ; apple2:core|timing_generator:timing|Q3 ; 5.369 ; 5.531 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[6]       ; apple2:core|timing_generator:timing|Q3 ; 4.884 ; 4.723 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; HEX3[*]        ; apple2:core|timing_generator:timing|Q3 ; 6.315 ; 6.142 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[0]       ; apple2:core|timing_generator:timing|Q3 ; 4.825 ; 4.938 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[1]       ; apple2:core|timing_generator:timing|Q3 ; 4.468 ; 4.633 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[2]       ; apple2:core|timing_generator:timing|Q3 ; 6.315 ; 6.142 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[3]       ; apple2:core|timing_generator:timing|Q3 ; 4.846 ; 4.915 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[4]       ; apple2:core|timing_generator:timing|Q3 ; 5.368 ; 5.528 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[5]       ; apple2:core|timing_generator:timing|Q3 ; 5.625 ; 5.735 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[6]       ; apple2:core|timing_generator:timing|Q3 ; 5.230 ; 5.080 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; LEDG[*]        ; apple2:core|timing_generator:timing|Q3 ; 6.100 ; 6.517 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[0]       ; apple2:core|timing_generator:timing|Q3 ; 6.100 ; 6.517 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[4]       ; apple2:core|timing_generator:timing|Q3 ; 4.497 ; 4.666 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[5]       ; apple2:core|timing_generator:timing|Q3 ; 4.496 ; 4.658 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[6]       ; apple2:core|timing_generator:timing|Q3 ; 4.162 ; 4.287 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[7]       ; apple2:core|timing_generator:timing|Q3 ; 4.401 ; 4.561 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[8]       ; apple2:core|timing_generator:timing|Q3 ; 5.072 ; 5.225 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; LEDR[*]        ; apple2:core|timing_generator:timing|Q3 ; 7.781 ; 7.798 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[0]       ; apple2:core|timing_generator:timing|Q3 ; 6.456 ; 6.145 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[1]       ; apple2:core|timing_generator:timing|Q3 ; 6.691 ; 6.670 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[2]       ; apple2:core|timing_generator:timing|Q3 ; 6.859 ; 6.949 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[3]       ; apple2:core|timing_generator:timing|Q3 ; 6.929 ; 7.030 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[4]       ; apple2:core|timing_generator:timing|Q3 ; 6.845 ; 6.896 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[5]       ; apple2:core|timing_generator:timing|Q3 ; 6.821 ; 6.861 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[6]       ; apple2:core|timing_generator:timing|Q3 ; 6.541 ; 6.714 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[7]       ; apple2:core|timing_generator:timing|Q3 ; 6.488 ; 6.668 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[8]       ; apple2:core|timing_generator:timing|Q3 ; 6.518 ; 6.416 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[9]       ; apple2:core|timing_generator:timing|Q3 ; 7.781 ; 7.798 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[10]      ; apple2:core|timing_generator:timing|Q3 ; 6.684 ; 6.732 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[11]      ; apple2:core|timing_generator:timing|Q3 ; 6.520 ; 6.551 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[12]      ; apple2:core|timing_generator:timing|Q3 ; 6.546 ; 6.543 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[13]      ; apple2:core|timing_generator:timing|Q3 ; 6.406 ; 6.392 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[14]      ; apple2:core|timing_generator:timing|Q3 ; 6.572 ; 6.766 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[15]      ; apple2:core|timing_generator:timing|Q3 ; 7.074 ; 7.532 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_ADDR[*]   ; apple2:core|timing_generator:timing|Q3 ; 8.263 ; 8.441 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[0]  ; apple2:core|timing_generator:timing|Q3 ; 7.142 ; 7.691 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[1]  ; apple2:core|timing_generator:timing|Q3 ; 7.311 ; 7.859 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[2]  ; apple2:core|timing_generator:timing|Q3 ; 6.005 ; 6.371 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[3]  ; apple2:core|timing_generator:timing|Q3 ; 6.963 ; 7.448 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[4]  ; apple2:core|timing_generator:timing|Q3 ; 6.918 ; 7.402 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[5]  ; apple2:core|timing_generator:timing|Q3 ; 7.058 ; 7.636 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[6]  ; apple2:core|timing_generator:timing|Q3 ; 7.450 ; 7.988 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[7]  ; apple2:core|timing_generator:timing|Q3 ; 6.452 ; 6.849 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[8]  ; apple2:core|timing_generator:timing|Q3 ; 6.290 ; 6.680 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[9]  ; apple2:core|timing_generator:timing|Q3 ; 8.143 ; 8.441 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[10] ; apple2:core|timing_generator:timing|Q3 ; 7.037 ; 7.045 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[11] ; apple2:core|timing_generator:timing|Q3 ; 5.975 ; 6.269 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[12] ; apple2:core|timing_generator:timing|Q3 ; 8.263 ; 8.338 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[13] ; apple2:core|timing_generator:timing|Q3 ; 5.878 ; 5.727 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[14] ; apple2:core|timing_generator:timing|Q3 ; 6.350 ; 6.696 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[15] ; apple2:core|timing_generator:timing|Q3 ; 7.171 ; 7.200 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_DQ[*]     ; apple2:core|timing_generator:timing|Q3 ; 5.852 ; 6.192 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[0]    ; apple2:core|timing_generator:timing|Q3 ; 5.278 ; 5.519 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[1]    ; apple2:core|timing_generator:timing|Q3 ; 5.631 ; 5.927 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[2]    ; apple2:core|timing_generator:timing|Q3 ; 5.852 ; 6.192 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[3]    ; apple2:core|timing_generator:timing|Q3 ; 5.429 ; 5.702 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[4]    ; apple2:core|timing_generator:timing|Q3 ; 5.196 ; 5.422 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[5]    ; apple2:core|timing_generator:timing|Q3 ; 5.397 ; 5.652 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[6]    ; apple2:core|timing_generator:timing|Q3 ; 5.656 ; 5.935 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[7]    ; apple2:core|timing_generator:timing|Q3 ; 4.592 ; 4.743 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_OE_N      ; apple2:core|timing_generator:timing|Q3 ; 6.895 ; 7.379 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_WE_N      ; apple2:core|timing_generator:timing|Q3 ; 7.393 ; 6.925 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; LEDG[*]        ; CLOCK_50                               ; 1.489 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK_50                               ; 1.489 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]       ; CLOCK_50                               ; 3.055 ; 3.180 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]      ; CLOCK_50                               ; 2.676 ; 2.757 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]      ; CLOCK_50                               ; 2.349 ; 2.371 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]      ; CLOCK_50                               ; 2.214 ; 2.228 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]      ; CLOCK_50                               ; 2.496 ; 2.547 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]      ; CLOCK_50                               ; 2.511 ; 2.538 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]      ; CLOCK_50                               ; 2.766 ; 2.847 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]      ; CLOCK_50                               ; 2.292 ; 2.315 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]      ; CLOCK_50                               ; 3.055 ; 3.180 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N    ; CLOCK_50                               ; 2.687 ; 2.756 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK        ; CLOCK_50                               ; 1.524 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]       ; CLOCK_50                               ; 2.561 ; 2.638 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]      ; CLOCK_50                               ; 2.516 ; 2.587 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]      ; CLOCK_50                               ; 2.185 ; 2.200 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]      ; CLOCK_50                               ; 2.561 ; 2.638 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]      ; CLOCK_50                               ; 2.282 ; 2.315 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]      ; CLOCK_50                               ; 2.466 ; 2.507 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]      ; CLOCK_50                               ; 2.452 ; 2.512 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]      ; CLOCK_50                               ; 2.298 ; 2.330 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]      ; CLOCK_50                               ; 2.189 ; 2.198 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS         ; CLOCK_50                               ; 2.354 ; 2.408 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]       ; CLOCK_50                               ; 2.640 ; 2.721 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]      ; CLOCK_50                               ; 2.393 ; 2.427 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]      ; CLOCK_50                               ; 2.361 ; 2.402 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]      ; CLOCK_50                               ; 2.447 ; 2.477 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]      ; CLOCK_50                               ; 2.257 ; 2.273 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]      ; CLOCK_50                               ; 2.307 ; 2.335 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]      ; CLOCK_50                               ; 2.420 ; 2.451 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]      ; CLOCK_50                               ; 2.640 ; 2.721 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]      ; CLOCK_50                               ; 2.302 ; 2.325 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS         ; CLOCK_50                               ; 3.124 ; 3.251 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK_50                               ;       ; 1.521 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK_50                               ;       ; 1.521 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK        ; CLOCK_50                               ;       ; 1.498 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_ADCLRCK    ; CLOCK_50                               ; 5.467 ; 5.927 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_BCLK       ; CLOCK_50                               ; 4.420 ; 4.712 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_DACDAT     ; CLOCK_50                               ; 3.935 ; 4.209 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_DACLRCK    ; CLOCK_50                               ; 5.627 ; 6.108 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_XCK        ; CLOCK_50                               ; 1.557 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; HEX4[*]        ; CLOCK_50                               ; 4.329 ; 4.508 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[0]       ; CLOCK_50                               ; 3.794 ; 3.863 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[1]       ; CLOCK_50                               ; 4.329 ; 4.508 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[2]       ; CLOCK_50                               ; 3.285 ; 3.321 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[3]       ; CLOCK_50                               ; 3.379 ; 3.417 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[4]       ; CLOCK_50                               ; 3.548 ; 3.651 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[5]       ; CLOCK_50                               ; 3.459 ; 3.556 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[6]       ; CLOCK_50                               ; 3.632 ; 3.523 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; HEX5[*]        ; CLOCK_50                               ; 3.604 ; 3.677 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[0]       ; CLOCK_50                               ; 3.515 ; 3.677 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[2]       ; CLOCK_50                               ; 3.604 ; 3.462 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[3]       ; CLOCK_50                               ; 3.151 ; 3.345 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[4]       ; CLOCK_50                               ; 2.780 ; 2.856 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[5]       ; CLOCK_50                               ; 3.368 ; 3.512 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[6]       ; CLOCK_50                               ; 2.984 ; 2.894 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; LEDG[*]        ; CLOCK_50                               ; 1.446 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  LEDG[1]       ; CLOCK_50                               ; 1.446 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_CLK         ; CLOCK_50                               ; 4.741 ; 4.903 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_CMD         ; CLOCK_50                               ; 4.300 ; 4.386 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_DAT3        ; CLOCK_50                               ; 4.284 ; 4.394 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK_50                               ; 6.656 ; 6.731 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50                               ; 4.761 ; 5.098 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50                               ; 4.112 ; 4.314 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50                               ; 3.335 ; 3.419 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50                               ; 5.075 ; 5.299 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50                               ; 4.893 ; 5.101 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50                               ; 4.298 ; 4.462 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50                               ; 5.602 ; 5.845 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50                               ; 4.581 ; 4.776 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50                               ; 3.597 ; 3.646 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50                               ; 5.307 ; 5.301 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50                               ; 4.720 ; 4.945 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50                               ; 3.875 ; 3.950 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50                               ; 6.656 ; 6.731 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50                               ; 3.435 ; 3.610 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50                               ; 4.255 ; 4.501 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50                               ; 5.271 ; 5.263 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_OE_N      ; CLOCK_50                               ; 4.875 ; 5.282 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_WE_N      ; CLOCK_50                               ; 5.296 ; 4.905 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_XCK        ; CLOCK_50                               ;       ; 1.516 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; LEDG[*]        ; CLOCK_50                               ;       ; 1.478 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  LEDG[1]       ; CLOCK_50                               ;       ; 1.478 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+----------------------------------------+-------+-------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+----------------+----------------------------------------+-------+-------+------------+-------------------------------------------------+
; Data Port      ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+----------------+----------------------------------------+-------+-------+------------+-------------------------------------------------+
; I2C_SCLK       ; CLOCK_50                               ; 4.916 ; 5.145 ; Rise       ; CLOCK_50                                        ;
; I2C_SDAT       ; CLOCK_50                               ; 6.455 ; 6.865 ; Rise       ; CLOCK_50                                        ;
; LEDG[*]        ; CLOCK_50                               ; 3.656 ; 3.987 ; Rise       ; CLOCK_50                                        ;
;  LEDG[3]       ; CLOCK_50                               ; 3.656 ; 3.987 ; Rise       ; CLOCK_50                                        ;
; LEDG[*]        ; CLOCK_50                               ; 3.656 ; 3.987 ; Fall       ; CLOCK_50                                        ;
;  LEDG[3]       ; CLOCK_50                               ; 3.656 ; 3.987 ; Fall       ; CLOCK_50                                        ;
; HEX0[*]        ; apple2:core|timing_generator:timing|Q3 ; 4.713 ; 4.875 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[0]       ; apple2:core|timing_generator:timing|Q3 ; 4.726 ; 4.880 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[1]       ; apple2:core|timing_generator:timing|Q3 ; 6.780 ; 7.167 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[2]       ; apple2:core|timing_generator:timing|Q3 ; 5.375 ; 5.602 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[3]       ; apple2:core|timing_generator:timing|Q3 ; 4.713 ; 4.875 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[4]       ; apple2:core|timing_generator:timing|Q3 ; 4.813 ; 4.982 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[5]       ; apple2:core|timing_generator:timing|Q3 ; 7.234 ; 7.612 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[6]       ; apple2:core|timing_generator:timing|Q3 ; 7.498 ; 7.044 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; HEX1[*]        ; apple2:core|timing_generator:timing|Q3 ; 4.164 ; 4.320 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[0]       ; apple2:core|timing_generator:timing|Q3 ; 4.434 ; 4.590 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[1]       ; apple2:core|timing_generator:timing|Q3 ; 4.971 ; 5.218 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[2]       ; apple2:core|timing_generator:timing|Q3 ; 4.825 ; 4.995 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[3]       ; apple2:core|timing_generator:timing|Q3 ; 4.164 ; 4.320 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[4]       ; apple2:core|timing_generator:timing|Q3 ; 4.372 ; 4.471 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[5]       ; apple2:core|timing_generator:timing|Q3 ; 5.477 ; 5.660 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[6]       ; apple2:core|timing_generator:timing|Q3 ; 6.119 ; 5.900 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; HEX2[*]        ; apple2:core|timing_generator:timing|Q3 ; 4.428 ; 4.286 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[0]       ; apple2:core|timing_generator:timing|Q3 ; 4.866 ; 5.026 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[1]       ; apple2:core|timing_generator:timing|Q3 ; 4.487 ; 4.696 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[2]       ; apple2:core|timing_generator:timing|Q3 ; 4.696 ; 4.830 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[3]       ; apple2:core|timing_generator:timing|Q3 ; 4.770 ; 4.926 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[4]       ; apple2:core|timing_generator:timing|Q3 ; 4.454 ; 4.584 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[5]       ; apple2:core|timing_generator:timing|Q3 ; 4.955 ; 5.086 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[6]       ; apple2:core|timing_generator:timing|Q3 ; 4.428 ; 4.286 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; HEX3[*]        ; apple2:core|timing_generator:timing|Q3 ; 4.111 ; 4.248 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[0]       ; apple2:core|timing_generator:timing|Q3 ; 4.421 ; 4.563 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[1]       ; apple2:core|timing_generator:timing|Q3 ; 4.111 ; 4.248 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[2]       ; apple2:core|timing_generator:timing|Q3 ; 5.964 ; 5.760 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[3]       ; apple2:core|timing_generator:timing|Q3 ; 4.447 ; 4.531 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[4]       ; apple2:core|timing_generator:timing|Q3 ; 4.950 ; 5.166 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[5]       ; apple2:core|timing_generator:timing|Q3 ; 5.197 ; 5.352 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[6]       ; apple2:core|timing_generator:timing|Q3 ; 4.833 ; 4.694 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; LEDG[*]        ; apple2:core|timing_generator:timing|Q3 ; 4.008 ; 4.129 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[0]       ; apple2:core|timing_generator:timing|Q3 ; 5.867 ; 6.267 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[4]       ; apple2:core|timing_generator:timing|Q3 ; 4.330 ; 4.493 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[5]       ; apple2:core|timing_generator:timing|Q3 ; 4.330 ; 4.486 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[6]       ; apple2:core|timing_generator:timing|Q3 ; 4.008 ; 4.129 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[7]       ; apple2:core|timing_generator:timing|Q3 ; 4.239 ; 4.393 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[8]       ; apple2:core|timing_generator:timing|Q3 ; 4.743 ; 4.983 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; LEDR[*]        ; apple2:core|timing_generator:timing|Q3 ; 5.706 ; 5.789 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[0]       ; apple2:core|timing_generator:timing|Q3 ; 6.072 ; 5.789 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[1]       ; apple2:core|timing_generator:timing|Q3 ; 6.025 ; 6.077 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[2]       ; apple2:core|timing_generator:timing|Q3 ; 6.261 ; 6.206 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[3]       ; apple2:core|timing_generator:timing|Q3 ; 6.223 ; 6.315 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[4]       ; apple2:core|timing_generator:timing|Q3 ; 6.221 ; 6.199 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[5]       ; apple2:core|timing_generator:timing|Q3 ; 6.139 ; 6.202 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[6]       ; apple2:core|timing_generator:timing|Q3 ; 6.055 ; 5.990 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[7]       ; apple2:core|timing_generator:timing|Q3 ; 5.950 ; 5.977 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[8]       ; apple2:core|timing_generator:timing|Q3 ; 5.811 ; 5.864 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[9]       ; apple2:core|timing_generator:timing|Q3 ; 7.084 ; 7.289 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[10]      ; apple2:core|timing_generator:timing|Q3 ; 5.962 ; 6.034 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[11]      ; apple2:core|timing_generator:timing|Q3 ; 5.825 ; 5.977 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[12]      ; apple2:core|timing_generator:timing|Q3 ; 5.836 ; 5.892 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[13]      ; apple2:core|timing_generator:timing|Q3 ; 5.706 ; 5.859 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[14]      ; apple2:core|timing_generator:timing|Q3 ; 5.982 ; 6.058 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[15]      ; apple2:core|timing_generator:timing|Q3 ; 6.733 ; 7.152 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_ADDR[*]   ; apple2:core|timing_generator:timing|Q3 ; 4.834 ; 5.006 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[0]  ; apple2:core|timing_generator:timing|Q3 ; 6.842 ; 7.365 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[1]  ; apple2:core|timing_generator:timing|Q3 ; 7.031 ; 7.556 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[2]  ; apple2:core|timing_generator:timing|Q3 ; 5.755 ; 6.095 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[3]  ; apple2:core|timing_generator:timing|Q3 ; 6.698 ; 7.162 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[4]  ; apple2:core|timing_generator:timing|Q3 ; 6.630 ; 7.090 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[5]  ; apple2:core|timing_generator:timing|Q3 ; 6.762 ; 7.308 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[6]  ; apple2:core|timing_generator:timing|Q3 ; 7.143 ; 7.649 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[7]  ; apple2:core|timing_generator:timing|Q3 ; 6.212 ; 6.592 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[8]  ; apple2:core|timing_generator:timing|Q3 ; 6.054 ; 6.426 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[9]  ; apple2:core|timing_generator:timing|Q3 ; 7.866 ; 8.133 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[10] ; apple2:core|timing_generator:timing|Q3 ; 5.870 ; 6.077 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[11] ; apple2:core|timing_generator:timing|Q3 ; 5.067 ; 5.147 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[12] ; apple2:core|timing_generator:timing|Q3 ; 7.590 ; 7.782 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[13] ; apple2:core|timing_generator:timing|Q3 ; 4.834 ; 5.006 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[14] ; apple2:core|timing_generator:timing|Q3 ; 5.645 ; 5.881 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[15] ; apple2:core|timing_generator:timing|Q3 ; 6.959 ; 6.975 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_DQ[*]     ; apple2:core|timing_generator:timing|Q3 ; 4.424 ; 4.567 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[0]    ; apple2:core|timing_generator:timing|Q3 ; 5.083 ; 5.313 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[1]    ; apple2:core|timing_generator:timing|Q3 ; 5.421 ; 5.703 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[2]    ; apple2:core|timing_generator:timing|Q3 ; 5.633 ; 5.957 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[3]    ; apple2:core|timing_generator:timing|Q3 ; 5.228 ; 5.487 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[4]    ; apple2:core|timing_generator:timing|Q3 ; 5.003 ; 5.217 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[5]    ; apple2:core|timing_generator:timing|Q3 ; 5.197 ; 5.440 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[6]    ; apple2:core|timing_generator:timing|Q3 ; 5.445 ; 5.711 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[7]    ; apple2:core|timing_generator:timing|Q3 ; 4.424 ; 4.567 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_OE_N      ; apple2:core|timing_generator:timing|Q3 ; 6.627 ; 7.087 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_WE_N      ; apple2:core|timing_generator:timing|Q3 ; 7.100 ; 6.656 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; LEDG[*]        ; CLOCK_50                               ; 1.202 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK_50                               ; 1.202 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]       ; CLOCK_50                               ; 1.892 ; 1.904 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]      ; CLOCK_50                               ; 2.337 ; 2.412 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]      ; CLOCK_50                               ; 2.024 ; 2.043 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]      ; CLOCK_50                               ; 1.892 ; 1.904 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]      ; CLOCK_50                               ; 2.165 ; 2.211 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]      ; CLOCK_50                               ; 2.178 ; 2.203 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]      ; CLOCK_50                               ; 2.422 ; 2.497 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]      ; CLOCK_50                               ; 1.966 ; 1.986 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]      ; CLOCK_50                               ; 2.700 ; 2.817 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N    ; CLOCK_50                               ; 2.203 ; 2.130 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK        ; CLOCK_50                               ; 1.237 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]       ; CLOCK_50                               ; 1.864 ; 1.875 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]      ; CLOCK_50                               ; 2.181 ; 2.247 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]      ; CLOCK_50                               ; 1.864 ; 1.875 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]      ; CLOCK_50                               ; 2.225 ; 2.297 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]      ; CLOCK_50                               ; 1.956 ; 1.985 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]      ; CLOCK_50                               ; 2.134 ; 2.172 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]      ; CLOCK_50                               ; 2.122 ; 2.177 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]      ; CLOCK_50                               ; 1.971 ; 2.000 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]      ; CLOCK_50                               ; 1.869 ; 1.875 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS         ; CLOCK_50                               ; 2.026 ; 2.075 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]       ; CLOCK_50                               ; 1.933 ; 1.946 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]      ; CLOCK_50                               ; 2.063 ; 2.093 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]      ; CLOCK_50                               ; 2.033 ; 2.069 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]      ; CLOCK_50                               ; 2.116 ; 2.143 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]      ; CLOCK_50                               ; 1.933 ; 1.946 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]      ; CLOCK_50                               ; 1.981 ; 2.005 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]      ; CLOCK_50                               ; 2.090 ; 2.117 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]      ; CLOCK_50                               ; 2.300 ; 2.376 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]      ; CLOCK_50                               ; 1.975 ; 1.996 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS         ; CLOCK_50                               ; 2.767 ; 2.887 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK_50                               ;       ; 1.233 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK_50                               ;       ; 1.233 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK        ; CLOCK_50                               ;       ; 1.209 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_ADCLRCK    ; CLOCK_50                               ; 5.021 ; 5.459 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_BCLK       ; CLOCK_50                               ; 4.016 ; 4.294 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_DACDAT     ; CLOCK_50                               ; 3.550 ; 3.810 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_DACLRCK    ; CLOCK_50                               ; 5.174 ; 5.633 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_XCK        ; CLOCK_50                               ; 1.273 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; HEX4[*]        ; CLOCK_50                               ; 2.646 ; 2.761 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[0]       ; CLOCK_50                               ; 3.220 ; 3.283 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[1]       ; CLOCK_50                               ; 3.645 ; 3.814 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[2]       ; CLOCK_50                               ; 2.646 ; 2.761 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[3]       ; CLOCK_50                               ; 2.825 ; 2.857 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[4]       ; CLOCK_50                               ; 3.001 ; 2.993 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[5]       ; CLOCK_50                               ; 2.826 ; 2.902 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[6]       ; CLOCK_50                               ; 2.974 ; 2.885 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; HEX5[*]        ; CLOCK_50                               ; 2.437 ; 2.508 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[0]       ; CLOCK_50                               ; 3.118 ; 3.001 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[2]       ; CLOCK_50                               ; 2.963 ; 3.056 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[3]       ; CLOCK_50                               ; 2.771 ; 2.683 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[4]       ; CLOCK_50                               ; 2.437 ; 2.508 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[5]       ; CLOCK_50                               ; 2.865 ; 2.977 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[6]       ; CLOCK_50                               ; 2.631 ; 2.547 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; LEDG[*]        ; CLOCK_50                               ; 1.159 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  LEDG[1]       ; CLOCK_50                               ; 1.159 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_CLK         ; CLOCK_50                               ; 4.319 ; 4.473 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_CMD         ; CLOCK_50                               ; 3.893 ; 3.974 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_DAT3        ; CLOCK_50                               ; 3.880 ; 3.983 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK_50                               ; 2.774 ; 2.864 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50                               ; 4.147 ; 4.495 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50                               ; 3.473 ; 3.721 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50                               ; 2.815 ; 2.942 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50                               ; 4.200 ; 4.422 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50                               ; 3.654 ; 3.840 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50                               ; 3.116 ; 3.238 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50                               ; 4.291 ; 4.512 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50                               ; 3.891 ; 4.070 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50                               ; 3.061 ; 3.201 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50                               ; 4.704 ; 4.626 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50                               ; 3.925 ; 4.111 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50                               ; 3.055 ; 3.122 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50                               ; 5.435 ; 5.517 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50                               ; 2.774 ; 2.864 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50                               ; 3.604 ; 3.744 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50                               ; 4.887 ; 4.867 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_OE_N      ; CLOCK_50                               ; 4.155 ; 4.406 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_WE_N      ; CLOCK_50                               ; 4.419 ; 4.184 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_XCK        ; CLOCK_50                               ;       ; 1.231 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; LEDG[*]        ; CLOCK_50                               ;       ; 1.189 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  LEDG[1]       ; CLOCK_50                               ;       ; 1.189 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+----------------------------------------+-------+-------+------------+-------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; HEX6[0]     ; 5.337 ; 5.403 ; 6.004 ; 6.063 ;
; SW[0]      ; HEX6[1]     ; 5.217 ; 5.297 ; 5.899 ; 5.928 ;
; SW[0]      ; HEX6[2]     ;       ; 5.074 ; 5.669 ;       ;
; SW[0]      ; HEX6[3]     ; 5.466 ; 5.554 ; 6.122 ; 6.218 ;
; SW[0]      ; HEX6[4]     ; 5.073 ;       ;       ; 5.800 ;
; SW[0]      ; HEX6[5]     ; 6.755 ;       ;       ; 7.245 ;
; SW[0]      ; HEX6[6]     ; 5.045 ; 5.003 ; 5.704 ; 5.669 ;
; SW[1]      ; HEX6[0]     ; 5.356 ; 5.419 ; 5.996 ; 6.077 ;
; SW[1]      ; HEX6[1]     ; 4.958 ; 5.019 ; 5.584 ; 5.638 ;
; SW[1]      ; HEX6[2]     ; 5.022 ;       ;       ; 5.749 ;
; SW[1]      ; HEX6[3]     ; 5.198 ; 5.292 ; 5.824 ; 5.911 ;
; SW[1]      ; HEX6[4]     ;       ; 5.157 ; 5.732 ;       ;
; SW[1]      ; HEX6[5]     ; 6.775 ; 6.603 ; 7.414 ; 7.261 ;
; SW[1]      ; HEX6[6]     ; 5.063 ; 5.024 ; 5.721 ; 5.663 ;
; SW[2]      ; HEX6[0]     ; 5.335 ; 5.388 ; 5.980 ; 6.055 ;
; SW[2]      ; HEX6[1]     ; 5.072 ;       ;       ; 5.784 ;
; SW[2]      ; HEX6[2]     ; 4.994 ; 5.064 ; 5.652 ; 5.738 ;
; SW[2]      ; HEX6[3]     ; 5.313 ; 5.404 ; 5.949 ; 6.058 ;
; SW[2]      ; HEX6[4]     ; 5.071 ; 5.121 ; 5.716 ; 5.793 ;
; SW[2]      ; HEX6[5]     ; 6.717 ; 6.576 ; 7.404 ; 7.218 ;
; SW[2]      ; HEX6[6]     ; 5.058 ; 5.002 ; 5.698 ; 5.674 ;
; SW[3]      ; HEX6[0]     ; 5.353 ; 5.463 ; 6.062 ; 6.087 ;
; SW[3]      ; HEX6[1]     ; 5.257 ; 5.335 ; 5.928 ; 5.965 ;
; SW[3]      ; HEX6[2]     ; 5.041 ; 5.113 ; 5.699 ; 5.789 ;
; SW[3]      ; HEX6[3]     ; 5.474 ; 5.612 ; 6.177 ; 6.219 ;
; SW[3]      ; HEX6[4]     ;       ; 5.201 ; 5.797 ;       ;
; SW[3]      ; HEX6[5]     ; 6.764 ; 6.625 ; 7.452 ; 7.270 ;
; SW[3]      ; HEX6[6]     ; 5.106 ; 5.049 ; 5.745 ; 5.728 ;
; SW[4]      ; HEX7[0]     ; 4.699 ; 4.723 ; 5.343 ; 5.360 ;
; SW[4]      ; HEX7[1]     ; 4.756 ; 4.786 ; 5.398 ; 5.421 ;
; SW[4]      ; HEX7[2]     ;       ; 5.141 ; 5.696 ;       ;
; SW[4]      ; HEX7[3]     ; 5.051 ; 5.107 ; 5.694 ; 5.743 ;
; SW[4]      ; HEX7[4]     ; 4.745 ;       ;       ; 5.402 ;
; SW[4]      ; HEX7[5]     ; 4.806 ;       ;       ; 5.473 ;
; SW[4]      ; HEX7[6]     ; 5.462 ; 5.329 ; 6.098 ; 5.972 ;
; SW[5]      ; HEX7[0]     ; 4.814 ; 4.866 ; 5.512 ; 5.519 ;
; SW[5]      ; HEX7[1]     ; 4.921 ; 4.928 ; 5.571 ; 5.610 ;
; SW[5]      ; HEX7[2]     ; 5.216 ;       ;       ; 5.970 ;
; SW[5]      ; HEX7[3]     ; 5.209 ; 5.263 ; 5.878 ; 5.948 ;
; SW[5]      ; HEX7[4]     ;       ; 4.926 ; 5.576 ;       ;
; SW[5]      ; HEX7[5]     ; 4.976 ; 4.994 ; 5.632 ; 5.672 ;
; SW[5]      ; HEX7[6]     ; 5.586 ; 5.483 ; 6.281 ; 6.125 ;
; SW[6]      ; HEX7[0]     ; 4.785 ; 4.806 ; 5.431 ; 5.471 ;
; SW[6]      ; HEX7[1]     ; 4.859 ;       ;       ; 5.552 ;
; SW[6]      ; HEX7[2]     ; 5.149 ; 5.234 ; 5.796 ; 5.900 ;
; SW[6]      ; HEX7[3]     ; 5.148 ; 5.201 ; 5.795 ; 5.866 ;
; SW[6]      ; HEX7[4]     ; 4.845 ; 4.863 ; 5.491 ; 5.528 ;
; SW[6]      ; HEX7[5]     ; 4.907 ; 4.935 ; 5.555 ; 5.601 ;
; SW[6]      ; HEX7[6]     ; 5.547 ; 5.417 ; 6.212 ; 6.064 ;
; SW[7]      ; HEX7[0]     ; 4.847 ; 4.894 ; 5.526 ; 5.537 ;
; SW[7]      ; HEX7[1]     ; 4.925 ; 4.936 ; 5.560 ; 5.600 ;
; SW[7]      ; HEX7[2]     ; 5.222 ; 5.334 ; 5.907 ; 5.972 ;
; SW[7]      ; HEX7[3]     ; 5.222 ; 5.278 ; 5.877 ; 5.951 ;
; SW[7]      ; HEX7[4]     ;       ; 4.937 ; 5.572 ;       ;
; SW[7]      ; HEX7[5]     ; 4.954 ; 5.029 ; 5.660 ; 5.630 ;
; SW[7]      ; HEX7[6]     ; 5.632 ; 5.505 ; 6.291 ; 6.155 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; HEX6[0]     ; 5.152 ; 5.214 ; 5.809 ; 5.864 ;
; SW[0]      ; HEX6[1]     ; 5.010 ; 5.076 ; 5.667 ; 5.733 ;
; SW[0]      ; HEX6[2]     ;       ; 4.897 ; 5.487 ;       ;
; SW[0]      ; HEX6[3]     ; 5.243 ; 5.348 ; 5.922 ; 5.978 ;
; SW[0]      ; HEX6[4]     ; 4.897 ;       ;       ; 5.612 ;
; SW[0]      ; HEX6[5]     ; 6.574 ;       ;       ; 7.050 ;
; SW[0]      ; HEX6[6]     ; 4.870 ; 4.831 ; 5.519 ; 5.487 ;
; SW[1]      ; HEX6[0]     ; 5.171 ; 5.228 ; 5.800 ; 5.877 ;
; SW[1]      ; HEX6[1]     ; 4.787 ; 4.845 ; 5.405 ; 5.456 ;
; SW[1]      ; HEX6[2]     ; 4.849 ;       ;       ; 5.561 ;
; SW[1]      ; HEX6[3]     ; 5.018 ; 5.107 ; 5.637 ; 5.719 ;
; SW[1]      ; HEX6[4]     ;       ; 4.977 ; 5.547 ;       ;
; SW[1]      ; HEX6[5]     ; 6.593 ; 6.416 ; 7.223 ; 7.065 ;
; SW[1]      ; HEX6[6]     ; 4.886 ; 4.851 ; 5.535 ; 5.481 ;
; SW[2]      ; HEX6[0]     ; 5.115 ; 5.185 ; 5.771 ; 5.837 ;
; SW[2]      ; HEX6[1]     ; 4.897 ;       ;       ; 5.597 ;
; SW[2]      ; HEX6[2]     ; 4.795 ; 4.887 ; 5.471 ; 5.520 ;
; SW[2]      ; HEX6[3]     ; 5.129 ; 5.213 ; 5.755 ; 5.859 ;
; SW[2]      ; HEX6[4]     ; 4.897 ; 4.943 ; 5.532 ; 5.605 ;
; SW[2]      ; HEX6[5]     ; 6.538 ; 6.373 ; 7.193 ; 7.024 ;
; SW[2]      ; HEX6[6]     ; 4.840 ; 4.802 ; 5.480 ; 5.452 ;
; SW[3]      ; HEX6[0]     ; 5.161 ; 5.231 ; 5.815 ; 5.867 ;
; SW[3]      ; HEX6[1]     ; 5.046 ; 5.147 ; 5.735 ; 5.764 ;
; SW[3]      ; HEX6[2]     ; 4.840 ; 4.934 ; 5.517 ; 5.568 ;
; SW[3]      ; HEX6[3]     ; 5.285 ; 5.393 ; 5.956 ; 6.014 ;
; SW[3]      ; HEX6[4]     ;       ; 4.980 ; 5.562 ;       ;
; SW[3]      ; HEX6[5]     ; 6.583 ; 6.418 ; 7.237 ; 7.073 ;
; SW[3]      ; HEX6[6]     ; 4.927 ; 4.842 ; 5.526 ; 5.544 ;
; SW[4]      ; HEX7[0]     ; 4.540 ; 4.561 ; 5.175 ; 5.189 ;
; SW[4]      ; HEX7[1]     ; 4.593 ; 4.621 ; 5.227 ; 5.248 ;
; SW[4]      ; HEX7[2]     ;       ; 4.965 ; 5.514 ;       ;
; SW[4]      ; HEX7[3]     ; 4.879 ; 4.931 ; 5.513 ; 5.558 ;
; SW[4]      ; HEX7[4]     ; 4.585 ;       ;       ; 5.230 ;
; SW[4]      ; HEX7[5]     ; 4.643 ;       ;       ; 5.299 ;
; SW[4]      ; HEX7[6]     ; 5.270 ; 5.144 ; 5.897 ; 5.778 ;
; SW[5]      ; HEX7[0]     ; 4.651 ; 4.680 ; 5.316 ; 5.341 ;
; SW[5]      ; HEX7[1]     ; 4.724 ; 4.758 ; 5.392 ; 5.422 ;
; SW[5]      ; HEX7[2]     ; 5.003 ;       ;       ; 5.757 ;
; SW[5]      ; HEX7[3]     ; 5.004 ; 5.063 ; 5.669 ; 5.710 ;
; SW[5]      ; HEX7[4]     ;       ; 4.747 ; 5.394 ;       ;
; SW[5]      ; HEX7[5]     ; 4.780 ; 4.823 ; 5.454 ; 5.456 ;
; SW[5]      ; HEX7[6]     ; 5.389 ; 5.264 ; 6.040 ; 5.925 ;
; SW[6]      ; HEX7[0]     ; 4.624 ; 4.641 ; 5.260 ; 5.296 ;
; SW[6]      ; HEX7[1]     ; 4.693 ;       ;       ; 5.373 ;
; SW[6]      ; HEX7[2]     ; 4.973 ; 5.053 ; 5.610 ; 5.709 ;
; SW[6]      ; HEX7[3]     ; 4.973 ; 5.020 ; 5.610 ; 5.677 ;
; SW[6]      ; HEX7[4]     ; 4.682 ; 4.696 ; 5.319 ; 5.352 ;
; SW[6]      ; HEX7[5]     ; 4.741 ; 4.765 ; 5.378 ; 5.422 ;
; SW[6]      ; HEX7[6]     ; 5.350 ; 5.229 ; 6.007 ; 5.866 ;
; SW[7]      ; HEX7[0]     ; 4.676 ; 4.705 ; 5.328 ; 5.339 ;
; SW[7]      ; HEX7[1]     ; 4.729 ; 4.765 ; 5.382 ; 5.416 ;
; SW[7]      ; HEX7[2]     ; 5.017 ; 5.148 ; 5.717 ; 5.760 ;
; SW[7]      ; HEX7[3]     ; 5.044 ; 5.075 ; 5.667 ; 5.757 ;
; SW[7]      ; HEX7[4]     ;       ; 4.747 ; 5.374 ;       ;
; SW[7]      ; HEX7[5]     ; 4.787 ; 4.817 ; 5.431 ; 5.450 ;
; SW[7]      ; HEX7[6]     ; 5.433 ; 5.280 ; 6.050 ; 5.955 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                 ;
+-------------+----------------------------------------+-------+-------+------------+-------------------------------------------------+
; Data Port   ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-------------+----------------------------------------+-------+-------+------------+-------------------------------------------------+
; I2C_SDAT    ; CLOCK_50                               ; 5.226 ; 5.152 ; Rise       ; CLOCK_50                                        ;
; SRAM_DQ[*]  ; apple2:core|timing_generator:timing|Q3 ; 6.769 ; 6.695 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[0] ; apple2:core|timing_generator:timing|Q3 ; 7.144 ; 7.070 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[1] ; apple2:core|timing_generator:timing|Q3 ; 6.939 ; 6.865 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[2] ; apple2:core|timing_generator:timing|Q3 ; 7.096 ; 7.022 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[3] ; apple2:core|timing_generator:timing|Q3 ; 7.096 ; 7.022 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[4] ; apple2:core|timing_generator:timing|Q3 ; 7.249 ; 7.175 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[5] ; apple2:core|timing_generator:timing|Q3 ; 7.093 ; 7.019 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[6] ; apple2:core|timing_generator:timing|Q3 ; 7.093 ; 7.019 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[7] ; apple2:core|timing_generator:timing|Q3 ; 6.769 ; 6.695 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_DQ[*]  ; CLOCK_50                               ; 4.749 ; 4.675 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0] ; CLOCK_50                               ; 5.124 ; 5.050 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1] ; CLOCK_50                               ; 4.919 ; 4.845 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2] ; CLOCK_50                               ; 5.076 ; 5.002 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3] ; CLOCK_50                               ; 5.076 ; 5.002 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4] ; CLOCK_50                               ; 5.229 ; 5.155 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5] ; CLOCK_50                               ; 5.073 ; 4.999 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6] ; CLOCK_50                               ; 5.073 ; 4.999 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7] ; CLOCK_50                               ; 4.749 ; 4.675 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+----------------------------------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                         ;
+-------------+----------------------------------------+-------+-------+------------+-------------------------------------------------+
; Data Port   ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-------------+----------------------------------------+-------+-------+------------+-------------------------------------------------+
; I2C_SDAT    ; CLOCK_50                               ; 5.043 ; 4.969 ; Rise       ; CLOCK_50                                        ;
; SRAM_DQ[*]  ; apple2:core|timing_generator:timing|Q3 ; 6.506 ; 6.432 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[0] ; apple2:core|timing_generator:timing|Q3 ; 6.866 ; 6.792 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[1] ; apple2:core|timing_generator:timing|Q3 ; 6.669 ; 6.595 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[2] ; apple2:core|timing_generator:timing|Q3 ; 6.820 ; 6.746 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[3] ; apple2:core|timing_generator:timing|Q3 ; 6.820 ; 6.746 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[4] ; apple2:core|timing_generator:timing|Q3 ; 6.967 ; 6.893 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[5] ; apple2:core|timing_generator:timing|Q3 ; 6.817 ; 6.743 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[6] ; apple2:core|timing_generator:timing|Q3 ; 6.817 ; 6.743 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[7] ; apple2:core|timing_generator:timing|Q3 ; 6.506 ; 6.432 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_DQ[*]  ; CLOCK_50                               ; 4.034 ; 3.960 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0] ; CLOCK_50                               ; 4.394 ; 4.320 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1] ; CLOCK_50                               ; 4.197 ; 4.123 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2] ; CLOCK_50                               ; 4.348 ; 4.274 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3] ; CLOCK_50                               ; 4.348 ; 4.274 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4] ; CLOCK_50                               ; 4.495 ; 4.421 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5] ; CLOCK_50                               ; 4.345 ; 4.271 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6] ; CLOCK_50                               ; 4.345 ; 4.271 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7] ; CLOCK_50                               ; 4.034 ; 3.960 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+----------------------------------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                        ;
+-------------+----------------------------------------+-----------+-----------+------------+-------------------------------------------------+
; Data Port   ; Clock Port                             ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                 ;
+-------------+----------------------------------------+-----------+-----------+------------+-------------------------------------------------+
; I2C_SDAT    ; CLOCK_50                               ; 5.475     ; 5.549     ; Rise       ; CLOCK_50                                        ;
; SRAM_DQ[*]  ; apple2:core|timing_generator:timing|Q3 ; 7.209     ; 7.283     ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[0] ; apple2:core|timing_generator:timing|Q3 ; 7.621     ; 7.695     ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[1] ; apple2:core|timing_generator:timing|Q3 ; 7.404     ; 7.478     ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[2] ; apple2:core|timing_generator:timing|Q3 ; 7.579     ; 7.653     ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[3] ; apple2:core|timing_generator:timing|Q3 ; 7.579     ; 7.653     ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[4] ; apple2:core|timing_generator:timing|Q3 ; 7.739     ; 7.813     ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[5] ; apple2:core|timing_generator:timing|Q3 ; 7.576     ; 7.650     ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[6] ; apple2:core|timing_generator:timing|Q3 ; 7.576     ; 7.650     ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[7] ; apple2:core|timing_generator:timing|Q3 ; 7.209     ; 7.283     ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_DQ[*]  ; CLOCK_50                               ; 5.112     ; 5.186     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0] ; CLOCK_50                               ; 5.524     ; 5.598     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1] ; CLOCK_50                               ; 5.307     ; 5.381     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2] ; CLOCK_50                               ; 5.482     ; 5.556     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3] ; CLOCK_50                               ; 5.482     ; 5.556     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4] ; CLOCK_50                               ; 5.642     ; 5.716     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5] ; CLOCK_50                               ; 5.479     ; 5.553     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6] ; CLOCK_50                               ; 5.479     ; 5.553     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7] ; CLOCK_50                               ; 5.112     ; 5.186     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+----------------------------------------+-----------+-----------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                ;
+-------------+----------------------------------------+-----------+-----------+------------+-------------------------------------------------+
; Data Port   ; Clock Port                             ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                 ;
+-------------+----------------------------------------+-----------+-----------+------------+-------------------------------------------------+
; I2C_SDAT    ; CLOCK_50                               ; 5.278     ; 5.352     ; Rise       ; CLOCK_50                                        ;
; SRAM_DQ[*]  ; apple2:core|timing_generator:timing|Q3 ; 6.923     ; 6.997     ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[0] ; apple2:core|timing_generator:timing|Q3 ; 7.318     ; 7.392     ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[1] ; apple2:core|timing_generator:timing|Q3 ; 7.110     ; 7.184     ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[2] ; apple2:core|timing_generator:timing|Q3 ; 7.277     ; 7.351     ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[3] ; apple2:core|timing_generator:timing|Q3 ; 7.277     ; 7.351     ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[4] ; apple2:core|timing_generator:timing|Q3 ; 7.431     ; 7.505     ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[5] ; apple2:core|timing_generator:timing|Q3 ; 7.274     ; 7.348     ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[6] ; apple2:core|timing_generator:timing|Q3 ; 7.274     ; 7.348     ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[7] ; apple2:core|timing_generator:timing|Q3 ; 6.923     ; 6.997     ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_DQ[*]  ; CLOCK_50                               ; 4.242     ; 4.316     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0] ; CLOCK_50                               ; 4.637     ; 4.711     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1] ; CLOCK_50                               ; 4.429     ; 4.503     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2] ; CLOCK_50                               ; 4.596     ; 4.670     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3] ; CLOCK_50                               ; 4.596     ; 4.670     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4] ; CLOCK_50                               ; 4.750     ; 4.824     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5] ; CLOCK_50                               ; 4.593     ; 4.667     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6] ; CLOCK_50                               ; 4.593     ; 4.667     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7] ; CLOCK_50                               ; 4.242     ; 4.316     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+----------------------------------------+-----------+-----------+------------+-------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+--------------------------------------------------+----------+----------+----------+---------+---------------------+
; Clock                                            ; Setup    ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+----------+----------+----------+---------+---------------------+
; Worst-case Slack                                 ; -6.163   ; -2.761   ; 67.603   ; 1.234   ; 9.266               ;
;  CLOCK_50                                        ; 2.303    ; -2.002   ; N/A      ; N/A     ; 9.266               ;
;  apple2:core|timing_generator:timing|Q3          ; -6.163   ; -2.761   ; N/A      ; N/A     ; 99.724              ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 20.331   ; 0.182    ; N/A      ; N/A     ; 17.565              ;
;  pll|altpll_component|auto_generated|pll1|clk[1] ; 62.157   ; -2.044   ; 67.603   ; 1.234   ; 35.347              ;
; Design-wide TNS                                  ; -563.556 ; -280.885 ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                        ; 0.000    ; -103.005 ; N/A      ; N/A     ; 0.000               ;
;  apple2:core|timing_generator:timing|Q3          ; -563.556 ; -136.923 ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000    ; -40.957  ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------------+----------+----------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                           ;
+-------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+
; Data Port   ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+
; KEY[*]      ; CLOCK_50                               ; 5.111  ; 5.574  ; Rise       ; CLOCK_50                                        ;
;  KEY[3]     ; CLOCK_50                               ; 5.111  ; 5.574  ; Rise       ; CLOCK_50                                        ;
; KEY[*]      ; apple2:core|timing_generator:timing|Q3 ; 9.389  ; 9.814  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  KEY[0]     ; apple2:core|timing_generator:timing|Q3 ; 9.389  ; 9.814  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  KEY[1]     ; apple2:core|timing_generator:timing|Q3 ; 9.327  ; 9.776  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  KEY[2]     ; apple2:core|timing_generator:timing|Q3 ; 9.081  ; 9.450  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  KEY[3]     ; apple2:core|timing_generator:timing|Q3 ; 8.454  ; 8.993  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SW[*]       ; CLOCK_50                               ; 6.246  ; 6.778  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]     ; CLOCK_50                               ; 6.246  ; 6.778  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]      ; CLOCK_50                               ; 8.690  ; 9.180  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  KEY[3]     ; CLOCK_50                               ; 8.690  ; 9.180  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; PS2_CLK     ; CLOCK_50                               ; 6.478  ; 7.071  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; PS2_DAT     ; CLOCK_50                               ; 6.580  ; 7.147  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_DAT      ; CLOCK_50                               ; 5.988  ; 6.584  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_DQ[*]  ; CLOCK_50                               ; 6.386  ; 7.034  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0] ; CLOCK_50                               ; 5.813  ; 6.375  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1] ; CLOCK_50                               ; 6.255  ; 6.882  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2] ; CLOCK_50                               ; 6.227  ; 6.858  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3] ; CLOCK_50                               ; 6.386  ; 7.034  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4] ; CLOCK_50                               ; 6.203  ; 6.810  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5] ; CLOCK_50                               ; 5.820  ; 6.383  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6] ; CLOCK_50                               ; 5.829  ; 6.417  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7] ; CLOCK_50                               ; 5.835  ; 6.389  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SW[*]       ; CLOCK_50                               ; 13.746 ; 14.222 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[0]      ; CLOCK_50                               ; 13.746 ; 14.222 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[1]      ; CLOCK_50                               ; 13.536 ; 13.699 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[2]      ; CLOCK_50                               ; 13.019 ; 13.610 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[3]      ; CLOCK_50                               ; 13.220 ; 13.591 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[4]      ; CLOCK_50                               ; 12.862 ; 13.493 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[5]      ; CLOCK_50                               ; 12.872 ; 13.255 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[6]      ; CLOCK_50                               ; 13.393 ; 14.055 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[7]      ; CLOCK_50                               ; 12.385 ; 12.768 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[8]      ; CLOCK_50                               ; 12.600 ; 13.239 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[9]      ; CLOCK_50                               ; 11.948 ; 12.329 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                            ;
+-------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+
; Data Port   ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+
; KEY[*]      ; CLOCK_50                               ; -1.085 ; -1.791 ; Rise       ; CLOCK_50                                        ;
;  KEY[3]     ; CLOCK_50                               ; -1.085 ; -1.791 ; Rise       ; CLOCK_50                                        ;
; KEY[*]      ; apple2:core|timing_generator:timing|Q3 ; -1.170 ; -1.873 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  KEY[0]     ; apple2:core|timing_generator:timing|Q3 ; -2.815 ; -3.467 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  KEY[1]     ; apple2:core|timing_generator:timing|Q3 ; -3.070 ; -3.475 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  KEY[2]     ; apple2:core|timing_generator:timing|Q3 ; -2.660 ; -3.284 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  KEY[3]     ; apple2:core|timing_generator:timing|Q3 ; -1.170 ; -1.873 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SW[*]       ; CLOCK_50                               ; -2.859 ; -3.602 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]     ; CLOCK_50                               ; -2.859 ; -3.602 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]      ; CLOCK_50                               ; -1.182 ; -1.917 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  KEY[3]     ; CLOCK_50                               ; -1.182 ; -1.917 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; PS2_CLK     ; CLOCK_50                               ; -2.906 ; -3.841 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; PS2_DAT     ; CLOCK_50                               ; -2.956 ; -3.872 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_DAT      ; CLOCK_50                               ; -0.679 ; -1.303 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_DQ[*]  ; CLOCK_50                               ; -2.605 ; -3.479 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[0] ; CLOCK_50                               ; -2.617 ; -3.485 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[1] ; CLOCK_50                               ; -2.828 ; -3.748 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[2] ; CLOCK_50                               ; -2.807 ; -3.724 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[3] ; CLOCK_50                               ; -2.903 ; -3.840 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[4] ; CLOCK_50                               ; -2.794 ; -3.705 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[5] ; CLOCK_50                               ; -2.620 ; -3.486 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[6] ; CLOCK_50                               ; -2.629 ; -3.505 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_DQ[7] ; CLOCK_50                               ; -2.605 ; -3.479 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SW[*]       ; CLOCK_50                               ; -0.716 ; -1.145 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[0]      ; CLOCK_50                               ; -0.849 ; -1.408 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[1]      ; CLOCK_50                               ; -0.891 ; -1.464 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[2]      ; CLOCK_50                               ; -0.751 ; -1.172 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[3]      ; CLOCK_50                               ; -0.915 ; -1.514 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[4]      ; CLOCK_50                               ; -0.756 ; -1.206 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[5]      ; CLOCK_50                               ; -0.780 ; -1.268 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[6]      ; CLOCK_50                               ; -0.853 ; -1.407 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[7]      ; CLOCK_50                               ; -1.008 ; -1.677 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[8]      ; CLOCK_50                               ; -0.953 ; -1.627 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[9]      ; CLOCK_50                               ; -0.716 ; -1.145 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                    ;
+----------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+
; Data Port      ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+----------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+
; I2C_SCLK       ; CLOCK_50                               ; 9.644  ; 9.709  ; Rise       ; CLOCK_50                                        ;
; I2C_SDAT       ; CLOCK_50                               ; 12.847 ; 12.820 ; Rise       ; CLOCK_50                                        ;
; LEDG[*]        ; CLOCK_50                               ; 6.926  ; 6.947  ; Rise       ; CLOCK_50                                        ;
;  LEDG[3]       ; CLOCK_50                               ; 6.926  ; 6.947  ; Rise       ; CLOCK_50                                        ;
; LEDG[*]        ; CLOCK_50                               ; 6.926  ; 6.947  ; Fall       ; CLOCK_50                                        ;
;  LEDG[3]       ; CLOCK_50                               ; 6.926  ; 6.947  ; Fall       ; CLOCK_50                                        ;
; HEX0[*]        ; apple2:core|timing_generator:timing|Q3 ; 14.690 ; 14.677 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[0]       ; apple2:core|timing_generator:timing|Q3 ; 9.830  ; 9.846  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[1]       ; apple2:core|timing_generator:timing|Q3 ; 13.563 ; 13.721 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[2]       ; apple2:core|timing_generator:timing|Q3 ; 11.253 ; 11.166 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[3]       ; apple2:core|timing_generator:timing|Q3 ; 9.868  ; 9.894  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[4]       ; apple2:core|timing_generator:timing|Q3 ; 10.030 ; 10.093 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[5]       ; apple2:core|timing_generator:timing|Q3 ; 14.576 ; 14.529 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[6]       ; apple2:core|timing_generator:timing|Q3 ; 14.690 ; 14.677 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; HEX1[*]        ; apple2:core|timing_generator:timing|Q3 ; 12.281 ; 12.447 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[0]       ; apple2:core|timing_generator:timing|Q3 ; 9.853  ; 9.770  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[1]       ; apple2:core|timing_generator:timing|Q3 ; 10.952 ; 10.928 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[2]       ; apple2:core|timing_generator:timing|Q3 ; 10.529 ; 10.422 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[3]       ; apple2:core|timing_generator:timing|Q3 ; 9.220  ; 9.227  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[4]       ; apple2:core|timing_generator:timing|Q3 ; 9.490  ; 9.492  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[5]       ; apple2:core|timing_generator:timing|Q3 ; 11.495 ; 11.429 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[6]       ; apple2:core|timing_generator:timing|Q3 ; 12.281 ; 12.447 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; HEX2[*]        ; apple2:core|timing_generator:timing|Q3 ; 10.512 ; 10.311 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[0]       ; apple2:core|timing_generator:timing|Q3 ; 10.228 ; 10.125 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[1]       ; apple2:core|timing_generator:timing|Q3 ; 9.371  ; 9.372  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[2]       ; apple2:core|timing_generator:timing|Q3 ; 9.903  ; 9.771  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[3]       ; apple2:core|timing_generator:timing|Q3 ; 10.049 ; 9.964  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[4]       ; apple2:core|timing_generator:timing|Q3 ; 9.336  ; 9.319  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[5]       ; apple2:core|timing_generator:timing|Q3 ; 10.512 ; 10.311 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[6]       ; apple2:core|timing_generator:timing|Q3 ; 9.083  ; 9.156  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; HEX3[*]        ; apple2:core|timing_generator:timing|Q3 ; 11.192 ; 10.776 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[0]       ; apple2:core|timing_generator:timing|Q3 ; 9.371  ; 9.224  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[1]       ; apple2:core|timing_generator:timing|Q3 ; 8.614  ; 8.705  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[2]       ; apple2:core|timing_generator:timing|Q3 ; 11.192 ; 10.776 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[3]       ; apple2:core|timing_generator:timing|Q3 ; 9.256  ; 9.115  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[4]       ; apple2:core|timing_generator:timing|Q3 ; 10.263 ; 10.163 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[5]       ; apple2:core|timing_generator:timing|Q3 ; 10.891 ; 10.538 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[6]       ; apple2:core|timing_generator:timing|Q3 ; 9.656  ; 9.683  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; LEDG[*]        ; apple2:core|timing_generator:timing|Q3 ; 11.790 ; 11.823 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[0]       ; apple2:core|timing_generator:timing|Q3 ; 11.790 ; 11.823 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[4]       ; apple2:core|timing_generator:timing|Q3 ; 8.658  ; 8.592  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[5]       ; apple2:core|timing_generator:timing|Q3 ; 8.624  ; 8.569  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[6]       ; apple2:core|timing_generator:timing|Q3 ; 7.987  ; 7.962  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[7]       ; apple2:core|timing_generator:timing|Q3 ; 8.426  ; 8.382  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[8]       ; apple2:core|timing_generator:timing|Q3 ; 9.801  ; 9.745  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; LEDR[*]        ; apple2:core|timing_generator:timing|Q3 ; 14.177 ; 14.075 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[0]       ; apple2:core|timing_generator:timing|Q3 ; 11.937 ; 11.826 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[1]       ; apple2:core|timing_generator:timing|Q3 ; 12.464 ; 12.359 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[2]       ; apple2:core|timing_generator:timing|Q3 ; 12.796 ; 12.718 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[3]       ; apple2:core|timing_generator:timing|Q3 ; 12.902 ; 12.855 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[4]       ; apple2:core|timing_generator:timing|Q3 ; 12.773 ; 12.645 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[5]       ; apple2:core|timing_generator:timing|Q3 ; 12.725 ; 12.581 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[6]       ; apple2:core|timing_generator:timing|Q3 ; 12.352 ; 12.313 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[7]       ; apple2:core|timing_generator:timing|Q3 ; 12.264 ; 12.216 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[8]       ; apple2:core|timing_generator:timing|Q3 ; 12.145 ; 12.000 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[9]       ; apple2:core|timing_generator:timing|Q3 ; 14.177 ; 14.075 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[10]      ; apple2:core|timing_generator:timing|Q3 ; 12.436 ; 12.326 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[11]      ; apple2:core|timing_generator:timing|Q3 ; 12.119 ; 11.996 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[12]      ; apple2:core|timing_generator:timing|Q3 ; 12.148 ; 12.015 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[13]      ; apple2:core|timing_generator:timing|Q3 ; 11.870 ; 11.744 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[14]      ; apple2:core|timing_generator:timing|Q3 ; 12.384 ; 12.376 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[15]      ; apple2:core|timing_generator:timing|Q3 ; 13.384 ; 13.464 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_ADDR[*]   ; apple2:core|timing_generator:timing|Q3 ; 15.004 ; 14.736 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[0]  ; apple2:core|timing_generator:timing|Q3 ; 13.819 ; 13.891 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[1]  ; apple2:core|timing_generator:timing|Q3 ; 14.331 ; 14.257 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[2]  ; apple2:core|timing_generator:timing|Q3 ; 11.523 ; 11.556 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[3]  ; apple2:core|timing_generator:timing|Q3 ; 13.552 ; 13.483 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[4]  ; apple2:core|timing_generator:timing|Q3 ; 13.426 ; 13.458 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[5]  ; apple2:core|timing_generator:timing|Q3 ; 13.522 ; 13.757 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[6]  ; apple2:core|timing_generator:timing|Q3 ; 14.511 ; 14.530 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[7]  ; apple2:core|timing_generator:timing|Q3 ; 12.469 ; 12.434 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[8]  ; apple2:core|timing_generator:timing|Q3 ; 12.100 ; 12.067 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[9]  ; apple2:core|timing_generator:timing|Q3 ; 14.911 ; 14.736 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[10] ; apple2:core|timing_generator:timing|Q3 ; 13.251 ; 13.089 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[11] ; apple2:core|timing_generator:timing|Q3 ; 11.528 ; 11.472 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[12] ; apple2:core|timing_generator:timing|Q3 ; 15.004 ; 14.719 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[13] ; apple2:core|timing_generator:timing|Q3 ; 10.909 ; 10.772 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[14] ; apple2:core|timing_generator:timing|Q3 ; 12.322 ; 12.188 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[15] ; apple2:core|timing_generator:timing|Q3 ; 13.017 ; 12.537 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_DQ[*]     ; apple2:core|timing_generator:timing|Q3 ; 11.092 ; 11.157 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[0]    ; apple2:core|timing_generator:timing|Q3 ; 9.958  ; 9.997  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[1]    ; apple2:core|timing_generator:timing|Q3 ; 10.680 ; 10.687 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[2]    ; apple2:core|timing_generator:timing|Q3 ; 11.092 ; 11.157 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[3]    ; apple2:core|timing_generator:timing|Q3 ; 10.300 ; 10.325 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[4]    ; apple2:core|timing_generator:timing|Q3 ; 9.785  ; 9.768  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[5]    ; apple2:core|timing_generator:timing|Q3 ; 10.224 ; 10.226 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[6]    ; apple2:core|timing_generator:timing|Q3 ; 10.758 ; 10.718 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[7]    ; apple2:core|timing_generator:timing|Q3 ; 8.577  ; 8.592  ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_OE_N      ; apple2:core|timing_generator:timing|Q3 ; 13.339 ; 13.397 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_WE_N      ; apple2:core|timing_generator:timing|Q3 ; 13.424 ; 13.443 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; LEDG[*]        ; CLOCK_50                               ; 2.914  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK_50                               ; 2.914  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]       ; CLOCK_50                               ; 6.017  ; 5.860  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]      ; CLOCK_50                               ; 5.202  ; 5.105  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]      ; CLOCK_50                               ; 4.550  ; 4.433  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]      ; CLOCK_50                               ; 4.263  ; 4.173  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]      ; CLOCK_50                               ; 4.874  ; 4.790  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]      ; CLOCK_50                               ; 4.908  ; 4.748  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]      ; CLOCK_50                               ; 5.415  ; 5.305  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]      ; CLOCK_50                               ; 4.462  ; 4.351  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]      ; CLOCK_50                               ; 6.017  ; 5.860  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N    ; CLOCK_50                               ; 5.340  ; 5.202  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK        ; CLOCK_50                               ; 2.809  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]       ; CLOCK_50                               ; 4.984  ; 4.911  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]      ; CLOCK_50                               ; 4.903  ; 4.830  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]      ; CLOCK_50                               ; 4.242  ; 4.151  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]      ; CLOCK_50                               ; 4.984  ; 4.911  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]      ; CLOCK_50                               ; 4.469  ; 4.367  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]      ; CLOCK_50                               ; 4.797  ; 4.672  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]      ; CLOCK_50                               ; 4.714  ; 4.662  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]      ; CLOCK_50                               ; 4.491  ; 4.382  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]      ; CLOCK_50                               ; 4.234  ; 4.139  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS         ; CLOCK_50                               ; 4.604  ; 4.561  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]       ; CLOCK_50                               ; 5.168  ; 5.085  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]      ; CLOCK_50                               ; 4.704  ; 4.564  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]      ; CLOCK_50                               ; 4.602  ; 4.494  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]      ; CLOCK_50                               ; 4.803  ; 4.657  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]      ; CLOCK_50                               ; 4.421  ; 4.301  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]      ; CLOCK_50                               ; 4.492  ; 4.387  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]      ; CLOCK_50                               ; 4.738  ; 4.610  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]      ; CLOCK_50                               ; 5.168  ; 5.085  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]      ; CLOCK_50                               ; 4.481  ; 4.377  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS         ; CLOCK_50                               ; 6.090  ; 5.950  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK_50                               ;        ; 2.828  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK_50                               ;        ; 2.828  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK        ; CLOCK_50                               ;        ; 2.660  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_ADCLRCK    ; CLOCK_50                               ; 10.675 ; 10.682 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_BCLK       ; CLOCK_50                               ; 8.612  ; 8.525  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_DACDAT     ; CLOCK_50                               ; 7.624  ; 7.651  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_DACLRCK    ; CLOCK_50                               ; 11.001 ; 11.002 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_XCK        ; CLOCK_50                               ; 2.837  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; HEX4[*]        ; CLOCK_50                               ; 8.512  ; 8.385  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[0]       ; CLOCK_50                               ; 7.503  ; 7.264  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[1]       ; CLOCK_50                               ; 8.512  ; 8.385  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[2]       ; CLOCK_50                               ; 6.371  ; 6.233  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[3]       ; CLOCK_50                               ; 6.501  ; 6.371  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[4]       ; CLOCK_50                               ; 6.974  ; 6.873  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[5]       ; CLOCK_50                               ; 6.760  ; 6.679  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[6]       ; CLOCK_50                               ; 6.810  ; 6.850  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; HEX5[*]        ; CLOCK_50                               ; 6.840  ; 7.062  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[0]       ; CLOCK_50                               ; 6.840  ; 7.062  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[2]       ; CLOCK_50                               ; 6.724  ; 6.834  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[3]       ; CLOCK_50                               ; 6.163  ; 6.335  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[4]       ; CLOCK_50                               ; 5.441  ; 5.298  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[5]       ; CLOCK_50                               ; 6.750  ; 6.590  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[6]       ; CLOCK_50                               ; 5.515  ; 5.675  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; LEDG[*]        ; CLOCK_50                               ; 2.863  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  LEDG[1]       ; CLOCK_50                               ; 2.863  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_CLK         ; CLOCK_50                               ; 9.223  ; 9.155  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_CMD         ; CLOCK_50                               ; 8.378  ; 8.272  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_DAT3        ; CLOCK_50                               ; 8.334  ; 8.306  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK_50                               ; 12.130 ; 11.832 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50                               ; 9.249  ; 9.330  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50                               ; 8.059  ; 8.022  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50                               ; 6.470  ; 6.380  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50                               ; 10.021 ; 9.827  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50                               ; 9.660  ; 9.621  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50                               ; 8.315  ; 8.312  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50                               ; 11.077 ; 10.906 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50                               ; 8.906  ; 8.808  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50                               ; 6.926  ; 6.841  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50                               ; 9.508  ; 9.197  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50                               ; 9.203  ; 9.168  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50                               ; 7.573  ; 7.429  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50                               ; 12.130 ; 11.832 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50                               ; 6.790  ; 6.782  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50                               ; 8.572  ; 8.406  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50                               ; 9.568  ; 9.140  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_OE_N      ; CLOCK_50                               ; 9.643  ; 9.688  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_WE_N      ; CLOCK_50                               ; 9.715  ; 9.747  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_XCK        ; CLOCK_50                               ;        ; 2.720  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; LEDG[*]        ; CLOCK_50                               ;        ; 2.778  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  LEDG[1]       ; CLOCK_50                               ;        ; 2.778  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+----------------------------------------+--------+--------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+----------------+----------------------------------------+-------+-------+------------+-------------------------------------------------+
; Data Port      ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+----------------+----------------------------------------+-------+-------+------------+-------------------------------------------------+
; I2C_SCLK       ; CLOCK_50                               ; 4.916 ; 5.145 ; Rise       ; CLOCK_50                                        ;
; I2C_SDAT       ; CLOCK_50                               ; 6.455 ; 6.865 ; Rise       ; CLOCK_50                                        ;
; LEDG[*]        ; CLOCK_50                               ; 3.656 ; 3.987 ; Rise       ; CLOCK_50                                        ;
;  LEDG[3]       ; CLOCK_50                               ; 3.656 ; 3.987 ; Rise       ; CLOCK_50                                        ;
; LEDG[*]        ; CLOCK_50                               ; 3.656 ; 3.987 ; Fall       ; CLOCK_50                                        ;
;  LEDG[3]       ; CLOCK_50                               ; 3.656 ; 3.987 ; Fall       ; CLOCK_50                                        ;
; HEX0[*]        ; apple2:core|timing_generator:timing|Q3 ; 4.713 ; 4.875 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[0]       ; apple2:core|timing_generator:timing|Q3 ; 4.726 ; 4.880 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[1]       ; apple2:core|timing_generator:timing|Q3 ; 6.780 ; 7.167 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[2]       ; apple2:core|timing_generator:timing|Q3 ; 5.375 ; 5.602 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[3]       ; apple2:core|timing_generator:timing|Q3 ; 4.713 ; 4.875 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[4]       ; apple2:core|timing_generator:timing|Q3 ; 4.813 ; 4.982 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[5]       ; apple2:core|timing_generator:timing|Q3 ; 7.234 ; 7.612 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX0[6]       ; apple2:core|timing_generator:timing|Q3 ; 7.498 ; 7.044 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; HEX1[*]        ; apple2:core|timing_generator:timing|Q3 ; 4.164 ; 4.320 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[0]       ; apple2:core|timing_generator:timing|Q3 ; 4.434 ; 4.590 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[1]       ; apple2:core|timing_generator:timing|Q3 ; 4.971 ; 5.218 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[2]       ; apple2:core|timing_generator:timing|Q3 ; 4.825 ; 4.995 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[3]       ; apple2:core|timing_generator:timing|Q3 ; 4.164 ; 4.320 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[4]       ; apple2:core|timing_generator:timing|Q3 ; 4.372 ; 4.471 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[5]       ; apple2:core|timing_generator:timing|Q3 ; 5.477 ; 5.660 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX1[6]       ; apple2:core|timing_generator:timing|Q3 ; 6.119 ; 5.900 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; HEX2[*]        ; apple2:core|timing_generator:timing|Q3 ; 4.428 ; 4.286 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[0]       ; apple2:core|timing_generator:timing|Q3 ; 4.866 ; 5.026 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[1]       ; apple2:core|timing_generator:timing|Q3 ; 4.487 ; 4.696 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[2]       ; apple2:core|timing_generator:timing|Q3 ; 4.696 ; 4.830 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[3]       ; apple2:core|timing_generator:timing|Q3 ; 4.770 ; 4.926 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[4]       ; apple2:core|timing_generator:timing|Q3 ; 4.454 ; 4.584 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[5]       ; apple2:core|timing_generator:timing|Q3 ; 4.955 ; 5.086 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX2[6]       ; apple2:core|timing_generator:timing|Q3 ; 4.428 ; 4.286 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; HEX3[*]        ; apple2:core|timing_generator:timing|Q3 ; 4.111 ; 4.248 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[0]       ; apple2:core|timing_generator:timing|Q3 ; 4.421 ; 4.563 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[1]       ; apple2:core|timing_generator:timing|Q3 ; 4.111 ; 4.248 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[2]       ; apple2:core|timing_generator:timing|Q3 ; 5.964 ; 5.760 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[3]       ; apple2:core|timing_generator:timing|Q3 ; 4.447 ; 4.531 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[4]       ; apple2:core|timing_generator:timing|Q3 ; 4.950 ; 5.166 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[5]       ; apple2:core|timing_generator:timing|Q3 ; 5.197 ; 5.352 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  HEX3[6]       ; apple2:core|timing_generator:timing|Q3 ; 4.833 ; 4.694 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; LEDG[*]        ; apple2:core|timing_generator:timing|Q3 ; 4.008 ; 4.129 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[0]       ; apple2:core|timing_generator:timing|Q3 ; 5.867 ; 6.267 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[4]       ; apple2:core|timing_generator:timing|Q3 ; 4.330 ; 4.493 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[5]       ; apple2:core|timing_generator:timing|Q3 ; 4.330 ; 4.486 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[6]       ; apple2:core|timing_generator:timing|Q3 ; 4.008 ; 4.129 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[7]       ; apple2:core|timing_generator:timing|Q3 ; 4.239 ; 4.393 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDG[8]       ; apple2:core|timing_generator:timing|Q3 ; 4.743 ; 4.983 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; LEDR[*]        ; apple2:core|timing_generator:timing|Q3 ; 5.706 ; 5.789 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[0]       ; apple2:core|timing_generator:timing|Q3 ; 6.072 ; 5.789 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[1]       ; apple2:core|timing_generator:timing|Q3 ; 6.025 ; 6.077 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[2]       ; apple2:core|timing_generator:timing|Q3 ; 6.261 ; 6.206 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[3]       ; apple2:core|timing_generator:timing|Q3 ; 6.223 ; 6.315 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[4]       ; apple2:core|timing_generator:timing|Q3 ; 6.221 ; 6.199 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[5]       ; apple2:core|timing_generator:timing|Q3 ; 6.139 ; 6.202 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[6]       ; apple2:core|timing_generator:timing|Q3 ; 6.055 ; 5.990 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[7]       ; apple2:core|timing_generator:timing|Q3 ; 5.950 ; 5.977 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[8]       ; apple2:core|timing_generator:timing|Q3 ; 5.811 ; 5.864 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[9]       ; apple2:core|timing_generator:timing|Q3 ; 7.084 ; 7.289 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[10]      ; apple2:core|timing_generator:timing|Q3 ; 5.962 ; 6.034 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[11]      ; apple2:core|timing_generator:timing|Q3 ; 5.825 ; 5.977 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[12]      ; apple2:core|timing_generator:timing|Q3 ; 5.836 ; 5.892 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[13]      ; apple2:core|timing_generator:timing|Q3 ; 5.706 ; 5.859 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[14]      ; apple2:core|timing_generator:timing|Q3 ; 5.982 ; 6.058 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  LEDR[15]      ; apple2:core|timing_generator:timing|Q3 ; 6.733 ; 7.152 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_ADDR[*]   ; apple2:core|timing_generator:timing|Q3 ; 4.834 ; 5.006 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[0]  ; apple2:core|timing_generator:timing|Q3 ; 6.842 ; 7.365 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[1]  ; apple2:core|timing_generator:timing|Q3 ; 7.031 ; 7.556 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[2]  ; apple2:core|timing_generator:timing|Q3 ; 5.755 ; 6.095 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[3]  ; apple2:core|timing_generator:timing|Q3 ; 6.698 ; 7.162 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[4]  ; apple2:core|timing_generator:timing|Q3 ; 6.630 ; 7.090 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[5]  ; apple2:core|timing_generator:timing|Q3 ; 6.762 ; 7.308 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[6]  ; apple2:core|timing_generator:timing|Q3 ; 7.143 ; 7.649 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[7]  ; apple2:core|timing_generator:timing|Q3 ; 6.212 ; 6.592 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[8]  ; apple2:core|timing_generator:timing|Q3 ; 6.054 ; 6.426 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[9]  ; apple2:core|timing_generator:timing|Q3 ; 7.866 ; 8.133 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[10] ; apple2:core|timing_generator:timing|Q3 ; 5.870 ; 6.077 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[11] ; apple2:core|timing_generator:timing|Q3 ; 5.067 ; 5.147 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[12] ; apple2:core|timing_generator:timing|Q3 ; 7.590 ; 7.782 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[13] ; apple2:core|timing_generator:timing|Q3 ; 4.834 ; 5.006 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[14] ; apple2:core|timing_generator:timing|Q3 ; 5.645 ; 5.881 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_ADDR[15] ; apple2:core|timing_generator:timing|Q3 ; 6.959 ; 6.975 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_DQ[*]     ; apple2:core|timing_generator:timing|Q3 ; 4.424 ; 4.567 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[0]    ; apple2:core|timing_generator:timing|Q3 ; 5.083 ; 5.313 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[1]    ; apple2:core|timing_generator:timing|Q3 ; 5.421 ; 5.703 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[2]    ; apple2:core|timing_generator:timing|Q3 ; 5.633 ; 5.957 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[3]    ; apple2:core|timing_generator:timing|Q3 ; 5.228 ; 5.487 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[4]    ; apple2:core|timing_generator:timing|Q3 ; 5.003 ; 5.217 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[5]    ; apple2:core|timing_generator:timing|Q3 ; 5.197 ; 5.440 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[6]    ; apple2:core|timing_generator:timing|Q3 ; 5.445 ; 5.711 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
;  SRAM_DQ[7]    ; apple2:core|timing_generator:timing|Q3 ; 4.424 ; 4.567 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_OE_N      ; apple2:core|timing_generator:timing|Q3 ; 6.627 ; 7.087 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; SRAM_WE_N      ; apple2:core|timing_generator:timing|Q3 ; 7.100 ; 6.656 ; Rise       ; apple2:core|timing_generator:timing|Q3          ;
; LEDG[*]        ; CLOCK_50                               ; 1.202 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK_50                               ; 1.202 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]       ; CLOCK_50                               ; 1.892 ; 1.904 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]      ; CLOCK_50                               ; 2.337 ; 2.412 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]      ; CLOCK_50                               ; 2.024 ; 2.043 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]      ; CLOCK_50                               ; 1.892 ; 1.904 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]      ; CLOCK_50                               ; 2.165 ; 2.211 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]      ; CLOCK_50                               ; 2.178 ; 2.203 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]      ; CLOCK_50                               ; 2.422 ; 2.497 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]      ; CLOCK_50                               ; 1.966 ; 1.986 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]      ; CLOCK_50                               ; 2.700 ; 2.817 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N    ; CLOCK_50                               ; 2.203 ; 2.130 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK        ; CLOCK_50                               ; 1.237 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]       ; CLOCK_50                               ; 1.864 ; 1.875 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]      ; CLOCK_50                               ; 2.181 ; 2.247 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]      ; CLOCK_50                               ; 1.864 ; 1.875 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]      ; CLOCK_50                               ; 2.225 ; 2.297 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]      ; CLOCK_50                               ; 1.956 ; 1.985 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]      ; CLOCK_50                               ; 2.134 ; 2.172 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]      ; CLOCK_50                               ; 2.122 ; 2.177 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]      ; CLOCK_50                               ; 1.971 ; 2.000 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]      ; CLOCK_50                               ; 1.869 ; 1.875 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS         ; CLOCK_50                               ; 2.026 ; 2.075 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]       ; CLOCK_50                               ; 1.933 ; 1.946 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]      ; CLOCK_50                               ; 2.063 ; 2.093 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]      ; CLOCK_50                               ; 2.033 ; 2.069 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]      ; CLOCK_50                               ; 2.116 ; 2.143 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]      ; CLOCK_50                               ; 1.933 ; 1.946 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]      ; CLOCK_50                               ; 1.981 ; 2.005 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]      ; CLOCK_50                               ; 2.090 ; 2.117 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]      ; CLOCK_50                               ; 2.300 ; 2.376 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]      ; CLOCK_50                               ; 1.975 ; 1.996 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS         ; CLOCK_50                               ; 2.767 ; 2.887 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK_50                               ;       ; 1.233 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK_50                               ;       ; 1.233 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK        ; CLOCK_50                               ;       ; 1.209 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_ADCLRCK    ; CLOCK_50                               ; 5.021 ; 5.459 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_BCLK       ; CLOCK_50                               ; 4.016 ; 4.294 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_DACDAT     ; CLOCK_50                               ; 3.550 ; 3.810 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_DACLRCK    ; CLOCK_50                               ; 5.174 ; 5.633 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_XCK        ; CLOCK_50                               ; 1.273 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; HEX4[*]        ; CLOCK_50                               ; 2.646 ; 2.761 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[0]       ; CLOCK_50                               ; 3.220 ; 3.283 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[1]       ; CLOCK_50                               ; 3.645 ; 3.814 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[2]       ; CLOCK_50                               ; 2.646 ; 2.761 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[3]       ; CLOCK_50                               ; 2.825 ; 2.857 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[4]       ; CLOCK_50                               ; 3.001 ; 2.993 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[5]       ; CLOCK_50                               ; 2.826 ; 2.902 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX4[6]       ; CLOCK_50                               ; 2.974 ; 2.885 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; HEX5[*]        ; CLOCK_50                               ; 2.437 ; 2.508 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[0]       ; CLOCK_50                               ; 3.118 ; 3.001 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[2]       ; CLOCK_50                               ; 2.963 ; 3.056 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[3]       ; CLOCK_50                               ; 2.771 ; 2.683 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[4]       ; CLOCK_50                               ; 2.437 ; 2.508 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[5]       ; CLOCK_50                               ; 2.865 ; 2.977 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  HEX5[6]       ; CLOCK_50                               ; 2.631 ; 2.547 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; LEDG[*]        ; CLOCK_50                               ; 1.159 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  LEDG[1]       ; CLOCK_50                               ; 1.159 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_CLK         ; CLOCK_50                               ; 4.319 ; 4.473 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_CMD         ; CLOCK_50                               ; 3.893 ; 3.974 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_DAT3        ; CLOCK_50                               ; 3.880 ; 3.983 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK_50                               ; 2.774 ; 2.864 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50                               ; 4.147 ; 4.495 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50                               ; 3.473 ; 3.721 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50                               ; 2.815 ; 2.942 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50                               ; 4.200 ; 4.422 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50                               ; 3.654 ; 3.840 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50                               ; 3.116 ; 3.238 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50                               ; 4.291 ; 4.512 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50                               ; 3.891 ; 4.070 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50                               ; 3.061 ; 3.201 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50                               ; 4.704 ; 4.626 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50                               ; 3.925 ; 4.111 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50                               ; 3.055 ; 3.122 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50                               ; 5.435 ; 5.517 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50                               ; 2.774 ; 2.864 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50                               ; 3.604 ; 3.744 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50                               ; 4.887 ; 4.867 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_OE_N      ; CLOCK_50                               ; 4.155 ; 4.406 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SRAM_WE_N      ; CLOCK_50                               ; 4.419 ; 4.184 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_XCK        ; CLOCK_50                               ;       ; 1.231 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; LEDG[*]        ; CLOCK_50                               ;       ; 1.189 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  LEDG[1]       ; CLOCK_50                               ;       ; 1.189 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+----------------------------------------+-------+-------+------------+-------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; HEX6[0]     ; 10.168 ; 9.946  ; 10.589 ; 10.358 ;
; SW[0]      ; HEX6[1]     ; 9.953  ; 9.800  ; 10.402 ; 10.162 ;
; SW[0]      ; HEX6[2]     ;        ; 9.404  ; 9.910  ;        ;
; SW[0]      ; HEX6[3]     ; 10.425 ; 10.252 ; 10.828 ; 10.676 ;
; SW[0]      ; HEX6[4]     ; 9.648  ;        ;        ; 9.942  ;
; SW[0]      ; HEX6[5]     ; 12.039 ;        ;        ; 11.944 ;
; SW[0]      ; HEX6[6]     ; 9.290  ; 9.444  ; 9.701  ; 9.864  ;
; SW[1]      ; HEX6[0]     ; 10.223 ; 10.002 ; 10.609 ; 10.423 ;
; SW[1]      ; HEX6[1]     ; 9.431  ; 9.230  ; 9.832  ; 9.622  ;
; SW[1]      ; HEX6[2]     ; 9.547  ;        ;        ; 9.882  ;
; SW[1]      ; HEX6[3]     ; 9.886  ; 9.706  ; 10.287 ; 10.098 ;
; SW[1]      ; HEX6[4]     ;        ; 9.588  ; 10.089 ;        ;
; SW[1]      ; HEX6[5]     ; 12.097 ; 11.590 ; 12.480 ; 12.011 ;
; SW[1]      ; HEX6[6]     ; 9.348  ; 9.503  ; 9.769  ; 9.886  ;
; SW[2]      ; HEX6[0]     ; 10.177 ; 9.936  ; 10.574 ; 10.397 ;
; SW[2]      ; HEX6[1]     ; 9.686  ;        ;        ; 9.910  ;
; SW[2]      ; HEX6[2]     ; 9.478  ; 9.408  ; 9.911  ; 9.875  ;
; SW[2]      ; HEX6[3]     ; 10.141 ; 9.960  ; 10.530 ; 10.386 ;
; SW[2]      ; HEX6[4]     ; 9.657  ; 9.510  ; 10.055 ; 9.981  ;
; SW[2]      ; HEX6[5]     ; 11.968 ; 11.537 ; 12.461 ; 11.934 ;
; SW[2]      ; HEX6[6]     ; 9.336  ; 9.454  ; 9.741  ; 9.904  ;
; SW[3]      ; HEX6[0]     ; 10.186 ; 10.062 ; 10.697 ; 10.406 ;
; SW[3]      ; HEX6[1]     ; 10.047 ; 9.890  ; 10.468 ; 10.239 ;
; SW[3]      ; HEX6[2]     ; 9.549  ; 9.487  ; 9.969  ; 9.933  ;
; SW[3]      ; HEX6[3]     ; 10.460 ; 10.376 ; 10.941 ; 10.679 ;
; SW[3]      ; HEX6[4]     ;        ; 9.647  ; 10.177 ;        ;
; SW[3]      ; HEX6[5]     ; 12.039 ; 11.616 ; 12.519 ; 11.993 ;
; SW[3]      ; HEX6[6]     ; 9.408  ; 9.521  ; 9.799  ; 9.974  ;
; SW[4]      ; HEX7[0]     ; 8.838  ; 8.688  ; 9.249  ; 9.090  ;
; SW[4]      ; HEX7[1]     ; 8.986  ; 8.836  ; 9.396  ; 9.237  ;
; SW[4]      ; HEX7[2]     ;        ; 9.433  ; 9.946  ;        ;
; SW[4]      ; HEX7[3]     ; 9.580  ; 9.386  ; 9.991  ; 9.788  ;
; SW[4]      ; HEX7[4]     ; 8.956  ;        ;        ; 9.193  ;
; SW[4]      ; HEX7[5]     ; 9.060  ;        ;        ; 9.298  ;
; SW[4]      ; HEX7[6]     ; 10.041 ; 10.116 ; 10.444 ; 10.528 ;
; SW[5]      ; HEX7[0]     ; 9.074  ; 8.999  ; 9.590  ; 9.419  ;
; SW[5]      ; HEX7[1]     ; 9.306  ; 9.124  ; 9.719  ; 9.603  ;
; SW[5]      ; HEX7[2]     ; 9.863  ;        ;        ; 10.227 ;
; SW[5]      ; HEX7[3]     ; 9.890  ; 9.711  ; 10.346 ; 10.201 ;
; SW[5]      ; HEX7[4]     ;        ; 9.119  ; 9.726  ;        ;
; SW[5]      ; HEX7[5]     ; 9.395  ; 9.212  ; 9.816  ; 9.697  ;
; SW[5]      ; HEX7[6]     ; 10.311 ; 10.435 ; 10.825 ; 10.830 ;
; SW[6]      ; HEX7[0]     ; 9.000  ; 8.849  ; 9.417  ; 9.304  ;
; SW[6]      ; HEX7[1]     ; 9.166  ;        ;        ; 9.471  ;
; SW[6]      ; HEX7[2]     ; 9.707  ; 9.601  ; 10.126 ; 10.060 ;
; SW[6]      ; HEX7[3]     ; 9.754  ; 9.559  ; 10.173 ; 10.015 ;
; SW[6]      ; HEX7[4]     ; 9.133  ; 8.967  ; 9.551  ; 9.422  ;
; SW[6]      ; HEX7[5]     ; 9.236  ; 9.073  ; 9.657  ; 9.529  ;
; SW[6]      ; HEX7[6]     ; 10.205 ; 10.281 ; 10.660 ; 10.699 ;
; SW[7]      ; HEX7[0]     ; 9.142  ; 9.056  ; 9.609  ; 9.439  ;
; SW[7]      ; HEX7[1]     ; 9.333  ; 9.158  ; 9.715  ; 9.599  ;
; SW[7]      ; HEX7[2]     ; 9.882  ; 9.837  ; 10.355 ; 10.221 ;
; SW[7]      ; HEX7[3]     ; 9.927  ; 9.756  ; 10.351 ; 10.206 ;
; SW[7]      ; HEX7[4]     ;        ; 9.161  ; 9.727  ;        ;
; SW[7]      ; HEX7[5]     ; 9.366  ; 9.300  ; 9.880  ; 9.615  ;
; SW[7]      ; HEX7[6]     ; 10.410 ; 10.478 ; 10.840 ; 10.887 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; HEX6[0]     ; 5.152 ; 5.214 ; 5.809 ; 5.864 ;
; SW[0]      ; HEX6[1]     ; 5.010 ; 5.076 ; 5.667 ; 5.733 ;
; SW[0]      ; HEX6[2]     ;       ; 4.897 ; 5.487 ;       ;
; SW[0]      ; HEX6[3]     ; 5.243 ; 5.348 ; 5.922 ; 5.978 ;
; SW[0]      ; HEX6[4]     ; 4.897 ;       ;       ; 5.612 ;
; SW[0]      ; HEX6[5]     ; 6.574 ;       ;       ; 7.050 ;
; SW[0]      ; HEX6[6]     ; 4.870 ; 4.831 ; 5.519 ; 5.487 ;
; SW[1]      ; HEX6[0]     ; 5.171 ; 5.228 ; 5.800 ; 5.877 ;
; SW[1]      ; HEX6[1]     ; 4.787 ; 4.845 ; 5.405 ; 5.456 ;
; SW[1]      ; HEX6[2]     ; 4.849 ;       ;       ; 5.561 ;
; SW[1]      ; HEX6[3]     ; 5.018 ; 5.107 ; 5.637 ; 5.719 ;
; SW[1]      ; HEX6[4]     ;       ; 4.977 ; 5.547 ;       ;
; SW[1]      ; HEX6[5]     ; 6.593 ; 6.416 ; 7.223 ; 7.065 ;
; SW[1]      ; HEX6[6]     ; 4.886 ; 4.851 ; 5.535 ; 5.481 ;
; SW[2]      ; HEX6[0]     ; 5.115 ; 5.185 ; 5.771 ; 5.837 ;
; SW[2]      ; HEX6[1]     ; 4.897 ;       ;       ; 5.597 ;
; SW[2]      ; HEX6[2]     ; 4.795 ; 4.887 ; 5.471 ; 5.520 ;
; SW[2]      ; HEX6[3]     ; 5.129 ; 5.213 ; 5.755 ; 5.859 ;
; SW[2]      ; HEX6[4]     ; 4.897 ; 4.943 ; 5.532 ; 5.605 ;
; SW[2]      ; HEX6[5]     ; 6.538 ; 6.373 ; 7.193 ; 7.024 ;
; SW[2]      ; HEX6[6]     ; 4.840 ; 4.802 ; 5.480 ; 5.452 ;
; SW[3]      ; HEX6[0]     ; 5.161 ; 5.231 ; 5.815 ; 5.867 ;
; SW[3]      ; HEX6[1]     ; 5.046 ; 5.147 ; 5.735 ; 5.764 ;
; SW[3]      ; HEX6[2]     ; 4.840 ; 4.934 ; 5.517 ; 5.568 ;
; SW[3]      ; HEX6[3]     ; 5.285 ; 5.393 ; 5.956 ; 6.014 ;
; SW[3]      ; HEX6[4]     ;       ; 4.980 ; 5.562 ;       ;
; SW[3]      ; HEX6[5]     ; 6.583 ; 6.418 ; 7.237 ; 7.073 ;
; SW[3]      ; HEX6[6]     ; 4.927 ; 4.842 ; 5.526 ; 5.544 ;
; SW[4]      ; HEX7[0]     ; 4.540 ; 4.561 ; 5.175 ; 5.189 ;
; SW[4]      ; HEX7[1]     ; 4.593 ; 4.621 ; 5.227 ; 5.248 ;
; SW[4]      ; HEX7[2]     ;       ; 4.965 ; 5.514 ;       ;
; SW[4]      ; HEX7[3]     ; 4.879 ; 4.931 ; 5.513 ; 5.558 ;
; SW[4]      ; HEX7[4]     ; 4.585 ;       ;       ; 5.230 ;
; SW[4]      ; HEX7[5]     ; 4.643 ;       ;       ; 5.299 ;
; SW[4]      ; HEX7[6]     ; 5.270 ; 5.144 ; 5.897 ; 5.778 ;
; SW[5]      ; HEX7[0]     ; 4.651 ; 4.680 ; 5.316 ; 5.341 ;
; SW[5]      ; HEX7[1]     ; 4.724 ; 4.758 ; 5.392 ; 5.422 ;
; SW[5]      ; HEX7[2]     ; 5.003 ;       ;       ; 5.757 ;
; SW[5]      ; HEX7[3]     ; 5.004 ; 5.063 ; 5.669 ; 5.710 ;
; SW[5]      ; HEX7[4]     ;       ; 4.747 ; 5.394 ;       ;
; SW[5]      ; HEX7[5]     ; 4.780 ; 4.823 ; 5.454 ; 5.456 ;
; SW[5]      ; HEX7[6]     ; 5.389 ; 5.264 ; 6.040 ; 5.925 ;
; SW[6]      ; HEX7[0]     ; 4.624 ; 4.641 ; 5.260 ; 5.296 ;
; SW[6]      ; HEX7[1]     ; 4.693 ;       ;       ; 5.373 ;
; SW[6]      ; HEX7[2]     ; 4.973 ; 5.053 ; 5.610 ; 5.709 ;
; SW[6]      ; HEX7[3]     ; 4.973 ; 5.020 ; 5.610 ; 5.677 ;
; SW[6]      ; HEX7[4]     ; 4.682 ; 4.696 ; 5.319 ; 5.352 ;
; SW[6]      ; HEX7[5]     ; 4.741 ; 4.765 ; 5.378 ; 5.422 ;
; SW[6]      ; HEX7[6]     ; 5.350 ; 5.229 ; 6.007 ; 5.866 ;
; SW[7]      ; HEX7[0]     ; 4.676 ; 4.705 ; 5.328 ; 5.339 ;
; SW[7]      ; HEX7[1]     ; 4.729 ; 4.765 ; 5.382 ; 5.416 ;
; SW[7]      ; HEX7[2]     ; 5.017 ; 5.148 ; 5.717 ; 5.760 ;
; SW[7]      ; HEX7[3]     ; 5.044 ; 5.075 ; 5.667 ; 5.757 ;
; SW[7]      ; HEX7[4]     ;       ; 4.747 ; 5.374 ;       ;
; SW[7]      ; HEX7[5]     ; 4.787 ; 4.817 ; 5.431 ; 5.450 ;
; SW[7]      ; HEX7[6]     ; 5.433 ; 5.280 ; 6.050 ; 5.955 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT3       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_DAT                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_CE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT3       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CMD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_CE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT3       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CMD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_CE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT3       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CMD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+-------------------------------------------------+-------------------------------------------------+------------+------------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+------------+------------+----------+----------+
; apple2:core|timing_generator:timing|Q3          ; apple2:core|timing_generator:timing|Q3          ; 686243     ; 0          ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3          ; 59216      ; 0          ; 0        ; 0        ;
; CLOCK_50                                        ; CLOCK_50                                        ; 875        ; 0          ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50                                        ; 110        ; 0          ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 83546      ; 0          ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2058       ; 0          ; 0        ; 0        ;
; apple2:core|timing_generator:timing|Q3          ; pll|altpll_component|auto_generated|pll1|clk[1] ; false path ; false path ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 57425      ; 0          ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+-------------------------------------------------+-------------------------------------------------+------------+------------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+------------+------------+----------+----------+
; apple2:core|timing_generator:timing|Q3          ; apple2:core|timing_generator:timing|Q3          ; 686243     ; 0          ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; apple2:core|timing_generator:timing|Q3          ; 59216      ; 0          ; 0        ; 0        ;
; CLOCK_50                                        ; CLOCK_50                                        ; 875        ; 0          ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50                                        ; 110        ; 0          ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 83546      ; 0          ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2058       ; 0          ; 0        ; 0        ;
; apple2:core|timing_generator:timing|Q3          ; pll|altpll_component|auto_generated|pll1|clk[1] ; false path ; false path ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 57425      ; 0          ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                            ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 53       ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                             ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 53       ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 27    ; 27   ;
; Unconstrained Input Port Paths  ; 1454  ; 1454 ;
; Unconstrained Output Ports      ; 144   ; 144  ;
; Unconstrained Output Port Paths ; 432   ; 432  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri Jun 05 16:46:06 2015
Info: Command: quartus_sta apple2fpga -c DE2_TOP
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'DE2_TOP.sdc'
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from pll|altpll_component|auto_generated|pll1|clk[1] (Rise) to pll|altpll_component|auto_generated|pll1|clk[1] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Hold clock transfer from pll|altpll_component|auto_generated|pll1|clk[1] (Rise) to pll|altpll_component|auto_generated|pll1|clk[1] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.163
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.163            -563.556 apple2:core|timing_generator:timing|Q3 
    Info (332119):     2.384               0.000 CLOCK_50 
    Info (332119):    20.331               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    62.157               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is -2.761
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.761            -136.923 apple2:core|timing_generator:timing|Q3 
    Info (332119):    -2.044             -40.957 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -2.002            -103.005 CLOCK_50 
    Info (332119):     0.403               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 67.603
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    67.603               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 2.592
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.592               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 9.684
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.684               0.000 CLOCK_50 
    Info (332119):    17.565               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    35.383               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    99.750               0.000 apple2:core|timing_generator:timing|Q3 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from pll|altpll_component|auto_generated|pll1|clk[1] (Rise) to pll|altpll_component|auto_generated|pll1|clk[1] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Hold clock transfer from pll|altpll_component|auto_generated|pll1|clk[1] (Rise) to pll|altpll_component|auto_generated|pll1|clk[1] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.745
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.745            -543.071 apple2:core|timing_generator:timing|Q3 
    Info (332119):     2.303               0.000 CLOCK_50 
    Info (332119):    21.555               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    62.962               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is -2.381
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.381            -107.897 apple2:core|timing_generator:timing|Q3 
    Info (332119):    -1.820             -33.426 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.690             -83.518 CLOCK_50 
    Info (332119):     0.354               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 67.942
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    67.942               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 2.393
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.393               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 9.689
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.689               0.000 CLOCK_50 
    Info (332119):    17.565               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    35.347               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    99.724               0.000 apple2:core|timing_generator:timing|Q3 
Info: Analyzing Fast 1200mV 0C Model
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from pll|altpll_component|auto_generated|pll1|clk[1] (Rise) to pll|altpll_component|auto_generated|pll1|clk[1] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Hold clock transfer from pll|altpll_component|auto_generated|pll1|clk[1] (Rise) to pll|altpll_component|auto_generated|pll1|clk[1] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.936
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.936            -259.939 apple2:core|timing_generator:timing|Q3 
    Info (332119):     2.713               0.000 CLOCK_50 
    Info (332119):    27.778               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    66.856               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is -1.629
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.629            -109.203 apple2:core|timing_generator:timing|Q3 
    Info (332119):    -1.234             -70.403 CLOCK_50 
    Info (332119):    -1.115             -34.297 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.182               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 69.408
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    69.408               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.234
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.234               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 9.266
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.266               0.000 CLOCK_50 
    Info (332119):    17.637               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    35.467               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    99.770               0.000 apple2:core|timing_generator:timing|Q3 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 746 megabytes
    Info: Processing ended: Fri Jun 05 16:46:43 2015
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:00:36


