

================================================================
== Vitis HLS Report for 'merge_1_Pipeline_merge_label3'
================================================================
* Date:           Wed May  7 15:15:09 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.265 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        3|     2050|  15.000 ns|  10.250 us|    3|  2050|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- merge_label3  |        1|     2048|         2|          1|          1|  1 ~ 2048|       yes|
        +----------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      200|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       86|    -|
|Register             |        -|     -|      271|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      271|      286|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln20_fu_171_p2   |         +|   0|  0|  71|          64|           1|
    |i_4_fu_192_p2        |         +|   0|  0|  39|          32|           1|
    |j_2_fu_202_p2        |         +|   0|  0|  39|          32|           2|
    |icmp_ln20_fu_152_p2  |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln24_fu_182_p2  |      icmp|   0|  0|  20|          32|          32|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 200|         225|         102|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |a_d0                     |  14|          3|   32|         96|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|   32|         64|
    |ap_sig_allocacmp_j_1     |   9|          2|   32|         64|
    |i_fu_48                  |   9|          2|   32|         64|
    |j_fu_52                  |   9|          2|   32|         64|
    |k_fu_44                  |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  86|         19|  227|        486|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |i_3_reg_238               |  32|   0|   32|          0|
    |i_fu_48                   |  32|   0|   32|          0|
    |j_1_reg_243               |  32|   0|   32|          0|
    |j_fu_52                   |  32|   0|   32|          0|
    |k_fu_44                   |  64|   0|   64|          0|
    |sext_ln12_1_cast_reg_233  |  64|   0|   64|          0|
    |trunc_ln28_reg_261        |  11|   0|   11|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 271|   0|  271|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  merge.1_Pipeline_merge_label3|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  merge.1_Pipeline_merge_label3|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  merge.1_Pipeline_merge_label3|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  merge.1_Pipeline_merge_label3|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  merge.1_Pipeline_merge_label3|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  merge.1_Pipeline_merge_label3|  return value|
|sext_ln7       |   in|   32|     ap_none|                       sext_ln7|        scalar|
|stop           |   in|   32|     ap_none|                           stop|        scalar|
|start_r        |   in|   32|     ap_none|                        start_r|        scalar|
|sext_ln12_1    |   in|   32|     ap_none|                    sext_ln12_1|        scalar|
|temp_address0  |  out|   11|   ap_memory|                           temp|         array|
|temp_ce0       |  out|    1|   ap_memory|                           temp|         array|
|temp_q0        |   in|   32|   ap_memory|                           temp|         array|
|temp_address1  |  out|   11|   ap_memory|                           temp|         array|
|temp_ce1       |  out|    1|   ap_memory|                           temp|         array|
|temp_q1        |   in|   32|   ap_memory|                           temp|         array|
|a_address0     |  out|   11|   ap_memory|                              a|         array|
|a_ce0          |  out|    1|   ap_memory|                              a|         array|
|a_we0          |  out|    1|   ap_memory|                              a|         array|
|a_d0           |  out|   32|   ap_memory|                              a|         array|
+---------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 5 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln12_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln12_1"   --->   Operation 8 'read' 'sext_ln12_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%start_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %start_r"   --->   Operation 9 'read' 'start_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%stop_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %stop"   --->   Operation 10 'read' 'stop_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln7"   --->   Operation 11 'read' 'sext_ln7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln12_1_cast = sext i32 %sext_ln12_1_read"   --->   Operation 12 'sext' 'sext_ln12_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln7_cast = sext i32 %sext_ln7_read"   --->   Operation 13 'sext' 'sext_ln7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %stop_read, i32 %j"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %start_read, i32 %i"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %sext_ln7_cast, i64 %k"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body17"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.53>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%k_1 = load i64 %k" [sort.c:28]   --->   Operation 19 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_3 = load i32 %i" [sort.c:29]   --->   Operation 20 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%j_1 = load i32 %j" [sort.c:26]   --->   Operation 21 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.06ns)   --->   "%icmp_ln20 = icmp_slt  i64 %k_1, i64 %sext_ln12_1_cast" [sort.c:20]   --->   Operation 23 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %for.end30.loopexit.exitStub, void %for.body17.split" [sort.c:20]   --->   Operation 24 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i32 %j_1" [sort.c:22]   --->   Operation 25 'zext' 'zext_ln22' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr i32 %temp, i64 0, i64 %zext_ln22" [sort.c:22]   --->   Operation 26 'getelementptr' 'temp_addr' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (1.20ns)   --->   "%tmp_j = load i11 %temp_addr" [sort.c:22]   --->   Operation 27 'load' 'tmp_j' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i32 %i_3" [sort.c:23]   --->   Operation 28 'zext' 'zext_ln23' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%temp_addr_1 = getelementptr i32 %temp, i64 0, i64 %zext_ln23" [sort.c:23]   --->   Operation 29 'getelementptr' 'temp_addr_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (1.20ns)   --->   "%tmp_i = load i11 %temp_addr_1" [sort.c:23]   --->   Operation 30 'load' 'tmp_i' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i64 %k_1" [sort.c:28]   --->   Operation 31 'trunc' 'trunc_ln28' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.14ns)   --->   "%add_ln20 = add i64 %k_1, i64 1" [sort.c:20]   --->   Operation 32 'add' 'add_ln20' <Predicate = (icmp_ln20)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln20 = store i64 %add_ln20, i64 %k" [sort.c:20]   --->   Operation 33 'store' 'store_ln20' <Predicate = (icmp_ln20)> <Delay = 0.38>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln20 = br void %for.body17" [sort.c:20]   --->   Operation 34 'br' 'br_ln20' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.26>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 2048, i64 1536" [sort.c:21]   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [sort.c:5]   --->   Operation 36 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (1.20ns)   --->   "%tmp_j = load i11 %temp_addr" [sort.c:22]   --->   Operation 37 'load' 'tmp_j' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 38 [1/2] (1.20ns)   --->   "%tmp_i = load i11 %temp_addr_1" [sort.c:23]   --->   Operation 38 'load' 'tmp_i' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 39 [1/1] (0.85ns)   --->   "%icmp_ln24 = icmp_slt  i32 %tmp_j, i32 %tmp_i" [sort.c:24]   --->   Operation 39 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i11 %trunc_ln28" [sort.c:28]   --->   Operation 40 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i32 %a, i64 0, i64 %zext_ln28" [sort.c:28]   --->   Operation 41 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %if.else, void %if.then" [sort.c:24]   --->   Operation 42 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.20ns)   --->   "%store_ln28 = store i32 %tmp_i, i11 %a_addr" [sort.c:28]   --->   Operation 43 'store' 'store_ln28' <Predicate = (!icmp_ln24)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 44 [1/1] (0.88ns)   --->   "%i_4 = add i32 %i_3, i32 1" [sort.c:29]   --->   Operation 44 'add' 'i_4' <Predicate = (!icmp_ln24)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln29 = store i32 %i_4, i32 %i" [sort.c:29]   --->   Operation 45 'store' 'store_ln29' <Predicate = (!icmp_ln24)> <Delay = 0.38>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc28"   --->   Operation 46 'br' 'br_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.20ns)   --->   "%store_ln25 = store i32 %tmp_j, i11 %a_addr" [sort.c:25]   --->   Operation 47 'store' 'store_ln25' <Predicate = (icmp_ln24)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 48 [1/1] (0.88ns)   --->   "%j_2 = add i32 %j_1, i32 4294967295" [sort.c:26]   --->   Operation 48 'add' 'j_2' <Predicate = (icmp_ln24)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln27 = store i32 %j_2, i32 %j" [sort.c:27]   --->   Operation 49 'store' 'store_ln27' <Predicate = (icmp_ln24)> <Delay = 0.38>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc28" [sort.c:27]   --->   Operation 50 'br' 'br_ln27' <Predicate = (icmp_ln24)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stop]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ start_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln12_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                      (alloca           ) [ 0110]
i                      (alloca           ) [ 0111]
j                      (alloca           ) [ 0111]
sext_ln12_1_read       (read             ) [ 0000]
start_read             (read             ) [ 0000]
stop_read              (read             ) [ 0000]
sext_ln7_read          (read             ) [ 0000]
sext_ln12_1_cast       (sext             ) [ 0110]
sext_ln7_cast          (sext             ) [ 0000]
specinterface_ln0      (specinterface    ) [ 0000]
store_ln0              (store            ) [ 0000]
store_ln0              (store            ) [ 0000]
store_ln0              (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
k_1                    (load             ) [ 0000]
i_3                    (load             ) [ 0101]
j_1                    (load             ) [ 0101]
specpipeline_ln0       (specpipeline     ) [ 0000]
icmp_ln20              (icmp             ) [ 0110]
br_ln20                (br               ) [ 0000]
zext_ln22              (zext             ) [ 0000]
temp_addr              (getelementptr    ) [ 0101]
zext_ln23              (zext             ) [ 0000]
temp_addr_1            (getelementptr    ) [ 0101]
trunc_ln28             (trunc            ) [ 0101]
add_ln20               (add              ) [ 0000]
store_ln20             (store            ) [ 0000]
br_ln20                (br               ) [ 0000]
speclooptripcount_ln21 (speclooptripcount) [ 0000]
specloopname_ln5       (specloopname     ) [ 0000]
tmp_j                  (load             ) [ 0000]
tmp_i                  (load             ) [ 0000]
icmp_ln24              (icmp             ) [ 0101]
zext_ln28              (zext             ) [ 0000]
a_addr                 (getelementptr    ) [ 0000]
br_ln24                (br               ) [ 0000]
store_ln28             (store            ) [ 0000]
i_4                    (add              ) [ 0000]
store_ln29             (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
store_ln25             (store            ) [ 0000]
j_2                    (add              ) [ 0000]
store_ln27             (store            ) [ 0000]
br_ln27                (br               ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln7">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln7"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stop">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stop"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="start_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln12_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln12_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="temp">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="a">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="k_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="j_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="sext_ln12_1_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln12_1_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="start_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="stop_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stop_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="sext_ln7_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln7_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="temp_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="32" slack="0"/>
<pin id="84" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="11" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="0"/>
<pin id="92" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="93" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="94" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="0"/>
<pin id="95" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_j/2 tmp_i/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="temp_addr_1_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="32" slack="0"/>
<pin id="101" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr_1/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="a_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="11" slack="0"/>
<pin id="109" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="11" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 store_ln25/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="sext_ln12_1_cast_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_1_cast/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="sext_ln7_cast_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln7_cast/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln0_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln0_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln0_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="k_1_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="1"/>
<pin id="145" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="i_3_load_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="j_1_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln20_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="1"/>
<pin id="155" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln22_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln23_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="trunc_ln28_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="0"/>
<pin id="169" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add_ln20_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln20_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="0"/>
<pin id="179" dir="0" index="1" bw="64" slack="1"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln24_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln28_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="11" slack="1"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="i_4_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln29_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="2"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="j_2_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln27_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="2"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/3 "/>
</bind>
</comp>

<comp id="212" class="1005" name="k_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="219" class="1005" name="i_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="226" class="1005" name="j_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="233" class="1005" name="sext_ln12_1_cast_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="1"/>
<pin id="235" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln12_1_cast "/>
</bind>
</comp>

<comp id="238" class="1005" name="i_3_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="243" class="1005" name="j_1_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="251" class="1005" name="temp_addr_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="11" slack="1"/>
<pin id="253" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr "/>
</bind>
</comp>

<comp id="256" class="1005" name="temp_addr_1_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="11" slack="1"/>
<pin id="258" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr_1 "/>
</bind>
</comp>

<comp id="261" class="1005" name="trunc_ln28_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="11" slack="1"/>
<pin id="263" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln28 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="30" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="96"><net_src comp="80" pin="3"/><net_sink comp="87" pin=2"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="30" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="97" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="30" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="87" pin="3"/><net_sink comp="112" pin=1"/></net>

<net id="118"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="87" pin="7"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="56" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="74" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="68" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="62" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="124" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="156"><net_src comp="143" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="149" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="165"><net_src comp="146" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="170"><net_src comp="143" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="143" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="32" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="171" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="87" pin="7"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="87" pin="3"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="188" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="196"><net_src comp="12" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="192" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="24" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="202" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="44" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="218"><net_src comp="212" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="222"><net_src comp="48" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="224"><net_src comp="219" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="225"><net_src comp="219" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="229"><net_src comp="52" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="232"><net_src comp="226" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="236"><net_src comp="120" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="241"><net_src comp="146" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="246"><net_src comp="149" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="254"><net_src comp="80" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="259"><net_src comp="97" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="264"><net_src comp="167" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="188" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {3 }
 - Input state : 
	Port: merge.1_Pipeline_merge_label3 : sext_ln7 | {1 }
	Port: merge.1_Pipeline_merge_label3 : stop | {1 }
	Port: merge.1_Pipeline_merge_label3 : start_r | {1 }
	Port: merge.1_Pipeline_merge_label3 : sext_ln12_1 | {1 }
	Port: merge.1_Pipeline_merge_label3 : temp | {2 3 }
	Port: merge.1_Pipeline_merge_label3 : a | {}
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln20 : 1
		br_ln20 : 2
		zext_ln22 : 1
		temp_addr : 2
		tmp_j : 3
		zext_ln23 : 1
		temp_addr_1 : 2
		tmp_i : 3
		trunc_ln28 : 1
		add_ln20 : 1
		store_ln20 : 2
	State 3
		icmp_ln24 : 1
		a_addr : 1
		br_ln24 : 2
		store_ln28 : 2
		store_ln29 : 1
		store_ln25 : 2
		store_ln27 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       add_ln20_fu_171       |    0    |    71   |
|    add   |          i_4_fu_192         |    0    |    39   |
|          |          j_2_fu_202         |    0    |    39   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln20_fu_152      |    0    |    29   |
|          |       icmp_ln24_fu_182      |    0    |    20   |
|----------|-----------------------------|---------|---------|
|          | sext_ln12_1_read_read_fu_56 |    0    |    0    |
|   read   |    start_read_read_fu_62    |    0    |    0    |
|          |     stop_read_read_fu_68    |    0    |    0    |
|          |   sext_ln7_read_read_fu_74  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |   sext_ln12_1_cast_fu_120   |    0    |    0    |
|          |     sext_ln7_cast_fu_124    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       zext_ln22_fu_157      |    0    |    0    |
|   zext   |       zext_ln23_fu_162      |    0    |    0    |
|          |       zext_ln28_fu_188      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln28_fu_167      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   198   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       i_3_reg_238      |   32   |
|        i_reg_219       |   32   |
|       j_1_reg_243      |   32   |
|        j_reg_226       |   32   |
|        k_reg_212       |   64   |
|sext_ln12_1_cast_reg_233|   64   |
|   temp_addr_1_reg_256  |   11   |
|    temp_addr_reg_251   |   11   |
|   trunc_ln28_reg_261   |   11   |
+------------------------+--------+
|          Total         |   289  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_87 |  p0  |   2  |  11  |   22   ||    9    |
|  grp_access_fu_87 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_112 |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   86   ||  1.161  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   198  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   289  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   289  |   225  |
+-----------+--------+--------+--------+
