EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# 6V49205BNLGI
#
DEF 6V49205BNLGI U 0 40 Y Y 1 L N
F0 "U" -1001 2328 50 H V L BNN
F1 "6V49205BNLGI" -50 2326 50 H V L BNN
F2 "QFP50P700X700X90-49N" 0 0 50 H I L BNN
F3 "IDT" 0 0 50 H I L BNN
DRAW
P 2 0 0 10 -1000 2300 1000 2300 N
P 2 0 0 10 1000 2300 1000 -2200 N
P 2 0 0 10 1000 -2200 -1000 -2200 N
P 2 0 0 10 -1000 -2200 -1000 2300 N
X X2_25 1 -1300 -400 300 R 40 40 0 0 O 
X X1_25 2 -1300 -300 300 R 40 40 0 0 I 
X GND_REF1 3 -300 -2500 300 U 40 40 0 0 W 
X REF_5 4 1300 -1200 300 L 40 40 0 0 O 
X REF_4 5 1300 -1100 300 L 40 40 0 0 O 
X REF_3 6 1300 -1000 300 L 40 40 0 0 O 
X VDD_REF1 7 -1300 2200 300 R 40 40 0 0 W 
X GND_REF2 8 -200 -2500 300 U 40 40 0 0 W 
X REF_2 9 1300 -900 300 L 40 40 0 0 O 
X REF_1 10 1300 -800 300 L 40 40 0 0 O 
X SELPCIE125#_100/REF_0 11 -1300 -1100 300 R 40 40 0 0 B 
X AVDD12_24 12 -1300 0 300 R 40 40 0 0 W 
X FS0/USB_CLK1 13 -1300 -1400 300 R 40 40 0 0 B 
X FS1/USB_CLK2 14 -1300 -1500 300 R 40 40 0 0 B 
X GND12_24 15 -100 -2500 300 U 40 40 0 0 W 
X GND_2P048 16 0 -2500 300 U 40 40 0 0 W 
X CK2P048_0 17 1300 200 300 L 40 40 0 0 O 
X CK2P048_1 18 1300 100 300 L 40 40 0 0 O 
X VDD_2P048 19 -1300 1400 300 R 40 40 0 0 W 
X AVDD_125 20 -1300 400 300 R 40 40 0 0 W 
X 125M 21 1300 -1400 300 L 40 40 0 0 O 
X GND_125M 22 100 -2500 300 U 40 40 0 0 W 
X PCIET_LR0 23 1300 2000 300 L 40 40 0 0 O 
X PCIEC_LR0 24 1300 1900 300 L 40 40 0 0 O 
X PCIEC_LR1 25 1300 1600 300 L 40 40 0 0 O 
X PCIET_LR1 26 1300 1700 300 L 40 40 0 0 O 
X VDD_PCIE 27 -1300 1600 300 R 40 40 0 0 W 
X GND_PCIE1 28 200 -2500 300 U 40 40 0 0 W 
X PCIEC_LR2 29 1300 1300 300 L 40 40 0 0 O 
X PCIET_LR2 30 1300 1400 300 L 40 40 0 0 O 
X PCIEC_LR3 31 1300 400 300 L 40 40 0 0 O 
X PCIET_LR3 32 1300 500 300 L 40 40 0 0 O 
X AVDD_PCIE 33 -1300 800 300 R 40 40 0 0 W 
X GND_PCIE2 34 300 -2500 300 U 40 40 0 0 W 
X PCIEC_LR4 35 1300 1000 300 L 40 40 0 0 O 
X PCIET_LR4 36 1300 1100 300 L 40 40 0 0 O 
X PCIEC_LR5 37 1300 700 300 L 40 40 0 0 O 
X PCIET_LR5 38 1300 800 300 L 40 40 0 0 O 
X GND_PCIE3 39 400 -2500 300 U 40 40 0 0 W 
X GND_SYS 40 500 -2500 300 U 40 40 0 0 W 
X SYS_CCB 41 1300 2200 300 L 40 40 0 0 O 
X AVDD_SYS 42 -1300 1200 300 R 40 40 0 0 W 
X VDD_DDR 43 -1300 1800 300 R 40 40 0 0 W 
X SEL100#_66/DDRCLK 44 1300 -100 300 L 40 40 0 0 B 
X GND_DDR 45 600 -2500 300 U 40 40 0 0 W 
X SCLK 46 -1300 -600 300 R 40 40 0 0 I C
X SDATA 47 -1300 -700 300 R 40 40 0 0 B 
X VDD_REF2 48 -1300 2000 300 R 40 40 0 0 W 
X EPAD 49 -600 -2500 300 U 40 40 0 0 P 
ENDDRAW
ENDDEF
#
# End Library