verilog work "majority_voting.v"
