Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "test.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "test"
Output Format                      : NGC
Target Device                      : xc5vlx50t-2-ff1136

---- Source Options
Top Module Name                    : test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "test.v" in library work
Module <send> compiled
Module <test> compiled
No errors in compilation
Analysis of file <"test.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <test> in library <work>.

Analyzing hierarchy for module <send> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <test>.
Module <test> is correct for synthesis.
 
Analyzing module <send> in library <work>.
WARNING:Xst:916 - "test.v" line 43: Delay is ignored for synthesis.
WARNING:Xst:1467 - "test.v" line 34: Reset or set value is not constant in <outsequence>. It could involve simulation mismatches
WARNING:Xst:1467 - "test.v" line 35: Reset or set value is not constant in <count>. It could involve simulation mismatches
Module <send> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <send>.
    Related source file is "test.v".
    Found 5-bit up counter for signal <count>.
    Found 5-bit adder for signal <mux0000$addsub0000> created at line 49.
    Found 24-bit register for signal <outsequence>.
    Summary:
	inferred   1 Counter(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <send> synthesized.


Synthesizing Unit <test>.
    Related source file is "test.v".
WARNING:Xst:1780 - Signal <phase_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <load> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <header> is used but never assigned. This sourceless signal will be automatically connected to value 00010110.
    Found 1-bit register for signal <clk_10>.
    Found 1-bit register for signal <clk_divider>.
    Found 4-bit up counter for signal <counter>.
    Found 7-bit up counter for signal <counter1>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <test> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Counters                                             : 3
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 26
 1-bit register                                        : 26

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Counters                                             : 3
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 26
 Flip-Flops                                            : 26

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test> ...

Optimizing unit <send> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 42
 Flip-Flops                                            : 42

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : test.ngr
Top Level Output File Name         : test
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 8

Cell Usage :
# BELS                             : 88
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 6
#      LUT3                        : 31
#      LUT4                        : 28
#      LUT5                        : 8
#      LUT6                        : 9
#      MUXF7                       : 2
# FlipFlops/Latches                : 42
#      FD                          : 4
#      FDCPE                       : 29
#      FDE                         : 1
#      FDR                         : 8
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 7
#      IBUF                        : 1
#      OBUF                        : 6
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx50tff1136-2 


Slice Logic Utilization: 
 Number of Slice Registers:              42  out of  28800     0%  
 Number of Slice LUTs:                   85  out of  28800     0%  
    Number used as Logic:                85  out of  28800     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     86
   Number with an unused Flip Flop:      44  out of     86    51%  
   Number with an unused LUT:             1  out of     86     1%  
   Number of fully used LUT-FF pairs:    41  out of     86    47%  
   Number of unique control sets:        33

IO Utilization: 
 Number of IOs:                           8
 Number of bonded IOBs:                   8  out of    480     1%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_101                            | BUFG                   | 34    |
clk                                | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------+------------------------+-------+
Control Signal                                         | Buffer(FF name)        | Load  |
-------------------------------------------------------+------------------------+-------+
se/count_0__and0000(se/count_0__and00001:O)            | NONE(se/count_0)       | 1     |
se/count_0__or0000(se/count_0__or0000:O)               | NONE(se/count_0)       | 1     |
se/count_1__and0000(se/count_1__and00001:O)            | NONE(se/count_1)       | 1     |
se/count_1__or0000(se/count_1__or00001:O)              | NONE(se/count_1)       | 1     |
se/count_2__and0000(se/count_2__and00001:O)            | NONE(se/count_2)       | 1     |
se/count_2__or0000(se/count_2__or00001:O)              | NONE(se/count_2)       | 1     |
se/count_3__and0000(se/count_3__and00001:O)            | NONE(se/count_3)       | 1     |
se/count_3__or0000(se/count_3__or00001:O)              | NONE(se/count_3)       | 1     |
se/count_4__and0000(se/count_4__and00001:O)            | NONE(se/count_4)       | 1     |
se/count_4__or0000(se/count_4__or00001:O)              | NONE(se/count_4)       | 1     |
se/outsequence_0_and0000(se/outsequence_16_or000011:O) | NONE(se/outsequence_0) | 1     |
se/outsequence_0_or0000(se/outsequence_0_or00001:O)    | NONE(se/outsequence_0) | 1     |
se/outsequence_10_and0000(se/outsequence_10_and00001:O)| NONE(se/outsequence_10)| 1     |
se/outsequence_10_or0000(se/outsequence_10_or00001:O)  | NONE(se/outsequence_10)| 1     |
se/outsequence_11_and0000(se/outsequence_11_and00001:O)| NONE(se/outsequence_11)| 1     |
se/outsequence_11_or0000(se/outsequence_11_or00001:O)  | NONE(se/outsequence_11)| 1     |
se/outsequence_12_and0000(se/outsequence_12_and00001:O)| NONE(se/outsequence_12)| 1     |
se/outsequence_12_or0000(se/outsequence_12_or00001:O)  | NONE(se/outsequence_12)| 1     |
se/outsequence_13_and0000(se/outsequence_13_and00001:O)| NONE(se/outsequence_13)| 1     |
se/outsequence_13_or0000(se/outsequence_13_or00001:O)  | NONE(se/outsequence_13)| 1     |
se/outsequence_14_and0000(se/outsequence_14_and00001:O)| NONE(se/outsequence_14)| 1     |
se/outsequence_14_or0000(se/outsequence_14_or00001:O)  | NONE(se/outsequence_14)| 1     |
se/outsequence_15_and0000(se/outsequence_15_and00001:O)| NONE(se/outsequence_15)| 1     |
se/outsequence_15_or0000(se/outsequence_15_or00001:O)  | NONE(se/outsequence_15)| 1     |
se/outsequence_16_and0000(se/outsequence_16_and00001:O)| NONE(se/outsequence_16)| 1     |
se/outsequence_16_or0000(se/outsequence_16_or00001:O)  | NONE(se/outsequence_16)| 1     |
se/outsequence_17_and0000(se/outsequence_17_and00001:O)| NONE(se/outsequence_17)| 1     |
se/outsequence_17_or0000(se/outsequence_17_or00001:O)  | NONE(se/outsequence_17)| 1     |
se/outsequence_18_and0000(se/outsequence_18_and00001:O)| NONE(se/outsequence_18)| 1     |
se/outsequence_18_or0000(se/outsequence_18_or00001:O)  | NONE(se/outsequence_18)| 1     |
se/outsequence_19_and0000(se/outsequence_19_and00001:O)| NONE(se/outsequence_19)| 1     |
se/outsequence_19_or0000(se/outsequence_19_or00001:O)  | NONE(se/outsequence_19)| 1     |
se/outsequence_1_and0000(se/outsequence_1_and00001:O)  | NONE(se/outsequence_1) | 1     |
se/outsequence_1_or0000(se/outsequence_1_or00001:O)    | NONE(se/outsequence_1) | 1     |
se/outsequence_20_and0000(se/outsequence_20_and00001:O)| NONE(se/outsequence_20)| 1     |
se/outsequence_20_or0000(se/outsequence_20_or00001:O)  | NONE(se/outsequence_20)| 1     |
se/outsequence_21_and0000(se/outsequence_21_and00001:O)| NONE(se/outsequence_21)| 1     |
se/outsequence_21_or0000(se/outsequence_21_or00001:O)  | NONE(se/outsequence_21)| 1     |
se/outsequence_22_and0000(se/outsequence_22_and00001:O)| NONE(se/outsequence_22)| 1     |
se/outsequence_22_or0000(se/outsequence_22_or00001:O)  | NONE(se/outsequence_22)| 1     |
se/outsequence_23_and0000(se/outsequence_23_and00001:O)| NONE(se/outsequence_23)| 1     |
se/outsequence_23_or0000(se/outsequence_23_or00001:O)  | NONE(se/outsequence_23)| 1     |
se/outsequence_2_and0000(se/outsequence_2_and00001:O)  | NONE(se/outsequence_2) | 1     |
se/outsequence_2_or0000(se/outsequence_2_or00001:O)    | NONE(se/outsequence_2) | 1     |
se/outsequence_3_and0000(se/outsequence_3_and00001:O)  | NONE(se/outsequence_3) | 1     |
se/outsequence_3_or0000(se/outsequence_3_or00001:O)    | NONE(se/outsequence_3) | 1     |
se/outsequence_4_and0000(se/outsequence_4_and00001:O)  | NONE(se/outsequence_4) | 1     |
se/outsequence_4_or0000(se/outsequence_4_or00001:O)    | NONE(se/outsequence_4) | 1     |
se/outsequence_5_and0000(se/outsequence_5_and00001:O)  | NONE(se/outsequence_5) | 1     |
se/outsequence_5_or0000(se/outsequence_5_or00001:O)    | NONE(se/outsequence_5) | 1     |
se/outsequence_6_and0000(se/outsequence_6_and00001:O)  | NONE(se/outsequence_6) | 1     |
se/outsequence_6_or0000(se/outsequence_6_or00001:O)    | NONE(se/outsequence_6) | 1     |
se/outsequence_7_and0000(se/outsequence_7_and00001:O)  | NONE(se/outsequence_7) | 1     |
se/outsequence_7_or0000(se/outsequence_7_or00001:O)    | NONE(se/outsequence_7) | 1     |
se/outsequence_8_and0000(se/outsequence_8_and00001:O)  | NONE(se/outsequence_8) | 1     |
se/outsequence_8_or0000(se/outsequence_8_or00001:O)    | NONE(se/outsequence_8) | 1     |
se/outsequence_9_and0000(se/outsequence_9_and00001:O)  | NONE(se/outsequence_9) | 1     |
se/outsequence_9_or0000(se/outsequence_9_or00001:O)    | NONE(se/outsequence_9) | 1     |
-------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.276ns (Maximum Frequency: 439.387MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 3.804ns
   Maximum combinational path delay: 3.231ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_101'
  Clock period: 1.935ns (frequency: 516.903MHz)
  Total number of paths / destination ports: 219 / 67
-------------------------------------------------------------------------
Delay:               1.935ns (Levels of Logic = 1)
  Source:            counter_0 (FF)
  Destination:       counter_0 (FF)
  Source Clock:      clk_101 rising
  Destination Clock: clk_101 rising

  Data Path: counter_0 to counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.396   0.680  counter_0 (counter_0)
     LUT4:I0->O            5   0.086   0.304  counter_cmp_eq00001 (counter_cmp_eq0000)
     FDR:R                     0.468          counter_0
    ----------------------------------------
    Total                      1.935ns (0.950ns logic, 0.985ns route)
                                       (49.1% logic, 50.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.276ns (frequency: 439.387MHz)
  Total number of paths / destination ports: 77 / 12
-------------------------------------------------------------------------
Delay:               2.276ns (Levels of Logic = 2)
  Source:            counter1_1 (FF)
  Destination:       counter1_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: counter1_1 to counter1_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.396   0.524  counter1_1 (counter1_1)
     LUT2:I0->O            1   0.086   0.412  counter1_cmp_eq0000_SW0 (N9)
     LUT6:I5->O            5   0.086   0.304  counter1_cmp_eq0000 (counter1_cmp_eq0000)
     FDR:R                     0.468          counter1_3
    ----------------------------------------
    Total                      2.276ns (1.036ns logic, 1.240ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.835ns (Levels of Logic = 1)
  Source:            clk_10 (FF)
  Destination:       clk_out (PAD)
  Source Clock:      clk rising

  Data Path: clk_10 to clk_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.396   0.295  clk_10 (clk_101)
     OBUF:I->O                 2.144          clk_out_OBUF (clk_out)
    ----------------------------------------
    Total                      2.835ns (2.540ns logic, 0.295ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_101'
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Offset:              3.804ns (Levels of Logic = 2)
  Source:            se/count_1 (FF)
  Destination:       clk_led (PAD)
  Source Clock:      clk_101 rising

  Data Path: se/count_1 to clk_led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q           16   0.396   0.888  se/count_1 (se/count_1)
     LUT5:I0->O            2   0.086   0.290  se/sync_cmp_eq00001 (sync_out_OBUF)
     OBUF:I->O                 2.144          clk_led_OBUF (clk_led)
    ----------------------------------------
    Total                      3.804ns (2.626ns logic, 1.178ns route)
                                       (69.0% logic, 31.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.231ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       led (PAD)

  Data Path: reset to led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            30   0.694   0.393  reset_IBUF (reset_IBUF)
     OBUF:I->O                 2.144          led_OBUF (led)
    ----------------------------------------
    Total                      3.231ns (2.838ns logic, 0.393ns route)
                                       (87.8% logic, 12.2% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.16 secs
 
--> 

Total memory usage is 339392 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    0 (   0 filtered)

