`timescale 1ns/1ps
`include "glm_fp.vh"
`include "glm_fp_pipe_lat.vh"
//============================================================================
// mla_attn_q4k.v  --  GLM-5.2 MLA latent attention, ONE query token (decode),
//                     Q4_K-NATIVE WEIGHT PROJECTIONS.           (ACCEL_GLM52 §4.1,§6)
//----------------------------------------------------------------------------
// FUNCTION  (the Q4_K sibling of mla_attn.v -- identical FSM/dataflow/latency
//   structure; ONLY the SEVEN WEIGHT-MATRIX GEMMs change numerics)
//
//   This is the SAME large orchestrator FSM as mla_attn.v.  Every stage, buffer,
//   handshake and the deterministic latency are mirrored EXACTLY.  The ONE change
//   is the GEMM datapath used for the seven LARGE LINEAR WEIGHT projections:
//
//     W_dq, W_uq, W_dkv, W_kr(W_krope), W_uk, W_uv, W_o
//        -> glm_matmul_q4k  (official GGML Q4_K numerics: the Q4_K-typed weights
//           dequantized EXACTLY to fp32  w = (d*sc)*q - (dmin*m)  with NO
//           re-quantization, bf16 activations fed direct), exactly like
//           swiglu_expert_q4k wires glm_matmul_q4k.
//
//   EVERYTHING ELSE STAYS bf16, UNCHANGED FROM mla_attn.v (RMSNorm, decoupled
//   RoPE, the per-head q.K SCORE matmul (ACTIVATION x ACTIVATION, bf16 engine),
//   the weighted-V context, glm_softmax, dsa_indexer, the c_kv / k_rope caches).
//
//============================================================================
// PE_M BATCHING (B query-token ROWS share ONE weight fetch)        (ULTRA_PERF#2)
//----------------------------------------------------------------------------
//   PE_M (default 1 == byte-identical to the original single-token MLA decode) is
//   the number of QUERY-TOKEN ROWS pushed through the SAME projection weights in
//   one pass.  glm_matmul_q4k / glm_matmul_pipe are already PE_M-ready: each
//   streams PE_M bf16 activation lanes (a_col[16*PE_M]) against ONE
//   weight column (w_q Q4_K codes, SHARED) and emits PE_M*PE_N results, time-sharing
//   the weight stream + the dequant.  So widening PE_M costs activation-
//   lane area + per-row attention state but adds ZERO extra weight bandwidth: the
//   w_req / w_sel / w_grp / w_k request stream and the w_q / w_scale responses
//   are IDENTICAL to PE_M=1 -- ONE Flash fetch feeds all B rows.
//
//   WHICH PROJECTIONS BATCH OVER QUERY ROWS:
//     * W_dq, W_uq, W_dkv, W_kr, W_o : activation is per-query-row (x / qlora_n /
//       ctx).  These BATCH: B rows' activations stream against the one shared
//       weight column, each row carrying its OWN bf16 activation fed DIRECT
//       (no a_shift, no activation quant).  Row r's projection output is
//       BIT-IDENTICAL to a PE_M=1 run on row r (glm_matmul_q4k accumulates every
//       (row,col) independently).
//     * W_uk, W_uv : the activation is ckv_n = RMSNorm(c_kv[key]), a CACHE-KEY
//       latent that is SHARED across all query rows (it depends only on the key,
//       not the query).  These are computed ONCE PER KEY (weights fetched once
//       per key, NOT per query row) and the resulting K/V are shared by every
//       row's score/context.  (In the matmul they are driven on lane 0; PE_M>1
//       lanes are don't-care here.)
//
//   PER-ROW ATTENTION (kept per-row, replicated PE_M-wide, lockstep):
//     RMSNorm(q_lora), decoupled RoPE(q), the q.K SCORE matmul (per-row q against
//     the SHARED key K via the bf16 engine's PE_M lanes), glm_softmax, and the
//     weighted-V context all fan out to PE_M.  The sub-units (rmsnorm_q, rope,
//     softmax) are REPLICATED PE_M times and run in lockstep off ONE shared
//     control handshake (their control timing is data-independent), each fed its
//     own row's data -- so the FSM cycle structure is UNCHANGED and PE_M=1 folds
//     to exactly the committed single-row datapath.
//
//   PER-ROW QUERY POSITION (pos_vec):  each row r carries its OWN query position
//     pos_r (pos_vec[POSW*r +: POSW]; row 0 = the scalar `pos`).  pos_r drives ONLY
//     the per-row QUERY RoPE rotation (qrot[r]) -- and the per-row current-token
//     k_rope coverage pass -- which then flows through the ALREADY-per-row score /
//     softmax / weighted-V context / W_o.  So row r's output is EXACTLY the single-
//     token mla_attn_q4k result for (x_r, pos_r, s_len).  rope_interleave_unit
//     captures pos at start and pos affects ONLY its angle datapath (never its FSM
//     timing), so the PE_M replicas stay in perfect lockstep off ONE shared control
//     handshake even with different pos_r.  At PE_M=1 (or all pos_r equal) every
//     RoPE replica sees the same angle -> byte-identical to the committed module.
//
//   SHARED-CONTEXT ASSUMPTION (documented; holds for batched decode at one step):
//     s_len and the KV cache (kc_*) -- i.e. the CAUSAL PREFIX EXTENT and the cached
//     key latents -- are SHARED across the B rows (same context window); the KEY
//     projections (W_uk/W_uv, the c_kv RMSNorm, V) depend only on the key, not the
//     query, so they too are shared/computed-once-per-key.  Rows differ in their
//     token activation x AND now their query position pos_r.  (Keeping the causal
//     extent = the shared s_len is also REQUIRED for byte-identicality: the
//     committed datapath attends all s_len keys regardless of pos, e.g. pos<s_len.)
//     DSA top-K selection is now PER-ROW (B6): each batched row r selects over ITS
//     OWN query qrot[r] and ITS OWN causal extent slen_r[r] (a serialized re-run of
//     dsa_indexer per row), producing sel_list_r[r]/sel_cnt_r[r] -- exactly what a
//     PE_M=1 standalone decode of row r would compute.  The DISTINCT keys across all
//     rows form a UNION that the shared key-fetch + W_uk/W_uv K/V pass visits ONCE
//     per key (fetch-sharing preserved: ONE fetch per distinct key, not PE_M), while
//     each row's score/softmax/context runs over ITS OWN selection in ITS OWN slot
//     order (scores/vstore are KEY-indexed).  So batched row r is BIT-EXACT to its
//     standalone run even in the SPARSE DSA regime (S_MAX > TOPK).  When all rows'
//     selections agree -- PE_M=1, the dense fallback (S<=TOPK -> keys 0..S-1), equal
//     queries, or the current q-independent index slice (dsa_kidx=0) -- the union is
//     the shared list in the same order and this folds byte-identically to the pre-B6
//     row-0-shared datapath.
//
//   At PE_M=1 every PE_M-indexed construct constant-folds to the original single-
//   row datapath -> at PE_M=1 the ports are identical to the committed single-row
//   module and the datapath folds byte-identically.
//----------------------------------------------------------------------------
// STYLE: sync active-high reset; NO latch; NO comb loop; deterministic,
//   handshake-driven latency (absorbs the Q4_K matmul's own latency via out_valid).
//============================================================================
module mla_attn_q4k #(
    parameter integer MODEL_DIM = 128,
    parameter integer H_HEADS   = 4,
    parameter integer NOPE      = 16,
    parameter integer ROPE      = 16,
    parameter integer V_DIM     = 32,
    parameter integer Q_LORA    = 64,
    parameter integer KV_LORA   = 32,
    parameter integer S_MAX     = 8,
    parameter integer TOPK      = 8,
    // SWIN (B7): attention SCRATCH window == the DSA top-K budget (default = TOPK).
    //   scores/probs/vstore and glm_softmax LEN are sized by SWIN (a small window),
    //   NOT by S_MAX (the full 1M position range).  Since at most u_cnt (<= SWIN)
    //   DISTINCT keys are ever selected, SWIN entries suffice.  The KEY INDICES
    //   (kc_idx/IDXW, sel_list_r, union_list, positions) still span the full S_MAX.
    //   Default SWIN==min(S_MAX,TOPK): u_cnt <= min(S,TOPK) <= min(S_MAX,TOPK), so
    //   min(S_MAX,TOPK) slots are the TIGHT sufficient bound. When TOPK<=S_MAX (every
    //   slice/regression config) this is exactly TOPK -> byte-identical to the old
    //   SWIN==TOPK default. When TOPK>S_MAX (the real 753B: S_MAX=8, TOPK_ATTN=2048)
    //   it clamps SWIN to S_MAX -- you can never select more DISTINCT keys than exist
    //   (<=S<=S_MAX) -- which shrinks the SWIN-sized scratch AND matches the S_MAX-
    //   sized index widths (clears the SWINW>ksel SELRANGE lints; docs/FULL_CONFIG_ELAB.md).
    parameter integer SWIN      = (S_MAX < TOPK) ? S_MAX : TOPK,
    // ---- SM_PIPE : rank 14 -- 1 issue/cycle in glm_softmax's shift+normalize.
    //   Pure forwarding; default 0 keeps the committed serial interlock, so this
    //   module's default netlist is unchanged.
    parameter integer SM_PIPE   = 0,
    parameter integer THETA     = 8000000,
    parameter integer PE_N      = 4,    // matmul tile width (output lanes/pass)
    parameter integer POSW      = 20,
    parameter integer BLK       = 128,  // weight block size along K -- [128,128]
    parameter integer PE_M      = 1,    // query-token ROWS (batch B) sharing one weight fetch
    // PER_ROW_POS=0 (default): every row decodes RoPE at the SHARED scalar `pos`
    //   (pos_vec IGNORED) -- byte-identical to the pre-per-row path and SAFE when a
    //   caller leaves pos_vec unconnected (no silent position-0 corruption).  =1:
    //   rows 1..PE_M-1 decode at their OWN pos_vec slice (row 0 still = `pos`).
    parameter integer PER_ROW_POS = 0,
    // PER_ROW_SLEN=0 (default): every row attends the SHARED scalar `s_len` causal
    //   extent (s_len_vec IGNORED) -- byte-identical to the pre-per-row-slen path
    //   and SAFE when a caller leaves s_len_vec unconnected (no silent extent
    //   change).  =1: each row r attends only keys 0..s_len_r-1 from its OWN
    //   s_len_vec slice (row 0 still = the scalar `s_len`).  The KV prefix / key
    //   stream (kc_*) stays SHARED across rows -- rows share context, differ only
    //   in extent: the shared DSA/score/cache pass covers max(s_len_r), and each
    //   row's scores for keys j>=s_len_r are masked to bf16 -inf before its softmax.
    parameter integer PER_ROW_SLEN = 0,
    // PER_ROW_SEQ=0 (default): all PE_M rows share ONE KV sequence (the SHARED-
    //   CONTEXT assumption below); seq_vec IGNORED, kc_seq tied 0 -- byte-IDENTICAL
    //   to the pre-multi-seq datapath.  =1: each row r belongs to its OWN sequence
    //   seq_r (row 0 = seq 0; rows 1.. = seq_vec slices), so B DIFFERENT sequences
    //   are batched TOGETHER -- they SHARE the weight/projection fetch (W_uk/W_uv
    //   etc. are seq-independent) but each attends its OWN KV window.  Because rows
    //   in different sequences never share a key, the union-skip merge is replaced
    //   by a PER-ROW-SLOT assignment (each selected key gets its own union slot,
    //   tagged with union_seq) and kc_seq routes each fetch to the right window.
    //   REQUIRES SWIN >= PE_M*TOPK (worst-case no-dedup union) and, for now,
    //   DSA_REAL_IDX=0 (the shared-prefix kidx_buf prefetch is not yet per-seq).
    parameter integer PER_ROW_SEQ = 0,
    // DSA_REAL_IDX=0 (default): the dsa_indexer is driven with ZERO key index
    //   vectors (dsa_kidx<=0), so every key scores 0 and top-K keeps keys
    //   0..min(S,TOPK)-1 by lower-index tie-break -- Q-INDEPENDENT (byte-identical
    //   to the pre-DSA-real datapath; the divergent per-row path folds to the
    //   shared list).  =1: the indexer is fed REAL, query-DEPENDENT key index
    //   vectors so top-K selection actually depends on the query (and thus differs
    //   per batched row when queries differ).  The DSA index vector for key j is
    //   the first NOPE lanes of that key's CACHED COMPRESSED LATENT c_kv[j] (bf16),
    //   pre-fetched once from the KV cache into kidx_buf before the per-row DSA
    //   pass; the query index vector is the head-0 nope slice of the roped query
    //   qrot (already wired to dsa_qidx).  score_j = <q_nope, ckv[j][0:NOPE]> in
    //   the indexer's fp32 reduce -- a faithful IndexShare-style cheap projection
    //   (the compressed KV latent IS the shared low-rank key representation).  Only
    //   the SPARSE regime (max causal extent > TOPK) pre-fetches / scores; the DENSE
    //   fallback (S<=TOPK) never pulls keys, so this is a no-op there for any value.
    parameter integer DSA_REAL_IDX = 0,
    // INTRA_CAUSAL=0 (default): the B rows share ONE already-populated KV prefix
    //   (the SHARED-CONTEXT invariant above) -- byte-IDENTICAL to the pre-intra
    //   datapath; no intra-batch key is ever injected and every construct below
    //   constant-folds away.  =1 (5b-leaf): within ONE PE_M=B pass row j attends,
    //   IN ADDITION to the s_reg shared cached keys, the CURRENT-TOKEN keys of the
    //   earlier rows 0..j-1 computed in THIS pass.  The mechanism is exact and
    //   reuses the whole cache-key datapath: an intra-batch key i is a VIRTUAL
    //   cache key placed at causal index (s_reg + i) whose compressed latent is
    //   ckv_cur[i] and whose ROPED k_rope is krope_cur[i] (already roped at pos_i
    //   in S_KRROPE) -- i.e. EXACTLY the row [c_kv|k_rope] the KV write-back
    //   (kv_lat_row) commits and a later serial decode would gather back.  So it
    //   flows through the IDENTICAL RMSNorm(c_kv)+W_uk (score K) / W_uv (value V) /
    //   DSA-index (first NOPE lanes of the latent) as a gathered cached key; the
    //   ONLY change is the SOURCE of {c_kv,k_rope} (intra register vs kc_* cache).
    //   The per-row CAUSAL MASK is INTRINSIC to the per-row DSA extent: row r runs
    //   its indexer over exactly (s_reg + r) keys, so it can only ever select intra
    //   indices s_reg..s_reg+r-1 = intra keys 0..r-1 (row 0 -> none).  REQUIRES
    //   PER_ROW_POS=1 (each row ropes its query/current-key at its own pos_r) and
    //   PER_ROW_SEQ=0 (the batch is ONE sequence being extended); guarded below.
    parameter integer INTRA_CAUSAL = 0,
    // VSTORE_RAM=1 (default): the attention V-scratch (vstore) and per-row score
    //   scratch (scores) synthesize as INFERRED MEMORIES (BRAM) instead of a giant
    //   flip-flop array -- the B7 follow-up toward realizing large SWIN.
    //     * vstore_mem : DEPTH=SWIN, WIDTH=HV*16 -- ONE wide word per UNION SLOT
    //       packing every head*dim lane of that key's V.  The K_UV store is a SINGLE
    //       synchronous write port (one word/cycle); the CX_ACC context FMA reads the
    //       word (async) and part-selects lane (head*V_DIM+dim).  DEPTH scales to the
    //       top-K window (SWIN), not S_MAX.
    //     * scores_mem : flat DEPTH=PE_M*H_HEADS*SWIN x 16b, addr (row,head,slot).
    //   WHY IT INFERS AS RAM (and the flop form does not): the ONLY thing that forced
    //   the 3-D unpacked array to flops was the BULK SYNCHRONOUS RESET clearing every
    //   location each rst (yosys lowers such a memory to registers).  Here the reset
    //   is DROPPED: the mems are init-0 (sim) and EVERY read slot is written before it
    //   is used -- masked padding reads multiply by probs==+0.0 (fp32_mul(0,x)->+0),
    //   so the datapath stays BYTE-IDENTICAL to the flop form.  =0: the original
    //   fully-parallel, reset-cleared flop arrays (safe non-memory fallback).
    parameter integer VSTORE_RAM = 1,
    // VSTORE_SYNC_RD=0 (default): the vstore_mem V-scratch is read COMBINATIONALLY
    //   (async) in the CX_ACC context FMA -- today's path, byte-identical, which
    //   infers as distributed/LUT RAM.  =1: REGISTER the vstore_mem read (present the
    //   union-slot address one cycle, consume the registered V word the next) so the
    //   memory maps to a true BLOCK-RAM -- a $dff read-data register / synchronous
    //   read port (the B7 follow-up that makes the V-scratch realizable at large
    //   SWIN).  The CX_ACC FSM inserts the matching 1-cycle read-latency beat
    //   (u_cnt+1 cycles instead of u_cnt per head*dim sweep); the fp32 context
    //   accumulation stays BIT-EXACT -- the SAME per-key prob*V products in the SAME
    //   order, only the read timing shifts.  Build-time selectable via
    //   `-DVSTORE_SYNC_RD` (flips this default to 1) or a per-instance param override
    //   (yosys chparam); at =0 it constant-folds to the exact async path.  (scores_mem
    //   is already read into a FF one cycle before the softmax consumes it, so it is
    //   left as-is -- already registered-read-friendly, not an async FMA operand.)
`ifdef VSTORE_SYNC_RD
    parameter integer VSTORE_SYNC_RD = 1,
`else
    parameter integer VSTORE_SYNC_RD = 0,
`endif
    // ---- derived (do NOT override) ----
    parameter integer QK_DIM    = NOPE + ROPE,
    parameter integer IDXW      = (S_MAX <= 1) ? 1 : $clog2(S_MAX),
    parameter integer SEQW      = (PE_M  <= 1) ? 1 : $clog2(PE_M),   // per-row sequence-id width (PER_ROW_SEQ; <=PE_M distinct seqs)
    parameter integer SWINW     = (SWIN  <= 1) ? 1 : $clog2(SWIN),   // union-slot index width (addresses SWIN-sized scratch)
    parameter integer HQK       = H_HEADS * QK_DIM,   // q width
    parameter integer HNOPE     = H_HEADS * NOPE,     // k_nope width
    parameter integer HV        = H_HEADS * V_DIM,    // v width (and W_o K)
    // largest reduction K across all projections (matmul counter + w_k width)
    parameter integer KMAX      = (MODEL_DIM > Q_LORA) ?
                               ((MODEL_DIM > KV_LORA) ?
                                ((MODEL_DIM > HV) ? MODEL_DIM : HV)
                              : ((KV_LORA > HV) ? KV_LORA : HV))
                             : ((Q_LORA > KV_LORA) ?
                                ((Q_LORA > HV) ? Q_LORA : HV)
                              : ((KV_LORA > HV) ? KV_LORA : HV)),
    // largest output length across projections (tile-group counter sizing)
    parameter integer OMAX      = (HQK > MODEL_DIM) ?
                               ((HQK > HNOPE) ?
                                 ((HQK > HV) ? HQK : HV)
                               : ((HNOPE > HV) ? HNOPE : HV))
                             : ((MODEL_DIM > HNOPE) ?
                                 ((MODEL_DIM > HV) ? MODEL_DIM : HV)
                               : ((HNOPE > HV) ? HNOPE : HV)),
    parameter integer NGMAX     = (OMAX + PE_N - 1) / PE_N,
    parameter integer GRPW      = (NGMAX <= 1) ? 1 : $clog2(NGMAX),
    parameter integer KCW       = (KMAX  <= 1) ? 1 : $clog2(KMAX),
    parameter integer KW        = $clog2(KMAX + 1),       // matmul k_len width
    parameter integer NB        = (KMAX + BLK - 1) / BLK  // #K-blocks (weight scales)
)(
    input  wire                        clk,
    input  wire                        rst,        // sync, active-high

    // ---- control ----
    input  wire                        start,
    output reg                         busy,
    output reg                         done,
    input  wire [POSW-1:0]             pos,        // token position (for RoPE) -- ROW 0 / PE_M=1 (shared default)
    // PER-ROW query positions (ONLY consulted when PER_ROW_POS=1): row r decodes
    //   RoPE at pos_vec[POSW*r +: POSW].  Row 0 always uses the scalar `pos`.  With
    //   the default PER_ROW_POS=0 this port is ignored and every row shares `pos`,
    //   so an unconnected pos_vec is SAFE (shared-pos, byte-identical).
    input  wire [POSW*PE_M-1:0]        pos_vec,    // per-row query positions (rows 1..; row 0 = `pos`)
    input  wire [IDXW:0]               s_len,      // S causal keys (<= S_MAX) -- SHARED across rows (KV prefix); ROW 0 / PER_ROW_SLEN=0 (shared default)
    // PER-ROW causal extents (ONLY consulted when PER_ROW_SLEN=1): row r attends
    //   keys 0..s_len_vec[(IDXW+1)*r +: (IDXW+1)]-1.  Row 0 always uses the scalar
    //   `s_len`.  With the default PER_ROW_SLEN=0 this port is ignored and every row
    //   shares `s_len`, so an unconnected s_len_vec is SAFE (shared-extent, byte-id).
    input  wire [(IDXW+1)*PE_M-1:0]    s_len_vec,  // per-row causal extents (rows 1..; row 0 = `s_len`)
    // PER-ROW SEQUENCE ids (ONLY consulted when PER_ROW_SEQ=1): row r attends the
    //   KV window of sequence seq_vec[SEQW*r +: SEQW] (row 0 always = seq 0).  With
    //   the default PER_ROW_SEQ=0 this port is ignored (all rows share seq 0), so an
    //   unconnected seq_vec is SAFE (shared-seq, byte-identical).
    input  wire [SEQW*PE_M-1:0]        seq_vec,    // per-row sequence ids (rows 1..; row 0 = seq 0)

    // ---- x input (latched at start) -- PE_M rows, row-major packed ----
    //   row r element k = x_vec[16*(MODEL_DIM*r + k) +: 16]
    input  wire [MODEL_DIM*16*PE_M-1:0] x_vec,     // PE_M * MODEL_DIM bf16

    // ---- weight pull (combinational responder; Q4_K 4-bit codes + super-block scales) -- SHARED by all rows ----
    output reg                         w_req,
    output reg  [3:0]                  w_sel,      // 0..6 projection select
    output reg  [GRPW-1:0]             w_grp,      // output tile-group index
    output reg  [KCW-1:0]              w_k,        // reduction index k of this beat
    input  wire [PE_N*4-1:0]           w_q,        // PE_N Q4_K 4-bit weight lanes
    input  wire [16*PE_N*((KMAX+255)/256)-1:0] w_d,       // fp16 d per (col,super-block)
    input  wire [16*PE_N*((KMAX+255)/256)-1:0] w_dmin,    // fp16 dmin
    input  wire [96*PE_N*((KMAX+255)/256)-1:0] w_scales,  // 6-bit scales

    // ---- cache read (past-key latents from caller's KV cache) -- SHARED across rows,
    //      EXCEPT kc_seq which (PER_ROW_SEQ=1) selects the fetched key's sequence WINDOW ----
    output reg                         kc_req,
    output reg  [IDXW-1:0]             kc_idx,     // requested causal key j
    output reg  [SEQW-1:0]             kc_seq,     // PER_ROW_SEQ=1: key j's sequence window (else 0)
    input  wire [KV_LORA*16-1:0]       kc_ckv,     // cached c_kv[j]   (bf16)
    input  wire [ROPE*16-1:0]          kc_krope,   // cached k_rope[j] (bf16, roped)
    input  wire                        kc_valid,

    // ---- output -- PE_M rows, row-major packed ----
    //   row r element o = out[16*(MODEL_DIM*r + o) +: 16]
    output reg  [MODEL_DIM*16*PE_M-1:0] out,       // PE_M * MODEL_DIM bf16

    // ---- KV latent WRITE-BACK exposure (KV_WRITEBACK_DESIGN.md step 1) ----
    //   The committed row-0 latent packed to the pager row layout [c_kv | k_rope]:
    //   c_kv  (ckv_cur[0], KV_LORA lanes) occupies the LOW  KV_LORA*16 bits,
    //   k_rope(krope_cur[0], ROPE lanes, ROPED) the HIGH ROPE*16 bits -- EXACTLY
    //   the split kv_cache_pager rows carry and glm_model_q4k consumes on kc_ckv/
    //   kc_krope (kc_ckv[16*d+:16]=ckv[d], kc_krope[16*d+:16]=krope[d]; matches the
    //   established convention in glm_q4k_soc_ms.v:502-503 and mla_attn_q4k_sparse_
    //   perrow_tb {krope,ckv}).  ADDITIVE, driven from existing regs: at PE_M=1 this
    //   is the sole committed latent per run.  kv_lat_valid pulses with `done` (the
    //   S_DONE commit), when ckv_cur/krope_cur hold this token's final latent.
    output wire [(KV_LORA+ROPE)*16-1:0] kv_lat_row,
    output wire                         kv_lat_valid,

    // ---- PE_M-WIDE KV latent WRITE-BACK exposure (5b-leaf) ----
    //   ALL B rows' committed current-token latents, each packed [c_kv | k_rope]
    //   exactly like kv_lat_row (row r at kv_lat_row_all[r*(KV_LORA+ROPE)*16 +:
    //   (KV_LORA+ROPE)*16]) plus a PER-ROW valid.  This is the WIDENED egress
    //   5b-sys appends so a batched pass's rows can be committed to the pager; a
    //   NEW additive port so the existing narrow kv_lat_row (wired through
    //   glm_decoder_block_q4k -> glm_model_q4k at their (KV_LORA+ROPE)*16 ports)
    //   is UNCHANGED -- widening kv_lat_row itself would width-mismatch the
    //   decoder's narrow port at PE_M>1 (spec_batched_top / glm_model_q4k_pem_tb
    //   elaborate it there).  At PE_M=1, kv_lat_row_all == kv_lat_row (row 0).
    //   At INTRA_CAUSAL=0 rows 1..PE_M-1 are driven CONSTANT-0 (dead) so the
    //   param-OFF leaf logic is unperturbed; row 0 is always the true latent.
    output wire [PE_M*(KV_LORA+ROPE)*16-1:0] kv_lat_row_all,
    output wire [PE_M-1:0]                   kv_lat_valid_all
);
    `include "glm_fp.vh"

    //========================================================================
    // MLA softmax scale  1/sqrt(qk_head_dim)   (GLM-5.2 / DeepSeek-V2 MLA)
    //------------------------------------------------------------------------
    //   GLM-5.2 (like DeepSeek-V2 MLA / llama.cpp) scales the q.K attention
    //   scores by softmax_scale = qk_head_dim^(-1/2), qk_head_dim = NOPE+ROPE
    //   = QK_DIM (no YaRN mscale -- native 1M context, no rope_scaling).  This
    //   was previously OMITTED (a real correctness gap, ACCEL_GLM52 §4.1); it is
    //   applied ONCE at score capture below (K_NEXTH), leaving q/K/softmax and
    //   the DSA indexer untouched (no double-scale).
    //
    //   SM_SCALE_F32 = fp32 bits of 1/sqrt(QK_DIM), computed at ELABORATION by a
    //   pure-integer constant fn (synthesizable; no reals).  For power-of-two
    //   QK_DIM (the real configs: slice QK_DIM=32 -> 0x3E3504F3; full config
    //   QK_DIM=256 -> 0x3D800000 = 0.0625) sqrt is exact, so this is bit-identical
    //   to the numpy golden's np.float32(1)/np.sqrt(np.float32(QK_DIM)).
    //========================================================================
    // fp32 bits of 1/sqrt(n): root = isqrt(2^128/n) ~= 2^64/sqrt(n), then
    //   normalize root*2^-64 to IEEE-754 binary32 with round-to-nearest-even.
    function automatic [31:0] f32_inv_sqrt(input integer n);
        reg [271:0] X, root, bit_, tmp;
        integer b, i;
        reg [23:0] fm;
        reg        guard, sticky, roundup;
        reg signed [15:0] eub;
        reg [7:0]  fe;
        reg [22:0] mant;
        begin
            X    = (272'd1 <<< 128) / n;             // 2^128 / n (floor)
            root = 272'd0;
            bit_ = (272'd1 <<< 128);                 // 4^64, highest power-of-4 <= 2^128
            while (bit_ > X) bit_ = bit_ >>> 2;
            while (bit_ != 0) begin
                tmp = root + bit_;
                if (X >= tmp) begin
                    X    = X - tmp;
                    root = (root >>> 1) + bit_;
                end else
                    root = root >>> 1;
                bit_ = bit_ >>> 2;
            end
            b = -1;
            for (i = 0; i < 272; i = i + 1) if (root[i]) b = i;
            eub    = b - 64;                          // leading 1 at 2^(b-64)
            mant   = (root >>> (b-23)) & 23'h7FFFFF;  // 23 fraction bits
            guard  = (root >>> (b-24)) & 1'b1;
            sticky = (root & ((272'd1 <<< (b-24)) - 1'b1)) != 0;
            roundup = guard & (sticky | mant[0]);
            fm = {1'b0, mant} + {23'd0, roundup};
            if (fm[23]) begin eub = eub + 1; mant = fm[23:1]; end
            else              mant = fm[22:0];
            fe = eub + 16'sd127;
            f32_inv_sqrt = {1'b0, fe, mant};
        end
    endfunction
    localparam [31:0] SM_SCALE_F32 = f32_inv_sqrt(QK_DIM);

    //========================================================================
    // weight-select codes (w_sel)
    //========================================================================
    localparam [3:0] SEL_DQ=4'd0, SEL_UQ=4'd1, SEL_DKV=4'd2, SEL_KR=4'd3,
                     SEL_UK=4'd4, SEL_UV=4'd5, SEL_O=4'd6;

    // RoPE LANES: process the rope vector in lanes that divide its pair count.
    localparam integer ROPE_LANES = 1;

    integer tt;
    integer rr;        // PE_M row loop variable (sequential blocks)

    //========================================================================
    // ACTIVATIONS: bf16, fed DIRECT to glm_matmul_q4k -- Q4_K quantizes ONLY the
    //   weights, so there is NO activation quant and NO a_shift (unlike the prior
    //   FP8 sibling).  Identical bf16 activation handling to swiglu_expert_q4k.
    //========================================================================

    //========================================================================
    // INPUT / INTERMEDIATE BUFFERS  (bf16 storage; fp32 only inside sub-units)
    //   PER-ROW buffers carry a leading [0:PE_M-1] dim; SHARED (key-derived)
    //   buffers do not.
    //========================================================================
    reg [15:0] xbuf      [0:PE_M-1][0:MODEL_DIM-1];   // latched x (per row)
    reg [POSW*PE_M-1:0] pos_qr;                        // PER-ROW query positions (latched): row0=pos, rows=pos_vec
    reg [IDXW:0]   s_reg;                              // SHARED S causal keys latched = max(s_len_r) (KV prefix / DSA / score / cache extent)
    reg [(IDXW+1)*PE_M-1:0] slen_r;                    // PER-ROW causal extents (latched): row0=s_len, rows=s_len_vec (PER_ROW_SLEN=1) else all=s_len
    reg [SEQW*PE_M-1:0] seq_qr;                        // PER-ROW sequence ids (latched): row0=0, rows=seq_vec (PER_ROW_SEQ=1) else all 0

    reg [15:0] qlora     [0:PE_M-1][0:Q_LORA-1];       // x*W_dq        (per row)
    reg [15:0] qlora_n   [0:PE_M-1][0:Q_LORA-1];       // RMSNorm(qlora)(per row)
    reg [15:0] qfull     [0:PE_M-1][0:HQK-1];          // qlora_n*W_uq  (per row)
    reg [15:0] qrot      [0:PE_M-1][0:HQK-1];          // roped q       (per row)

    // ckv_cur = x*W_dkv current-token latent: exercised for Q4_K datapath coverage /
    // X-freeness but (as in mla_attn_tb) NOT consumed downstream -> write-only.
    /* verilator lint_off UNUSEDSIGNAL */
    reg [15:0] ckv_cur   [0:PE_M-1][0:KV_LORA-1];      // x*W_dkv  (per-row datapath coverage)
    /* verilator lint_on UNUSEDSIGNAL */
    reg [15:0] krope_cur [0:PE_M-1][0:ROPE-1];         // x*W_kr -> roped (per-row coverage)

    reg [15:0] ckv_key   [0:KV_LORA-1];                // cache key latent c_kv[j] (SHARED)
    reg [15:0] ckv_n     [0:KV_LORA-1];                // RMSNorm(c_kv[j])         (SHARED)
    reg [15:0] knope_j   [0:HNOPE-1];                  // ckv_n*W_uk (per head)    (SHARED)
    reg [15:0] v_j       [0:HV-1];                     // ckv_n*W_uv (per head)    (SHARED)
    reg [15:0] krope_j   [0:ROPE-1];                   // cached k_rope[j]         (SHARED)

    // B7: SCRATCH re-scoped to the SWIN window and indexed by the COMPACT UNION
    //   SLOT (0..u_cnt-1 <= SWIN-1), NOT the raw key (0..S_MAX-1).  scores/vstore
    //   are written at union slot ksel and read via rowslot2union[row][row-slot];
    //   probs stays row-slot-indexed.  All three shrink from S_MAX to SWIN.
    // ---- RAM form (VSTORE_RAM=1): inferred memories, see the VSTORE_RAM header ----
    localparam integer VMEMW = HV*16;                  // vstore packed word: all heads*dims of one key
    localparam integer SCDEP = PE_M*H_HEADS*SWIN;      // scores flat depth (row,head,slot)
    reg [VMEMW-1:0] vstore_mem [0:SWIN-1];             // [union slot] -> {head,dim} V lanes (RAM)
    reg [15:0]      scores_mem [0:SCDEP-1];            // [(row*H_HEADS+head)*SWIN+slot]     (RAM)
    reg [VMEMW-1:0] vword;                             // combinational V-pack temp        (RAM write)
    // ---- flop form (VSTORE_RAM=0): original fully-parallel, reset-cleared arrays ----
    reg [15:0] scores    [0:PE_M-1][0:H_HEADS-1][0:SWIN-1];            // per row, UNION-SLOT-indexed
    reg [15:0] vstore    [0:H_HEADS-1][0:SWIN-1][0:V_DIM-1];           // SHARED (key V), UNION-SLOT-indexed
    reg [15:0] probs     [0:PE_M-1][0:H_HEADS-1][0:SWIN-1];            // per row, SLOT-indexed
    // RAM mems are init-0 (sim) so unwritten slots read 0 exactly like the pre-change
    //   reset-to-0 first run; every used slot is written before read (byte-identical).
    integer vinit_i;
    initial begin
        for (vinit_i=0; vinit_i<SWIN;  vinit_i=vinit_i+1) vstore_mem[vinit_i] = {VMEMW{1'b0}};
        for (vinit_i=0; vinit_i<SCDEP; vinit_i=vinit_i+1) scores_mem[vinit_i] = 16'h0;
    end
    reg [15:0] ctx       [0:PE_M-1][0:HV-1];                           // per row (O concat)
    reg [15:0] outbuf    [0:PE_M-1][0:MODEL_DIM-1];                    // per row

    // DSA selection results -- PER-ROW top-K (B6).  Each batched row r selects over
    //   ITS OWN query (qrot[r]) and ITS OWN causal extent (slen_r[r]), producing its
    //   own descending-score slot list sel_list_r[r] / count sel_cnt_r[r] -- exactly
    //   what a PE_M=1 standalone run on row r would compute.  The DISTINCT keys across
    //   all rows form the UNION (union_list/u_cnt): the shared key-fetch + K/V pass
    //   below visits each union key ONCE (fetch-sharing preserved), and every row's
    //   score/softmax/context runs over ITS OWN selection in ITS OWN slot order.
    //   scores/vstore are UNION-SLOT-indexed (B7): written at the compact union slot
    //   (0..u_cnt-1 <= SWIN-1) and read via rowslot2union[row][row-slot], so a row that
    //   selects a key in a different slot still reads that key's exact score/V -- while
    //   the SCRATCH is sized by SWIN (the top-K window), NOT S_MAX (the position range).
    //   At PE_M=1 (and whenever all rows' selections agree -- e.g. the dense fallback,
    //   equal-x, or the current q-independent DSA slice) union==row-0's list and every
    //   row's slot order == the shared order -> byte-identical to the pre-B6 datapath.
    reg [IDXW-1:0] sel_list_r [0:PE_M-1][0:TOPK-1];   // per-row selected key indices (slot order)
    reg [IDXW:0]   sel_cnt_r  [0:PE_M-1];             // per-row valid count = min(slen_r,TOPK)
    reg [IDXW-1:0] union_list [0:S_MAX-1];            // distinct keys across all rows (ascending); values span full S_MAX
    reg [IDXW:0]   u_cnt;                             // union size == #distinct keys fetched once (<= SWIN)
    // PER_ROW_SEQ=1: the sequence WINDOW of each union slot's key (slot -> seq).
    //   In multi-seq mode the union build assigns one slot PER (row,selected-key)
    //   -- no cross-seq dedup -- so kc_seq=union_seq[ksel] routes each fetch to the
    //   right KV window.  Tied 0 / unused when PER_ROW_SEQ=0 (byte-identical).
    //   REQUIRES S_MAX >= PE_M*TOPK (union depth) and SWIN >= PE_M*TOPK (scratch).
    // ---- ELABORATION CHECK: SWIN must hold the worst-case union ------------
    //   The default SWIN = min(S_MAX, TOPK) is justified above (:113-118) by
    //   "u_cnt <= min(S,TOPK)" -- which holds only when every row selects the SAME
    //   keys. Two configs break that and need SWIN >= PE_M*TOPK:
    //     * PER_ROW_SEQ=1 : rows are DIFFERENT sequences, so they can never share a
    //       key -- the union is PE_M*TOPK by construction (:152 states this).
    //     * DSA_REAL_IDX=1 with PE_M>1 : selection is query-DEPENDENT, so rows
    //       diverge (at =0 "the divergent per-row path folds to the shared list",
    //       :157-159, and the union collapses back to TOPK -- which is why the
    //       default is safe there and only there).
    //   Until now this was a COMMENT. Nothing checked it, glm_q4k_system has no SWIN
    //   parameter to raise, and a violating build would just overflow the union
    //   scratch silently. The proving TB knows the rule and sets SWIN=PE_M*TOPK
    //   (test/mla_attn_q4k_sparse_perrow_tb.v:99); this makes the rule enforce itself.
    //   Deliberately elaboration-time (not $fatal): a wrong SWIN is a build mistake,
    //   and it should never reach a simulation that might look like it passed.
    //   The bound is min(PE_M*TOPK, S_MAX), NOT PE_M*TOPK: you cannot select more
    //   DISTINCT keys than exist, so S_MAX clamps the union -- which is exactly the
    //   form the proving TB uses (SWIN_TB = (PE_M*TOPK < S_MAX) ? PE_M*TOPK : S_MAX,
    //   test/mla_attn_q4k_sparse_perrow_tb.v:99). A first cut of this check demanded
    //   the unclamped PE_M*TOPK and immediately failed `make mla-sparse` at
    //   PE_M=3/TOPK=4/S_MAX=8 (needed 12, has 8) -- a legal, proven config.
    //   INTRA_CAUSAL adds a third divergent case: rows attend DIFFERENT combined
    //   key sets (row r's extent is s_reg+r), so the union across rows can grow to
    //   min(PE_M*TOPK, S_MAX) exactly as the DSA_REAL_IDX case -- fold it in.
    localparam integer SWIN_NEEDS_UNION =
        ((PER_ROW_SEQ != 0) || ((DSA_REAL_IDX != 0) && (PE_M > 1))
                            || ((INTRA_CAUSAL != 0) && (PE_M > 1))) ? 1 : 0;
    localparam integer SWIN_UNION_MIN =
        ((PE_M*TOPK) < S_MAX) ? (PE_M*TOPK) : S_MAX;
    //   IDIOM (do not "simplify" back): the elaboration system task $error, NOT an
    //   instance of a deliberately-undeclared module.  The undeclared-module trick reads
    //   better in an iverilog log, but Verilator 5.048 LINKS module references inside a
    //   generate branch whose condition is literally `1==0` -- measured: substituting the
    //   condition for a constant false still yields "%Error: Can't resolve module
    //   reference" at the instance line.  So the trick made `make lint` fail on every
    //   build, for every config, including the ones the check is meant to allow.  $error
    //   is the SV-2012 elaboration-time form and was measured to fire in BOTH tools when
    //   the branch is taken, and in NEITHER when it is not.
    //   ONE STRING LITERAL, NO FORMAT ARGS -- also not a style choice.  iverilog 12
    //   answers `$error("... %0d", SWIN)` with "sorry: Elaboration tasks currently only
    //   support a single string argument", which replaces this message with a tool
    //   complaint at the exact moment a builder needs to read it.  The offending values
    //   are in the build command anyway; the bound is derived in the header above.
    //   `!= 0` on SWIN_NEEDS_UNION is likewise deliberate: it is an integer, and bare
    //   `&&` on it costs a Verilator WIDTHTRUNC warning (measured: lint 116 -> 117).
    generate
        if ((SWIN_NEEDS_UNION != 0) && (SWIN < SWIN_UNION_MIN)) begin : gen_swin_too_small
            $error("SWIN must be >= min(PE_M*TOPK, S_MAX) -- see the SWIN bound derivation in the header of src/mla_attn_q4k.v");
        end
    endgenerate

    // INTRA_CAUSAL assumption guard (elaboration-only; same $error idiom as above).
    //   Intra-batch keys are ROPED at their own positions (need PER_ROW_POS=1) and
    //   belong to the ONE sequence being extended (PER_ROW_SEQ must be 0 -- the
    //   per-seq kidx_buf prefetch is orthogonal and unsupported with intra keys).
    generate
        if ((INTRA_CAUSAL != 0) && (PER_ROW_POS == 0)) begin : gen_intra_needs_perrowpos
            $error("INTRA_CAUSAL=1 requires PER_ROW_POS=1 -- see the INTRA_CAUSAL header in src/mla_attn_q4k.v");
        end
        if ((INTRA_CAUSAL != 0) && (PER_ROW_SEQ != 0)) begin : gen_intra_excludes_perrowseq
            $error("INTRA_CAUSAL=1 requires PER_ROW_SEQ=0 -- see the INTRA_CAUSAL header in src/mla_attn_q4k.v");
        end
    endgenerate

    // INTRA_CAUSAL geometry.  INTRA_MAX = extra keys the LAST row attends (row
    //   PE_M-1 sees intra keys 0..PE_M-2).  s_tot (below, sequential) = the shared
    //   MAX combined key count s_reg + INTRA_MAX that the prefetch / union / key
    //   passes cover; each row r uses only its own prefix s_reg + r of it.  At
    //   INTRA_CAUSAL=0 INTRA_MAX=0 so s_tot == s_reg (byte-identical).
    localparam integer INTRA_MAX = (INTRA_CAUSAL != 0) ? (PE_M - 1) : 0;

    // DSA_REAL_IDX=0 TRAP (documented; NOT a leaf elaboration guard -- and here is why).
    // At =0 the indexer gets zero key-index vectors, so top-K keeps keys 0..TOPK-1 by
    // tie-break -- QUERY-INDEPENDENT.  Correct no-op while S_MAX <= TOPK; the moment
    // S_MAX > TOPK it attends ONLY to the first TOPK tokens (fluent output, frozen prefix,
    // nothing asserts WHICH keys).  The tempting `if (DSA_REAL_IDX==0 && S_MAX>TOPK) $error`
    // is the WRONG LAYER: `make dsa-sparse-correct` deliberately runs the system at DSA=0,
    // TOPK_ATTN=2 < S_MAX=8 to prove the RTL MATCHES the reference at =0 (both do the same
    // query-independent thing) -- a valid equivalence test a leaf guard would break.  The
    // trap is a PRODUCT-CONFIG policy ("do not SHIP =0 with a raised window"), not an RTL
    // bug, so it belongs at the shipping-config layer.  The committed full config is SAFE
    // (S_MAX=8 <= TOPK_ATTN=2048); the enforcement point is when B7 windowing raises S_MAX
    // -- gate it there behind a threaded allow-flag so the equivalence test can still run =0.

    reg [SEQW-1:0] union_seq  [0:S_MAX-1];
    // COMPACT SCRATCH SLOT MAP (B7): rowslot2union[r][i] = the UNION SLOT (0..u_cnt-1)
    //   holding row r's OWN selected key sel_list_r[r][i].  Built in S_UNION beside
    //   union_list.  scores/vstore are union-slot-indexed, so the read side converts
    //   each row's key back to its slot via this map.  DENSE / q-independent slice
    //   (keys 0..S-1, union_list[slot]==slot) => rowslot2union[r][i]==i (IDENTITY),
    //   so the SWIN-sized scratch reads/writes the SAME locations as the pre-B7
    //   S_MAX-key-indexed scratch -> byte-identical.  Tiny (PE_M*TOPK, SWINW-wide).
    reg [SWINW-1:0] rowslot2union [0:PE_M-1][0:TOPK-1];
    // per-row DSA sequencer + union-build scratch
    localparam integer DRW = (PE_M <= 1) ? 1 : $clog2(PE_M);
    localparam integer TKW = (TOPK <= 1) ? 1 : $clog2(TOPK);
    reg [DRW-1:0]  dsa_row;                           // which row's selection is scoring now
    // next DSA row, CLAMPED to PE_M-1: only consumed in the S_DSA advance branch,
    //   which is guarded by dsa_row != PE_M-1, so the clamp never fires dynamically
    //   (byte-identical). It exists so the slen_r/qrot variable selects below have a
    //   STATIC max index of PE_M-1 (Vivado Synth 8-524 rejects the raw dsa_row+1
    //   form: its 32-bit static max (2**DRW-1)+1 rows overruns the (IDXW+1)*PE_M-bit
    //   slen_r even though the guard makes that unreachable).
    wire [DRW:0]   dsa_row_p1  = {1'b0, dsa_row} + 1'b1;
    wire [DRW-1:0] dsa_row_nxt = (dsa_row_p1 >= PE_M) ? DRW'(PE_M-1)
                                                      : dsa_row_p1[DRW-1:0];
    // INTRA_CAUSAL: the intra-key COUNT row dsa_row_nxt attends (== its row index r,
    //   giving intra keys 0..r-1 -> the causal mask).  Widened to IDXW+1 so the
    //   NOMASK injection's +1 cannot wrap.
    //   INTRA_INJECT_NOMASK (injection-ONLY, never a normal build): +1 so row r
    //   also attends intra key r == its OWN current token (a FUTURE-of-nothing,
    //   non-causal key) -> the leaf oracle MUST FAIL.
    //   WIDTH: intra_cnt_nxt is [IDXW:0] to match the dsa_slen adder (:1457).  Resize
    //   dsa_row_nxt ([DRW-1:0]) into it by plain assignment, NOT an explicit
    //   {(IDXW+1-DRW){1'b0}} pad: that pad elaborates a NEGATIVE replication when a
    //   caller uses a tiny S_MAX with PE_M>1 so DRW>IDXW+1 (e.g. spec_chain_top's
    //   S_MAX=2 / PE_M<=8 slice), a hard compile error even though this wire is DEAD
    //   there (consumed only under INTRA_CAUSAL!=0 at :1457, and INTRA_CAUSAL=0 in that
    //   top).  In the INTRA_CAUSAL=1 valid domain S_MAX>=PE_M so IDXW+1>=DRW and the
    //   assignment zero-extends exactly as the old pad did; a plain resize is safe both ways.
    wire [IDXW:0] intra_cnt_nxt =
`ifdef INTRA_INJECT_NOMASK
                                  dsa_row_nxt + 1'b1;
`else
                                  dsa_row_nxt;
`endif
    integer        uk, ur, up;                        // union-build loop vars
    reg            un_pres;                            // key present in some row's selection
    reg [IDXW:0]   un_cnt;                             // running union count (blocking)

    // DSA REAL key-index vectors (DSA_REAL_IDX=1): the per-key index vector fed to
    //   the indexer, derived from the key's cached compressed latent c_kv[j].  ONE
    //   PRE-FETCH pass (S_DSAPF) reads keys 0..s_reg-1 from the shared KV cache and
    //   stores the first NOPE lanes of each c_kv[j] here; the per-row DSA pass then
    //   answers the indexer's key pull combinationally from this buffer (keeping the
    //   indexer's fixed 1-beat, in-order pull protocol, exactly like the zero-vector
    //   response it replaces).  These index vectors depend only on the KEY, so ALL
    //   PE_M per-row indexer runs (and the standalone PE_M=1 reference) score against
    //   the SAME kidx_buf -- each row diverges only through its own query qrot[r].
    //   At DSA_REAL_IDX=0 this buffer is reset to 0 and never read (no pre-fetch).
    // PER-SEQUENCE index buffers (A2): kidx_buf[seq][key][dim].  DSA_REAL_IDX=1 +
    //   PER_ROW_SEQ=1 pre-fetches EACH sequence's candidate keys (they live in
    //   different KV windows), so each row's indexer scores against ITS OWN seq's
    //   vectors.  PER_ROW_SEQ=0 uses only seq 0 (byte-identical to the single-buf
    //   pre-multi-seq path).
    reg [15:0]     kidx_buf [0:PE_M-1][0:S_MAX-1][0:NOPE-1];  // per-(seq,key) index vector (bf16)
    reg [IDXW:0]   pf_j;                                // pre-fetch key counter (0..s_reg-1)
    reg [SEQW-1:0] pf_seq;                              // pre-fetch sequence counter (0..pf_nseq-1)
    localparam PF_REQ = 1'b0, PF_WAIT = 1'b1;
    reg            pf_st;                               // pre-fetch cache handshake sub-state
    integer        pfd, pfs;                            // pre-fetch lane / seq loop vars
    // #sequences to pre-fetch: 1 when shared-seq (byte-identical), else PE_M.
    localparam integer PF_NSEQ = (PER_ROW_SEQ == 0) ? 1 : PE_M;
    // the sequence of the row currently being scored by the indexer (DSA answer
    //   reads that seq's index buffer).  PER_ROW_SEQ=0 -> seq 0 (byte-identical).
    wire [SEQW-1:0] dsa_row_seq = (PER_ROW_SEQ == 0) ? {SEQW{1'b0}}
                                                     : seq_qr[SEQW*dsa_row +: SEQW];

    // INTRA_CAUSAL: the shared MAX combined key count (cached prefix s_reg plus the
    //   INTRA_MAX intra-batch tail keys).  The prefetch (S_DSAPF), the union build
    //   and the S_KEY visit sweep 0..s_tot-1; keys < s_reg are the shared cache,
    //   keys s_reg..s_tot-1 are intra keys 0..INTRA_MAX-1 sourced from ckv_cur/
    //   krope_cur.  At INTRA_CAUSAL=0 INTRA_MAX=0 -> s_tot==s_reg (byte-identical).
    wire [IDXW:0] s_tot = s_reg + INTRA_MAX[IDXW:0];

    // INTRA_CAUSAL key-index helpers.  For a combined key index k >= s_reg the
    //   intra-batch row is (k - s_reg) in 0..INTRA_MAX-1.  pf_intra serves the
    //   prefetch (k = pf_j); the >=PE_M clamp mirrors dsa_row_nxt so the ckv_cur
    //   variable-index has a STATIC max of PE_M-1 (never fires -- the offset is
    //   dynamically <= INTRA_MAX-1 = PE_M-2 -- so byte-identical).
    wire [IDXW:0]  pf_off   = pf_j - s_reg;
    wire [DRW-1:0] pf_intra = (pf_off >= PE_M[IDXW:0]) ? DRW'(PE_M-1)
                                                       : pf_off[DRW-1:0];
    // pf_is_intra: the prefetch key pf_j is an intra-batch key (>= s_reg).  Stable
    //   across the PF_REQ->PF_WAIT beat (pf_j only advances after the write), so it
    //   gates the SINGLE kidx_buf write's data mux + skips the cache pull -- NO
    //   second write port.  Const-0 at INTRA_CAUSAL=0 -> folds to the cache-only
    //   write (byte-identical).
    wire pf_is_intra = (INTRA_CAUSAL != 0) && (pf_j >= s_reg);

    //========================================================================
    // PER-ROW CAUSAL EXTENT resolve (combinational; latched at start).  Row 0 =
    //   scalar `s_len`; rows 1.. take s_len_vec slice iff PER_ROW_SLEN=1, else the
    //   shared `s_len`.  slen_next[r] = that row's extent; s_max_next = the MAX over
    //   rows -- the shared DSA/score/cache extent so every row's keys get scored &
    //   cached (rows share context, differ only in extent; masking trims the excess
    //   per row before its softmax).  PER_ROW_SLEN=0 -> all rows = `s_len` and the
    //   max = `s_len` -> byte-identical to the shared-extent path.
    //========================================================================
    reg [(IDXW+1)*PE_M-1:0] slen_next;   // per-row resolved extent (row0=s_len)
    reg [IDXW:0]            s_max_next;   // shared = max over rows
    integer                 sl_r;
    always @* begin
        s_max_next = s_len;
        for (sl_r = 0; sl_r < PE_M; sl_r = sl_r + 1) begin
            slen_next[(IDXW+1)*sl_r +: (IDXW+1)] =
                ((sl_r == 0) || (PER_ROW_SLEN == 0)) ? s_len
                                                     : s_len_vec[(IDXW+1)*sl_r +: (IDXW+1)];
            if (slen_next[(IDXW+1)*sl_r +: (IDXW+1)] > s_max_next)
                s_max_next = slen_next[(IDXW+1)*sl_r +: (IDXW+1)];
        end
    end

    // PER-ROW SEQUENCE resolve (combinational; latched at start).  Row 0 = seq 0;
    //   rows 1.. take seq_vec slice iff PER_ROW_SEQ=1, else 0.  PER_ROW_SEQ=0 ->
    //   every row = seq 0 -> byte-identical (seq folds away, kc_seq stays 0).
    reg [SEQW*PE_M-1:0] seq_next;
    integer             sq_r;
    always @* begin
        for (sq_r = 0; sq_r < PE_M; sq_r = sq_r + 1)
            seq_next[SEQW*sq_r +: SEQW] =
                ((sq_r == 0) || (PER_ROW_SEQ == 0)) ? {SEQW{1'b0}}
                                                    : seq_vec[SEQW*sq_r +: SEQW];
    end

    //========================================================================
    // SHARED GEMV ENGINES.  PE_M activation rows, ONE shared weight stream.
    //   The SEVEN WEIGHT projections go to the Q4_K engine (glm_matmul_q4k); the
    //   q.K SCORE pass (ACTIVATION x ACTIVATION) goes to the bf16 engine
    //   (glm_matmul_pipe).  Both PE_M wide, PE_N tile width.  out_valid / c_out
    //   are muxed on gv_score (stable across a pass).
    //========================================================================
    reg                  mm_start;
    reg  [KW-1:0]        mm_klen;
    reg                  mm_in_valid;
    reg  [16*PE_M-1:0]   mm_a;                    // PE_M packed A elements (one/row)
    // this GEMV pass is a q.K SCORE (-> bf16 engine) rather than a weight pass.
    reg                  gv_score;

    // ---- Q4_K weight-projection engine (legacy fp8_* net names) ----
    wire                 fp8_busy, fp8_ov;
    wire [16*PE_M*PE_N-1:0] fp8_c;
    // ---- bf16 score (activation x activation) engine ----
    wire                 bf16_busy, bf16_ov;
    wire [16*PE_M*PE_N-1:0] bf16_c;
    reg  [PE_N*16-1:0]   score_w_lanes;           // assembled K lanes (lane0 meaningful; SHARED)

    glm_matmul_q4k #(.PE_M(PE_M), .PE_N(PE_N), .KMAX(KMAX)) u_mm_fp8 (
        .clk(clk), .rst(rst),
        .start(mm_start & ~gv_score), .k_len(mm_klen),
        .w_d(w_d), .w_dmin(w_dmin), .w_scales(w_scales),
        .in_valid(mm_in_valid & ~gv_score), .a_col(mm_a), .w_q(w_q),
        .busy(fp8_busy), .out_valid(fp8_ov), .c_out(fp8_c)
    );

    glm_matmul_pipe #(.PE_M(PE_M), .PE_N(PE_N), .KMAX(KMAX)) u_mm_bf16 (
        .clk(clk), .rst(rst),
        .start(mm_start & gv_score), .k_len(mm_klen),
        .in_valid(mm_in_valid & gv_score), .a_col(mm_a), .w_row(score_w_lanes),
        .busy(bf16_busy), .out_valid(bf16_ov), .c_out(bf16_c)
    );

    // muxed matmul result (gv_score is stable for the whole pass).
    wire                    mm_out_valid = gv_score ? bf16_ov : fp8_ov;
    wire [16*PE_M*PE_N-1:0] mm_c         = gv_score ? bf16_c  : fp8_c;

    //========================================================================
    // SUB-UNIT : rmsnorm_unit for q_lora -- PE_M replicated, lockstep.
    //   (the cache-key c_kv RMSNorm below is SHARED -> single instance.)
    //========================================================================
    reg               rnq_start;
    wire [PE_M-1:0]   rnq_in_req, rnq_g_req, rnq_y_valid, rnq_busy, rnq_done;
    wire [16*PE_M-1:0] rnq_y_out;
    reg  [16*PE_M-1:0] rnq_x_in, rnq_gamma_in;
    reg               rnq_x_valid, rnq_g_valid;
    genvar gq;
    generate
    for (gq = 0; gq < PE_M; gq = gq + 1) begin : RNQ
        rmsnorm_unit #(.LEN(Q_LORA), .LANES(1)) u_rn_q (
            .clk(clk), .rst(rst), .start(rnq_start),
            .in_req(rnq_in_req[gq]), .x_in(rnq_x_in[16*gq +: 16]), .x_valid(rnq_x_valid),
            .g_req(rnq_g_req[gq]), .gamma_in(rnq_gamma_in[16*gq +: 16]), .g_valid(rnq_g_valid),
            .y_valid(rnq_y_valid[gq]), .y_out(rnq_y_out[16*gq +: 16]),
            .busy(rnq_busy[gq]), .done(rnq_done[gq])
        );
    end
    endgenerate

    // cache-key c_kv RMSNorm -- SHARED (single instance).
    reg               rnk_start;
    wire              rnk_in_req, rnk_g_req, rnk_y_valid, rnk_busy, rnk_done;
    wire [15:0]       rnk_y_out;
    reg  [15:0]       rnk_x_in, rnk_gamma_in;
    reg               rnk_x_valid, rnk_g_valid;
    rmsnorm_unit #(.LEN(KV_LORA), .LANES(1)) u_rn_k (
        .clk(clk), .rst(rst), .start(rnk_start),
        .in_req(rnk_in_req), .x_in(rnk_x_in), .x_valid(rnk_x_valid),
        .g_req(rnk_g_req), .gamma_in(rnk_gamma_in), .g_valid(rnk_g_valid),
        .y_valid(rnk_y_valid), .y_out(rnk_y_out), .busy(rnk_busy), .done(rnk_done)
    );
    /* verilator lint_off UNUSEDSIGNAL */
    wire _busy_unused = &{1'b0, rnq_busy, rnk_busy, fp8_busy, bf16_busy, rnq_g_req[0]};
    /* verilator lint_on UNUSEDSIGNAL */

    //========================================================================
    // SUB-UNIT : rope_interleave_unit -- PE_M replicated, lockstep.  Serves the
    //   q_rope per-head pass and the (per-row) current-token k_rope pass.
    //========================================================================
    reg               rp_start;
    reg  [POSW*PE_M-1:0] rp_pos;                       // PER-ROW RoPE position (one slice / replica)
    wire [PE_M-1:0]   rp_in_req, rp_y_valid, rp_busy, rp_done;
    reg  [ROPE_LANES*32*PE_M-1:0] rp_x_in;
    wire [ROPE_LANES*32*PE_M-1:0] rp_y_out;
    reg               rp_x_valid;
    genvar gp;
    generate
    for (gp = 0; gp < PE_M; gp = gp + 1) begin : RP
        rope_interleave_unit #(.ROT_DIM(ROPE), .THETA(THETA),
                               .LANES(ROPE_LANES), .POSW(POSW)) u_rope (
            .clk(clk), .rst(rst), .start(rp_start), .pos(rp_pos[POSW*gp +: POSW]),
            .in_req(rp_in_req[gp]), .x_in(rp_x_in[ROPE_LANES*32*gp +: ROPE_LANES*32]),
            .x_valid(rp_x_valid),
            .y_valid(rp_y_valid[gp]), .y_out(rp_y_out[ROPE_LANES*32*gp +: ROPE_LANES*32]),
            .busy(rp_busy[gp]), .done(rp_done[gp])
        );
    end
    endgenerate
    /* verilator lint_off UNUSEDSIGNAL */
    wire _rp_busy_unused = &{1'b0, rp_busy};
    /* verilator lint_on UNUSEDSIGNAL */

    //========================================================================
    // SUB-UNIT : dsa_indexer (top-K key selection) -- SHARED (single instance,
    //   driven from row 0's q; EXACT in the dense fallback, see header).
    //========================================================================
    reg                    dsa_start;
    wire                   dsa_busy, dsa_done;
    reg  [NOPE*16-1:0]     dsa_qidx;
    reg  [IDXW:0]          dsa_slen;
    wire                   dsa_key_req;
    wire [IDXW-1:0]        dsa_key_idx;
    reg  [NOPE*16-1:0]     dsa_kidx;
    reg                    dsa_key_valid;
    wire [TOPK*IDXW-1:0]   dsa_sel_idx;
    wire [IDXW:0]          dsa_sel_count;
    dsa_indexer #(.IDX_DIM(NOPE), .S_MAX(S_MAX), .TOPK(TOPK)) u_dsa (
        .clk(clk), .rst(rst), .start(dsa_start),
        .busy(dsa_busy), .done(dsa_done),
        .q_idx(dsa_qidx), .s_len(dsa_slen),
        .key_req(dsa_key_req), .key_idx(dsa_key_idx),
        .k_idx(dsa_kidx), .key_valid(dsa_key_valid),
        .sel_idx(dsa_sel_idx), .sel_count(dsa_sel_count)
    );
    /* verilator lint_off UNUSEDSIGNAL */
    wire _dsa_unused = &{1'b0, dsa_busy, dsa_key_req, dsa_key_idx};
    /* verilator lint_on UNUSEDSIGNAL */

    //========================================================================
    // SUB-UNIT : glm_softmax -- PE_M replicated, lockstep (per-row attention).
    //========================================================================
    reg               sm_start;
    reg               sm_in_valid;
    reg  [16*PE_M-1:0] sm_x_in;
    wire [PE_M-1:0]   sm_busy, sm_out_valid, sm_done;
    wire [16*PE_M-1:0] sm_p_out;
    genvar gs;
    generate
    for (gs = 0; gs < PE_M; gs = gs + 1) begin : SM
        glm_softmax #(.LEN(SWIN), .LANES(1), .SM_PIPE(SM_PIPE)) u_softmax (
            .clk(clk), .rst(rst), .start(sm_start),
            .in_valid(sm_in_valid), .x_in(sm_x_in[16*gs +: 16]),
            .busy(sm_busy[gs]), .out_valid(sm_out_valid[gs]), .p_out(sm_p_out[16*gs +: 16]),
            .done(sm_done[gs])
        );
    end
    endgenerate
    /* verilator lint_off UNUSEDSIGNAL */
    wire _sm_unused = &{1'b0, sm_busy};
    /* verilator lint_on UNUSEDSIGNAL */
    localparam [15:0] NEG_BIG = 16'hFF80;   // -inf bf16 (masks unused slots)

    //========================================================================
    // CONTEXT accumulate (fp32) : O_h[d] = sum_s p[h][s] * V[h][s][d], PER ROW.
    //========================================================================
    reg [31:0] ctx_acc [0:PE_M-1];

    //========================================================================
    // MASTER FSM
    //========================================================================
    localparam [4:0]
        S_IDLE  = 5'd0,
        S_QDQ   = 5'd1,    // x*W_dq -> qlora                 (Q4_K, batched rows)
        S_QNORM = 5'd2,    // RMSNorm(qlora) -> qlora_n       (bf16, per row)
        S_QUQ   = 5'd3,    // qlora_n*W_uq -> qfull           (Q4_K, batched rows)
        S_QROPE = 5'd4,    // rope q_rope per head            (bf16, per row)
        S_KVDKV = 5'd5,    // x*W_dkv -> ckv_cur              (Q4_K, batched rows)
        S_KVKR  = 5'd6,    // x*W_kr -> krope_cur             (Q4_K, batched rows)
        S_KRROPE= 5'd7,    // rope shared k_rope              (bf16, per row)
        S_DSA   = 5'd8,    // dsa_indexer select keys -- PER ROW (serialized over rows)
        S_KEY   = 5'd9,    // per UNION key: norm/W_uk/W_uv (shared)/assemble/score (per row)
        S_SOFT  = 5'd10,   // per head softmax over scores    (bf16, per row)
        S_CTX   = 5'd11,   // weighted-V context              (bf16 fp32-acc, per row)
        S_OUT   = 5'd12,   // ctx*W_o -> out                  (Q4_K, batched rows)
        S_DONE  = 5'd13,
        S_UNION = 5'd14,   // build the distinct-key UNION across rows' selections
        S_DSAPF = 5'd15;   // (DSA_REAL_IDX) pre-fetch per-key index vectors -> kidx_buf
    reg [4:0] state;

    // ---- GEMV micro-sequencer sub-state (shared by every projection stage) ----
    localparam [1:0] GV_IDLE=2'd0, GV_START=2'd1, GV_RUN=2'd2, GV_WAIT=2'd3;
    reg [1:0]        gv_st;
    reg [GRPW-1:0]   gv_grp;       // current tile-group
    reg [GRPW-1:0]   gv_ng;        // number of tile-groups for this pass
    reg [KCW-1:0]    gv_k;         // current K beat
    reg [KW-1:0]     gv_klen;      // K length for this pass
    wire [KCW-1:0]   gv_klast = gv_klen[KCW-1:0] - 1'b1;  // last operand index
    reg [3:0]        gv_sel;       // weight select for this pass
    reg [1:0]        gv_dst;       // destination buffer code (see GVD_*)
    reg              gv_go;        // request: launch a GEMV pass
    reg              gv_done;      // a GEMV pass finished (1-cycle)
    // destination codes
    localparam [1:0] GVD_QLORA=2'd0, GVD_QFULL=2'd1, GVD_CKV=2'd2, GVD_KR=2'd3;

    // A-source selection (which buffer feeds a_col[k]).
    localparam [2:0] AS_X=3'd0, AS_QLN=3'd1, AS_CTX=3'd2, AS_Q=3'd3, AS_CKVN=3'd4;
    reg [2:0]        gv_asrc;
    reg [$clog2(H_HEADS+1)-1:0] gv_head;   // head for the score pass

    // ---- per-key loop bookkeeping (S_KEY) ----
    localparam [3:0]
        K_RDREQ=4'd0,  // request cache read for selected key s
        K_RDWAIT=4'd1, // wait kc_valid; latch c_kv[j], k_rope[j]  (SHARED)
        K_NWAIT=4'd3,  // RMSNorm(c_kv[j]) -> ckv_n                (SHARED)
        K_UK=4'd4,     // ckv_n*W_uk -> knope_j (per head)   Q4_K  (SHARED)
        K_UV=4'd5,     // ckv_n*W_uv -> v_j     (per head)   Q4_K  (SHARED)
        K_SCORE=4'd7,  // per head: q_h . K_{h,j} -> scores[row][h][s]  bf16 (per row)
        K_NEXTH=4'd8,  // advance head in score loop
        K_NEXT=4'd9;   // advance selected key s
    reg [3:0]        kst;
    reg [IDXW:0]     ksel;         // index into union_list (0..u_cnt-1)

    // INTRA_CAUSAL (S_KEY): the current UNION key's value and, when it is an intra
    //   key (value >= s_reg), the batch row it came from.  ukey_intra selects the
    //   register-source (ckv_cur/krope_cur) fetch over the kc_* cache pull in
    //   K_RDREQ.  ukey_i's >=PE_M clamp mirrors dsa_row_nxt (never fires: the
    //   offset is dynamically <= INTRA_MAX-1).  All fold to the cache path (const-
    //   false ukey_intra) when INTRA_CAUSAL=0 -> byte-identical.
    wire [IDXW:0]  ukey_v     = {1'b0, union_list[ksel[IDXW-1:0]]};
    wire           ukey_intra = (INTRA_CAUSAL != 0) && (ukey_v >= s_reg);
    wire [IDXW:0]  ukey_off   = ukey_v - s_reg;
    wire [DRW-1:0] ukey_i     = (ukey_off >= PE_M[IDXW:0]) ? DRW'(PE_M-1)
                                                           : ukey_off[DRW-1:0];

    // ---- softmax loop bookkeeping (S_SOFT) ----
    localparam [2:0] SF_FEED=3'd0, SF_CAP=3'd2, SF_NEXT=3'd3;
    reg [2:0]        sfst;
    reg [$clog2(H_HEADS+1)-1:0] sf_head;
    reg [IDXW:0]     sf_feed_i;    // logits fed
    reg [IDXW:0]     sf_cap_i;     // probs captured

    // ---- context loop bookkeeping (S_CTX) ----
    localparam [2:0] CX_INIT=3'd0, CX_ACC=3'd1, CX_STORE=3'd2, CX_NEXT=3'd3;
    reg [2:0]        cxst;
    reg [$clog2(H_HEADS+1)-1:0] cx_head;
    reg [$clog2(V_DIM+1)-1:0]   cx_d;
    /* verilator lint_off UNUSEDSIGNAL */
    wire [31:0] ctx_lin = cx_head*V_DIM + {{(32-$clog2(V_DIM+1)){1'b0}}, cx_d};
    /* verilator lint_on UNUSEDSIGNAL */
    reg [IDXW:0]     cx_s;
    // VSTORE_SYNC_RD=1 : registered-read pipeline for the vstore BLOCK-RAM.  The
    //   ADDRESS phase presents rowslot2union[r][cx_s] and registers the FULL V word
    //   (vrd_word -- the BRAM read-data register) plus the matching prob (cx_prob_d);
    //   the ACCUMULATE phase, one beat later (cx_rd_vld), part-selects lane
    //   (head*V_DIM+dim) and does the fp32 FMA.  Same prob*V values in the same order
    //   as the async read -- only a 1-cycle read-latency beat is inserted.  At
    //   VSTORE_SYNC_RD=0 these are dead (the sync branch constant-folds away).
    reg [VMEMW-1:0]  vrd_word  [0:PE_M-1];   // registered V word (BRAM sync read data)
    reg [15:0]       cx_prob_d [0:PE_M-1];   // prob registered alongside vrd_word
    reg              cx_rd_vld;              // registered V beat valid this cycle

    //========================================================================
    // GEMV micro-sequencer (combinational operand drive + sequential control).
    //========================================================================
    // combinational: PE_M a_col elements for current K beat from the selected
    // source.  Each row presents its own activation; AS_CKVN is a SHARED cache-key
    // latent broadcast to all lanes (W_uk/W_uv use lane 0).  AS_Q (score) presents
    // each row's q_h element against the SHARED key column (score_w_lanes).
    reg [16*PE_M-1:0] gv_a_elem;
    integer           ga;
    /* verilator lint_off UNUSEDSIGNAL */
    wire [31:0]     q_lin = gv_head*QK_DIM + {{(32-KCW){1'b0}}, gv_k};
    /* verilator lint_on UNUSEDSIGNAL */
    always @* begin
        for (ga = 0; ga < PE_M; ga = ga + 1) begin
            case (gv_asrc)
                AS_X:    gv_a_elem[16*ga +: 16] = xbuf   [ga][gv_k[$clog2(MODEL_DIM)-1:0]];
                AS_QLN:  gv_a_elem[16*ga +: 16] = qlora_n[ga][gv_k[$clog2(Q_LORA)-1:0]];
                AS_CTX:  gv_a_elem[16*ga +: 16] = ctx    [ga][gv_k[$clog2(HV)-1:0]];
                AS_Q:    gv_a_elem[16*ga +: 16] = qrot   [ga][q_lin[$clog2(HQK)-1:0]];
                AS_CKVN: gv_a_elem[16*ga +: 16] = ckv_n     [gv_k[$clog2(KV_LORA)-1:0]];
                default: gv_a_elem[16*ga +: 16] = 16'h0;
            endcase
        end
    end

    //------------------------------------------------------------------------
    // (No activation shift: Q4_K feeds bf16 activations DIRECT to glm_matmul_q4k.
    //  The prior FP8 sibling's per-row a_shift / dyn_shift machinery is GONE.  The score
    //  pass uses the bf16 engine; AS_CKVN is shared -> identical across rows.)
    //------------------------------------------------------------------------

    // combinational: assembled K lanes for the bf16 score engine (SHARED across
    // rows).  First NOPE come from knope_j[head], the rest ROPE from krope_j.
    // Only lane 0 meaningful.
    reg [15:0]        score_k_elem;
    /* verilator lint_off UNUSEDSIGNAL */
    wire [31:0]       knope_lin = gv_head*NOPE + {{(32-KCW){1'b0}}, gv_k};
    wire [31:0]       krope_lin = {{(32-KCW){1'b0}}, gv_k} - NOPE;
    /* verilator lint_on UNUSEDSIGNAL */
    always @* begin
        if (gv_k < KCW'(NOPE))
            score_k_elem = knope_j[knope_lin[$clog2(HNOPE)-1:0]];
        else
            score_k_elem = krope_j[krope_lin[$clog2(ROPE)-1:0]];
        score_w_lanes        = {PE_N*16{1'b0}};
        score_w_lanes[15:0]  = score_k_elem;     // only lane 0 meaningful
    end

    //========================================================================
    // COMBINATIONAL MATMUL / WEIGHT-PULL DRIVE.  (Weight request stream is
    //   independent of PE_M -- ONE fetch shared by all rows.)
    //========================================================================
    always @* begin
        mm_klen     = gv_klen;
        mm_start    = (gv_st == GV_START);
        mm_in_valid = (gv_st == GV_RUN);
        mm_a        = gv_a_elem;
        w_req = (gv_st == GV_RUN) && ~gv_score;
        w_sel = gv_sel;
        w_grp = gv_grp;
        w_k   = gv_k;
    end

    //========================================================================
    // SEQUENTIAL CONTROL
    //========================================================================
    integer s_i, h_i, d_i;

    reg [$clog2(Q_LORA+1)-1:0]   rn_idx_q;   // qlora reduce read index  (shared lockstep)
    reg [$clog2(Q_LORA+1)-1:0]   rn_yidx_q;  // qlora_n write index
    reg [$clog2(KV_LORA+1)-1:0]  rn_idx_k;
    reg [$clog2(KV_LORA+1)-1:0]  rn_yidx_k;
    reg [$clog2((ROPE/2)+1)-1:0] rope_pair;  // rope input pair index
    reg [$clog2((ROPE/2)+1)-1:0] rope_yp;    // rope output pair index
    reg                          sm_in_valid_able; // softmax feed gate

    always @(posedge clk) begin
        if (rst) begin
            state      <= S_IDLE;
            busy       <= 1'b0;
            done       <= 1'b0;
            out        <= {MODEL_DIM*16*PE_M{1'b0}};
            kc_req     <= 1'b0; kc_idx <= {IDXW{1'b0}}; kc_seq <= {SEQW{1'b0}};
            pos_qr     <= {POSW*PE_M{1'b0}};
            s_reg      <= {(IDXW+1){1'b0}};
            slen_r     <= {((IDXW+1)*PE_M){1'b0}};
            seq_qr     <= {SEQW*PE_M{1'b0}};
            rnq_start  <= 1'b0; rnk_start <= 1'b0;
            rnq_x_valid<= 1'b0; rnq_g_valid <= 1'b0;
            rnk_x_valid<= 1'b0; rnk_g_valid <= 1'b0;
            rnq_x_in   <= {16*PE_M{1'b0}}; rnq_gamma_in <= {16*PE_M{1'b0}};
            rnk_x_in   <= 16'h0; rnk_gamma_in <= 16'h0;
            rp_start   <= 1'b0; rp_pos <= {POSW*PE_M{1'b0}};
            rp_x_valid <= 1'b0; rp_x_in <= {ROPE_LANES*32*PE_M{1'b0}};
            dsa_start  <= 1'b0; dsa_qidx <= {NOPE*16{1'b0}};
            dsa_slen   <= {(IDXW+1){1'b0}};
            dsa_kidx   <= {NOPE*16{1'b0}}; dsa_key_valid <= 1'b0;
            sm_start   <= 1'b0; sm_in_valid <= 1'b0; sm_x_in <= {16*PE_M{1'b0}};
            gv_st      <= GV_IDLE; gv_grp <= {GRPW{1'b0}}; gv_ng <= {GRPW{1'b0}};
            gv_k       <= {KCW{1'b0}}; gv_klen <= {KW{1'b0}}; gv_sel <= 4'd0;
            gv_dst     <= GVD_QLORA; gv_go <= 1'b0; gv_done <= 1'b0;
            gv_asrc    <= AS_X; gv_score <= 1'b0; gv_head <= {$clog2(H_HEADS+1){1'b0}};
            kst        <= K_RDREQ; ksel <= {(IDXW+1){1'b0}};
            sfst       <= SF_FEED; sf_head <= {$clog2(H_HEADS+1){1'b0}};
            sf_feed_i  <= {(IDXW+1){1'b0}}; sf_cap_i <= {(IDXW+1){1'b0}};
            cxst       <= CX_INIT; cx_head <= {$clog2(H_HEADS+1){1'b0}};
            cx_d       <= {$clog2(V_DIM+1){1'b0}}; cx_s <= {(IDXW+1){1'b0}};
            cx_rd_vld  <= 1'b0;
            dsa_row    <= {DRW{1'b0}};
            u_cnt      <= {(IDXW+1){1'b0}};
            un_pres    <= 1'b0; un_cnt <= {(IDXW+1){1'b0}};
            pf_j       <= {(IDXW+1){1'b0}}; pf_seq <= {SEQW{1'b0}}; pf_st <= PF_REQ;
            for (pfs=0; pfs<PE_M; pfs=pfs+1)
                for (rr=0; rr<S_MAX; rr=rr+1)
                    for (pfd=0; pfd<NOPE; pfd=pfd+1) kidx_buf[pfs][rr][pfd] <= 16'h0;
            for (rr=0; rr<PE_M; rr=rr+1) begin
                ctx_acc[rr] <= 32'h0;
                vrd_word[rr]  <= {VMEMW{1'b0}};   // sync-read pipeline (VSTORE_SYNC_RD=1)
                cx_prob_d[rr] <= 16'h0;
                for (s_i=0; s_i<MODEL_DIM; s_i=s_i+1) begin xbuf[rr][s_i]<=16'h0; outbuf[rr][s_i]<=16'h0; end
                for (s_i=0; s_i<Q_LORA;   s_i=s_i+1) begin qlora[rr][s_i]<=16'h0; qlora_n[rr][s_i]<=16'h0; end
                for (s_i=0; s_i<HQK;      s_i=s_i+1) begin qfull[rr][s_i]<=16'h0; qrot[rr][s_i]<=16'h0; end
                for (s_i=0; s_i<KV_LORA;  s_i=s_i+1) ckv_cur[rr][s_i]<=16'h0;
                for (s_i=0; s_i<ROPE;     s_i=s_i+1) krope_cur[rr][s_i]<=16'h0;
                for (s_i=0; s_i<HV;       s_i=s_i+1) ctx[rr][s_i]<=16'h0;
                for (h_i=0; h_i<H_HEADS;  h_i=h_i+1)
                    for (s_i=0; s_i<SWIN; s_i=s_i+1) begin
                        // RAM form: scores is an inferred memory (init-0, written
                        //   before read) -- NO bulk reset (a bulk clear forces flops).
                        if (!VSTORE_RAM) scores[rr][h_i][s_i]<=16'h0;
                        probs[rr][h_i][s_i]<=16'h0;
                    end
            end
            for (s_i=0; s_i<KV_LORA;  s_i=s_i+1) begin ckv_key[s_i]<=16'h0; ckv_n[s_i]<=16'h0; end
            for (s_i=0; s_i<ROPE;     s_i=s_i+1) krope_j[s_i]<=16'h0;
            for (s_i=0; s_i<HNOPE;    s_i=s_i+1) knope_j[s_i]<=16'h0;
            for (s_i=0; s_i<HV;       s_i=s_i+1) v_j[s_i]<=16'h0;
            // RAM form: vstore is an inferred memory (init-0, written before read) --
            //   NO bulk reset (a bulk parallel clear is what forces the flop array).
            if (!VSTORE_RAM)
            for (h_i=0; h_i<H_HEADS;  h_i=h_i+1)
                for (s_i=0; s_i<SWIN; s_i=s_i+1)
                    for (d_i=0; d_i<V_DIM; d_i=d_i+1) vstore[h_i][s_i][d_i]<=16'h0;
            for (rr=0; rr<PE_M; rr=rr+1) begin
                sel_cnt_r[rr] <= {(IDXW+1){1'b0}};
                for (s_i=0; s_i<TOPK; s_i=s_i+1) begin
                    sel_list_r[rr][s_i]<={IDXW{1'b0}};
                    rowslot2union[rr][s_i]<={SWINW{1'b0}};
                end
            end
            for (s_i=0; s_i<S_MAX; s_i=s_i+1) union_list[s_i]<={IDXW{1'b0}};
        end else begin
            // ---- default pulse deasserts ----
            done          <= 1'b0;
            rnq_start     <= 1'b0; rnk_start <= 1'b0;
            rp_start      <= 1'b0;
            dsa_start     <= 1'b0;
            sm_start      <= 1'b0;
            gv_done       <= 1'b0;

            //================================================================
            // GEMV MICRO-SEQUENCER (runs whenever gv_go pulses; drives the
            // active engine).  GV_RUN issues a valid beat for gv_k=0..klen-1.
            //================================================================
            case (gv_st)
                GV_IDLE: begin
                    if (gv_go) begin
                        gv_grp   <= {GRPW{1'b0}};
                        gv_k     <= {KCW{1'b0}};
                        gv_st    <= GV_START;
                    end
                end
                GV_START: begin
                    gv_k  <= {KCW{1'b0}};
                    gv_st <= GV_RUN;
                end
                GV_RUN: begin
                    if (gv_k == gv_klast) begin
                        gv_st <= GV_WAIT;        // issued all klen beats
                    end else begin
                        gv_k <= gv_k + 1'b1;
                    end
                end
                GV_WAIT: begin
                    if (mm_out_valid) begin
                        // PER-ROW capture: lane (row r, col t) at mm_c[16*(r*PE_N+t)].
                        for (rr = 0; rr < PE_M; rr = rr + 1)
                          for (tt = 0; tt < PE_N; tt = tt + 1) begin
                            case (gv_dst)
                            GVD_QLORA: if (gv_grp*PE_N+tt < Q_LORA)
                                          qlora[rr][gv_grp*PE_N+tt]   <= mm_c[16*(rr*PE_N+tt) +:16];
                            GVD_QFULL: if (gv_grp*PE_N+tt < HQK)
                                          qfull[rr][gv_grp*PE_N+tt]   <= mm_c[16*(rr*PE_N+tt) +:16];
                            GVD_CKV:   if (gv_grp*PE_N+tt < KV_LORA)
                                          ckv_cur[rr][gv_grp*PE_N+tt] <= mm_c[16*(rr*PE_N+tt) +:16];
                            GVD_KR:    if (gv_grp*PE_N+tt < ROPE)
                                          krope_cur[rr][gv_grp*PE_N+tt] <= mm_c[16*(rr*PE_N+tt) +:16];
                            endcase
                          end
                        if (gv_grp == gv_ng - 1'b1) begin
                            gv_st   <= GV_IDLE;
                            gv_done <= 1'b1;        // whole GEMV pass complete
                        end else begin
                            gv_grp   <= gv_grp + 1'b1;
                            gv_k     <= {KCW{1'b0}};
                            gv_st    <= GV_START;   // launch next tile-group
                        end
                    end
                end
                default: gv_st <= GV_IDLE;
            endcase

            //================================================================
            // MASTER STAGE FSM
            //================================================================
            case (state)
            // -------------------------------------------------------------
            S_IDLE: begin
                busy <= 1'b0;
                if (start) begin
                    busy  <= 1'b1;
                    // latch PER-ROW query positions.  Row 0 = scalar `pos` always.
                    //   PER_ROW_POS=0 (default): rows 1.. ALSO use `pos` (shared) --
                    //     byte-identical to the pre-per-row path; a caller that never
                    //     connects pos_vec is SAFE (no silent position-0 decode).
                    //   PER_ROW_POS=1: rows 1.. take their own pos_vec slice.
                    for (rr=0; rr<PE_M; rr=rr+1)
                        pos_qr[POSW*rr +: POSW] <=
                            ((rr==0) || (PER_ROW_POS==0)) ? pos
                                                          : pos_vec[POSW*rr +: POSW];
                    // latch PER-ROW causal extents + the SHARED max extent.  Row 0 =
                    //   scalar `s_len` always.  PER_ROW_SLEN=0 (default): every row =
                    //   `s_len` and s_reg = `s_len` -- byte-identical to the shared
                    //   path; an unconnected s_len_vec is SAFE.  PER_ROW_SLEN=1: rows
                    //   1.. take their own s_len_vec slice and s_reg = max(s_len_r) so
                    //   the shared DSA/score/cache pass covers every row's keys.
                    s_reg  <= s_max_next;
                    slen_r <= slen_next;
                    // latch PER-ROW sequence ids (PER_ROW_SEQ=1; else all 0 -> byte-id).
                    seq_qr <= seq_next;
                    for (rr=0; rr<PE_M; rr=rr+1)
                        for (s_i=0; s_i<MODEL_DIM; s_i=s_i+1)
                            xbuf[rr][s_i] <= x_vec[16*(MODEL_DIM*rr + s_i) +: 16];
                    // launch Q4_K GEMV: x*W_dq -> qlora  (K=MODEL_DIM, OUT=Q_LORA)
                    gv_asrc  <= AS_X;
                    gv_sel   <= SEL_DQ;
                    gv_klen  <= KW'(MODEL_DIM);
                    gv_ng    <= GRPW'((Q_LORA + PE_N - 1)/PE_N);
                    gv_dst   <= GVD_QLORA;
                    gv_score <= 1'b0;
                    gv_go    <= 1'b1;
                    state    <= S_QDQ;
                end
            end
            // ------------------------------------------------------------- Q W_dq
            S_QDQ: begin
                if (gv_go) gv_go <= 1'b0;
                else if (gv_done) begin
                    rnq_start <= 1'b1;
                    state     <= S_QNORM;
                end
            end
            // ------------------------------------------------------------- Q norm
            S_QNORM: begin
                rnq_x_valid <= 1'b0; rnq_g_valid <= 1'b0;
                if (rnq_in_req[0]) begin
                    for (rr=0; rr<PE_M; rr=rr+1)
                        rnq_x_in[16*rr +: 16] <= qlora[rr][rn_idx_q[$clog2(Q_LORA)-1:0]];
                    rnq_x_valid <= 1'b1;
                end
                if (rnq_g_req[0]) begin
                    for (rr=0; rr<PE_M; rr=rr+1)
                        rnq_gamma_in[16*rr +: 16] <= 16'h3F80;   // bf16 1.0
                    rnq_g_valid  <= 1'b1;
                end
                if (rnq_y_valid[0])
                    for (rr=0; rr<PE_M; rr=rr+1)
                        qlora_n[rr][rn_yidx_q[$clog2(Q_LORA)-1:0]] <= rnq_y_out[16*rr +: 16];
                if (rnq_done[0]) begin
                    // Q4_K GEMV: qlora_n*W_uq -> qfull  (K=Q_LORA, OUT=HQK)
                    gv_asrc  <= AS_QLN;
                    gv_sel   <= SEL_UQ;
                    gv_klen  <= KW'(Q_LORA);
                    gv_ng    <= GRPW'((HQK + PE_N - 1)/PE_N);
                    gv_dst   <= GVD_QFULL;
                    gv_score <= 1'b0;
                    gv_go    <= 1'b1;
                    state    <= S_QUQ;
                end
            end
            // ------------------------------------------------------------- Q W_uq
            S_QUQ: begin
                if (gv_go) gv_go <= 1'b0;
                else if (gv_done) begin
                    for (rr=0; rr<PE_M; rr=rr+1)
                        for (h_i=0; h_i<H_HEADS; h_i=h_i+1)
                            for (d_i=0; d_i<NOPE; d_i=d_i+1)
                                qrot[rr][h_i*QK_DIM + d_i] <= qfull[rr][h_i*QK_DIM + d_i];
                    for (rr=0; rr<PE_M; rr=rr+1)            // per-row q RoPE position
                        rp_pos[POSW*rr +: POSW] <= pos_qr[POSW*rr +: POSW];
                    rp_start <= 1'b1;
                    gv_head  <= {$clog2(H_HEADS+1){1'b0}};
                    state    <= S_QROPE;
                end
            end
            // ------------------------------------------------------------- Q rope
            S_QROPE: begin
                rp_x_valid <= 1'b0;
                if (rp_in_req[0]) begin
                    for (rr=0; rr<PE_M; rr=rr+1) begin
                        rp_x_in[32*rr +: 16]      <= qfull[rr][gv_head*QK_DIM + NOPE + 2*rope_pair];
                        rp_x_in[32*rr + 16 +: 16] <= qfull[rr][gv_head*QK_DIM + NOPE + 2*rope_pair+1];
                    end
                    rp_x_valid     <= 1'b1;
                end
                if (rp_y_valid[0]) begin
                    for (rr=0; rr<PE_M; rr=rr+1) begin
                        qrot[rr][gv_head*QK_DIM + NOPE + 2*rope_yp]   <= rp_y_out[32*rr +: 16];
                        qrot[rr][gv_head*QK_DIM + NOPE + 2*rope_yp+1] <= rp_y_out[32*rr + 16 +: 16];
                    end
                end
                if (rp_done[0]) begin
                    if (gv_head == H_HEADS[$clog2(H_HEADS+1)-1:0] - 1'b1) begin
                        // Q4_K GEMV: x*W_dkv -> ckv_cur
                        gv_asrc  <= AS_X;
                        gv_sel   <= SEL_DKV;
                        gv_klen  <= KW'(MODEL_DIM);
                        gv_ng    <= GRPW'((KV_LORA + PE_N - 1)/PE_N);
                        gv_dst   <= GVD_CKV;
                        gv_score <= 1'b0;
                        gv_go    <= 1'b1;
                        state    <= S_KVDKV;
                    end else begin
                        gv_head  <= gv_head + 1'b1;
                        for (rr=0; rr<PE_M; rr=rr+1)        // per-row q RoPE position
                            rp_pos[POSW*rr +: POSW] <= pos_qr[POSW*rr +: POSW];
                        rp_start <= 1'b1;       // rope next head
                    end
                end
            end
            // ------------------------------------------------------------- W_dkv
            S_KVDKV: begin
                if (gv_go) gv_go <= 1'b0;
                else if (gv_done) begin
                    // Q4_K GEMV: x*W_kr -> krope_cur  (K=MODEL_DIM, OUT=ROPE)
                    gv_asrc  <= AS_X;
                    gv_sel   <= SEL_KR;
                    gv_klen  <= KW'(MODEL_DIM);
                    gv_ng    <= GRPW'((ROPE + PE_N - 1)/PE_N);
                    gv_dst   <= GVD_KR;
                    gv_score <= 1'b0;
                    gv_go    <= 1'b1;
                    state    <= S_KVKR;
                end
            end
            // ------------------------------------------------------------- W_kr
            S_KVKR: begin
                if (gv_go) gv_go <= 1'b0;
                else if (gv_done) begin
                    for (rr=0; rr<PE_M; rr=rr+1)            // per-row current-token k RoPE position
                        rp_pos[POSW*rr +: POSW] <= pos_qr[POSW*rr +: POSW];
                    rp_start <= 1'b1;          // rope the per-row k_rope
                    state    <= S_KRROPE;
                end
            end
            // ------------------------------------------------------------- k_rope
            S_KRROPE: begin
                rp_x_valid <= 1'b0;
                if (rp_in_req[0]) begin
                    for (rr=0; rr<PE_M; rr=rr+1) begin
                        rp_x_in[32*rr +: 16]      <= krope_cur[rr][2*rope_pair];
                        rp_x_in[32*rr + 16 +: 16] <= krope_cur[rr][2*rope_pair+1];
                    end
                    rp_x_valid     <= 1'b1;
                end
                if (rp_y_valid[0]) begin
                    for (rr=0; rr<PE_M; rr=rr+1) begin
                        krope_cur[rr][2*rope_yp]   <= rp_y_out[32*rr +: 16];
                        krope_cur[rr][2*rope_yp+1] <= rp_y_out[32*rr + 16 +: 16];
                    end
                end
                if (rp_done[0]) begin
                    // PER-ROW DSA (B6): score row 0's selection first, then advance
                    //   through rows 1..PE_M-1 in S_DSA -- each with ITS OWN q + extent.
                    //   INTRA_CAUSAL: gate on s_tot (= s_reg+INTRA_MAX, the LAST row's
                    //   combined extent) so the prefetch runs whenever ANY row is
                    //   sparse -- a dense-prefix/sparse-tail batch still prefetches the
                    //   intra keys the tail rows need.  s_tot==s_reg when off.
                    if ((DSA_REAL_IDX != 0) && (s_tot > TOPK[IDXW:0])) begin
                        // SPARSE + real index vectors: pre-fetch every candidate
                        //   key's index vector (c_kv[j][0:NOPE]) into kidx_buf ONCE,
                        //   then run the per-row indexer against it.  (DENSE never
                        //   pulls keys, so it skips straight to S_DSA below.)
                        pf_j   <= {(IDXW+1){1'b0}};
                        pf_seq <= {SEQW{1'b0}};
                        pf_st  <= PF_REQ;
                        state  <= S_DSAPF;
                    end else begin
                        for (d_i=0; d_i<NOPE; d_i=d_i+1)
                            dsa_qidx[16*d_i +: 16] <= qrot[0][d_i];
                        dsa_slen  <= slen_r[(IDXW+1)*0 +: (IDXW+1)];   // row 0 own extent (== s_len)
                        dsa_start <= 1'b1;
                        dsa_row   <= {DRW{1'b0}};
                        state     <= S_DSA;
                    end
                end
            end
            // ------------------------------------------------------------- DSA pre-fetch
            // (DSA_REAL_IDX, SPARSE only) : stream every candidate key j=0..s_reg-1
            //   from the shared KV cache and latch the first NOPE lanes of its cached
            //   compressed latent c_kv[j] as that key's DSA index vector kidx_buf[j].
            //   Uses the SAME kc_req/kc_valid handshake as the S_KEY read (so its
            //   per-key cache cost matches).  When the last key lands, launch the
            //   per-row indexer on row 0 exactly as the non-pre-fetch path does.
            S_DSAPF: begin
                case (pf_st)
                    PF_REQ: begin
                        // INTRA-BATCH key (pf_j in [s_reg, s_tot-1]): NO cache pull --
                        //   PF_WAIT latches its DSA index vector from ckv_cur.  Cache
                        //   key: pull it.  Both advance to PF_WAIT (one shared write).
                        if (pf_is_intra) begin
                            pf_st  <= PF_WAIT;
                        end else begin
                            kc_idx <= pf_j[IDXW-1:0];
                            // PER_ROW_SEQ=1: fetch pf_seq's candidate keys from its window
                            //   (folds to 0 -> byte-identical when PER_ROW_SEQ=0).
                            kc_seq <= (PER_ROW_SEQ == 0) ? {SEQW{1'b0}} : pf_seq;
                            kc_req <= 1'b1;
                            pf_st  <= PF_WAIT;
                        end
                    end
                    PF_WAIT: begin
                        // fire on the cache beat (kc_valid) OR immediately for an intra
                        //   key (pf_is_intra, no pull).  ONE kidx_buf write, data muxed:
                        //   intra -> first NOPE lanes of ckv_cur[pf_intra] (== the vector
                        //   a serial decode reads back for the key it wrote here); cache
                        //   -> kc_ckv.  Const-0 pf_is_intra folds this to the cache-only
                        //   path (byte-identical at INTRA_CAUSAL=0).
                        if (pf_is_intra || kc_valid) begin
                            kc_req <= 1'b0;
                            for (pfd=0; pfd<NOPE; pfd=pfd+1)
                                kidx_buf[pf_seq][pf_j[IDXW-1:0]][pfd] <=
                                    pf_is_intra ? ckv_cur[pf_intra][pfd]
                                                : kc_ckv[16*pfd +: 16];
                            // sweep to s_tot-1 (== s_reg-1 when INTRA_CAUSAL=0, byte-id).
                            if (pf_j == s_tot - 1'b1) begin
                                // this sequence's keys done -> next sequence, or launch DSA
                                if (pf_seq == (PF_NSEQ-1)) begin
                                    for (d_i=0; d_i<NOPE; d_i=d_i+1)
                                        dsa_qidx[16*d_i +: 16] <= qrot[0][d_i];
                                    dsa_slen  <= slen_r[(IDXW+1)*0 +: (IDXW+1)];
                                    dsa_start <= 1'b1;
                                    dsa_row   <= {DRW{1'b0}};
                                    state     <= S_DSA;
                                end else begin
                                    pf_seq <= pf_seq + 1'b1;
                                    pf_j   <= {(IDXW+1){1'b0}};
                                    pf_st  <= PF_REQ;
                                end
                            end else begin
                                pf_j  <= pf_j + 1'b1;
                                pf_st <= PF_REQ;
                            end
                        end
                    end
                    default: pf_st <= PF_REQ;
                endcase
            end
            // ------------------------------------------------------------- DSA
            S_DSA: begin
                dsa_key_valid <= 1'b0;
                if (dsa_key_req) begin
                    // DSA_REAL_IDX=1: answer the indexer's per-key pull with the REAL
                    //   query-dependent index vector kidx_buf[key] (pre-fetched above);
                    //   =0: the original zero vector (q-independent).  Param-gated ->
                    //   constant-folds; the buffer read is masked when DSA_REAL_IDX=0.
                    if (DSA_REAL_IDX != 0) begin
                        for (d_i=0; d_i<NOPE; d_i=d_i+1)
                            dsa_kidx[16*d_i +: 16] <= kidx_buf[dsa_row_seq][dsa_key_idx][d_i];
                    end else begin
                        dsa_kidx <= {NOPE*16{1'b0}};
                    end
                    dsa_key_valid <= 1'b1;
                end
                if (dsa_done) begin
                    // capture THIS row's own selection (slot list + count).
                    for (s_i=0; s_i<TOPK; s_i=s_i+1)
                        sel_list_r[dsa_row][s_i] <= dsa_sel_idx[IDXW*s_i +: IDXW];
                    sel_cnt_r[dsa_row] <= dsa_sel_count;
                    if (dsa_row == DRW'(PE_M-1)) begin
                        // all rows selected -> build the distinct-key union next.
                        state <= S_UNION;
                    end else begin
                        // advance to the next row: re-run the indexer on ITS OWN
                        //   query + causal extent (a fresh per-query list, exactly
                        //   like that row's PE_M=1 standalone decode).
                        //   INTRA_CAUSAL: row r's COMBINED extent = slen_r[r] + r --
                        //   its s_reg cached keys PLUS the r intra keys 0..r-1 (at
                        //   indices s_reg..s_reg+r-1).  This ONE term realizes the
                        //   per-row causal MASK: the indexer pulls exactly s_reg+r
                        //   keys, so row r can only select intra keys 0..r-1 (row 0
                        //   adds 0 -> no intra key).  Adds 0 when INTRA_CAUSAL=0.
                        for (d_i=0; d_i<NOPE; d_i=d_i+1)
                            dsa_qidx[16*d_i +: 16] <= qrot[dsa_row_nxt][d_i];
                        dsa_slen  <= slen_r[(IDXW+1)*dsa_row_nxt +: (IDXW+1)]
                                   + ((INTRA_CAUSAL != 0) ? intra_cnt_nxt
                                                          : {(IDXW+1){1'b0}});
                        dsa_start <= 1'b1;
                        dsa_row   <= dsa_row_nxt;
                    end
                end
            end
            // ------------------------------------------------------------- union
            // Build the ASCENDING list of DISTINCT keys selected by ANY row.  Each
            //   such key is fetched + K/V-projected exactly ONCE in S_KEY (fetch-
            //   sharing), and scores/vstore are UNION-SLOT-indexed (B7) so the SWIN-
            //   sized scratch (0..u_cnt-1) suffices; rowslot2union maps each row's own
            //   selected key back to its slot.  When all rows agree (PE_M=1, dense
            //   fallback, equal-x, or the q-independent DSA slice) the union is exactly
            //   the shared selection in the same order and the slot map is the identity
            //   -> byte-identical to the pre-B7 S_MAX-key-indexed scratch.
            S_UNION: begin
                if (PER_ROW_SEQ == 0) begin
                    // SHARED-SEQ (default, byte-identical): merge identical key
                    //   INDICES across rows into one ascending distinct-key list.
                    un_cnt = {(IDXW+1){1'b0}};
                    for (uk = 0; uk < S_MAX; uk = uk + 1) begin
                        un_pres = 1'b0;
                        // record, for EVERY (row,row-slot) that selected key uk, the
                        //   union slot un_cnt this key is about to occupy (blocking un_cnt
                        //   == #distinct present keys with value < uk == this key's slot).
                        for (ur = 0; ur < PE_M; ur = ur + 1)
                            for (up = 0; up < TOPK; up = up + 1)
                                if ((up[IDXW:0] < sel_cnt_r[ur]) &&
                                    (sel_list_r[ur][up] == uk[IDXW-1:0])) begin
                                    un_pres = 1'b1;
                                    rowslot2union[ur][up] <= un_cnt[SWINW-1:0];
                                end
                        if (un_pres) begin
                            union_list[un_cnt[IDXW-1:0]] <= uk[IDXW-1:0];
                            un_cnt = un_cnt + 1'b1;
                        end
                    end
                end else begin
                    // MULTI-SEQ (PER_ROW_SEQ=1): rows are DIFFERENT sequences, so a
                    //   key INDEX shared by two rows is two DIFFERENT physical keys
                    //   (different windows) and must NOT merge.  Assign each (row,
                    //   selected key) its OWN union slot, tagged with the row's seq;
                    //   kc_seq=union_seq[slot] then routes each fetch to the right
                    //   window.  SWIN,S_MAX >= PE_M*TOPK guarantee slot room.  The
                    //   downstream scores/vstore/softmax/context are already union-
                    //   slot-indexed, so they work unchanged.
                    un_cnt = {(IDXW+1){1'b0}};
                    for (ur = 0; ur < PE_M; ur = ur + 1)
                        for (up = 0; up < TOPK; up = up + 1)
                            if (up[IDXW:0] < sel_cnt_r[ur]) begin
                                union_list[un_cnt[IDXW-1:0]] <= sel_list_r[ur][up];
                                union_seq [un_cnt[IDXW-1:0]] <= seq_qr[SEQW*ur +: SEQW];
                                rowslot2union[ur][up]        <= un_cnt[SWINW-1:0];
                                un_cnt = un_cnt + 1'b1;
                            end
                end
                u_cnt <= un_cnt;
                ksel  <= {(IDXW+1){1'b0}};
                kst   <= K_RDREQ;
                state <= S_KEY;
            end
            // ------------------------------------------------------------- per-key
            S_KEY: begin
                case (kst)
                    K_RDREQ: begin
                        // INTRA-BATCH union key (value >= s_reg): NO cache pull --
                        //   K_RDWAIT latches the CURRENT-token latent + ROPED k_rope of
                        //   batch row ukey_i straight from the intra registers.  Cache
                        //   key: pull it.  Both go to K_RDWAIT (one shared write).
                        if (ukey_intra) begin
                            kst     <= K_RDWAIT;
                        end else begin
                            kc_idx  <= union_list[ksel[IDXW-1:0]];   // ksel indexes the UNION
                            // PER_ROW_SEQ=1: route this fetch to its key's sequence window
                            //   (folds to 0 -> byte-identical when PER_ROW_SEQ=0).
                            kc_seq  <= (PER_ROW_SEQ == 0) ? {SEQW{1'b0}}
                                                          : union_seq[ksel[IDXW-1:0]];
                            kc_req  <= 1'b1;
                            kst     <= K_RDWAIT;
                        end
                    end
                    K_RDWAIT: begin
                        // fire on the cache beat (kc_valid) OR immediately for an intra
                        //   key (ukey_intra).  ONE ckv_key/krope_j write, data muxed:
                        //   intra -> ckv_cur[ukey_i] / krope_cur[ukey_i] (== the [c_kv|
                        //   k_rope] the pager would return for the key this row wrote);
                        //   cache -> kc_ckv / kc_krope.  Then start the SAME RMSNorm.
                        //   Const-0 ukey_intra folds this to the cache-only path
                        //   (byte-identical at INTRA_CAUSAL=0).
                        if (ukey_intra || kc_valid) begin
                            kc_req <= 1'b0;
                            // cache/intra key latent + rope are SHARED across rows.
                            for (d_i=0; d_i<KV_LORA; d_i=d_i+1)
                                ckv_key[d_i] <= ukey_intra ? ckv_cur[ukey_i][d_i]
                                                           : kc_ckv[16*d_i +: 16];
                            for (d_i=0; d_i<ROPE; d_i=d_i+1)
                                krope_j[d_i] <= ukey_intra ? krope_cur[ukey_i][d_i]
                                                           : kc_krope[16*d_i +: 16];
                            rnk_start <= 1'b1;
                            kst       <= K_NWAIT;
                        end
                    end
                    K_NWAIT: begin
                        rnk_x_valid <= 1'b0; rnk_g_valid <= 1'b0;
`ifdef INTRA_INJECT_SKIPNORM
                        if (ukey_intra) begin
                            // INJECTION (never a normal build): SKIP the RMSNorm on
                            //   the intra key's latent -> feed the RAW ckv_key straight
                            //   to ckv_n so W_uk projects an UN-normalized key.  A
                            //   cached key is always RMSNorm'd first, so the batched
                            //   intra key's score diverges -> the leaf oracle MUST FAIL.
                            for (d_i=0; d_i<KV_LORA; d_i=d_i+1)
                                ckv_n[d_i] <= ckv_key[d_i];
                            gv_asrc  <= AS_CKVN;
                            gv_sel   <= SEL_UK;
                            gv_klen  <= KW'(KV_LORA);
                            gv_ng    <= GRPW'((HNOPE + PE_N - 1)/PE_N);
                            gv_dst   <= GVD_QFULL;
                            gv_score <= 1'b0;
                            gv_go    <= 1'b1;
                            kst      <= K_UK;
                        end else begin
`endif
                        if (rnk_in_req) begin
                            rnk_x_in    <= ckv_key[rn_idx_k[$clog2(KV_LORA)-1:0]];
                            rnk_x_valid <= 1'b1;
                        end
                        if (rnk_g_req) begin
                            rnk_gamma_in <= 16'h3F80;   // 1.0
                            rnk_g_valid  <= 1'b1;
                        end
                        if (rnk_y_valid) ckv_n[rn_yidx_k[$clog2(KV_LORA)-1:0]] <= rnk_y_out;
                        if (rnk_done) begin
                            // Q4_K GEMV: ckv_n*W_uk -> knope_j (K=KV_LORA, OUT=HNOPE) SHARED
                            gv_asrc  <= AS_CKVN;
                            gv_sel   <= SEL_UK;
                            gv_klen  <= KW'(KV_LORA);
                            gv_ng    <= GRPW'((HNOPE + PE_N - 1)/PE_N);
                            gv_dst   <= GVD_QFULL;
                            gv_score <= 1'b0;
                            gv_go    <= 1'b1;
                            kst      <= K_UK;
                        end
`ifdef INTRA_INJECT_SKIPNORM
                        end
`endif
                    end
                    K_UK: begin
                        if (gv_go) gv_go <= 1'b0;
                        // shared result: capture lane 0 (row 0) only.
                        if (mm_out_valid && gv_st==GV_WAIT) begin
                            for (tt=0; tt<PE_N; tt=tt+1)
                                if (gv_grp*PE_N+tt < HNOPE)
                                    knope_j[gv_grp*PE_N+tt] <= mm_c[16*tt +:16];
                        end
                        if (gv_done) begin
                            // Q4_K GEMV: ckv_n*W_uv -> v_j (K=KV_LORA, OUT=HV) SHARED
                            gv_asrc  <= AS_CKVN;
                            gv_sel   <= SEL_UV;
                            gv_klen  <= KW'(KV_LORA);
                            gv_ng    <= GRPW'((HV + PE_N - 1)/PE_N);
                            gv_score <= 1'b0;
                            gv_go    <= 1'b1;
                            kst      <= K_UV;
                        end
                    end
                    K_UV: begin
                        if (gv_go) gv_go <= 1'b0;
                        if (mm_out_valid && gv_st==GV_WAIT) begin
                            for (tt=0; tt<PE_N; tt=tt+1)
                                if (gv_grp*PE_N+tt < HV)
                                    v_j[gv_grp*PE_N+tt] <= mm_c[16*tt +:16];
                        end
                        if (gv_done) begin
                            // store V at the UNION SLOT ksel (SWIN-sized scratch); each
                            //   row later reads its selected keys' V via rowslot2union.
                            if (VSTORE_RAM) begin
                                // RAM form: pack ALL heads*dims of this key's V into ONE
                                //   wide word and store it at slot ksel -> a SINGLE
                                //   synchronous write port, one word/cycle (BRAM).
                                for (d_i=0; d_i<HV; d_i=d_i+1)
                                    vword[d_i*16 +: 16] = v_j[d_i];
                                vstore_mem[ksel[SWINW-1:0]] <= vword;
                            end else begin
                                for (h_i=0; h_i<H_HEADS; h_i=h_i+1)
                                    for (d_i=0; d_i<V_DIM; d_i=d_i+1)
                                        vstore[h_i][ksel[SWINW-1:0]][d_i]
                                            <= v_j[h_i*V_DIM + d_i];
                            end
                            gv_head <= {$clog2(H_HEADS+1){1'b0}};
                            kst     <= K_SCORE;
                        end
                    end
                    // bf16 SCORE pass: q_h . K_{h,j} (GEMV over QK_DIM, OUT=1), PER ROW.
                    K_SCORE: begin
                        gv_asrc  <= AS_Q;
                        gv_klen  <= KW'(QK_DIM);
                        gv_ng    <= GRPW'(1);
                        gv_score <= 1'b1;        // -> bf16 score engine
                        gv_go    <= 1'b1;
                        kst      <= K_NEXTH;
                    end
                    K_NEXTH: begin
                        if (gv_go) gv_go <= 1'b0;
                        // store each row's q.K score at the UNION SLOT ksel (SWIN scratch).
                        //   MLA softmax scale: score = bf16( f32(bf16 dot) * 1/sqrt(QK_DIM) ).
                        //   The bf16 dot from the score engine is widened (lossless), scaled
                        //   by the fp32 SM_SCALE_F32, re-rounded to bf16 -- one extra RNE, exactly
                        //   mirrored by the numpy golden (bf16(fmul(b2f(dot), sm_scale_f32))).
                        if (mm_out_valid && gv_st==GV_WAIT)
                            for (rr=0; rr<PE_M; rr=rr+1)
                                if (VSTORE_RAM)
                                    scores_mem[(rr*H_HEADS + gv_head[$clog2(H_HEADS)-1:0])*SWIN
                                               + ksel[SWINW-1:0]]
                                        <= fp32_to_bf16(fp32_mul(
                                               bf16_to_fp32(mm_c[16*(rr*PE_N) +:16]),
                                               SM_SCALE_F32));
                                else
                                    scores[rr][gv_head[$clog2(H_HEADS)-1:0]][ksel[SWINW-1:0]]
                                        <= fp32_to_bf16(fp32_mul(
                                               bf16_to_fp32(mm_c[16*(rr*PE_N) +:16]),
                                               SM_SCALE_F32));
                        if (gv_done) begin
                            if (gv_head == H_HEADS[$clog2(H_HEADS+1)-1:0]-1'b1) begin
                                gv_score <= 1'b0;
                                kst      <= K_NEXT;
                            end else begin
                                gv_head  <= gv_head + 1'b1;
                                kst      <= K_SCORE;
                            end
                        end
                    end
                    K_NEXT: begin
                        if (ksel == u_cnt - 1'b1) begin   // done all UNION keys
                            sf_head   <= {$clog2(H_HEADS+1){1'b0}};
                            sfst      <= SF_FEED;
                            sf_feed_i <= {(IDXW+1){1'b0}};
                            sf_cap_i  <= {(IDXW+1){1'b0}};
                            sm_start  <= 1'b1;
                            state     <= S_SOFT;
                        end else begin
                            ksel <= ksel + 1'b1;
                            kst  <= K_RDREQ;
                        end
                    end
                    default: kst <= K_RDREQ;
                endcase
            end
            // ------------------------------------------------------------- softmax
            S_SOFT: begin
                case (sfst)
                    SF_FEED: begin
                        sm_in_valid <= 1'b0;
                        if (sm_in_valid_able) begin
                            sm_in_valid <= 1'b1;
                            // PER-ROW softmax over ROW r's OWN selection (B6).  Slot
                            //   sf_feed_i of row r selects key sel_list_r[r][sf_feed_i]
                            //   (its own descending-score order).  Feed that key's logit
                            //   scores[r][h][key] while the slot is a valid selection
                            //   (sf_feed_i < sel_cnt_r[r]); past it, bf16 -inf (NEG_BIG)
                            //   so softmax gives zero mass.  The causal-extent trim is
                            //   INTRINSIC: sel_cnt_r/sel_list_r came from row r's OWN
                            //   dsa run at slen_r[r], so every selected key is already
                            //   < slen_r[r] -- no separate extent test needed.
                            //   Byte-identical fold: when all rows' selections agree
                            //   (PE_M=1, dense fallback, equal-x, q-independent slice)
                            //   sel_list_r[r][i]==the shared slot key and sel_cnt_r[r]==
                            //   the shared count -> identical logit sequence as pre-B6.
                            //   (sf_feed_i>=sel_cnt_r read of sel_list_r is gated off; the
                            //    ternary picks NEG_BIG regardless of the true-branch idx.)
                            //   scores is now UNION-SLOT-indexed: convert row r's
                            //   row-slot sf_feed_i to its union slot via rowslot2union.
                            //   (dense/q-indep fold: rowslot2union[r][i]==i -> same
                            //    logit sequence as the pre-B7 S_MAX-key-indexed read.)
                            for (rr=0; rr<PE_M; rr=rr+1)
                                sm_x_in[16*rr +: 16] <=
                                    (sf_feed_i < sel_cnt_r[rr]) ?
                                       (VSTORE_RAM ?
                                          scores_mem[(rr*H_HEADS
                                                      + sf_head[$clog2(H_HEADS)-1:0])*SWIN
                                                     + rowslot2union[rr][sf_feed_i[SWINW-1:0]]]
                                        : scores[rr][sf_head[$clog2(H_HEADS)-1:0]]
                                                [rowslot2union[rr][sf_feed_i[SWINW-1:0]]])
                                     : NEG_BIG;
                            sf_feed_i   <= sf_feed_i + 1'b1;
                            if (sf_feed_i == SWIN[IDXW:0]-1'b1)
                                sfst <= SF_CAP;
                        end
                    end
                    SF_CAP: begin
                        // probs stay SLOT-indexed (row r's slot sf_cap_i); pad slots
                        //   beyond row r's own count with +0.0 so the context FMA over
                        //   the union bound contributes nothing for them (bit-exact).
                        if (sm_out_valid[0]) begin
                            for (rr=0; rr<PE_M; rr=rr+1)
                                probs[rr][sf_head[$clog2(H_HEADS)-1:0]][sf_cap_i[SWINW-1:0]] <=
                                    (sf_cap_i < sel_cnt_r[rr]) ? sm_p_out[16*rr +: 16] : 16'h0;
                            sf_cap_i <= sf_cap_i + 1'b1;
                        end
                        if (sm_done[0]) sfst <= SF_NEXT;
                    end
                    SF_NEXT: begin
                        if (sf_head == H_HEADS[$clog2(H_HEADS+1)-1:0]-1'b1) begin
                            cx_head <= {$clog2(H_HEADS+1){1'b0}};
                            cx_d    <= {$clog2(V_DIM+1){1'b0}};
                            cxst    <= CX_INIT;
                            state   <= S_CTX;
                        end else begin
                            sf_head   <= sf_head + 1'b1;
                            sf_feed_i <= {(IDXW+1){1'b0}};
                            sf_cap_i  <= {(IDXW+1){1'b0}};
                            sm_start  <= 1'b1;
                            sfst      <= SF_FEED;
                        end
                    end
                    default: sfst <= SF_FEED;
                endcase
            end
            // ------------------------------------------------------------- context
            S_CTX: begin
                case (cxst)
                    CX_INIT: begin
                        for (rr=0; rr<PE_M; rr=rr+1) ctx_acc[rr] <= 32'h0;
                        cx_s    <= {(IDXW+1){1'b0}};
                        // sync-read pipeline starts empty (no V beat in flight yet).
                        if (VSTORE_SYNC_RD != 0) cx_rd_vld <= 1'b0;
                        cxst    <= CX_ACC;
                    end
                    CX_ACC: begin
                        // O_h[d] = sum over ROW r's OWN slots of p[r][h][slot] *
                        //   V[h][ key = sel_list_r[r][slot] ][d].  probs is slot-indexed,
                        //   vstore is key-indexed, so each row accumulates over exactly
                        //   the keys IT selected, in ITS OWN descending-score slot order
                        //   -- the identical fp32 FMA chain as its PE_M=1 standalone run.
                        //   The loop runs over the UNION count (>= every row's own
                        //   count); a row's padding slots carry prob=+0.0 so their FMA
                        //   adds +0.0 (bit-exact to stopping at that row's own count).
                        //   probs is slot-indexed (row-slot cx_s); vstore is now
                        //   UNION-SLOT-indexed, so read V of row r's slot-cx_s key via
                        //   rowslot2union.  (dense fold: rowslot2union[r][cx_s]==cx_s ->
                        //   same key V as the pre-B7 sel_list_r[r][cx_s] key-indexed read.)
                        if (VSTORE_SYNC_RD == 0) begin
                            // ---- ASYNC (combinational) V read : today's path -------
                            for (rr=0; rr<PE_M; rr=rr+1)
                                ctx_acc[rr] <= fp32_add(ctx_acc[rr],
                                             fp32_mul(
                                               bf16_to_fp32(probs[rr][cx_head[$clog2(H_HEADS)-1:0]][cx_s[SWINW-1:0]]),
                                               // RAM form: read the packed slot word, part-select
                                               //   lane (head*V_DIM+dim) -- same V value the flop
                                               //   array held (vstore[head][slot][dim]).
                                               bf16_to_fp32(VSTORE_RAM ?
                                                 vstore_mem[rowslot2union[rr][cx_s[SWINW-1:0]]]
                                                           [(cx_head[$clog2(H_HEADS)-1:0]*V_DIM
                                                             + cx_d[$clog2(V_DIM)-1:0])*16 +: 16]
                                               : vstore[cx_head[$clog2(H_HEADS)-1:0]]
                                                       [rowslot2union[rr][cx_s[SWINW-1:0]]]
                                                       [cx_d[$clog2(V_DIM)-1:0]])));
                            if (cx_s == u_cnt - 1'b1) cxst <= CX_STORE;
                            else cx_s <= cx_s + 1'b1;
                        end else begin
                            // ---- SYNC (registered) V read : true BLOCK-RAM read port -
                            //   Two overlapping phases share this beat (1-deep pipeline):
                            //   ADDRESS: while cx_s < u_cnt, present rowslot2union[r][cx_s]
                            //     and register the WHOLE V word (vrd_word -- the BRAM
                            //     read-data $dff) plus this slot's prob (cx_prob_d), then
                            //     advance cx_s.  vstore_mem is thus read ONLY as
                            //     "q <= mem[addr]" -> a synchronous read port (BRAM).
                            //   ACCUMULATE: one beat later (cx_rd_vld), part-select lane
                            //     (head*V_DIM+dim) from vrd_word and do the SAME fp32 FMA.
                            //   The accumulate consumes slot j exactly one cycle after its
                            //   address was presented, so the per-key prob*V products and
                            //   their order are IDENTICAL to the async path -- only a lone
                            //   read-latency beat is inserted (u_cnt+1 cycles/sweep).  The
                            //   pipeline is fully drained before CX_STORE (last accumulate
                            //   fires when cx_s has reached u_cnt with a beat still valid).
                            if (cx_s < u_cnt) begin
                                for (rr=0; rr<PE_M; rr=rr+1) begin
                                    vrd_word[rr]  <= vstore_mem[rowslot2union[rr][cx_s[SWINW-1:0]]];
                                    cx_prob_d[rr] <= probs[rr][cx_head[$clog2(H_HEADS)-1:0]][cx_s[SWINW-1:0]];
                                end
                                cx_rd_vld <= 1'b1;
                                cx_s      <= cx_s + 1'b1;
                            end else begin
                                cx_rd_vld <= 1'b0;
                            end
                            if (cx_rd_vld) begin
                                for (rr=0; rr<PE_M; rr=rr+1)
                                    ctx_acc[rr] <= fp32_add(ctx_acc[rr],
                                                 fp32_mul(
                                                   bf16_to_fp32(cx_prob_d[rr]),
                                                   bf16_to_fp32(vrd_word[rr]
                                                        [(cx_head[$clog2(H_HEADS)-1:0]*V_DIM
                                                          + cx_d[$clog2(V_DIM)-1:0])*16 +: 16])));
                                if (cx_s >= u_cnt) cxst <= CX_STORE;  // last beat consumed
                            end
                        end
                    end
                    CX_STORE: begin
                        for (rr=0; rr<PE_M; rr=rr+1)
                            ctx[rr][ctx_lin[$clog2(HV)-1:0]] <= fp32_to_bf16(ctx_acc[rr]);
                        cxst <= CX_NEXT;
                    end
                    CX_NEXT: begin
                        if (cx_d == V_DIM[$clog2(V_DIM+1)-1:0]-1'b1) begin
                            if (cx_head==H_HEADS[$clog2(H_HEADS+1)-1:0]-1'b1) begin
                                // Q4_K GEMV: ctx*W_o -> out  (K=HV, OUT=MODEL_DIM)
                                gv_asrc  <= AS_CTX;
                                gv_sel   <= SEL_O;
                                gv_klen  <= KW'(HV);
                                gv_ng    <= GRPW'((MODEL_DIM + PE_N - 1)/PE_N);
                                gv_score <= 1'b0;
                                gv_go    <= 1'b1;
                                state    <= S_OUT;
                            end else begin
                                cx_head <= cx_head + 1'b1;
                                cx_d    <= {$clog2(V_DIM+1){1'b0}};
                                cxst    <= CX_INIT;
                            end
                        end else begin
                            cx_d <= cx_d + 1'b1;
                            cxst <= CX_INIT;
                        end
                    end
                    default: cxst <= CX_INIT;
                endcase
            end
            // ------------------------------------------------------------- W_o
            S_OUT: begin
                if (gv_go) gv_go <= 1'b0;
                if (mm_out_valid && gv_st==GV_WAIT) begin
                    for (rr=0; rr<PE_M; rr=rr+1)
                        for (tt=0; tt<PE_N; tt=tt+1)
                            if (gv_grp*PE_N+tt < MODEL_DIM)
                                outbuf[rr][gv_grp*PE_N+tt] <= mm_c[16*(rr*PE_N+tt) +:16];
                end
                if (gv_done) begin
                    for (rr=0; rr<PE_M; rr=rr+1)
                        for (s_i=0; s_i<MODEL_DIM; s_i=s_i+1)
                            out[16*(MODEL_DIM*rr + s_i) +: 16] <= outbuf[rr][s_i];
                    state <= S_DONE;
                end
            end
            // -------------------------------------------------------------
            S_DONE: begin
                done  <= 1'b1;
                busy  <= 1'b0;
                state <= S_IDLE;
            end
            default: state <= S_IDLE;
            endcase
        end
    end

    //========================================================================
    // small index helpers for the rmsnorm/rope pull answers.  All sub-units run
    // in lockstep, so instance-0's handshake drives the shared counters.
    //========================================================================
    always @(posedge clk) begin
        if (rst) begin
            rn_idx_q <= 0; rn_yidx_q <= 0; rn_idx_k <= 0; rn_yidx_k <= 0;
            rope_pair <= 0; rope_yp <= 0; sm_in_valid_able <= 1'b0;
        end else begin
            if (rnq_start) begin rn_idx_q <= 0; rn_yidx_q <= 0; end
            else begin
                if (rnq_in_req[0]) rn_idx_q <= rn_idx_q + 1'b1;
                if (rnq_y_valid[0]) rn_yidx_q <= rn_yidx_q + 1'b1;
            end
            if (rnk_start) begin rn_idx_k <= 0; rn_yidx_k <= 0; end
            else begin
                if (rnk_in_req) rn_idx_k <= rn_idx_k + 1'b1;
                if (rnk_y_valid) rn_yidx_k <= rn_yidx_k + 1'b1;
            end
            if (rp_start) begin rope_pair <= 0; rope_yp <= 0; end
            else begin
                if (rp_in_req[0]) rope_pair <= rope_pair + 1'b1;
                if (rp_y_valid[0]) rope_yp <= rope_yp + 1'b1;
            end
            if (sm_start) sm_in_valid_able <= 1'b1;
            else if (state==S_SOFT && sfst==SF_FEED &&
                     sf_feed_i==SWIN[IDXW:0]-1'b1 && sm_in_valid_able)
                     sm_in_valid_able <= 1'b0;
        end
    end

    //========================================================================
    // KV latent WRITE-BACK pack (KV_WRITEBACK_DESIGN.md step 1).  ADDITIVE,
    //   combinational from the committed row-0 latent regs.  Pack to the pager
    //   row layout [c_kv | k_rope]: c_kv (ckv_cur[0]) in the LOW KV_LORA*16 bits
    //   at [16*d +: 16] for lane d, k_rope (krope_cur[0], ALREADY roped by
    //   S_KRROPE) in the HIGH ROPE*16 bits at [KV_LORA*16 + 16*d +: 16].  This is
    //   EXACTLY {krope_cur, ckv_cur} and mirrors how kc_ckv/kc_krope are unpacked
    //   downstream (:1389-1392) and by glm_q4k_soc_ms.v:502-503 -- a self-consistent
    //   round-trip.  kv_lat_valid = done (S_DONE): at that pulse ckv_cur/krope_cur
    //   hold this token's final latent (written S_KVDKV/S_KVKR, roped S_KRROPE,
    //   untouched until the next run's projection), so the row is stable to sample.
    //========================================================================
    reg [(KV_LORA+ROPE)*16-1:0] kv_lat_row_c;
    integer kvlp;
    always @* begin
        kv_lat_row_c = {((KV_LORA+ROPE)*16){1'b0}};
        for (kvlp = 0; kvlp < KV_LORA; kvlp = kvlp + 1)
            kv_lat_row_c[16*kvlp +: 16]            = ckv_cur[0][kvlp];
        for (kvlp = 0; kvlp < ROPE; kvlp = kvlp + 1)
            kv_lat_row_c[KV_LORA*16 + 16*kvlp +: 16] = krope_cur[0][kvlp];
    end
    assign kv_lat_row   = kv_lat_row_c;
    assign kv_lat_valid = done;

    //========================================================================
    // PE_M-WIDE KV latent WRITE-BACK pack (5b-leaf).  Same [c_kv | k_rope] layout
    //   as kv_lat_row, one lane group per row.  Row 0 is ALWAYS the true latent
    //   (== kv_lat_row).  Rows 1..PE_M-1 carry their own current-token latent when
    //   INTRA_CAUSAL=1 (so 5b-sys can append every batched row); when INTRA_CAUSAL=0
    //   they are CONSTANT-0 (the shared-context batch has no per-row write-back), so
    //   the param-OFF leaf's logic reduces to routing ckv_cur[0]/krope_cur[0] --
    //   byte-identical.  Combinational from the committed regs; valid = done/row.
    //========================================================================
    localparam integer KVR = (KV_LORA+ROPE)*16;
    reg [PE_M*KVR-1:0] kv_lat_row_all_c;
    integer kvlr, kvld;
    always @* begin
        kv_lat_row_all_c = {(PE_M*KVR){1'b0}};
        for (kvlr = 0; kvlr < PE_M; kvlr = kvlr + 1)
            if ((kvlr == 0) || (INTRA_CAUSAL != 0)) begin
                for (kvld = 0; kvld < KV_LORA; kvld = kvld + 1)
                    kv_lat_row_all_c[kvlr*KVR + 16*kvld +: 16]              = ckv_cur[kvlr][kvld];
                for (kvld = 0; kvld < ROPE; kvld = kvld + 1)
                    kv_lat_row_all_c[kvlr*KVR + KV_LORA*16 + 16*kvld +: 16] = krope_cur[kvlr][kvld];
            end
    end
    assign kv_lat_row_all = kv_lat_row_all_c;
    // per-row valid: row 0 always pulses with done; rows 1.. only when INTRA_CAUSAL
    //   drives real per-row latents (else held 0 alongside their 0 data).
    genvar gkv;
    generate
        for (gkv = 0; gkv < PE_M; gkv = gkv + 1) begin : KVV
            assign kv_lat_valid_all[gkv] = ((gkv == 0) || (INTRA_CAUSAL != 0)) ? done : 1'b0;
        end
    endgenerate

endmodule
