Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec  4 20:43:08 2019
| Host         : LAPTOP-CO0VMFOQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.148        0.000                      0                  264        0.155        0.000                      0                  264        3.000        0.000                       0                   133  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_wiz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       30.957        0.000                      0                  261        0.155        0.000                      0                  261       19.500        0.000                       0                   126  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  
sys_clk_pin                 6.503        0.000                      0                    3        0.274        0.000                      0                    3        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0        2.148        0.000                      0                    1        2.429        0.000                      0                    1  
clk_out1_clk_wiz_0  sys_clk_pin               4.971        0.000                      0                    3        0.261        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz/inst/clk_in1
  To Clock:  clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.957ns  (required time - arrival time)
  Source:                 sd/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd/byte_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.377ns  (logic 0.903ns (10.779%)  route 7.474ns (89.221%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.855ns = ( 37.145 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.700    -2.322    sd/clk_out1
    SLICE_X85Y121        FDRE                                         r  sd/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456    -1.866 f  sd/state_reg[4]/Q
                         net (fo=38, routed)          4.706     2.840    sd/state_reg_n_0_[4]
    SLICE_X85Y121        LUT2 (Prop_lut2_I1_O)        0.120     2.960 r  sd/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.949     4.909    sd/FSM_sequential_state[1]_i_2_n_0
    SLICE_X83Y123        LUT6 (Prop_lut6_I4_O)        0.327     5.236 r  sd/byte_counter[8]_i_1/O
                         net (fo=7, routed)           0.819     6.055    sd/byte_counter[8]_i_1_n_0
    SLICE_X84Y125        FDRE                                         r  sd/byte_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           1.162    41.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.577    37.145    sd/clk_out1
    SLICE_X84Y125        FDRE                                         r  sd/byte_counter_reg[5]/C
                         clock pessimism              0.489    37.634    
                         clock uncertainty           -0.098    37.537    
    SLICE_X84Y125        FDRE (Setup_fdre_C_R)       -0.524    37.013    sd/byte_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         37.013    
                         arrival time                          -6.055    
  -------------------------------------------------------------------
                         slack                                 30.957    

Slack (MET) :             30.957ns  (required time - arrival time)
  Source:                 sd/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd/byte_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.377ns  (logic 0.903ns (10.779%)  route 7.474ns (89.221%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.855ns = ( 37.145 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.700    -2.322    sd/clk_out1
    SLICE_X85Y121        FDRE                                         r  sd/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456    -1.866 f  sd/state_reg[4]/Q
                         net (fo=38, routed)          4.706     2.840    sd/state_reg_n_0_[4]
    SLICE_X85Y121        LUT2 (Prop_lut2_I1_O)        0.120     2.960 r  sd/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.949     4.909    sd/FSM_sequential_state[1]_i_2_n_0
    SLICE_X83Y123        LUT6 (Prop_lut6_I4_O)        0.327     5.236 r  sd/byte_counter[8]_i_1/O
                         net (fo=7, routed)           0.819     6.055    sd/byte_counter[8]_i_1_n_0
    SLICE_X84Y125        FDRE                                         r  sd/byte_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           1.162    41.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.577    37.145    sd/clk_out1
    SLICE_X84Y125        FDRE                                         r  sd/byte_counter_reg[6]/C
                         clock pessimism              0.489    37.634    
                         clock uncertainty           -0.098    37.537    
    SLICE_X84Y125        FDRE (Setup_fdre_C_R)       -0.524    37.013    sd/byte_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         37.013    
                         arrival time                          -6.055    
  -------------------------------------------------------------------
                         slack                                 30.957    

Slack (MET) :             30.957ns  (required time - arrival time)
  Source:                 sd/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd/byte_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.377ns  (logic 0.903ns (10.779%)  route 7.474ns (89.221%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.855ns = ( 37.145 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.700    -2.322    sd/clk_out1
    SLICE_X85Y121        FDRE                                         r  sd/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456    -1.866 f  sd/state_reg[4]/Q
                         net (fo=38, routed)          4.706     2.840    sd/state_reg_n_0_[4]
    SLICE_X85Y121        LUT2 (Prop_lut2_I1_O)        0.120     2.960 r  sd/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.949     4.909    sd/FSM_sequential_state[1]_i_2_n_0
    SLICE_X83Y123        LUT6 (Prop_lut6_I4_O)        0.327     5.236 r  sd/byte_counter[8]_i_1/O
                         net (fo=7, routed)           0.819     6.055    sd/byte_counter[8]_i_1_n_0
    SLICE_X84Y125        FDRE                                         r  sd/byte_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           1.162    41.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.577    37.145    sd/clk_out1
    SLICE_X84Y125        FDRE                                         r  sd/byte_counter_reg[7]/C
                         clock pessimism              0.489    37.634    
                         clock uncertainty           -0.098    37.537    
    SLICE_X84Y125        FDRE (Setup_fdre_C_R)       -0.524    37.013    sd/byte_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         37.013    
                         arrival time                          -6.055    
  -------------------------------------------------------------------
                         slack                                 30.957    

Slack (MET) :             31.139ns  (required time - arrival time)
  Source:                 sd/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd/byte_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.212ns  (logic 0.903ns (10.997%)  route 7.309ns (89.003%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.855ns = ( 37.145 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.700    -2.322    sd/clk_out1
    SLICE_X85Y121        FDRE                                         r  sd/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456    -1.866 f  sd/state_reg[4]/Q
                         net (fo=38, routed)          4.706     2.840    sd/state_reg_n_0_[4]
    SLICE_X85Y121        LUT2 (Prop_lut2_I1_O)        0.120     2.960 r  sd/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.949     4.909    sd/FSM_sequential_state[1]_i_2_n_0
    SLICE_X83Y123        LUT6 (Prop_lut6_I4_O)        0.327     5.236 r  sd/byte_counter[8]_i_1/O
                         net (fo=7, routed)           0.653     5.890    sd/byte_counter[8]_i_1_n_0
    SLICE_X84Y124        FDRE                                         r  sd/byte_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           1.162    41.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.577    37.145    sd/clk_out1
    SLICE_X84Y124        FDRE                                         r  sd/byte_counter_reg[4]/C
                         clock pessimism              0.505    37.650    
                         clock uncertainty           -0.098    37.553    
    SLICE_X84Y124        FDRE (Setup_fdre_C_R)       -0.524    37.029    sd/byte_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         37.029    
                         arrival time                          -5.890    
  -------------------------------------------------------------------
                         slack                                 31.139    

Slack (MET) :             31.234ns  (required time - arrival time)
  Source:                 sd/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd/byte_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.212ns  (logic 0.903ns (10.997%)  route 7.309ns (89.003%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.855ns = ( 37.145 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.700    -2.322    sd/clk_out1
    SLICE_X85Y121        FDRE                                         r  sd/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456    -1.866 f  sd/state_reg[4]/Q
                         net (fo=38, routed)          4.706     2.840    sd/state_reg_n_0_[4]
    SLICE_X85Y121        LUT2 (Prop_lut2_I1_O)        0.120     2.960 r  sd/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.949     4.909    sd/FSM_sequential_state[1]_i_2_n_0
    SLICE_X83Y123        LUT6 (Prop_lut6_I4_O)        0.327     5.236 r  sd/byte_counter[8]_i_1/O
                         net (fo=7, routed)           0.653     5.890    sd/byte_counter[8]_i_1_n_0
    SLICE_X85Y124        FDRE                                         r  sd/byte_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           1.162    41.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.577    37.145    sd/clk_out1
    SLICE_X85Y124        FDRE                                         r  sd/byte_counter_reg[2]/C
                         clock pessimism              0.505    37.650    
                         clock uncertainty           -0.098    37.553    
    SLICE_X85Y124        FDRE (Setup_fdre_C_R)       -0.429    37.124    sd/byte_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         37.124    
                         arrival time                          -5.890    
  -------------------------------------------------------------------
                         slack                                 31.234    

Slack (MET) :             31.234ns  (required time - arrival time)
  Source:                 sd/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd/byte_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.212ns  (logic 0.903ns (10.997%)  route 7.309ns (89.003%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.855ns = ( 37.145 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.700    -2.322    sd/clk_out1
    SLICE_X85Y121        FDRE                                         r  sd/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456    -1.866 f  sd/state_reg[4]/Q
                         net (fo=38, routed)          4.706     2.840    sd/state_reg_n_0_[4]
    SLICE_X85Y121        LUT2 (Prop_lut2_I1_O)        0.120     2.960 r  sd/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.949     4.909    sd/FSM_sequential_state[1]_i_2_n_0
    SLICE_X83Y123        LUT6 (Prop_lut6_I4_O)        0.327     5.236 r  sd/byte_counter[8]_i_1/O
                         net (fo=7, routed)           0.653     5.890    sd/byte_counter[8]_i_1_n_0
    SLICE_X85Y124        FDRE                                         r  sd/byte_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           1.162    41.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.577    37.145    sd/clk_out1
    SLICE_X85Y124        FDRE                                         r  sd/byte_counter_reg[3]/C
                         clock pessimism              0.505    37.650    
                         clock uncertainty           -0.098    37.553    
    SLICE_X85Y124        FDRE (Setup_fdre_C_R)       -0.429    37.124    sd/byte_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         37.124    
                         arrival time                          -5.890    
  -------------------------------------------------------------------
                         slack                                 31.234    

Slack (MET) :             31.297ns  (required time - arrival time)
  Source:                 sd/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd/byte_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.056ns  (logic 0.903ns (11.209%)  route 7.153ns (88.791%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.853ns = ( 37.147 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.700    -2.322    sd/clk_out1
    SLICE_X85Y121        FDRE                                         r  sd/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456    -1.866 f  sd/state_reg[4]/Q
                         net (fo=38, routed)          4.706     2.840    sd/state_reg_n_0_[4]
    SLICE_X85Y121        LUT2 (Prop_lut2_I1_O)        0.120     2.960 r  sd/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.949     4.909    sd/FSM_sequential_state[1]_i_2_n_0
    SLICE_X83Y123        LUT6 (Prop_lut6_I4_O)        0.327     5.236 r  sd/byte_counter[8]_i_1/O
                         net (fo=7, routed)           0.498     5.734    sd/byte_counter[8]_i_1_n_0
    SLICE_X84Y123        FDRE                                         r  sd/byte_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           1.162    41.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.579    37.147    sd/clk_out1
    SLICE_X84Y123        FDRE                                         r  sd/byte_counter_reg[8]/C
                         clock pessimism              0.505    37.652    
                         clock uncertainty           -0.098    37.555    
    SLICE_X84Y123        FDRE (Setup_fdre_C_R)       -0.524    37.031    sd/byte_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         37.031    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                 31.297    

Slack (MET) :             31.610ns  (required time - arrival time)
  Source:                 sd/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd/cmd_out_reg[46]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.842ns  (logic 1.064ns (13.569%)  route 6.778ns (86.431%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.849ns = ( 37.151 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.700    -2.322    sd/clk_out1
    SLICE_X83Y121        FDRE                                         r  sd/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y121        FDRE (Prop_fdre_C_Q)         0.456    -1.866 r  sd/state_reg[1]/Q
                         net (fo=95, routed)          4.339     2.473    sd/state_reg_n_0_[1]
    SLICE_X83Y120        LUT4 (Prop_lut4_I3_O)        0.152     2.625 f  sd/cmd_out[45]_i_3/O
                         net (fo=1, routed)           0.788     3.413    sd/cmd_out[45]_i_3_n_0
    SLICE_X85Y120        LUT6 (Prop_lut6_I1_O)        0.332     3.745 r  sd/cmd_out[45]_i_1/O
                         net (fo=56, routed)          1.017     4.762    sd/cmd_out[45]_i_1_n_0
    SLICE_X82Y118        LUT3 (Prop_lut3_I0_O)        0.124     4.886 r  sd/cmd_out[55]_i_1/O
                         net (fo=9, routed)           0.634     5.520    sd/cmd_out[55]_i_1_n_0
    SLICE_X82Y120        FDSE                                         r  sd/cmd_out_reg[46]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           1.162    41.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.583    37.151    sd/clk_out1
    SLICE_X82Y120        FDSE                                         r  sd/cmd_out_reg[46]/C
                         clock pessimism              0.505    37.656    
                         clock uncertainty           -0.098    37.559    
    SLICE_X82Y120        FDSE (Setup_fdse_C_S)       -0.429    37.130    sd/cmd_out_reg[46]
  -------------------------------------------------------------------
                         required time                         37.130    
                         arrival time                          -5.520    
  -------------------------------------------------------------------
                         slack                                 31.610    

Slack (MET) :             31.610ns  (required time - arrival time)
  Source:                 sd/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd/cmd_out_reg[55]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.842ns  (logic 1.064ns (13.569%)  route 6.778ns (86.431%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.849ns = ( 37.151 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.700    -2.322    sd/clk_out1
    SLICE_X83Y121        FDRE                                         r  sd/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y121        FDRE (Prop_fdre_C_Q)         0.456    -1.866 r  sd/state_reg[1]/Q
                         net (fo=95, routed)          4.339     2.473    sd/state_reg_n_0_[1]
    SLICE_X83Y120        LUT4 (Prop_lut4_I3_O)        0.152     2.625 f  sd/cmd_out[45]_i_3/O
                         net (fo=1, routed)           0.788     3.413    sd/cmd_out[45]_i_3_n_0
    SLICE_X85Y120        LUT6 (Prop_lut6_I1_O)        0.332     3.745 r  sd/cmd_out[45]_i_1/O
                         net (fo=56, routed)          1.017     4.762    sd/cmd_out[45]_i_1_n_0
    SLICE_X82Y118        LUT3 (Prop_lut3_I0_O)        0.124     4.886 r  sd/cmd_out[55]_i_1/O
                         net (fo=9, routed)           0.634     5.520    sd/cmd_out[55]_i_1_n_0
    SLICE_X82Y120        FDSE                                         r  sd/cmd_out_reg[55]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           1.162    41.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.583    37.151    sd/clk_out1
    SLICE_X82Y120        FDSE                                         r  sd/cmd_out_reg[55]/C
                         clock pessimism              0.505    37.656    
                         clock uncertainty           -0.098    37.559    
    SLICE_X82Y120        FDSE (Setup_fdse_C_S)       -0.429    37.130    sd/cmd_out_reg[55]
  -------------------------------------------------------------------
                         required time                         37.130    
                         arrival time                          -5.520    
  -------------------------------------------------------------------
                         slack                                 31.610    

Slack (MET) :             31.703ns  (required time - arrival time)
  Source:                 sd/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd/cmd_out_reg[48]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.750ns  (logic 1.064ns (13.730%)  route 6.686ns (86.270%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.848ns = ( 37.152 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.700    -2.322    sd/clk_out1
    SLICE_X83Y121        FDRE                                         r  sd/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y121        FDRE (Prop_fdre_C_Q)         0.456    -1.866 r  sd/state_reg[1]/Q
                         net (fo=95, routed)          4.339     2.473    sd/state_reg_n_0_[1]
    SLICE_X83Y120        LUT4 (Prop_lut4_I3_O)        0.152     2.625 f  sd/cmd_out[45]_i_3/O
                         net (fo=1, routed)           0.788     3.413    sd/cmd_out[45]_i_3_n_0
    SLICE_X85Y120        LUT6 (Prop_lut6_I1_O)        0.332     3.745 r  sd/cmd_out[45]_i_1/O
                         net (fo=56, routed)          1.017     4.762    sd/cmd_out[45]_i_1_n_0
    SLICE_X82Y118        LUT3 (Prop_lut3_I0_O)        0.124     4.886 r  sd/cmd_out[55]_i_1/O
                         net (fo=9, routed)           0.542     5.428    sd/cmd_out[55]_i_1_n_0
    SLICE_X82Y118        FDSE                                         r  sd/cmd_out_reg[48]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           1.162    41.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.584    37.152    sd/clk_out1
    SLICE_X82Y118        FDSE                                         r  sd/cmd_out_reg[48]/C
                         clock pessimism              0.505    37.657    
                         clock uncertainty           -0.098    37.560    
    SLICE_X82Y118        FDSE (Setup_fdse_C_S)       -0.429    37.131    sd/cmd_out_reg[48]
  -------------------------------------------------------------------
                         required time                         37.131    
                         arrival time                          -5.428    
  -------------------------------------------------------------------
                         slack                                 31.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 sd/cmd_out_reg[46]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd/cmd_out_reg[47]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.807%)  route 0.086ns (31.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.591    -0.823    sd/clk_out1
    SLICE_X82Y120        FDSE                                         r  sd/cmd_out_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y120        FDSE (Prop_fdse_C_Q)         0.141    -0.682 r  sd/cmd_out_reg[46]/Q
                         net (fo=1, routed)           0.086    -0.596    sd/cmd_out[46]
    SLICE_X83Y120        LUT4 (Prop_lut4_I3_O)        0.048    -0.548 r  sd/cmd_out[47]_i_1/O
                         net (fo=1, routed)           0.000    -0.548    sd/cmd_out[47]_i_1_n_0
    SLICE_X83Y120        FDSE                                         r  sd/cmd_out_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.860    -1.250    sd/clk_out1
    SLICE_X83Y120        FDSE                                         r  sd/cmd_out_reg[47]/C
                         clock pessimism              0.440    -0.810    
    SLICE_X83Y120        FDSE (Hold_fdse_C_D)         0.107    -0.703    sd/cmd_out_reg[47]
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                          -0.548    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sd/data_sig_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd/data_sig_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.255ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.587    -0.827    sd/clk_out1
    SLICE_X82Y124        FDSE                                         r  sd/data_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y124        FDSE (Prop_fdse_C_Q)         0.141    -0.686 r  sd/data_sig_reg[6]/Q
                         net (fo=1, routed)           0.085    -0.601    sd/data_sig[6]
    SLICE_X83Y124        LUT6 (Prop_lut6_I5_O)        0.045    -0.556 r  sd/data_sig[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.556    sd/data_sig[7]_i_2_n_0
    SLICE_X83Y124        FDSE                                         r  sd/data_sig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.855    -1.255    sd/clk_out1
    SLICE_X83Y124        FDSE                                         r  sd/data_sig_reg[7]/C
                         clock pessimism              0.441    -0.814    
    SLICE_X83Y124        FDSE (Hold_fdse_C_D)         0.092    -0.722    sd/data_sig_reg[7]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 sd/bit_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd/bit_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.190ns (63.333%)  route 0.110ns (36.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.251ns
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.591    -0.823    sd/clk_out1
    SLICE_X87Y122        FDRE                                         r  sd/bit_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.682 r  sd/bit_counter_reg[7]/Q
                         net (fo=6, routed)           0.110    -0.572    sd/bit_counter[7]
    SLICE_X86Y122        LUT4 (Prop_lut4_I1_O)        0.049    -0.523 r  sd/bit_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.523    sd/bit_counter[8]_i_1_n_0
    SLICE_X86Y122        FDRE                                         r  sd/bit_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.859    -1.251    sd/clk_out1
    SLICE_X86Y122        FDRE                                         r  sd/bit_counter_reg[8]/C
                         clock pessimism              0.441    -0.810    
    SLICE_X86Y122        FDRE (Hold_fdre_C_D)         0.107    -0.703    sd/bit_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sd/byte_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd/byte_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.255ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.587    -0.827    sd/clk_out1
    SLICE_X85Y124        FDRE                                         r  sd/byte_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.686 r  sd/byte_counter_reg[2]/Q
                         net (fo=5, routed)           0.133    -0.553    sd/byte_counter[2]
    SLICE_X84Y124        LUT6 (Prop_lut6_I3_O)        0.045    -0.508 r  sd/byte_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.508    sd/byte_counter[4]_i_1_n_0
    SLICE_X84Y124        FDRE                                         r  sd/byte_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.855    -1.255    sd/clk_out1
    SLICE_X84Y124        FDRE                                         r  sd/byte_counter_reg[4]/C
                         clock pessimism              0.441    -0.814    
    SLICE_X84Y124        FDRE (Hold_fdre_C_D)         0.120    -0.694    sd/byte_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 sd/data_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd/data_sig_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.928%)  route 0.119ns (39.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.255ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.588    -0.826    sd/clk_out1
    SLICE_X83Y123        FDRE                                         r  sd/data_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.685 r  sd/data_sig_reg[0]/Q
                         net (fo=2, routed)           0.119    -0.566    sd/data_sig[0]
    SLICE_X83Y124        LUT6 (Prop_lut6_I5_O)        0.045    -0.521 r  sd/data_sig[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.521    sd/data_sig[1]_i_1_n_0
    SLICE_X83Y124        FDSE                                         r  sd/data_sig_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.855    -1.255    sd/clk_out1
    SLICE_X83Y124        FDSE                                         r  sd/data_sig_reg[1]/C
                         clock pessimism              0.441    -0.814    
    SLICE_X83Y124        FDSE (Hold_fdse_C_D)         0.092    -0.722    sd/data_sig_reg[1]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 sd/data_sig_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd/data_sig_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.757%)  route 0.110ns (37.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.255ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.587    -0.827    sd/clk_out1
    SLICE_X83Y124        FDSE                                         r  sd/data_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y124        FDSE (Prop_fdse_C_Q)         0.141    -0.686 r  sd/data_sig_reg[1]/Q
                         net (fo=1, routed)           0.110    -0.575    sd/data_sig[1]
    SLICE_X83Y124        LUT6 (Prop_lut6_I5_O)        0.045    -0.530 r  sd/data_sig[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.530    sd/data_sig[2]_i_1_n_0
    SLICE_X83Y124        FDSE                                         r  sd/data_sig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.855    -1.255    sd/clk_out1
    SLICE_X83Y124        FDSE                                         r  sd/data_sig_reg[2]/C
                         clock pessimism              0.428    -0.827    
    SLICE_X83Y124        FDSE (Hold_fdse_C_D)         0.092    -0.735    sd/data_sig_reg[2]
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 sd/cmd_out_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd/cmd_out_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.229ns (72.882%)  route 0.085ns (27.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.822    sd/clk_out1
    SLICE_X83Y119        FDSE                                         r  sd/cmd_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y119        FDSE (Prop_fdse_C_Q)         0.128    -0.694 r  sd/cmd_out_reg[23]/Q
                         net (fo=1, routed)           0.085    -0.609    sd/cmd_out[23]
    SLICE_X83Y119        LUT4 (Prop_lut4_I3_O)        0.101    -0.508 r  sd/cmd_out[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.508    sd/cmd_out[24]_i_1_n_0
    SLICE_X83Y119        FDSE                                         r  sd/cmd_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.861    -1.249    sd/clk_out1
    SLICE_X83Y119        FDSE                                         r  sd/cmd_out_reg[24]/C
                         clock pessimism              0.427    -0.822    
    SLICE_X83Y119        FDSE (Hold_fdse_C_D)         0.107    -0.715    sd/cmd_out_reg[24]
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 sd/cmd_out_reg[33]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd/cmd_out_reg[34]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.249ns (72.541%)  route 0.094ns (27.459%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.822    sd/clk_out1
    SLICE_X84Y119        FDSE                                         r  sd/cmd_out_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y119        FDSE (Prop_fdse_C_Q)         0.148    -0.674 r  sd/cmd_out_reg[33]/Q
                         net (fo=1, routed)           0.094    -0.580    sd/cmd_out[33]
    SLICE_X84Y119        LUT4 (Prop_lut4_I3_O)        0.101    -0.479 r  sd/cmd_out[34]_i_1/O
                         net (fo=1, routed)           0.000    -0.479    sd/cmd_out[34]_i_1_n_0
    SLICE_X84Y119        FDSE                                         r  sd/cmd_out_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.861    -1.249    sd/clk_out1
    SLICE_X84Y119        FDSE                                         r  sd/cmd_out_reg[34]/C
                         clock pessimism              0.427    -0.822    
    SLICE_X84Y119        FDSE (Hold_fdse_C_D)         0.131    -0.691    sd/cmd_out_reg[34]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 sd/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd/return_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.189ns (52.791%)  route 0.169ns (47.209%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.251ns
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.590    -0.824    sd/clk_out1
    SLICE_X85Y121        FDRE                                         r  sd/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.683 r  sd/state_reg[0]/Q
                         net (fo=73, routed)          0.169    -0.514    sd/state_reg_n_0_[0]
    SLICE_X84Y121        LUT5 (Prop_lut5_I4_O)        0.048    -0.466 r  sd/return_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.466    sd/return_state[1]_i_1_n_0
    SLICE_X84Y121        FDRE                                         r  sd/return_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.860    -1.251    sd/clk_out1
    SLICE_X84Y121        FDRE                                         r  sd/return_state_reg[1]/C
                         clock pessimism              0.440    -0.811    
    SLICE_X84Y121        FDRE (Hold_fdre_C_D)         0.131    -0.680    sd/return_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 sd/cmd_out_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd/cmd_out_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.231ns (64.027%)  route 0.130ns (35.973%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.822    sd/clk_out1
    SLICE_X82Y119        FDSE                                         r  sd/cmd_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y119        FDSE (Prop_fdse_C_Q)         0.128    -0.694 r  sd/cmd_out_reg[8]/Q
                         net (fo=1, routed)           0.130    -0.564    sd/cmd_out[8]
    SLICE_X84Y119        LUT4 (Prop_lut4_I3_O)        0.103    -0.461 r  sd/cmd_out[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.461    sd/cmd_out[9]_i_1_n_0
    SLICE_X84Y119        FDSE                                         r  sd/cmd_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.861    -1.249    sd/clk_out1
    SLICE_X84Y119        FDSE                                         r  sd/cmd_out_reg[9]/C
                         clock pessimism              0.441    -0.808    
    SLICE_X84Y119        FDSE (Hold_fdse_C_D)         0.131    -0.677    sd/cmd_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.461    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X86Y121    sd/bit_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X86Y121    sd/bit_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X86Y121    sd/bit_counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X86Y122    sd/bit_counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X86Y121    sd/bit_counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X86Y121    sd/bit_counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X89Y124    sd/boot_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X89Y126    sd/boot_counter_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y126    sd/boot_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y126    sd/boot_counter_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X89Y126    sd/boot_counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y126    sd/boot_counter_reg[9]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X82Y124    sd/data_sig_reg[5]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X82Y124    sd/data_sig_reg[6]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X83Y124    sd/data_sig_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y124    sd/byte_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y124    sd/byte_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y124    sd/byte_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y121    sd/bit_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y121    sd/bit_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y121    sd/bit_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y121    sd/bit_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y121    sd/bit_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y121    sd/bit_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y122    sd/bit_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y122    sd/bit_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y121    sd/bit_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y121    sd/bit_counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.503ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 0.704ns (20.157%)  route 2.789ns (79.843%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.407ns = ( 12.407 - 10.000 ) 
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           1.155     2.637    clk_100mhz_IBUF
    SLICE_X85Y119        FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDRE (Prop_fdre_C_Q)         0.456     3.093 f  FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.680     3.773    sd/state[1]
    SLICE_X85Y119        LUT6 (Prop_lut6_I4_O)        0.124     3.897 r  sd/rd_i_2/O
                         net (fo=1, routed)           2.108     6.006    sd/rd
    SLICE_X85Y119        LUT5 (Prop_lut5_I1_O)        0.124     6.130 r  sd/rd_i_1/O
                         net (fo=1, routed)           0.000     6.130    sd_n_5
    SLICE_X85Y119        FDRE                                         r  rd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           0.996    12.407    clk_100mhz_IBUF
    SLICE_X85Y119        FDRE                                         r  rd_reg/C
                         clock pessimism              0.230    12.637    
                         clock uncertainty           -0.035    12.602    
    SLICE_X85Y119        FDRE (Setup_fdre_C_D)        0.031    12.633    rd_reg
  -------------------------------------------------------------------
                         required time                         12.633    
                         arrival time                          -6.130    
  -------------------------------------------------------------------
                         slack                                  6.503    

Slack (MET) :             8.526ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.580ns (39.508%)  route 0.888ns (60.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.407ns = ( 12.407 - 10.000 ) 
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           1.155     2.637    clk_100mhz_IBUF
    SLICE_X85Y119        FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDRE (Prop_fdre_C_Q)         0.456     3.093 r  FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.888     3.981    sd/state[1]
    SLICE_X85Y119        LUT6 (Prop_lut6_I3_O)        0.124     4.105 r  sd/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.105    sd_n_2
    SLICE_X85Y119        FDRE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           0.996    12.407    clk_100mhz_IBUF
    SLICE_X85Y119        FDRE                                         r  FSM_sequential_state_reg[0]/C
                         clock pessimism              0.230    12.637    
                         clock uncertainty           -0.035    12.602    
    SLICE_X85Y119        FDRE (Setup_fdre_C_D)        0.029    12.631    FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.631    
                         arrival time                          -4.105    
  -------------------------------------------------------------------
                         slack                                  8.526    

Slack (MET) :             8.738ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.580ns (46.101%)  route 0.678ns (53.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.407ns = ( 12.407 - 10.000 ) 
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           1.155     2.637    clk_100mhz_IBUF
    SLICE_X85Y119        FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDRE (Prop_fdre_C_Q)         0.456     3.093 r  FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.678     3.771    sd/state[1]
    SLICE_X85Y119        LUT6 (Prop_lut6_I0_O)        0.124     3.895 r  sd/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.895    sd_n_3
    SLICE_X85Y119        FDRE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           0.996    12.407    clk_100mhz_IBUF
    SLICE_X85Y119        FDRE                                         r  FSM_sequential_state_reg[1]/C
                         clock pessimism              0.230    12.637    
                         clock uncertainty           -0.035    12.602    
    SLICE_X85Y119        FDRE (Setup_fdre_C_D)        0.031    12.633    FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.633    
                         arrival time                          -3.895    
  -------------------------------------------------------------------
                         slack                                  8.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.737ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           0.487     0.737    clk_100mhz_IBUF
    SLICE_X85Y119        FDRE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDRE (Prop_fdre_C_Q)         0.141     0.878 r  FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.179     1.057    sd/state[0]
    SLICE_X85Y119        LUT6 (Prop_lut6_I2_O)        0.045     1.102 r  sd/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.102    sd_n_2
    SLICE_X85Y119        FDRE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           0.569     1.007    clk_100mhz_IBUF
    SLICE_X85Y119        FDRE                                         r  FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.270     0.737    
    SLICE_X85Y119        FDRE (Hold_fdre_C_D)         0.091     0.828    FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.737ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           0.487     0.737    clk_100mhz_IBUF
    SLICE_X85Y119        FDRE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDRE (Prop_fdre_C_Q)         0.141     0.878 r  FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.181     1.059    sd/state[0]
    SLICE_X85Y119        LUT5 (Prop_lut5_I3_O)        0.045     1.104 r  sd/rd_i_1/O
                         net (fo=1, routed)           0.000     1.104    sd_n_5
    SLICE_X85Y119        FDRE                                         r  rd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           0.569     1.007    clk_100mhz_IBUF
    SLICE_X85Y119        FDRE                                         r  rd_reg/C
                         clock pessimism             -0.270     0.737    
    SLICE_X85Y119        FDRE (Hold_fdre_C_D)         0.092     0.829    rd_reg
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.653%)  route 0.221ns (54.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.737ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           0.487     0.737    clk_100mhz_IBUF
    SLICE_X85Y119        FDRE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDRE (Prop_fdre_C_Q)         0.141     0.878 r  FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.221     1.099    sd/state[0]
    SLICE_X85Y119        LUT6 (Prop_lut6_I2_O)        0.045     1.144 r  sd/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.144    sd_n_3
    SLICE_X85Y119        FDRE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           0.569     1.007    clk_100mhz_IBUF
    SLICE_X85Y119        FDRE                                         r  FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.270     0.737    
    SLICE_X85Y119        FDRE (Hold_fdre_C_D)         0.092     0.829    FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y119  FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y119  FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y119  rd_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y119  FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y119  FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y119  FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y119  FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y119  rd_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y119  rd_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y119  FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y119  FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y119  FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y119  FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y119  rd_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y119  rd_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.429ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.148ns  (required time - arrival time)
  Source:                 rd_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.888ns  (logic 0.699ns (37.015%)  route 1.189ns (62.985%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -5.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.850ns = ( 37.150 - 40.000 ) 
    Source Clock Delay      (SCD):    2.637ns = ( 32.637 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           1.155    32.637    clk_100mhz_IBUF
    SLICE_X85Y119        FDRE                                         r  rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDRE (Prop_fdre_C_Q)         0.456    33.093 r  rd_reg/Q
                         net (fo=2, routed)           0.308    33.400    sd/rd_reg_0
    SLICE_X85Y121        LUT6 (Prop_lut6_I0_O)        0.124    33.524 r  sd/state[0]_i_2/O
                         net (fo=1, routed)           0.407    33.931    sd/state[0]_i_2_n_0
    SLICE_X85Y121        LUT5 (Prop_lut5_I4_O)        0.119    34.050 r  sd/state[0]_i_1/O
                         net (fo=1, routed)           0.475    34.525    sd/state[0]_i_1_n_0
    SLICE_X85Y121        FDRE                                         r  sd/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           1.162    41.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.582    37.150    sd/clk_out1
    SLICE_X85Y121        FDRE                                         r  sd/state_reg[0]/C
                         clock pessimism              0.000    37.150    
                         clock uncertainty           -0.202    36.948    
    SLICE_X85Y121        FDRE (Setup_fdre_C_D)       -0.275    36.673    sd/state_reg[0]
  -------------------------------------------------------------------
                         required time                         36.673    
                         arrival time                         -34.525    
  -------------------------------------------------------------------
                         slack                                  2.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.429ns  (arrival time - required time)
  Source:                 rd_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.235ns (36.353%)  route 0.411ns (63.647%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.251ns
    Source Clock Delay      (SCD):    0.737ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           0.487     0.737    clk_100mhz_IBUF
    SLICE_X85Y119        FDRE                                         r  rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDRE (Prop_fdre_C_Q)         0.141     0.878 r  rd_reg/Q
                         net (fo=2, routed)           0.124     1.001    sd/rd_reg_0
    SLICE_X85Y121        LUT6 (Prop_lut6_I0_O)        0.045     1.046 r  sd/state[0]_i_2/O
                         net (fo=1, routed)           0.139     1.185    sd/state[0]_i_2_n_0
    SLICE_X85Y121        LUT5 (Prop_lut5_I4_O)        0.049     1.234 r  sd/state[0]_i_1/O
                         net (fo=1, routed)           0.149     1.383    sd/state[0]_i_1_n_0
    SLICE_X85Y121        FDRE                                         r  sd/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.860    -1.251    sd/clk_out1
    SLICE_X85Y121        FDRE                                         r  sd/state_reg[0]/C
                         clock pessimism              0.000    -1.251    
                         clock uncertainty            0.202    -1.049    
    SLICE_X85Y121        FDRE (Hold_fdre_C_D)         0.003    -1.046    sd/state_reg[0]
  -------------------------------------------------------------------
                         required time                          1.046    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  2.429    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.971ns  (required time - arrival time)
  Source:                 sd/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rd_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.588ns  (logic 1.027ns (10.712%)  route 8.561ns (89.288%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.407ns = ( 12.407 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.700    -2.322    sd/clk_out1
    SLICE_X85Y121        FDRE                                         r  sd/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456    -1.866 f  sd/state_reg[4]/Q
                         net (fo=38, routed)          4.706     2.840    sd/state_reg_n_0_[4]
    SLICE_X85Y121        LUT2 (Prop_lut2_I1_O)        0.120     2.960 r  sd/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.747     4.706    sd/FSM_sequential_state[1]_i_2_n_0
    SLICE_X85Y119        LUT6 (Prop_lut6_I5_O)        0.327     5.033 r  sd/rd_i_2/O
                         net (fo=1, routed)           2.108     7.142    sd/rd
    SLICE_X85Y119        LUT5 (Prop_lut5_I1_O)        0.124     7.266 r  sd/rd_i_1/O
                         net (fo=1, routed)           0.000     7.266    sd_n_5
    SLICE_X85Y119        FDRE                                         r  rd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           0.996    12.407    clk_100mhz_IBUF
    SLICE_X85Y119        FDRE                                         r  rd_reg/C
                         clock pessimism              0.000    12.407    
                         clock uncertainty           -0.202    12.205    
    SLICE_X85Y119        FDRE (Setup_fdre_C_D)        0.031    12.236    rd_reg
  -------------------------------------------------------------------
                         required time                         12.236    
                         arrival time                          -7.266    
  -------------------------------------------------------------------
                         slack                                  4.971    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 sd/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.208ns  (logic 0.580ns (6.299%)  route 8.628ns (93.701%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.407ns = ( 12.407 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.700    -2.322    sd/clk_out1
    SLICE_X83Y121        FDRE                                         r  sd/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y121        FDRE (Prop_fdre_C_Q)         0.456    -1.866 r  sd/state_reg[2]/Q
                         net (fo=99, routed)          8.628     6.762    sd/state_reg_n_0_[2]
    SLICE_X85Y119        LUT6 (Prop_lut6_I4_O)        0.124     6.886 r  sd/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.886    sd_n_3
    SLICE_X85Y119        FDRE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           0.996    12.407    clk_100mhz_IBUF
    SLICE_X85Y119        FDRE                                         r  FSM_sequential_state_reg[1]/C
                         clock pessimism              0.000    12.407    
                         clock uncertainty           -0.202    12.205    
    SLICE_X85Y119        FDRE (Setup_fdre_C_D)        0.031    12.236    FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.236    
                         arrival time                          -6.886    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 sd/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.916ns  (logic 0.580ns (6.505%)  route 8.336ns (93.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.407ns = ( 12.407 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.700    -2.322    sd/clk_out1
    SLICE_X83Y121        FDRE                                         r  sd/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y121        FDRE (Prop_fdre_C_Q)         0.456    -1.866 f  sd/state_reg[2]/Q
                         net (fo=99, routed)          8.336     6.470    sd/state_reg_n_0_[2]
    SLICE_X85Y119        LUT6 (Prop_lut6_I0_O)        0.124     6.594 r  sd/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.594    sd_n_2
    SLICE_X85Y119        FDRE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           0.996    12.407    clk_100mhz_IBUF
    SLICE_X85Y119        FDRE                                         r  FSM_sequential_state_reg[0]/C
                         clock pessimism              0.000    12.407    
                         clock uncertainty           -0.202    12.205    
    SLICE_X85Y119        FDRE (Setup_fdre_C_D)        0.029    12.234    FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.234    
                         arrival time                          -6.594    
  -------------------------------------------------------------------
                         slack                                  5.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 sd/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.220ns  (logic 0.567ns (9.116%)  route 5.653ns (90.884%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        5.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    -2.850ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.582    -2.850    sd/clk_out1
    SLICE_X83Y121        FDRE                                         r  sd/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y121        FDRE (Prop_fdre_C_Q)         0.367    -2.483 r  sd/state_reg[1]/Q
                         net (fo=95, routed)          3.567     1.084    sd/state_reg_n_0_[1]
    SLICE_X83Y121        LUT2 (Prop_lut2_I0_O)        0.100     1.184 r  sd/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           2.086     3.270    sd/FSM_sequential_state[1]_i_3_n_0
    SLICE_X85Y119        LUT6 (Prop_lut6_I3_O)        0.100     3.370 r  sd/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.370    sd_n_3
    SLICE_X85Y119        FDRE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           1.155     2.637    clk_100mhz_IBUF
    SLICE_X85Y119        FDRE                                         r  FSM_sequential_state_reg[1]/C
                         clock pessimism              0.000     2.637    
                         clock uncertainty            0.202     2.839    
    SLICE_X85Y119        FDRE (Hold_fdre_C_D)         0.270     3.109    FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.109    
                         arrival time                           3.370    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 sd/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.376ns  (logic 0.567ns (8.893%)  route 5.809ns (91.107%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        5.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    -2.850ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.582    -2.850    sd/clk_out1
    SLICE_X83Y121        FDRE                                         r  sd/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y121        FDRE (Prop_fdre_C_Q)         0.367    -2.483 f  sd/state_reg[1]/Q
                         net (fo=95, routed)          3.567     1.084    sd/state_reg_n_0_[1]
    SLICE_X83Y121        LUT2 (Prop_lut2_I0_O)        0.100     1.184 f  sd/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           2.242     3.426    sd/FSM_sequential_state[1]_i_3_n_0
    SLICE_X85Y119        LUT6 (Prop_lut6_I1_O)        0.100     3.526 r  sd/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.526    sd_n_2
    SLICE_X85Y119        FDRE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           1.155     2.637    clk_100mhz_IBUF
    SLICE_X85Y119        FDRE                                         r  FSM_sequential_state_reg[0]/C
                         clock pessimism              0.000     2.637    
                         clock uncertainty            0.202     2.839    
    SLICE_X85Y119        FDRE (Hold_fdre_C_D)         0.269     3.108    FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.108    
                         arrival time                           3.526    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 sd/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rd_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 0.567ns (8.595%)  route 6.030ns (91.405%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        5.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    -2.850ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.582    -2.850    sd/clk_out1
    SLICE_X83Y121        FDRE                                         r  sd/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y121        FDRE (Prop_fdre_C_Q)         0.367    -2.483 r  sd/state_reg[1]/Q
                         net (fo=95, routed)          4.190     1.707    sd/state_reg_n_0_[1]
    SLICE_X85Y119        LUT6 (Prop_lut6_I1_O)        0.100     1.807 r  sd/rd_i_2/O
                         net (fo=1, routed)           1.839     3.646    sd/rd
    SLICE_X85Y119        LUT5 (Prop_lut5_I1_O)        0.100     3.746 r  sd/rd_i_1/O
                         net (fo=1, routed)           0.000     3.746    sd_n_5
    SLICE_X85Y119        FDRE                                         r  rd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=4, routed)           1.155     2.637    clk_100mhz_IBUF
    SLICE_X85Y119        FDRE                                         r  rd_reg/C
                         clock pessimism              0.000     2.637    
                         clock uncertainty            0.202     2.839    
    SLICE_X85Y119        FDRE (Hold_fdre_C_D)         0.270     3.109    rd_reg
  -------------------------------------------------------------------
                         required time                         -3.109    
                         arrival time                           3.746    
  -------------------------------------------------------------------
                         slack                                  0.638    





