<profile>

<ReportVersion>
<Version>2021.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>virtexuplus</ProductFamily>
<Part>xcvu9p-flgb2104-2-i</Part>
<TopModelName>invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s</TopModelName>
<TargetClockPeriod>4.00</TargetClockPeriod>
<ClockUncertainty>1.08</ClockUncertainty>
<FlowTarget>vitis</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>no</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>2.793</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>104</Best-caseLatency>
<Average-caseLatency>104</Average-caseLatency>
<Worst-caseLatency>104</Worst-caseLatency>
<Best-caseRealTimeLatency>0.416 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.416 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.416 us</Worst-caseRealTimeLatency>
<Interval-min>104</Interval-min>
<Interval-max>104</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_138_1>
<TripCount>8</TripCount>
<Latency>103</Latency>
<AbsoluteTimeLatency>412</AbsoluteTimeLatency>
<IterationLatency>13</IterationLatency>
<invTranspWideBlksInMatrix_writePIPO_VITIS_LOOP_145_2>
<TripCount>4</TripCount>
<Latency>3</Latency>
<AbsoluteTimeLatency>12</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</invTranspWideBlksInMatrix_writePIPO_VITIS_LOOP_145_2>
<invTranspWideBlksInMatrix_readPIPO_VITIS_LOOP_155_3>
<TripCount>4</TripCount>
<Latency>5</Latency>
<AbsoluteTimeLatency>20</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</invTranspWideBlksInMatrix_readPIPO_VITIS_LOOP_155_3>
</VITIS_LOOP_138_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<FF>45</FF>
<LUT>594</LUT>
<URAM>16</URAM>
<BRAM_18K>0</BRAM_18K>
<DSP>0</DSP>
</Resources>
<AvailableResources>
<BRAM_18K>4320</BRAM_18K>
<DSP>6840</DSP>
<FF>2364480</FF>
<LUT>1182240</LUT>
<URAM>960</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_full_n</name>
<Object>invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_out</name>
<Object>invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_write</name>
<Object>invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ext_blocking_n</name>
<Object>invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_str_blocking_n</name>
<Object>invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_int_blocking_n</name>
<Object>invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>l_colProcOutStream_dout</name>
<Object>l_colProcOutStream</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>l_colProcOutStream_empty_n</name>
<Object>l_colProcOutStream</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>l_colProcOutStream_read</name>
<Object>l_colProcOutStream</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>l_invTranspBlkMatrixStream2_din</name>
<Object>l_invTranspBlkMatrixStream2</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>l_invTranspBlkMatrixStream2_full_n</name>
<Object>l_invTranspBlkMatrixStream2</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>l_invTranspBlkMatrixStream2_write</name>
<Object>l_invTranspBlkMatrixStream2</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
