0,0 fs,debug,,,Test Runner,Entering test runner setup phase.
1,0 fs,debug,,,Test Runner,Passed test runner setup phase entry gate.
2,0 fs,debug,,,Test Runner,Passed test runner setup phase exit gate.
3,0 fs,debug,,,Test Runner,Entering test suite setup phase.
4,0 fs,debug,,,Test Runner,Passed test suite setup phase entry gate.
5,0 fs,debug,,,Test Runner,Entering test case setup phase.
6,0 fs,info,,,Test Runner,Test case: Test should pass on unsigned matching unsigned
7,0 fs,debug,,,Test Runner,Entering test case setup phase.
8,0 fs,info,,,Test Runner,Test case: Test should fail on unsigned not matching unsigned
9,0 fs,debug,,,Test Runner,Entering test case setup phase.
10,0 fs,info,,,Test Runner,Test case: Test should pass on std_logic_vector matching std_logic_vector
11,0 fs,debug,,,Test Runner,Entering test case setup phase.
12,0 fs,info,,,Test Runner,Test case: Test should fail on std_logic_vector not matching std_logic_vector
13,0 fs,debug,,,Test Runner,Entering test case setup phase.
14,0 fs,info,,,Test Runner,Test case: Test should pass on signed matching signed
15,0 fs,debug,,,Test Runner,Entering test case setup phase.
16,0 fs,info,,,Test Runner,Test case: Test should fail on signed not matching signed
17,0 fs,debug,,,Test Runner,Entering test case setup phase.
18,0 fs,info,,,Test Runner,Test case: Test should pass on std_logic matching std_logic
19,0 fs,debug,,,Test Runner,Entering test case setup phase.
20,0 fs,info,,,Test Runner,Test case: Test should fail on std_logic not matching std_logic
21,0 fs,debug,,,Test Runner,Entering test suite cleanup phase.
22,0 fs,debug,,,Test Runner,Entering test runner cleanup phase.
23,0 fs,debug,,,Test Runner,Passed test runner cleanup phase entry gate.
24,0 fs,debug,,,Test Runner,Passed test runner cleanup phase exit gate.
25,0 fs,debug,,,Test Runner,Entering test runner exit phase.
