--------------------------------------------------------------------------------
Release 12.3 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -xml Old_School.twx Old_School.ncd -o Old_School.twr Old_School.pcf -ucf
Old_School.ucf

Design file:              Old_School.ncd
Physical constraint file: Old_School.pcf
Device,package,speed:     xc3s1000,ft256,-4 (PRODUCTION 1.39 2010-09-15)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK50MHZ
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
SWITCH<0>   |    4.053(R)|   -1.157(R)|CLK50MHZ_IBUFG    |   0.000|
SWITCH<1>   |    4.509(R)|   -1.193(R)|CLK50MHZ_IBUFG    |   0.000|
SWITCH<2>   |    4.385(R)|    1.060(R)|CLK25MHZ          |   0.000|
SWITCH<3>   |    3.926(R)|    1.110(R)|CLK25MHZ          |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK50MHZ to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
BLUE<0>      |   20.886(F)|VGA_CLK           |   0.000|
BLUE<1>      |   20.886(F)|VGA_CLK           |   0.000|
BLUE<2>      |   19.381(F)|VGA_CLK           |   0.000|
BLUE<3>      |   19.226(F)|VGA_CLK           |   0.000|
GREEN<0>     |   20.594(F)|VGA_CLK           |   0.000|
GREEN<1>     |   20.935(F)|VGA_CLK           |   0.000|
GREEN<2>     |   19.836(F)|VGA_CLK           |   0.000|
GREEN<3>     |   20.311(F)|VGA_CLK           |   0.000|
H_SYNC       |   11.695(F)|VGA_CLK           |   0.000|
RAM_DATA0<0> |   13.124(R)|CLK50MHZ_IBUFG    |   0.000|
RAM_DATA0<1> |   12.402(R)|CLK50MHZ_IBUFG    |   0.000|
RAM_DATA0<2> |   13.484(R)|CLK50MHZ_IBUFG    |   0.000|
RAM_DATA0<3> |   13.453(R)|CLK50MHZ_IBUFG    |   0.000|
RAM_DATA0<4> |   13.826(R)|CLK50MHZ_IBUFG    |   0.000|
RAM_DATA0<5> |   14.966(R)|CLK50MHZ_IBUFG    |   0.000|
RAM_DATA0<6> |   15.641(R)|CLK50MHZ_IBUFG    |   0.000|
RAM_DATA0<7> |   15.783(R)|CLK50MHZ_IBUFG    |   0.000|
RAM_DATA0<8> |   14.289(R)|CLK50MHZ_IBUFG    |   0.000|
RAM_DATA0<9> |   13.825(R)|CLK50MHZ_IBUFG    |   0.000|
RAM_DATA0<10>|   13.956(R)|CLK50MHZ_IBUFG    |   0.000|
RAM_DATA0<11>|   16.639(R)|CLK50MHZ_IBUFG    |   0.000|
RAM_DATA0<12>|   16.646(R)|CLK50MHZ_IBUFG    |   0.000|
RAM_DATA0<13>|   13.954(R)|CLK50MHZ_IBUFG    |   0.000|
RAM_DATA0<14>|   15.304(R)|CLK50MHZ_IBUFG    |   0.000|
RAM_DATA0<15>|   15.304(R)|CLK50MHZ_IBUFG    |   0.000|
RAM_RW_N     |   11.920(R)|CLK50MHZ_IBUFG    |   0.000|
RED<0>       |   20.619(F)|VGA_CLK           |   0.000|
RED<1>       |   20.957(F)|VGA_CLK           |   0.000|
RED<2>       |   19.140(F)|VGA_CLK           |   0.000|
RED<3>       |   18.678(F)|VGA_CLK           |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock CLK50MHZ
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK50MHZ       |    7.440|         |         |    7.053|
---------------+---------+---------+---------+---------+


Analysis completed Fri Jul 22 10:02:48 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 179 MB



