// Seed: 1889155530
module module_0 (
    input uwire id_0,
    output wand id_1,
    output tri1 id_2,
    input uwire id_3,
    input tri id_4,
    input tri1 id_5,
    output wand id_6,
    input supply1 id_7,
    input wand id_8,
    input tri0 id_9,
    output supply1 id_10,
    input tri id_11,
    output uwire id_12,
    input tri0 id_13,
    input supply0 id_14,
    input wand id_15
);
endmodule
module module_1 (
    output uwire id_0,
    output supply1 id_1,
    input tri id_2,
    input wand id_3,
    input tri0 id_4,
    output logic id_5,
    output tri0 id_6,
    input supply0 id_7,
    output supply1 id_8,
    output tri id_9,
    input supply0 id_10,
    input uwire id_11,
    input supply0 id_12,
    output wor id_13,
    input wand id_14,
    input supply1 id_15,
    input uwire id_16,
    input wor id_17,
    output wor id_18,
    input tri0 id_19
);
  always_ff id_5 <= 1;
  module_0(
      id_2,
      id_1,
      id_6,
      id_4,
      id_4,
      id_2,
      id_6,
      id_11,
      id_2,
      id_16,
      id_6,
      id_11,
      id_1,
      id_12,
      id_16,
      id_3
  );
endmodule
