

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_3'
================================================================
* Date:           Tue Feb 11 02:53:05 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.224 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  15.000 ns|  15.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.22>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%idx_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %idx"   --->   Operation 5 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weights_63_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_63_val"   --->   Operation 6 'read' 'weights_63_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weights_62_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_62_val"   --->   Operation 7 'read' 'weights_62_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weights_61_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_61_val"   --->   Operation 8 'read' 'weights_61_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weights_60_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_60_val"   --->   Operation 9 'read' 'weights_60_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weights_59_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_59_val"   --->   Operation 10 'read' 'weights_59_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weights_58_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_58_val"   --->   Operation 11 'read' 'weights_58_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weights_57_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_57_val"   --->   Operation 12 'read' 'weights_57_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weights_56_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_56_val"   --->   Operation 13 'read' 'weights_56_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weights_55_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_55_val"   --->   Operation 14 'read' 'weights_55_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weights_54_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_54_val"   --->   Operation 15 'read' 'weights_54_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weights_53_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_53_val"   --->   Operation 16 'read' 'weights_53_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weights_52_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_52_val"   --->   Operation 17 'read' 'weights_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weights_51_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_51_val"   --->   Operation 18 'read' 'weights_51_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%weights_50_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_50_val"   --->   Operation 19 'read' 'weights_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weights_49_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_49_val"   --->   Operation 20 'read' 'weights_49_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%weights_48_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_48_val"   --->   Operation 21 'read' 'weights_48_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_255_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_255_val"   --->   Operation 22 'read' 'data_255_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_254_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_254_val"   --->   Operation 23 'read' 'data_254_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_253_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_253_val"   --->   Operation 24 'read' 'data_253_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_252_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_252_val"   --->   Operation 25 'read' 'data_252_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_251_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_251_val"   --->   Operation 26 'read' 'data_251_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_250_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_250_val"   --->   Operation 27 'read' 'data_250_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_249_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_249_val"   --->   Operation 28 'read' 'data_249_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_248_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_248_val"   --->   Operation 29 'read' 'data_248_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_247_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_247_val"   --->   Operation 30 'read' 'data_247_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_246_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_246_val"   --->   Operation 31 'read' 'data_246_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_245_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_245_val"   --->   Operation 32 'read' 'data_245_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_244_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_244_val"   --->   Operation 33 'read' 'data_244_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_243_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_243_val"   --->   Operation 34 'read' 'data_243_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_242_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_242_val"   --->   Operation 35 'read' 'data_242_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_241_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_241_val"   --->   Operation 36 'read' 'data_241_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_240_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_240_val"   --->   Operation 37 'read' 'data_240_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%data_239_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_239_val"   --->   Operation 38 'read' 'data_239_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%data_238_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_238_val"   --->   Operation 39 'read' 'data_238_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_237_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_237_val"   --->   Operation 40 'read' 'data_237_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_236_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_236_val"   --->   Operation 41 'read' 'data_236_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%data_235_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_235_val"   --->   Operation 42 'read' 'data_235_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%data_234_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_234_val"   --->   Operation 43 'read' 'data_234_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%data_233_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_233_val"   --->   Operation 44 'read' 'data_233_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%data_232_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_232_val"   --->   Operation 45 'read' 'data_232_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%data_231_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_231_val"   --->   Operation 46 'read' 'data_231_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%data_230_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_230_val"   --->   Operation 47 'read' 'data_230_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%data_229_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_229_val"   --->   Operation 48 'read' 'data_229_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%data_228_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_228_val"   --->   Operation 49 'read' 'data_228_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%data_227_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_227_val"   --->   Operation 50 'read' 'data_227_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%data_226_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_226_val"   --->   Operation 51 'read' 'data_226_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%data_225_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_225_val"   --->   Operation 52 'read' 'data_225_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%data_224_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_224_val"   --->   Operation 53 'read' 'data_224_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%data_223_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_223_val"   --->   Operation 54 'read' 'data_223_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%data_222_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_222_val"   --->   Operation 55 'read' 'data_222_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%data_221_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_221_val"   --->   Operation 56 'read' 'data_221_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%data_220_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_220_val"   --->   Operation 57 'read' 'data_220_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%data_219_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_219_val"   --->   Operation 58 'read' 'data_219_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%data_218_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_218_val"   --->   Operation 59 'read' 'data_218_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%data_217_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_217_val"   --->   Operation 60 'read' 'data_217_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%data_216_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_216_val"   --->   Operation 61 'read' 'data_216_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%data_215_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_215_val"   --->   Operation 62 'read' 'data_215_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%data_214_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_214_val"   --->   Operation 63 'read' 'data_214_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%data_213_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_213_val"   --->   Operation 64 'read' 'data_213_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%data_212_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_212_val"   --->   Operation 65 'read' 'data_212_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%data_211_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_211_val"   --->   Operation 66 'read' 'data_211_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%data_210_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_210_val"   --->   Operation 67 'read' 'data_210_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%data_209_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_209_val"   --->   Operation 68 'read' 'data_209_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%data_208_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_208_val"   --->   Operation 69 'read' 'data_208_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%data_207_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_207_val"   --->   Operation 70 'read' 'data_207_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%data_206_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_206_val"   --->   Operation 71 'read' 'data_206_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%data_205_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_205_val"   --->   Operation 72 'read' 'data_205_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%data_204_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_204_val"   --->   Operation 73 'read' 'data_204_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%data_203_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_203_val"   --->   Operation 74 'read' 'data_203_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%data_202_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_202_val"   --->   Operation 75 'read' 'data_202_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%data_201_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_201_val"   --->   Operation 76 'read' 'data_201_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%data_200_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_200_val"   --->   Operation 77 'read' 'data_200_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%data_199_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_199_val"   --->   Operation 78 'read' 'data_199_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%data_198_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_198_val"   --->   Operation 79 'read' 'data_198_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%data_197_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_197_val"   --->   Operation 80 'read' 'data_197_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%data_196_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_196_val"   --->   Operation 81 'read' 'data_196_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%data_195_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_195_val"   --->   Operation 82 'read' 'data_195_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%data_194_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_194_val"   --->   Operation 83 'read' 'data_194_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%data_193_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_193_val"   --->   Operation 84 'read' 'data_193_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%data_192_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_192_val"   --->   Operation 85 'read' 'data_192_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.75ns)   --->   "%a = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.57i13.i13.i7, i7 64, i13 %data_192_val_read, i7 65, i13 %data_193_val_read, i7 66, i13 %data_194_val_read, i7 67, i13 %data_195_val_read, i7 68, i13 %data_196_val_read, i7 69, i13 %data_197_val_read, i7 70, i13 %data_198_val_read, i7 71, i13 %data_199_val_read, i7 72, i13 %data_200_val_read, i7 73, i13 %data_201_val_read, i7 74, i13 %data_202_val_read, i7 75, i13 %data_203_val_read, i7 76, i13 %data_204_val_read, i7 77, i13 %data_205_val_read, i7 78, i13 %data_206_val_read, i7 79, i13 %data_207_val_read, i7 80, i13 %data_208_val_read, i7 81, i13 %data_209_val_read, i7 82, i13 %data_210_val_read, i7 83, i13 %data_211_val_read, i7 84, i13 %data_212_val_read, i7 85, i13 %data_213_val_read, i7 86, i13 %data_214_val_read, i7 87, i13 %data_215_val_read, i7 88, i13 %data_216_val_read, i7 89, i13 %data_217_val_read, i7 90, i13 %data_218_val_read, i7 91, i13 %data_219_val_read, i7 92, i13 %data_220_val_read, i7 93, i13 %data_221_val_read, i7 94, i13 %data_222_val_read, i7 95, i13 %data_223_val_read, i7 96, i13 %data_224_val_read, i7 97, i13 %data_225_val_read, i7 98, i13 %data_226_val_read, i7 99, i13 %data_227_val_read, i7 100, i13 %data_228_val_read, i7 101, i13 %data_229_val_read, i7 102, i13 %data_230_val_read, i7 103, i13 %data_231_val_read, i7 104, i13 %data_232_val_read, i7 105, i13 %data_233_val_read, i7 106, i13 %data_234_val_read, i7 107, i13 %data_235_val_read, i7 108, i13 %data_236_val_read, i7 109, i13 %data_237_val_read, i7 110, i13 %data_238_val_read, i7 111, i13 %data_239_val_read, i7 112, i13 %data_240_val_read, i7 113, i13 %data_241_val_read, i7 114, i13 %data_242_val_read, i7 115, i13 %data_243_val_read, i7 116, i13 %data_244_val_read, i7 117, i13 %data_245_val_read, i7 118, i13 %data_246_val_read, i7 119, i13 %data_247_val_read, i7 120, i13 %data_248_val_read, i13 0, i7 %idx_read"   --->   Operation 86 'sparsemux' 'a' <Predicate = true> <Delay = 0.75> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i13 %a" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln73_1 = sext i13 %weights_48_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'sext' 'sext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.89ns)   --->   "%mul_ln73 = mul i26 %sext_ln73, i26 %sext_ln73_1" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_13599 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'bitselect' 'tmp_13599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_13600 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'bitselect' 'tmp_13600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i26 %mul_ln73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.70ns)   --->   "%icmp_ln42 = icmp_ne  i8 %trunc_ln42, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 95 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1)   --->   "%tmp_13601 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'bitselect' 'tmp_13601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%or_ln42 = or i1 %tmp_13599, i1 %icmp_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 97 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%and_ln42 = and i1 %or_ln42, i1 %tmp_13600" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 98 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%zext_ln42 = zext i1 %and_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 99 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42 = add i13 %trunc_ln, i13 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 100 'add' 'add_ln42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_13602 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 101 'bitselect' 'tmp_13602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1)   --->   "%xor_ln42 = xor i1 %tmp_13602, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 102 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1 = and i1 %tmp_13601, i1 %xor_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 103 'and' 'and_ln42_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 104 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.57ns)   --->   "%icmp_ln42_1 = icmp_eq  i3 %tmp_8, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 105 'icmp' 'icmp_ln42_1' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 106 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.70ns)   --->   "%icmp_ln42_2 = icmp_eq  i4 %tmp_s, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 107 'icmp' 'icmp_ln42_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.70ns)   --->   "%icmp_ln42_3 = icmp_eq  i4 %tmp_s, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 108 'icmp' 'icmp_ln42_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln73_2 = sext i13 %weights_49_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'sext' 'sext_ln73_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (1.89ns)   --->   "%mul_ln73_1 = mul i26 %sext_ln73, i26 %sext_ln73_2" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 110 'mul' 'mul_ln73_1' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_13604 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 111 'bitselect' 'tmp_13604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%trunc_ln42_1 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_1, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 112 'partselect' 'trunc_ln42_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%tmp_13605 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 113 'bitselect' 'tmp_13605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%tmp_13606 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 114 'bitselect' 'tmp_13606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln42_16 = trunc i26 %mul_ln73_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 115 'trunc' 'trunc_ln42_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.70ns)   --->   "%icmp_ln42_4 = icmp_ne  i8 %trunc_ln42_16, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 116 'icmp' 'icmp_ln42_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_8)   --->   "%tmp_13607 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 117 'bitselect' 'tmp_13607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%or_ln42_3 = or i1 %tmp_13605, i1 %icmp_ln42_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 118 'or' 'or_ln42_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%and_ln42_7 = and i1 %or_ln42_3, i1 %tmp_13606" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 119 'and' 'and_ln42_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%zext_ln42_1 = zext i1 %and_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 120 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_1 = add i13 %trunc_ln42_1, i13 %zext_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 121 'add' 'add_ln42_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_13608 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 122 'bitselect' 'tmp_13608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_8)   --->   "%xor_ln42_4 = xor i1 %tmp_13608, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 123 'xor' 'xor_ln42_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_8 = and i1 %tmp_13607, i1 %xor_ln42_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'and' 'and_ln42_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_5173 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_1, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 125 'partselect' 'tmp_5173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.57ns)   --->   "%icmp_ln42_5 = icmp_eq  i3 %tmp_5173, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 126 'icmp' 'icmp_ln42_5' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_5174 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_1, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 127 'partselect' 'tmp_5174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.70ns)   --->   "%icmp_ln42_6 = icmp_eq  i4 %tmp_5174, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 128 'icmp' 'icmp_ln42_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.70ns)   --->   "%icmp_ln42_7 = icmp_eq  i4 %tmp_5174, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 129 'icmp' 'icmp_ln42_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.75ns)   --->   "%a_1 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.57i13.i13.i7, i7 64, i13 %data_193_val_read, i7 65, i13 %data_194_val_read, i7 66, i13 %data_195_val_read, i7 67, i13 %data_196_val_read, i7 68, i13 %data_197_val_read, i7 69, i13 %data_198_val_read, i7 70, i13 %data_199_val_read, i7 71, i13 %data_200_val_read, i7 72, i13 %data_201_val_read, i7 73, i13 %data_202_val_read, i7 74, i13 %data_203_val_read, i7 75, i13 %data_204_val_read, i7 76, i13 %data_205_val_read, i7 77, i13 %data_206_val_read, i7 78, i13 %data_207_val_read, i7 79, i13 %data_208_val_read, i7 80, i13 %data_209_val_read, i7 81, i13 %data_210_val_read, i7 82, i13 %data_211_val_read, i7 83, i13 %data_212_val_read, i7 84, i13 %data_213_val_read, i7 85, i13 %data_214_val_read, i7 86, i13 %data_215_val_read, i7 87, i13 %data_216_val_read, i7 88, i13 %data_217_val_read, i7 89, i13 %data_218_val_read, i7 90, i13 %data_219_val_read, i7 91, i13 %data_220_val_read, i7 92, i13 %data_221_val_read, i7 93, i13 %data_222_val_read, i7 94, i13 %data_223_val_read, i7 95, i13 %data_224_val_read, i7 96, i13 %data_225_val_read, i7 97, i13 %data_226_val_read, i7 98, i13 %data_227_val_read, i7 99, i13 %data_228_val_read, i7 100, i13 %data_229_val_read, i7 101, i13 %data_230_val_read, i7 102, i13 %data_231_val_read, i7 103, i13 %data_232_val_read, i7 104, i13 %data_233_val_read, i7 105, i13 %data_234_val_read, i7 106, i13 %data_235_val_read, i7 107, i13 %data_236_val_read, i7 108, i13 %data_237_val_read, i7 109, i13 %data_238_val_read, i7 110, i13 %data_239_val_read, i7 111, i13 %data_240_val_read, i7 112, i13 %data_241_val_read, i7 113, i13 %data_242_val_read, i7 114, i13 %data_243_val_read, i7 115, i13 %data_244_val_read, i7 116, i13 %data_245_val_read, i7 117, i13 %data_246_val_read, i7 118, i13 %data_247_val_read, i7 119, i13 %data_248_val_read, i7 120, i13 %data_249_val_read, i13 0, i7 %idx_read"   --->   Operation 130 'sparsemux' 'a_1' <Predicate = true> <Delay = 0.75> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln73_3 = sext i13 %a_1" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 131 'sext' 'sext_ln73_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln73_4 = sext i13 %weights_50_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 132 'sext' 'sext_ln73_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (1.89ns)   --->   "%mul_ln73_2 = mul i26 %sext_ln73_3, i26 %sext_ln73_4" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 133 'mul' 'mul_ln73_2' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_13610 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_2, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 134 'bitselect' 'tmp_13610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_2)   --->   "%trunc_ln42_2 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_2, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 135 'partselect' 'trunc_ln42_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_2)   --->   "%tmp_13611 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_2, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 136 'bitselect' 'tmp_13611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_2)   --->   "%tmp_13612 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_2, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 137 'bitselect' 'tmp_13612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln42_17 = trunc i26 %mul_ln73_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'trunc' 'trunc_ln42_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.70ns)   --->   "%icmp_ln42_8 = icmp_ne  i8 %trunc_ln42_17, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'icmp' 'icmp_ln42_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_15)   --->   "%tmp_13613 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_2, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'bitselect' 'tmp_13613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_2)   --->   "%or_ln42_6 = or i1 %tmp_13611, i1 %icmp_ln42_8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 141 'or' 'or_ln42_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_2)   --->   "%and_ln42_14 = and i1 %or_ln42_6, i1 %tmp_13612" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'and' 'and_ln42_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_2)   --->   "%zext_ln42_2 = zext i1 %and_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'zext' 'zext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_2 = add i13 %trunc_ln42_2, i13 %zext_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'add' 'add_ln42_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_13614 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_2, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'bitselect' 'tmp_13614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_15)   --->   "%xor_ln42_8 = xor i1 %tmp_13614, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'xor' 'xor_ln42_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_15 = and i1 %tmp_13613, i1 %xor_ln42_8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'and' 'and_ln42_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_5175 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_2, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'partselect' 'tmp_5175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.57ns)   --->   "%icmp_ln42_9 = icmp_eq  i3 %tmp_5175, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'icmp' 'icmp_ln42_9' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_5176 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_2, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'partselect' 'tmp_5176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.70ns)   --->   "%icmp_ln42_10 = icmp_eq  i4 %tmp_5176, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'icmp' 'icmp_ln42_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.70ns)   --->   "%icmp_ln42_11 = icmp_eq  i4 %tmp_5176, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'icmp' 'icmp_ln42_11' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln73_5 = sext i13 %weights_51_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 153 'sext' 'sext_ln73_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (1.89ns)   --->   "%mul_ln73_3 = mul i26 %sext_ln73_3, i26 %sext_ln73_5" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'mul' 'mul_ln73_3' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_13616 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_3, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'bitselect' 'tmp_13616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%trunc_ln42_3 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_3, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'partselect' 'trunc_ln42_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%tmp_13617 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_3, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 157 'bitselect' 'tmp_13617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%tmp_13618 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_3, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'bitselect' 'tmp_13618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln42_18 = trunc i26 %mul_ln73_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 159 'trunc' 'trunc_ln42_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.70ns)   --->   "%icmp_ln42_12 = icmp_ne  i8 %trunc_ln42_18, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 160 'icmp' 'icmp_ln42_12' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_22)   --->   "%tmp_13619 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_3, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 161 'bitselect' 'tmp_13619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%or_ln42_9 = or i1 %tmp_13617, i1 %icmp_ln42_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 162 'or' 'or_ln42_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%and_ln42_21 = and i1 %or_ln42_9, i1 %tmp_13618" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 163 'and' 'and_ln42_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%zext_ln42_3 = zext i1 %and_ln42_21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'zext' 'zext_ln42_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_3 = add i13 %trunc_ln42_3, i13 %zext_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 165 'add' 'add_ln42_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_13620 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 166 'bitselect' 'tmp_13620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_22)   --->   "%xor_ln42_12 = xor i1 %tmp_13620, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'xor' 'xor_ln42_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_22 = and i1 %tmp_13619, i1 %xor_ln42_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'and' 'and_ln42_22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_5177 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_3, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'partselect' 'tmp_5177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.57ns)   --->   "%icmp_ln42_13 = icmp_eq  i3 %tmp_5177, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'icmp' 'icmp_ln42_13' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_5178 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_3, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'partselect' 'tmp_5178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.70ns)   --->   "%icmp_ln42_14 = icmp_eq  i4 %tmp_5178, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'icmp' 'icmp_ln42_14' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.70ns)   --->   "%icmp_ln42_15 = icmp_eq  i4 %tmp_5178, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 173 'icmp' 'icmp_ln42_15' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.75ns)   --->   "%a_2 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.57i13.i13.i7, i7 64, i13 %data_194_val_read, i7 65, i13 %data_195_val_read, i7 66, i13 %data_196_val_read, i7 67, i13 %data_197_val_read, i7 68, i13 %data_198_val_read, i7 69, i13 %data_199_val_read, i7 70, i13 %data_200_val_read, i7 71, i13 %data_201_val_read, i7 72, i13 %data_202_val_read, i7 73, i13 %data_203_val_read, i7 74, i13 %data_204_val_read, i7 75, i13 %data_205_val_read, i7 76, i13 %data_206_val_read, i7 77, i13 %data_207_val_read, i7 78, i13 %data_208_val_read, i7 79, i13 %data_209_val_read, i7 80, i13 %data_210_val_read, i7 81, i13 %data_211_val_read, i7 82, i13 %data_212_val_read, i7 83, i13 %data_213_val_read, i7 84, i13 %data_214_val_read, i7 85, i13 %data_215_val_read, i7 86, i13 %data_216_val_read, i7 87, i13 %data_217_val_read, i7 88, i13 %data_218_val_read, i7 89, i13 %data_219_val_read, i7 90, i13 %data_220_val_read, i7 91, i13 %data_221_val_read, i7 92, i13 %data_222_val_read, i7 93, i13 %data_223_val_read, i7 94, i13 %data_224_val_read, i7 95, i13 %data_225_val_read, i7 96, i13 %data_226_val_read, i7 97, i13 %data_227_val_read, i7 98, i13 %data_228_val_read, i7 99, i13 %data_229_val_read, i7 100, i13 %data_230_val_read, i7 101, i13 %data_231_val_read, i7 102, i13 %data_232_val_read, i7 103, i13 %data_233_val_read, i7 104, i13 %data_234_val_read, i7 105, i13 %data_235_val_read, i7 106, i13 %data_236_val_read, i7 107, i13 %data_237_val_read, i7 108, i13 %data_238_val_read, i7 109, i13 %data_239_val_read, i7 110, i13 %data_240_val_read, i7 111, i13 %data_241_val_read, i7 112, i13 %data_242_val_read, i7 113, i13 %data_243_val_read, i7 114, i13 %data_244_val_read, i7 115, i13 %data_245_val_read, i7 116, i13 %data_246_val_read, i7 117, i13 %data_247_val_read, i7 118, i13 %data_248_val_read, i7 119, i13 %data_249_val_read, i7 120, i13 %data_250_val_read, i13 0, i7 %idx_read"   --->   Operation 174 'sparsemux' 'a_2' <Predicate = true> <Delay = 0.75> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.75ns)   --->   "%a_3 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.57i13.i13.i7, i7 64, i13 %data_195_val_read, i7 65, i13 %data_196_val_read, i7 66, i13 %data_197_val_read, i7 67, i13 %data_198_val_read, i7 68, i13 %data_199_val_read, i7 69, i13 %data_200_val_read, i7 70, i13 %data_201_val_read, i7 71, i13 %data_202_val_read, i7 72, i13 %data_203_val_read, i7 73, i13 %data_204_val_read, i7 74, i13 %data_205_val_read, i7 75, i13 %data_206_val_read, i7 76, i13 %data_207_val_read, i7 77, i13 %data_208_val_read, i7 78, i13 %data_209_val_read, i7 79, i13 %data_210_val_read, i7 80, i13 %data_211_val_read, i7 81, i13 %data_212_val_read, i7 82, i13 %data_213_val_read, i7 83, i13 %data_214_val_read, i7 84, i13 %data_215_val_read, i7 85, i13 %data_216_val_read, i7 86, i13 %data_217_val_read, i7 87, i13 %data_218_val_read, i7 88, i13 %data_219_val_read, i7 89, i13 %data_220_val_read, i7 90, i13 %data_221_val_read, i7 91, i13 %data_222_val_read, i7 92, i13 %data_223_val_read, i7 93, i13 %data_224_val_read, i7 94, i13 %data_225_val_read, i7 95, i13 %data_226_val_read, i7 96, i13 %data_227_val_read, i7 97, i13 %data_228_val_read, i7 98, i13 %data_229_val_read, i7 99, i13 %data_230_val_read, i7 100, i13 %data_231_val_read, i7 101, i13 %data_232_val_read, i7 102, i13 %data_233_val_read, i7 103, i13 %data_234_val_read, i7 104, i13 %data_235_val_read, i7 105, i13 %data_236_val_read, i7 106, i13 %data_237_val_read, i7 107, i13 %data_238_val_read, i7 108, i13 %data_239_val_read, i7 109, i13 %data_240_val_read, i7 110, i13 %data_241_val_read, i7 111, i13 %data_242_val_read, i7 112, i13 %data_243_val_read, i7 113, i13 %data_244_val_read, i7 114, i13 %data_245_val_read, i7 115, i13 %data_246_val_read, i7 116, i13 %data_247_val_read, i7 117, i13 %data_248_val_read, i7 118, i13 %data_249_val_read, i7 119, i13 %data_250_val_read, i7 120, i13 %data_251_val_read, i13 0, i7 %idx_read"   --->   Operation 175 'sparsemux' 'a_3' <Predicate = true> <Delay = 0.75> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.75ns)   --->   "%a_4 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.57i13.i13.i7, i7 64, i13 %data_196_val_read, i7 65, i13 %data_197_val_read, i7 66, i13 %data_198_val_read, i7 67, i13 %data_199_val_read, i7 68, i13 %data_200_val_read, i7 69, i13 %data_201_val_read, i7 70, i13 %data_202_val_read, i7 71, i13 %data_203_val_read, i7 72, i13 %data_204_val_read, i7 73, i13 %data_205_val_read, i7 74, i13 %data_206_val_read, i7 75, i13 %data_207_val_read, i7 76, i13 %data_208_val_read, i7 77, i13 %data_209_val_read, i7 78, i13 %data_210_val_read, i7 79, i13 %data_211_val_read, i7 80, i13 %data_212_val_read, i7 81, i13 %data_213_val_read, i7 82, i13 %data_214_val_read, i7 83, i13 %data_215_val_read, i7 84, i13 %data_216_val_read, i7 85, i13 %data_217_val_read, i7 86, i13 %data_218_val_read, i7 87, i13 %data_219_val_read, i7 88, i13 %data_220_val_read, i7 89, i13 %data_221_val_read, i7 90, i13 %data_222_val_read, i7 91, i13 %data_223_val_read, i7 92, i13 %data_224_val_read, i7 93, i13 %data_225_val_read, i7 94, i13 %data_226_val_read, i7 95, i13 %data_227_val_read, i7 96, i13 %data_228_val_read, i7 97, i13 %data_229_val_read, i7 98, i13 %data_230_val_read, i7 99, i13 %data_231_val_read, i7 100, i13 %data_232_val_read, i7 101, i13 %data_233_val_read, i7 102, i13 %data_234_val_read, i7 103, i13 %data_235_val_read, i7 104, i13 %data_236_val_read, i7 105, i13 %data_237_val_read, i7 106, i13 %data_238_val_read, i7 107, i13 %data_239_val_read, i7 108, i13 %data_240_val_read, i7 109, i13 %data_241_val_read, i7 110, i13 %data_242_val_read, i7 111, i13 %data_243_val_read, i7 112, i13 %data_244_val_read, i7 113, i13 %data_245_val_read, i7 114, i13 %data_246_val_read, i7 115, i13 %data_247_val_read, i7 116, i13 %data_248_val_read, i7 117, i13 %data_249_val_read, i7 118, i13 %data_250_val_read, i7 119, i13 %data_251_val_read, i7 120, i13 %data_252_val_read, i13 0, i7 %idx_read"   --->   Operation 176 'sparsemux' 'a_4' <Predicate = true> <Delay = 0.75> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.75ns)   --->   "%a_5 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.57i13.i13.i7, i7 64, i13 %data_197_val_read, i7 65, i13 %data_198_val_read, i7 66, i13 %data_199_val_read, i7 67, i13 %data_200_val_read, i7 68, i13 %data_201_val_read, i7 69, i13 %data_202_val_read, i7 70, i13 %data_203_val_read, i7 71, i13 %data_204_val_read, i7 72, i13 %data_205_val_read, i7 73, i13 %data_206_val_read, i7 74, i13 %data_207_val_read, i7 75, i13 %data_208_val_read, i7 76, i13 %data_209_val_read, i7 77, i13 %data_210_val_read, i7 78, i13 %data_211_val_read, i7 79, i13 %data_212_val_read, i7 80, i13 %data_213_val_read, i7 81, i13 %data_214_val_read, i7 82, i13 %data_215_val_read, i7 83, i13 %data_216_val_read, i7 84, i13 %data_217_val_read, i7 85, i13 %data_218_val_read, i7 86, i13 %data_219_val_read, i7 87, i13 %data_220_val_read, i7 88, i13 %data_221_val_read, i7 89, i13 %data_222_val_read, i7 90, i13 %data_223_val_read, i7 91, i13 %data_224_val_read, i7 92, i13 %data_225_val_read, i7 93, i13 %data_226_val_read, i7 94, i13 %data_227_val_read, i7 95, i13 %data_228_val_read, i7 96, i13 %data_229_val_read, i7 97, i13 %data_230_val_read, i7 98, i13 %data_231_val_read, i7 99, i13 %data_232_val_read, i7 100, i13 %data_233_val_read, i7 101, i13 %data_234_val_read, i7 102, i13 %data_235_val_read, i7 103, i13 %data_236_val_read, i7 104, i13 %data_237_val_read, i7 105, i13 %data_238_val_read, i7 106, i13 %data_239_val_read, i7 107, i13 %data_240_val_read, i7 108, i13 %data_241_val_read, i7 109, i13 %data_242_val_read, i7 110, i13 %data_243_val_read, i7 111, i13 %data_244_val_read, i7 112, i13 %data_245_val_read, i7 113, i13 %data_246_val_read, i7 114, i13 %data_247_val_read, i7 115, i13 %data_248_val_read, i7 116, i13 %data_249_val_read, i7 117, i13 %data_250_val_read, i7 118, i13 %data_251_val_read, i7 119, i13 %data_252_val_read, i7 120, i13 %data_253_val_read, i13 0, i7 %idx_read"   --->   Operation 177 'sparsemux' 'a_5' <Predicate = true> <Delay = 0.75> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.75ns)   --->   "%a_6 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.57i13.i13.i7, i7 64, i13 %data_198_val_read, i7 65, i13 %data_199_val_read, i7 66, i13 %data_200_val_read, i7 67, i13 %data_201_val_read, i7 68, i13 %data_202_val_read, i7 69, i13 %data_203_val_read, i7 70, i13 %data_204_val_read, i7 71, i13 %data_205_val_read, i7 72, i13 %data_206_val_read, i7 73, i13 %data_207_val_read, i7 74, i13 %data_208_val_read, i7 75, i13 %data_209_val_read, i7 76, i13 %data_210_val_read, i7 77, i13 %data_211_val_read, i7 78, i13 %data_212_val_read, i7 79, i13 %data_213_val_read, i7 80, i13 %data_214_val_read, i7 81, i13 %data_215_val_read, i7 82, i13 %data_216_val_read, i7 83, i13 %data_217_val_read, i7 84, i13 %data_218_val_read, i7 85, i13 %data_219_val_read, i7 86, i13 %data_220_val_read, i7 87, i13 %data_221_val_read, i7 88, i13 %data_222_val_read, i7 89, i13 %data_223_val_read, i7 90, i13 %data_224_val_read, i7 91, i13 %data_225_val_read, i7 92, i13 %data_226_val_read, i7 93, i13 %data_227_val_read, i7 94, i13 %data_228_val_read, i7 95, i13 %data_229_val_read, i7 96, i13 %data_230_val_read, i7 97, i13 %data_231_val_read, i7 98, i13 %data_232_val_read, i7 99, i13 %data_233_val_read, i7 100, i13 %data_234_val_read, i7 101, i13 %data_235_val_read, i7 102, i13 %data_236_val_read, i7 103, i13 %data_237_val_read, i7 104, i13 %data_238_val_read, i7 105, i13 %data_239_val_read, i7 106, i13 %data_240_val_read, i7 107, i13 %data_241_val_read, i7 108, i13 %data_242_val_read, i7 109, i13 %data_243_val_read, i7 110, i13 %data_244_val_read, i7 111, i13 %data_245_val_read, i7 112, i13 %data_246_val_read, i7 113, i13 %data_247_val_read, i7 114, i13 %data_248_val_read, i7 115, i13 %data_249_val_read, i7 116, i13 %data_250_val_read, i7 117, i13 %data_251_val_read, i7 118, i13 %data_252_val_read, i7 119, i13 %data_253_val_read, i7 120, i13 %data_254_val_read, i13 0, i7 %idx_read"   --->   Operation 178 'sparsemux' 'a_6' <Predicate = true> <Delay = 0.75> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.75ns)   --->   "%a_7 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.57i13.i13.i7, i7 64, i13 %data_199_val_read, i7 65, i13 %data_200_val_read, i7 66, i13 %data_201_val_read, i7 67, i13 %data_202_val_read, i7 68, i13 %data_203_val_read, i7 69, i13 %data_204_val_read, i7 70, i13 %data_205_val_read, i7 71, i13 %data_206_val_read, i7 72, i13 %data_207_val_read, i7 73, i13 %data_208_val_read, i7 74, i13 %data_209_val_read, i7 75, i13 %data_210_val_read, i7 76, i13 %data_211_val_read, i7 77, i13 %data_212_val_read, i7 78, i13 %data_213_val_read, i7 79, i13 %data_214_val_read, i7 80, i13 %data_215_val_read, i7 81, i13 %data_216_val_read, i7 82, i13 %data_217_val_read, i7 83, i13 %data_218_val_read, i7 84, i13 %data_219_val_read, i7 85, i13 %data_220_val_read, i7 86, i13 %data_221_val_read, i7 87, i13 %data_222_val_read, i7 88, i13 %data_223_val_read, i7 89, i13 %data_224_val_read, i7 90, i13 %data_225_val_read, i7 91, i13 %data_226_val_read, i7 92, i13 %data_227_val_read, i7 93, i13 %data_228_val_read, i7 94, i13 %data_229_val_read, i7 95, i13 %data_230_val_read, i7 96, i13 %data_231_val_read, i7 97, i13 %data_232_val_read, i7 98, i13 %data_233_val_read, i7 99, i13 %data_234_val_read, i7 100, i13 %data_235_val_read, i7 101, i13 %data_236_val_read, i7 102, i13 %data_237_val_read, i7 103, i13 %data_238_val_read, i7 104, i13 %data_239_val_read, i7 105, i13 %data_240_val_read, i7 106, i13 %data_241_val_read, i7 107, i13 %data_242_val_read, i7 108, i13 %data_243_val_read, i7 109, i13 %data_244_val_read, i7 110, i13 %data_245_val_read, i7 111, i13 %data_246_val_read, i7 112, i13 %data_247_val_read, i7 113, i13 %data_248_val_read, i7 114, i13 %data_249_val_read, i7 115, i13 %data_250_val_read, i7 116, i13 %data_251_val_read, i7 117, i13 %data_252_val_read, i7 118, i13 %data_253_val_read, i7 119, i13 %data_254_val_read, i7 120, i13 %data_255_val_read, i13 0, i7 %idx_read"   --->   Operation 179 'sparsemux' 'a_7' <Predicate = true> <Delay = 0.75> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.19>
ST_2 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_4)   --->   "%select_ln42 = select i1 %and_ln42_1, i1 %icmp_ln42_2, i1 %icmp_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 180 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_5)   --->   "%tmp_13603 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 181 'bitselect' 'tmp_13603' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_5)   --->   "%xor_ln42_64 = xor i1 %tmp_13603, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 182 'xor' 'xor_ln42_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_5)   --->   "%and_ln42_2 = and i1 %icmp_ln42_1, i1 %xor_ln42_64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 183 'and' 'and_ln42_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_5)   --->   "%select_ln42_1 = select i1 %and_ln42_1, i1 %and_ln42_2, i1 %icmp_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 184 'select' 'select_ln42_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_2)   --->   "%and_ln42_3 = and i1 %and_ln42_1, i1 %icmp_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 185 'and' 'and_ln42_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_4)   --->   "%xor_ln42_1 = xor i1 %select_ln42, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 186 'xor' 'xor_ln42_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_4)   --->   "%or_ln42_1 = or i1 %tmp_13602, i1 %xor_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 187 'or' 'or_ln42_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_4)   --->   "%xor_ln42_2 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 188 'xor' 'xor_ln42_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_4 = and i1 %or_ln42_1, i1 %xor_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 189 'and' 'and_ln42_4' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_5 = and i1 %tmp_13602, i1 %select_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 190 'and' 'and_ln42_5' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_2)   --->   "%or_ln42_48 = or i1 %and_ln42_3, i1 %and_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 191 'or' 'or_ln42_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_2)   --->   "%xor_ln42_3 = xor i1 %or_ln42_48, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 192 'xor' 'xor_ln42_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_2)   --->   "%and_ln42_6 = and i1 %tmp, i1 %xor_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 193 'and' 'and_ln42_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_3)   --->   "%select_ln42_2 = select i1 %and_ln42_4, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 194 'select' 'select_ln42_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_2 = or i1 %and_ln42_4, i1 %and_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 195 'or' 'or_ln42_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_3 = select i1 %or_ln42_2, i13 %select_ln42_2, i13 %add_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 196 'select' 'select_ln42_3' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_11)   --->   "%select_ln42_4 = select i1 %and_ln42_8, i1 %icmp_ln42_6, i1 %icmp_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'select' 'select_ln42_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_12)   --->   "%tmp_13609 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 198 'bitselect' 'tmp_13609' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_12)   --->   "%xor_ln42_65 = xor i1 %tmp_13609, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 199 'xor' 'xor_ln42_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_12)   --->   "%and_ln42_9 = and i1 %icmp_ln42_5, i1 %xor_ln42_65" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 200 'and' 'and_ln42_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_12)   --->   "%select_ln42_5 = select i1 %and_ln42_8, i1 %and_ln42_9, i1 %icmp_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 201 'select' 'select_ln42_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_5)   --->   "%and_ln42_10 = and i1 %and_ln42_8, i1 %icmp_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 202 'and' 'and_ln42_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_11)   --->   "%xor_ln42_5 = xor i1 %select_ln42_4, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 203 'xor' 'xor_ln42_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_11)   --->   "%or_ln42_4 = or i1 %tmp_13608, i1 %xor_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 204 'or' 'or_ln42_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_11)   --->   "%xor_ln42_6 = xor i1 %tmp_13604, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 205 'xor' 'xor_ln42_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_11 = and i1 %or_ln42_4, i1 %xor_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 206 'and' 'and_ln42_11' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_12 = and i1 %tmp_13608, i1 %select_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 207 'and' 'and_ln42_12' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_5)   --->   "%or_ln42_49 = or i1 %and_ln42_10, i1 %and_ln42_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 208 'or' 'or_ln42_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_5)   --->   "%xor_ln42_7 = xor i1 %or_ln42_49, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 209 'xor' 'xor_ln42_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_5)   --->   "%and_ln42_13 = and i1 %tmp_13604, i1 %xor_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 210 'and' 'and_ln42_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_7)   --->   "%select_ln42_6 = select i1 %and_ln42_11, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 211 'select' 'select_ln42_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_5 = or i1 %and_ln42_11, i1 %and_ln42_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 212 'or' 'or_ln42_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_7 = select i1 %or_ln42_5, i13 %select_ln42_6, i13 %add_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 213 'select' 'select_ln42_7' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_18)   --->   "%select_ln42_8 = select i1 %and_ln42_15, i1 %icmp_ln42_10, i1 %icmp_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 214 'select' 'select_ln42_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_19)   --->   "%tmp_13615 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_2, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 215 'bitselect' 'tmp_13615' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_19)   --->   "%xor_ln42_66 = xor i1 %tmp_13615, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 216 'xor' 'xor_ln42_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_19)   --->   "%and_ln42_16 = and i1 %icmp_ln42_9, i1 %xor_ln42_66" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 217 'and' 'and_ln42_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_19)   --->   "%select_ln42_9 = select i1 %and_ln42_15, i1 %and_ln42_16, i1 %icmp_ln42_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 218 'select' 'select_ln42_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_8)   --->   "%and_ln42_17 = and i1 %and_ln42_15, i1 %icmp_ln42_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 219 'and' 'and_ln42_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_18)   --->   "%xor_ln42_9 = xor i1 %select_ln42_8, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 220 'xor' 'xor_ln42_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_18)   --->   "%or_ln42_7 = or i1 %tmp_13614, i1 %xor_ln42_9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 221 'or' 'or_ln42_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_18)   --->   "%xor_ln42_10 = xor i1 %tmp_13610, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 222 'xor' 'xor_ln42_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_18 = and i1 %or_ln42_7, i1 %xor_ln42_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 223 'and' 'and_ln42_18' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_19 = and i1 %tmp_13614, i1 %select_ln42_9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 224 'and' 'and_ln42_19' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_8)   --->   "%or_ln42_50 = or i1 %and_ln42_17, i1 %and_ln42_19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 225 'or' 'or_ln42_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_8)   --->   "%xor_ln42_11 = xor i1 %or_ln42_50, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 226 'xor' 'xor_ln42_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_8)   --->   "%and_ln42_20 = and i1 %tmp_13610, i1 %xor_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 227 'and' 'and_ln42_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_11)   --->   "%select_ln42_10 = select i1 %and_ln42_18, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 228 'select' 'select_ln42_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_8 = or i1 %and_ln42_18, i1 %and_ln42_20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 229 'or' 'or_ln42_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_11 = select i1 %or_ln42_8, i13 %select_ln42_10, i13 %add_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 230 'select' 'select_ln42_11' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_25)   --->   "%select_ln42_12 = select i1 %and_ln42_22, i1 %icmp_ln42_14, i1 %icmp_ln42_15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 231 'select' 'select_ln42_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_26)   --->   "%tmp_13621 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_3, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 232 'bitselect' 'tmp_13621' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_26)   --->   "%xor_ln42_67 = xor i1 %tmp_13621, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 233 'xor' 'xor_ln42_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_26)   --->   "%and_ln42_23 = and i1 %icmp_ln42_13, i1 %xor_ln42_67" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 234 'and' 'and_ln42_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_26)   --->   "%select_ln42_13 = select i1 %and_ln42_22, i1 %and_ln42_23, i1 %icmp_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 235 'select' 'select_ln42_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_11)   --->   "%and_ln42_24 = and i1 %and_ln42_22, i1 %icmp_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 236 'and' 'and_ln42_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_25)   --->   "%xor_ln42_13 = xor i1 %select_ln42_12, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 237 'xor' 'xor_ln42_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_25)   --->   "%or_ln42_10 = or i1 %tmp_13620, i1 %xor_ln42_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 238 'or' 'or_ln42_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_25)   --->   "%xor_ln42_14 = xor i1 %tmp_13616, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 239 'xor' 'xor_ln42_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_25 = and i1 %or_ln42_10, i1 %xor_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 240 'and' 'and_ln42_25' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_26 = and i1 %tmp_13620, i1 %select_ln42_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 241 'and' 'and_ln42_26' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_11)   --->   "%or_ln42_51 = or i1 %and_ln42_24, i1 %and_ln42_26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 242 'or' 'or_ln42_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_11)   --->   "%xor_ln42_15 = xor i1 %or_ln42_51, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 243 'xor' 'xor_ln42_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_11)   --->   "%and_ln42_27 = and i1 %tmp_13616, i1 %xor_ln42_15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 244 'and' 'and_ln42_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_15)   --->   "%select_ln42_14 = select i1 %and_ln42_25, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 245 'select' 'select_ln42_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_11 = or i1 %and_ln42_25, i1 %and_ln42_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 246 'or' 'or_ln42_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_15 = select i1 %or_ln42_11, i13 %select_ln42_14, i13 %add_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 247 'select' 'select_ln42_15' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln73_6 = sext i13 %a_2" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 248 'sext' 'sext_ln73_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln73_7 = sext i13 %weights_52_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 249 'sext' 'sext_ln73_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (1.89ns)   --->   "%mul_ln73_4 = mul i26 %sext_ln73_6, i26 %sext_ln73_7" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 250 'mul' 'mul_ln73_4' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_13622 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_4, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 251 'bitselect' 'tmp_13622' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_4)   --->   "%trunc_ln42_4 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_4, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 252 'partselect' 'trunc_ln42_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_4)   --->   "%tmp_13623 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_4, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 253 'bitselect' 'tmp_13623' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_4)   --->   "%tmp_13624 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_4, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 254 'bitselect' 'tmp_13624' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln42_19 = trunc i26 %mul_ln73_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 255 'trunc' 'trunc_ln42_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.70ns)   --->   "%icmp_ln42_16 = icmp_ne  i8 %trunc_ln42_19, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 256 'icmp' 'icmp_ln42_16' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_29)   --->   "%tmp_13625 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_4, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 257 'bitselect' 'tmp_13625' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_4)   --->   "%or_ln42_12 = or i1 %tmp_13623, i1 %icmp_ln42_16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 258 'or' 'or_ln42_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_4)   --->   "%and_ln42_28 = and i1 %or_ln42_12, i1 %tmp_13624" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 259 'and' 'and_ln42_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_4)   --->   "%zext_ln42_4 = zext i1 %and_ln42_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 260 'zext' 'zext_ln42_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_4 = add i13 %trunc_ln42_4, i13 %zext_ln42_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 261 'add' 'add_ln42_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_13626 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_4, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 262 'bitselect' 'tmp_13626' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_29)   --->   "%xor_ln42_16 = xor i1 %tmp_13626, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 263 'xor' 'xor_ln42_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_29 = and i1 %tmp_13625, i1 %xor_ln42_16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 264 'and' 'and_ln42_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_5179 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_4, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 265 'partselect' 'tmp_5179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.57ns)   --->   "%icmp_ln42_17 = icmp_eq  i3 %tmp_5179, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 266 'icmp' 'icmp_ln42_17' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_5180 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_4, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 267 'partselect' 'tmp_5180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.70ns)   --->   "%icmp_ln42_18 = icmp_eq  i4 %tmp_5180, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 268 'icmp' 'icmp_ln42_18' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.70ns)   --->   "%icmp_ln42_19 = icmp_eq  i4 %tmp_5180, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 269 'icmp' 'icmp_ln42_19' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_32)   --->   "%select_ln42_16 = select i1 %and_ln42_29, i1 %icmp_ln42_18, i1 %icmp_ln42_19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 270 'select' 'select_ln42_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_33)   --->   "%tmp_13627 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_4, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 271 'bitselect' 'tmp_13627' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_33)   --->   "%xor_ln42_68 = xor i1 %tmp_13627, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 272 'xor' 'xor_ln42_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_33)   --->   "%and_ln42_30 = and i1 %icmp_ln42_17, i1 %xor_ln42_68" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 273 'and' 'and_ln42_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_33)   --->   "%select_ln42_17 = select i1 %and_ln42_29, i1 %and_ln42_30, i1 %icmp_ln42_18" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 274 'select' 'select_ln42_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_14)   --->   "%and_ln42_31 = and i1 %and_ln42_29, i1 %icmp_ln42_18" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 275 'and' 'and_ln42_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_32)   --->   "%xor_ln42_17 = xor i1 %select_ln42_16, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 276 'xor' 'xor_ln42_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_32)   --->   "%or_ln42_13 = or i1 %tmp_13626, i1 %xor_ln42_17" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 277 'or' 'or_ln42_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_32)   --->   "%xor_ln42_18 = xor i1 %tmp_13622, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 278 'xor' 'xor_ln42_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_32 = and i1 %or_ln42_13, i1 %xor_ln42_18" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 279 'and' 'and_ln42_32' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 280 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_33 = and i1 %tmp_13626, i1 %select_ln42_17" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 280 'and' 'and_ln42_33' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_14)   --->   "%or_ln42_52 = or i1 %and_ln42_31, i1 %and_ln42_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 281 'or' 'or_ln42_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_14)   --->   "%xor_ln42_19 = xor i1 %or_ln42_52, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 282 'xor' 'xor_ln42_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_14)   --->   "%and_ln42_34 = and i1 %tmp_13622, i1 %xor_ln42_19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 283 'and' 'and_ln42_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_19)   --->   "%select_ln42_18 = select i1 %and_ln42_32, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 284 'select' 'select_ln42_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_14 = or i1 %and_ln42_32, i1 %and_ln42_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 285 'or' 'or_ln42_14' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_19 = select i1 %or_ln42_14, i13 %select_ln42_18, i13 %add_ln42_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 286 'select' 'select_ln42_19' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln73_8 = sext i13 %weights_53_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 287 'sext' 'sext_ln73_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (1.89ns)   --->   "%mul_ln73_5 = mul i26 %sext_ln73_6, i26 %sext_ln73_8" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 288 'mul' 'mul_ln73_5' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_13628 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_5, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 289 'bitselect' 'tmp_13628' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_5)   --->   "%trunc_ln42_5 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_5, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 290 'partselect' 'trunc_ln42_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_5)   --->   "%tmp_13629 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_5, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 291 'bitselect' 'tmp_13629' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_5)   --->   "%tmp_13630 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_5, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 292 'bitselect' 'tmp_13630' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln42_20 = trunc i26 %mul_ln73_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 293 'trunc' 'trunc_ln42_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.70ns)   --->   "%icmp_ln42_20 = icmp_ne  i8 %trunc_ln42_20, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 294 'icmp' 'icmp_ln42_20' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_36)   --->   "%tmp_13631 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_5, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 295 'bitselect' 'tmp_13631' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_5)   --->   "%or_ln42_15 = or i1 %tmp_13629, i1 %icmp_ln42_20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 296 'or' 'or_ln42_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_5)   --->   "%and_ln42_35 = and i1 %or_ln42_15, i1 %tmp_13630" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 297 'and' 'and_ln42_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_5)   --->   "%zext_ln42_5 = zext i1 %and_ln42_35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 298 'zext' 'zext_ln42_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_5 = add i13 %trunc_ln42_5, i13 %zext_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 299 'add' 'add_ln42_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_13632 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_5, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 300 'bitselect' 'tmp_13632' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_36)   --->   "%xor_ln42_20 = xor i1 %tmp_13632, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 301 'xor' 'xor_ln42_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_36 = and i1 %tmp_13631, i1 %xor_ln42_20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 302 'and' 'and_ln42_36' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_5181 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_5, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 303 'partselect' 'tmp_5181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.57ns)   --->   "%icmp_ln42_21 = icmp_eq  i3 %tmp_5181, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 304 'icmp' 'icmp_ln42_21' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_5182 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_5, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 305 'partselect' 'tmp_5182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.70ns)   --->   "%icmp_ln42_22 = icmp_eq  i4 %tmp_5182, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 306 'icmp' 'icmp_ln42_22' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (0.70ns)   --->   "%icmp_ln42_23 = icmp_eq  i4 %tmp_5182, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 307 'icmp' 'icmp_ln42_23' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_39)   --->   "%select_ln42_20 = select i1 %and_ln42_36, i1 %icmp_ln42_22, i1 %icmp_ln42_23" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 308 'select' 'select_ln42_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_40)   --->   "%tmp_13633 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_5, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 309 'bitselect' 'tmp_13633' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_40)   --->   "%xor_ln42_69 = xor i1 %tmp_13633, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 310 'xor' 'xor_ln42_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_40)   --->   "%and_ln42_37 = and i1 %icmp_ln42_21, i1 %xor_ln42_69" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 311 'and' 'and_ln42_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_40)   --->   "%select_ln42_21 = select i1 %and_ln42_36, i1 %and_ln42_37, i1 %icmp_ln42_22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 312 'select' 'select_ln42_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_17)   --->   "%and_ln42_38 = and i1 %and_ln42_36, i1 %icmp_ln42_22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 313 'and' 'and_ln42_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_39)   --->   "%xor_ln42_21 = xor i1 %select_ln42_20, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 314 'xor' 'xor_ln42_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_39)   --->   "%or_ln42_16 = or i1 %tmp_13632, i1 %xor_ln42_21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 315 'or' 'or_ln42_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_39)   --->   "%xor_ln42_22 = xor i1 %tmp_13628, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 316 'xor' 'xor_ln42_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 317 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_39 = and i1 %or_ln42_16, i1 %xor_ln42_22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 317 'and' 'and_ln42_39' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 318 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_40 = and i1 %tmp_13632, i1 %select_ln42_21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 318 'and' 'and_ln42_40' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_17)   --->   "%or_ln42_53 = or i1 %and_ln42_38, i1 %and_ln42_40" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 319 'or' 'or_ln42_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_17)   --->   "%xor_ln42_23 = xor i1 %or_ln42_53, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 320 'xor' 'xor_ln42_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_17)   --->   "%and_ln42_41 = and i1 %tmp_13628, i1 %xor_ln42_23" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 321 'and' 'and_ln42_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_23)   --->   "%select_ln42_22 = select i1 %and_ln42_39, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 322 'select' 'select_ln42_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_17 = or i1 %and_ln42_39, i1 %and_ln42_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 323 'or' 'or_ln42_17' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_23 = select i1 %or_ln42_17, i13 %select_ln42_22, i13 %add_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 324 'select' 'select_ln42_23' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln73_9 = sext i13 %a_3" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 325 'sext' 'sext_ln73_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln73_10 = sext i13 %weights_54_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 326 'sext' 'sext_ln73_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (1.89ns)   --->   "%mul_ln73_6 = mul i26 %sext_ln73_9, i26 %sext_ln73_10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 327 'mul' 'mul_ln73_6' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_13634 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_6, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 328 'bitselect' 'tmp_13634' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_6)   --->   "%trunc_ln42_6 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_6, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 329 'partselect' 'trunc_ln42_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_6)   --->   "%tmp_13635 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_6, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 330 'bitselect' 'tmp_13635' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_6)   --->   "%tmp_13636 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_6, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 331 'bitselect' 'tmp_13636' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln42_21 = trunc i26 %mul_ln73_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 332 'trunc' 'trunc_ln42_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.70ns)   --->   "%icmp_ln42_24 = icmp_ne  i8 %trunc_ln42_21, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 333 'icmp' 'icmp_ln42_24' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_43)   --->   "%tmp_13637 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_6, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 334 'bitselect' 'tmp_13637' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_6)   --->   "%or_ln42_18 = or i1 %tmp_13635, i1 %icmp_ln42_24" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 335 'or' 'or_ln42_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_6)   --->   "%and_ln42_42 = and i1 %or_ln42_18, i1 %tmp_13636" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 336 'and' 'and_ln42_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_6)   --->   "%zext_ln42_6 = zext i1 %and_ln42_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 337 'zext' 'zext_ln42_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_6 = add i13 %trunc_ln42_6, i13 %zext_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 338 'add' 'add_ln42_6' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_13638 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_6, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 339 'bitselect' 'tmp_13638' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_43)   --->   "%xor_ln42_24 = xor i1 %tmp_13638, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 340 'xor' 'xor_ln42_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 341 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_43 = and i1 %tmp_13637, i1 %xor_ln42_24" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 341 'and' 'and_ln42_43' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_5183 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_6, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 342 'partselect' 'tmp_5183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.57ns)   --->   "%icmp_ln42_25 = icmp_eq  i3 %tmp_5183, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 343 'icmp' 'icmp_ln42_25' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_5184 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_6, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 344 'partselect' 'tmp_5184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.70ns)   --->   "%icmp_ln42_26 = icmp_eq  i4 %tmp_5184, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 345 'icmp' 'icmp_ln42_26' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 346 [1/1] (0.70ns)   --->   "%icmp_ln42_27 = icmp_eq  i4 %tmp_5184, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 346 'icmp' 'icmp_ln42_27' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_46)   --->   "%select_ln42_24 = select i1 %and_ln42_43, i1 %icmp_ln42_26, i1 %icmp_ln42_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 347 'select' 'select_ln42_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_47)   --->   "%tmp_13639 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_6, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 348 'bitselect' 'tmp_13639' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_47)   --->   "%xor_ln42_70 = xor i1 %tmp_13639, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 349 'xor' 'xor_ln42_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_47)   --->   "%and_ln42_44 = and i1 %icmp_ln42_25, i1 %xor_ln42_70" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 350 'and' 'and_ln42_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_47)   --->   "%select_ln42_25 = select i1 %and_ln42_43, i1 %and_ln42_44, i1 %icmp_ln42_26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 351 'select' 'select_ln42_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_20)   --->   "%and_ln42_45 = and i1 %and_ln42_43, i1 %icmp_ln42_26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 352 'and' 'and_ln42_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_46)   --->   "%xor_ln42_25 = xor i1 %select_ln42_24, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 353 'xor' 'xor_ln42_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_46)   --->   "%or_ln42_19 = or i1 %tmp_13638, i1 %xor_ln42_25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 354 'or' 'or_ln42_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_46)   --->   "%xor_ln42_26 = xor i1 %tmp_13634, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 355 'xor' 'xor_ln42_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 356 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_46 = and i1 %or_ln42_19, i1 %xor_ln42_26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 356 'and' 'and_ln42_46' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 357 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_47 = and i1 %tmp_13638, i1 %select_ln42_25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 357 'and' 'and_ln42_47' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_20)   --->   "%or_ln42_54 = or i1 %and_ln42_45, i1 %and_ln42_47" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 358 'or' 'or_ln42_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_20)   --->   "%xor_ln42_27 = xor i1 %or_ln42_54, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 359 'xor' 'xor_ln42_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_20)   --->   "%and_ln42_48 = and i1 %tmp_13634, i1 %xor_ln42_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 360 'and' 'and_ln42_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_27)   --->   "%select_ln42_26 = select i1 %and_ln42_46, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 361 'select' 'select_ln42_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 362 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_20 = or i1 %and_ln42_46, i1 %and_ln42_48" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 362 'or' 'or_ln42_20' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 363 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_27 = select i1 %or_ln42_20, i13 %select_ln42_26, i13 %add_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 363 'select' 'select_ln42_27' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln73_11 = sext i13 %weights_55_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 364 'sext' 'sext_ln73_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (1.89ns)   --->   "%mul_ln73_7 = mul i26 %sext_ln73_9, i26 %sext_ln73_11" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 365 'mul' 'mul_ln73_7' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_13640 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_7, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 366 'bitselect' 'tmp_13640' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_7)   --->   "%trunc_ln42_7 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_7, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 367 'partselect' 'trunc_ln42_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_7)   --->   "%tmp_13641 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_7, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 368 'bitselect' 'tmp_13641' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_7)   --->   "%tmp_13642 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_7, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 369 'bitselect' 'tmp_13642' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%trunc_ln42_22 = trunc i26 %mul_ln73_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 370 'trunc' 'trunc_ln42_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (0.70ns)   --->   "%icmp_ln42_28 = icmp_ne  i8 %trunc_ln42_22, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 371 'icmp' 'icmp_ln42_28' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_50)   --->   "%tmp_13643 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_7, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 372 'bitselect' 'tmp_13643' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_7)   --->   "%or_ln42_21 = or i1 %tmp_13641, i1 %icmp_ln42_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 373 'or' 'or_ln42_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_7)   --->   "%and_ln42_49 = and i1 %or_ln42_21, i1 %tmp_13642" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 374 'and' 'and_ln42_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_7)   --->   "%zext_ln42_7 = zext i1 %and_ln42_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 375 'zext' 'zext_ln42_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_7 = add i13 %trunc_ln42_7, i13 %zext_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 376 'add' 'add_ln42_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_13644 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_7, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 377 'bitselect' 'tmp_13644' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_50)   --->   "%xor_ln42_28 = xor i1 %tmp_13644, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 378 'xor' 'xor_ln42_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 379 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_50 = and i1 %tmp_13643, i1 %xor_ln42_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 379 'and' 'and_ln42_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_5185 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_7, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 380 'partselect' 'tmp_5185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.57ns)   --->   "%icmp_ln42_29 = icmp_eq  i3 %tmp_5185, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 381 'icmp' 'icmp_ln42_29' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_5186 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_7, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 382 'partselect' 'tmp_5186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (0.70ns)   --->   "%icmp_ln42_30 = icmp_eq  i4 %tmp_5186, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 383 'icmp' 'icmp_ln42_30' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 384 [1/1] (0.70ns)   --->   "%icmp_ln42_31 = icmp_eq  i4 %tmp_5186, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 384 'icmp' 'icmp_ln42_31' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_53)   --->   "%select_ln42_28 = select i1 %and_ln42_50, i1 %icmp_ln42_30, i1 %icmp_ln42_31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 385 'select' 'select_ln42_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_54)   --->   "%tmp_13645 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_7, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 386 'bitselect' 'tmp_13645' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_54)   --->   "%xor_ln42_71 = xor i1 %tmp_13645, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 387 'xor' 'xor_ln42_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_54)   --->   "%and_ln42_51 = and i1 %icmp_ln42_29, i1 %xor_ln42_71" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 388 'and' 'and_ln42_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_54)   --->   "%select_ln42_29 = select i1 %and_ln42_50, i1 %and_ln42_51, i1 %icmp_ln42_30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 389 'select' 'select_ln42_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_23)   --->   "%and_ln42_52 = and i1 %and_ln42_50, i1 %icmp_ln42_30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 390 'and' 'and_ln42_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_53)   --->   "%xor_ln42_29 = xor i1 %select_ln42_28, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 391 'xor' 'xor_ln42_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_53)   --->   "%or_ln42_22 = or i1 %tmp_13644, i1 %xor_ln42_29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 392 'or' 'or_ln42_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_53)   --->   "%xor_ln42_30 = xor i1 %tmp_13640, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 393 'xor' 'xor_ln42_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 394 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_53 = and i1 %or_ln42_22, i1 %xor_ln42_30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 394 'and' 'and_ln42_53' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 395 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_54 = and i1 %tmp_13644, i1 %select_ln42_29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 395 'and' 'and_ln42_54' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_23)   --->   "%or_ln42_55 = or i1 %and_ln42_52, i1 %and_ln42_54" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 396 'or' 'or_ln42_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_23)   --->   "%xor_ln42_31 = xor i1 %or_ln42_55, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 397 'xor' 'xor_ln42_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_23)   --->   "%and_ln42_55 = and i1 %tmp_13640, i1 %xor_ln42_31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 398 'and' 'and_ln42_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_31)   --->   "%select_ln42_30 = select i1 %and_ln42_53, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 399 'select' 'select_ln42_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 400 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_23 = or i1 %and_ln42_53, i1 %and_ln42_55" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 400 'or' 'or_ln42_23' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 401 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_31 = select i1 %or_ln42_23, i13 %select_ln42_30, i13 %add_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 401 'select' 'select_ln42_31' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln73_12 = sext i13 %a_4" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 402 'sext' 'sext_ln73_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln73_13 = sext i13 %weights_56_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 403 'sext' 'sext_ln73_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (1.89ns)   --->   "%mul_ln73_8 = mul i26 %sext_ln73_12, i26 %sext_ln73_13" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 404 'mul' 'mul_ln73_8' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_13646 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_8, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 405 'bitselect' 'tmp_13646' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_8)   --->   "%trunc_ln42_8 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_8, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 406 'partselect' 'trunc_ln42_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_8)   --->   "%tmp_13647 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_8, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 407 'bitselect' 'tmp_13647' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_8)   --->   "%tmp_13648 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_8, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 408 'bitselect' 'tmp_13648' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln42_23 = trunc i26 %mul_ln73_8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 409 'trunc' 'trunc_ln42_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.70ns)   --->   "%icmp_ln42_32 = icmp_ne  i8 %trunc_ln42_23, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 410 'icmp' 'icmp_ln42_32' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_57)   --->   "%tmp_13649 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_8, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 411 'bitselect' 'tmp_13649' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_8)   --->   "%or_ln42_24 = or i1 %tmp_13647, i1 %icmp_ln42_32" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 412 'or' 'or_ln42_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_8)   --->   "%and_ln42_56 = and i1 %or_ln42_24, i1 %tmp_13648" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 413 'and' 'and_ln42_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_8)   --->   "%zext_ln42_8 = zext i1 %and_ln42_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 414 'zext' 'zext_ln42_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 415 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_8 = add i13 %trunc_ln42_8, i13 %zext_ln42_8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 415 'add' 'add_ln42_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_13650 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_8, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 416 'bitselect' 'tmp_13650' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_57)   --->   "%xor_ln42_32 = xor i1 %tmp_13650, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 417 'xor' 'xor_ln42_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 418 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_57 = and i1 %tmp_13649, i1 %xor_ln42_32" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 418 'and' 'and_ln42_57' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_5187 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_8, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 419 'partselect' 'tmp_5187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 420 [1/1] (0.57ns)   --->   "%icmp_ln42_33 = icmp_eq  i3 %tmp_5187, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 420 'icmp' 'icmp_ln42_33' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_5188 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_8, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 421 'partselect' 'tmp_5188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 422 [1/1] (0.70ns)   --->   "%icmp_ln42_34 = icmp_eq  i4 %tmp_5188, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 422 'icmp' 'icmp_ln42_34' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 423 [1/1] (0.70ns)   --->   "%icmp_ln42_35 = icmp_eq  i4 %tmp_5188, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 423 'icmp' 'icmp_ln42_35' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_60)   --->   "%select_ln42_32 = select i1 %and_ln42_57, i1 %icmp_ln42_34, i1 %icmp_ln42_35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 424 'select' 'select_ln42_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_61)   --->   "%tmp_13651 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_8, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 425 'bitselect' 'tmp_13651' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_61)   --->   "%xor_ln42_72 = xor i1 %tmp_13651, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 426 'xor' 'xor_ln42_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_61)   --->   "%and_ln42_58 = and i1 %icmp_ln42_33, i1 %xor_ln42_72" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 427 'and' 'and_ln42_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_61)   --->   "%select_ln42_33 = select i1 %and_ln42_57, i1 %and_ln42_58, i1 %icmp_ln42_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 428 'select' 'select_ln42_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_26)   --->   "%and_ln42_59 = and i1 %and_ln42_57, i1 %icmp_ln42_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 429 'and' 'and_ln42_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_60)   --->   "%xor_ln42_33 = xor i1 %select_ln42_32, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 430 'xor' 'xor_ln42_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_60)   --->   "%or_ln42_25 = or i1 %tmp_13650, i1 %xor_ln42_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 431 'or' 'or_ln42_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_60)   --->   "%xor_ln42_34 = xor i1 %tmp_13646, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 432 'xor' 'xor_ln42_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 433 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_60 = and i1 %or_ln42_25, i1 %xor_ln42_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 433 'and' 'and_ln42_60' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 434 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_61 = and i1 %tmp_13650, i1 %select_ln42_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 434 'and' 'and_ln42_61' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_26)   --->   "%or_ln42_56 = or i1 %and_ln42_59, i1 %and_ln42_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 435 'or' 'or_ln42_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_26)   --->   "%xor_ln42_35 = xor i1 %or_ln42_56, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 436 'xor' 'xor_ln42_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_26)   --->   "%and_ln42_62 = and i1 %tmp_13646, i1 %xor_ln42_35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 437 'and' 'and_ln42_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_35)   --->   "%select_ln42_34 = select i1 %and_ln42_60, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 438 'select' 'select_ln42_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_26 = or i1 %and_ln42_60, i1 %and_ln42_62" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 439 'or' 'or_ln42_26' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 440 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_35 = select i1 %or_ln42_26, i13 %select_ln42_34, i13 %add_ln42_8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 440 'select' 'select_ln42_35' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln73_14 = sext i13 %weights_57_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 441 'sext' 'sext_ln73_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (1.89ns)   --->   "%mul_ln73_9 = mul i26 %sext_ln73_12, i26 %sext_ln73_14" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 442 'mul' 'mul_ln73_9' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_13652 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_9, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 443 'bitselect' 'tmp_13652' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_9)   --->   "%trunc_ln42_9 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_9, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 444 'partselect' 'trunc_ln42_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_9)   --->   "%tmp_13653 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_9, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 445 'bitselect' 'tmp_13653' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_9)   --->   "%tmp_13654 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_9, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 446 'bitselect' 'tmp_13654' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln42_24 = trunc i26 %mul_ln73_9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 447 'trunc' 'trunc_ln42_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 448 [1/1] (0.70ns)   --->   "%icmp_ln42_36 = icmp_ne  i8 %trunc_ln42_24, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 448 'icmp' 'icmp_ln42_36' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_64)   --->   "%tmp_13655 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 449 'bitselect' 'tmp_13655' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_9)   --->   "%or_ln42_27 = or i1 %tmp_13653, i1 %icmp_ln42_36" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 450 'or' 'or_ln42_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_9)   --->   "%and_ln42_63 = and i1 %or_ln42_27, i1 %tmp_13654" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 451 'and' 'and_ln42_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_9)   --->   "%zext_ln42_9 = zext i1 %and_ln42_63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 452 'zext' 'zext_ln42_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_9 = add i13 %trunc_ln42_9, i13 %zext_ln42_9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 453 'add' 'add_ln42_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_13656 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_9, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 454 'bitselect' 'tmp_13656' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_64)   --->   "%xor_ln42_36 = xor i1 %tmp_13656, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 455 'xor' 'xor_ln42_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 456 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_64 = and i1 %tmp_13655, i1 %xor_ln42_36" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 456 'and' 'and_ln42_64' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_5189 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_9, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 457 'partselect' 'tmp_5189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (0.57ns)   --->   "%icmp_ln42_37 = icmp_eq  i3 %tmp_5189, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 458 'icmp' 'icmp_ln42_37' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_5190 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_9, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 459 'partselect' 'tmp_5190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 460 [1/1] (0.70ns)   --->   "%icmp_ln42_38 = icmp_eq  i4 %tmp_5190, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 460 'icmp' 'icmp_ln42_38' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 461 [1/1] (0.70ns)   --->   "%icmp_ln42_39 = icmp_eq  i4 %tmp_5190, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 461 'icmp' 'icmp_ln42_39' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_67)   --->   "%select_ln42_36 = select i1 %and_ln42_64, i1 %icmp_ln42_38, i1 %icmp_ln42_39" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 462 'select' 'select_ln42_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_68)   --->   "%tmp_13657 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_9, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 463 'bitselect' 'tmp_13657' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_68)   --->   "%xor_ln42_73 = xor i1 %tmp_13657, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 464 'xor' 'xor_ln42_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_68)   --->   "%and_ln42_65 = and i1 %icmp_ln42_37, i1 %xor_ln42_73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 465 'and' 'and_ln42_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_68)   --->   "%select_ln42_37 = select i1 %and_ln42_64, i1 %and_ln42_65, i1 %icmp_ln42_38" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 466 'select' 'select_ln42_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_29)   --->   "%and_ln42_66 = and i1 %and_ln42_64, i1 %icmp_ln42_38" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 467 'and' 'and_ln42_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_67)   --->   "%xor_ln42_37 = xor i1 %select_ln42_36, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 468 'xor' 'xor_ln42_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_67)   --->   "%or_ln42_28 = or i1 %tmp_13656, i1 %xor_ln42_37" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 469 'or' 'or_ln42_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_67)   --->   "%xor_ln42_38 = xor i1 %tmp_13652, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 470 'xor' 'xor_ln42_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 471 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_67 = and i1 %or_ln42_28, i1 %xor_ln42_38" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 471 'and' 'and_ln42_67' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 472 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_68 = and i1 %tmp_13656, i1 %select_ln42_37" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 472 'and' 'and_ln42_68' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_29)   --->   "%or_ln42_57 = or i1 %and_ln42_66, i1 %and_ln42_68" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 473 'or' 'or_ln42_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_29)   --->   "%xor_ln42_39 = xor i1 %or_ln42_57, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 474 'xor' 'xor_ln42_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_29)   --->   "%and_ln42_69 = and i1 %tmp_13652, i1 %xor_ln42_39" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 475 'and' 'and_ln42_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_39)   --->   "%select_ln42_38 = select i1 %and_ln42_67, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 476 'select' 'select_ln42_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 477 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_29 = or i1 %and_ln42_67, i1 %and_ln42_69" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 477 'or' 'or_ln42_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 478 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_39 = select i1 %or_ln42_29, i13 %select_ln42_38, i13 %add_ln42_9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 478 'select' 'select_ln42_39' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln73_15 = sext i13 %a_5" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 479 'sext' 'sext_ln73_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln73_16 = sext i13 %weights_58_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 480 'sext' 'sext_ln73_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 481 [1/1] (1.89ns)   --->   "%mul_ln73_10 = mul i26 %sext_ln73_15, i26 %sext_ln73_16" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 481 'mul' 'mul_ln73_10' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_13658 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 482 'bitselect' 'tmp_13658' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_10)   --->   "%trunc_ln42_s = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_10, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 483 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_10)   --->   "%tmp_13659 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_10, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 484 'bitselect' 'tmp_13659' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_10)   --->   "%tmp_13660 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_10, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 485 'bitselect' 'tmp_13660' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 486 [1/1] (0.00ns)   --->   "%trunc_ln42_25 = trunc i26 %mul_ln73_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 486 'trunc' 'trunc_ln42_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.70ns)   --->   "%icmp_ln42_40 = icmp_ne  i8 %trunc_ln42_25, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 487 'icmp' 'icmp_ln42_40' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_71)   --->   "%tmp_13661 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_10, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 488 'bitselect' 'tmp_13661' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_10)   --->   "%or_ln42_30 = or i1 %tmp_13659, i1 %icmp_ln42_40" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 489 'or' 'or_ln42_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_10)   --->   "%and_ln42_70 = and i1 %or_ln42_30, i1 %tmp_13660" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 490 'and' 'and_ln42_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_10)   --->   "%zext_ln42_10 = zext i1 %and_ln42_70" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 491 'zext' 'zext_ln42_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 492 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_10 = add i13 %trunc_ln42_s, i13 %zext_ln42_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 492 'add' 'add_ln42_10' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_13662 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_10, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 493 'bitselect' 'tmp_13662' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_71)   --->   "%xor_ln42_40 = xor i1 %tmp_13662, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 494 'xor' 'xor_ln42_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 495 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_71 = and i1 %tmp_13661, i1 %xor_ln42_40" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 495 'and' 'and_ln42_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_5191 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_10, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 496 'partselect' 'tmp_5191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 497 [1/1] (0.57ns)   --->   "%icmp_ln42_41 = icmp_eq  i3 %tmp_5191, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 497 'icmp' 'icmp_ln42_41' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_5192 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_10, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 498 'partselect' 'tmp_5192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 499 [1/1] (0.70ns)   --->   "%icmp_ln42_42 = icmp_eq  i4 %tmp_5192, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 499 'icmp' 'icmp_ln42_42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 500 [1/1] (0.70ns)   --->   "%icmp_ln42_43 = icmp_eq  i4 %tmp_5192, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 500 'icmp' 'icmp_ln42_43' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_74)   --->   "%select_ln42_40 = select i1 %and_ln42_71, i1 %icmp_ln42_42, i1 %icmp_ln42_43" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 501 'select' 'select_ln42_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_75)   --->   "%tmp_13663 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_10, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 502 'bitselect' 'tmp_13663' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_75)   --->   "%xor_ln42_74 = xor i1 %tmp_13663, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 503 'xor' 'xor_ln42_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_75)   --->   "%and_ln42_72 = and i1 %icmp_ln42_41, i1 %xor_ln42_74" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 504 'and' 'and_ln42_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_75)   --->   "%select_ln42_41 = select i1 %and_ln42_71, i1 %and_ln42_72, i1 %icmp_ln42_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 505 'select' 'select_ln42_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_32)   --->   "%and_ln42_73 = and i1 %and_ln42_71, i1 %icmp_ln42_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 506 'and' 'and_ln42_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_74)   --->   "%xor_ln42_41 = xor i1 %select_ln42_40, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 507 'xor' 'xor_ln42_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_74)   --->   "%or_ln42_31 = or i1 %tmp_13662, i1 %xor_ln42_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 508 'or' 'or_ln42_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_74)   --->   "%xor_ln42_42 = xor i1 %tmp_13658, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 509 'xor' 'xor_ln42_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 510 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_74 = and i1 %or_ln42_31, i1 %xor_ln42_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 510 'and' 'and_ln42_74' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 511 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_75 = and i1 %tmp_13662, i1 %select_ln42_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 511 'and' 'and_ln42_75' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_32)   --->   "%or_ln42_58 = or i1 %and_ln42_73, i1 %and_ln42_75" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 512 'or' 'or_ln42_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_32)   --->   "%xor_ln42_43 = xor i1 %or_ln42_58, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 513 'xor' 'xor_ln42_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_32)   --->   "%and_ln42_76 = and i1 %tmp_13658, i1 %xor_ln42_43" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 514 'and' 'and_ln42_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_43)   --->   "%select_ln42_42 = select i1 %and_ln42_74, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 515 'select' 'select_ln42_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 516 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_32 = or i1 %and_ln42_74, i1 %and_ln42_76" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 516 'or' 'or_ln42_32' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 517 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_43 = select i1 %or_ln42_32, i13 %select_ln42_42, i13 %add_ln42_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 517 'select' 'select_ln42_43' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln73_17 = sext i13 %weights_59_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 518 'sext' 'sext_ln73_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 519 [1/1] (1.89ns)   --->   "%mul_ln73_11 = mul i26 %sext_ln73_15, i26 %sext_ln73_17" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 519 'mul' 'mul_ln73_11' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_13664 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_11, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 520 'bitselect' 'tmp_13664' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_11)   --->   "%trunc_ln42_10 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_11, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 521 'partselect' 'trunc_ln42_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_11)   --->   "%tmp_13665 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_11, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 522 'bitselect' 'tmp_13665' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_11)   --->   "%tmp_13666 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_11, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 523 'bitselect' 'tmp_13666' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 524 [1/1] (0.00ns)   --->   "%trunc_ln42_26 = trunc i26 %mul_ln73_11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 524 'trunc' 'trunc_ln42_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 525 [1/1] (0.70ns)   --->   "%icmp_ln42_44 = icmp_ne  i8 %trunc_ln42_26, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 525 'icmp' 'icmp_ln42_44' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_78)   --->   "%tmp_13667 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_11, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 526 'bitselect' 'tmp_13667' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_11)   --->   "%or_ln42_33 = or i1 %tmp_13665, i1 %icmp_ln42_44" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 527 'or' 'or_ln42_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_11)   --->   "%and_ln42_77 = and i1 %or_ln42_33, i1 %tmp_13666" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 528 'and' 'and_ln42_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_11)   --->   "%zext_ln42_11 = zext i1 %and_ln42_77" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 529 'zext' 'zext_ln42_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 530 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_11 = add i13 %trunc_ln42_10, i13 %zext_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 530 'add' 'add_ln42_11' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 531 [1/1] (0.00ns)   --->   "%tmp_13668 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_11, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 531 'bitselect' 'tmp_13668' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_78)   --->   "%xor_ln42_44 = xor i1 %tmp_13668, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 532 'xor' 'xor_ln42_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 533 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_78 = and i1 %tmp_13667, i1 %xor_ln42_44" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 533 'and' 'and_ln42_78' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_5193 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_11, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 534 'partselect' 'tmp_5193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 535 [1/1] (0.57ns)   --->   "%icmp_ln42_45 = icmp_eq  i3 %tmp_5193, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 535 'icmp' 'icmp_ln42_45' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_5194 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_11, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 536 'partselect' 'tmp_5194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 537 [1/1] (0.70ns)   --->   "%icmp_ln42_46 = icmp_eq  i4 %tmp_5194, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 537 'icmp' 'icmp_ln42_46' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 538 [1/1] (0.70ns)   --->   "%icmp_ln42_47 = icmp_eq  i4 %tmp_5194, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 538 'icmp' 'icmp_ln42_47' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_81)   --->   "%select_ln42_44 = select i1 %and_ln42_78, i1 %icmp_ln42_46, i1 %icmp_ln42_47" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 539 'select' 'select_ln42_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_82)   --->   "%tmp_13669 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_11, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 540 'bitselect' 'tmp_13669' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_82)   --->   "%xor_ln42_75 = xor i1 %tmp_13669, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 541 'xor' 'xor_ln42_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_82)   --->   "%and_ln42_79 = and i1 %icmp_ln42_45, i1 %xor_ln42_75" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 542 'and' 'and_ln42_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_82)   --->   "%select_ln42_45 = select i1 %and_ln42_78, i1 %and_ln42_79, i1 %icmp_ln42_46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 543 'select' 'select_ln42_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_35)   --->   "%and_ln42_80 = and i1 %and_ln42_78, i1 %icmp_ln42_46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 544 'and' 'and_ln42_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_81)   --->   "%xor_ln42_45 = xor i1 %select_ln42_44, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 545 'xor' 'xor_ln42_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_81)   --->   "%or_ln42_34 = or i1 %tmp_13668, i1 %xor_ln42_45" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 546 'or' 'or_ln42_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_81)   --->   "%xor_ln42_46 = xor i1 %tmp_13664, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 547 'xor' 'xor_ln42_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 548 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_81 = and i1 %or_ln42_34, i1 %xor_ln42_46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 548 'and' 'and_ln42_81' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_82 = and i1 %tmp_13668, i1 %select_ln42_45" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 549 'and' 'and_ln42_82' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_35)   --->   "%or_ln42_59 = or i1 %and_ln42_80, i1 %and_ln42_82" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 550 'or' 'or_ln42_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_35)   --->   "%xor_ln42_47 = xor i1 %or_ln42_59, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 551 'xor' 'xor_ln42_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_35)   --->   "%and_ln42_83 = and i1 %tmp_13664, i1 %xor_ln42_47" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 552 'and' 'and_ln42_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_47)   --->   "%select_ln42_46 = select i1 %and_ln42_81, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 553 'select' 'select_ln42_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 554 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_35 = or i1 %and_ln42_81, i1 %and_ln42_83" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 554 'or' 'or_ln42_35' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 555 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_47 = select i1 %or_ln42_35, i13 %select_ln42_46, i13 %add_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 555 'select' 'select_ln42_47' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln73_18 = sext i13 %a_6" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 556 'sext' 'sext_ln73_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln73_19 = sext i13 %weights_60_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 557 'sext' 'sext_ln73_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 558 [1/1] (1.89ns)   --->   "%mul_ln73_12 = mul i26 %sext_ln73_18, i26 %sext_ln73_19" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 558 'mul' 'mul_ln73_12' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_13670 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_12, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 559 'bitselect' 'tmp_13670' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%trunc_ln42_11 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_12, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 560 'partselect' 'trunc_ln42_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%tmp_13671 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_12, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 561 'bitselect' 'tmp_13671' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%tmp_13672 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_12, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 562 'bitselect' 'tmp_13672' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 563 [1/1] (0.00ns)   --->   "%trunc_ln42_27 = trunc i26 %mul_ln73_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 563 'trunc' 'trunc_ln42_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (0.70ns)   --->   "%icmp_ln42_48 = icmp_ne  i8 %trunc_ln42_27, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 564 'icmp' 'icmp_ln42_48' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_85)   --->   "%tmp_13673 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_12, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 565 'bitselect' 'tmp_13673' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%or_ln42_36 = or i1 %tmp_13671, i1 %icmp_ln42_48" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 566 'or' 'or_ln42_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%and_ln42_84 = and i1 %or_ln42_36, i1 %tmp_13672" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 567 'and' 'and_ln42_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%zext_ln42_12 = zext i1 %and_ln42_84" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 568 'zext' 'zext_ln42_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 569 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_12 = add i13 %trunc_ln42_11, i13 %zext_ln42_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 569 'add' 'add_ln42_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_13674 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_12, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 570 'bitselect' 'tmp_13674' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_85)   --->   "%xor_ln42_48 = xor i1 %tmp_13674, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 571 'xor' 'xor_ln42_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 572 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_85 = and i1 %tmp_13673, i1 %xor_ln42_48" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 572 'and' 'and_ln42_85' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_5195 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_12, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 573 'partselect' 'tmp_5195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 574 [1/1] (0.57ns)   --->   "%icmp_ln42_49 = icmp_eq  i3 %tmp_5195, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 574 'icmp' 'icmp_ln42_49' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 575 [1/1] (0.00ns)   --->   "%tmp_5196 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_12, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 575 'partselect' 'tmp_5196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 576 [1/1] (0.70ns)   --->   "%icmp_ln42_50 = icmp_eq  i4 %tmp_5196, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 576 'icmp' 'icmp_ln42_50' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.70ns)   --->   "%icmp_ln42_51 = icmp_eq  i4 %tmp_5196, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 577 'icmp' 'icmp_ln42_51' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_88)   --->   "%select_ln42_48 = select i1 %and_ln42_85, i1 %icmp_ln42_50, i1 %icmp_ln42_51" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 578 'select' 'select_ln42_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_89)   --->   "%tmp_13675 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_12, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 579 'bitselect' 'tmp_13675' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_89)   --->   "%xor_ln42_76 = xor i1 %tmp_13675, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 580 'xor' 'xor_ln42_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_89)   --->   "%and_ln42_86 = and i1 %icmp_ln42_49, i1 %xor_ln42_76" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 581 'and' 'and_ln42_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_89)   --->   "%select_ln42_49 = select i1 %and_ln42_85, i1 %and_ln42_86, i1 %icmp_ln42_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 582 'select' 'select_ln42_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_38)   --->   "%and_ln42_87 = and i1 %and_ln42_85, i1 %icmp_ln42_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 583 'and' 'and_ln42_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_88)   --->   "%xor_ln42_49 = xor i1 %select_ln42_48, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 584 'xor' 'xor_ln42_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_88)   --->   "%or_ln42_37 = or i1 %tmp_13674, i1 %xor_ln42_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 585 'or' 'or_ln42_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_88)   --->   "%xor_ln42_50 = xor i1 %tmp_13670, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 586 'xor' 'xor_ln42_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 587 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_88 = and i1 %or_ln42_37, i1 %xor_ln42_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 587 'and' 'and_ln42_88' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 588 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_89 = and i1 %tmp_13674, i1 %select_ln42_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 588 'and' 'and_ln42_89' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_38)   --->   "%or_ln42_60 = or i1 %and_ln42_87, i1 %and_ln42_89" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 589 'or' 'or_ln42_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_38)   --->   "%xor_ln42_51 = xor i1 %or_ln42_60, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 590 'xor' 'xor_ln42_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_38)   --->   "%and_ln42_90 = and i1 %tmp_13670, i1 %xor_ln42_51" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 591 'and' 'and_ln42_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_51)   --->   "%select_ln42_50 = select i1 %and_ln42_88, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 592 'select' 'select_ln42_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 593 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_38 = or i1 %and_ln42_88, i1 %and_ln42_90" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 593 'or' 'or_ln42_38' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 594 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_51 = select i1 %or_ln42_38, i13 %select_ln42_50, i13 %add_ln42_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 594 'select' 'select_ln42_51' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln73_20 = sext i13 %weights_61_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 595 'sext' 'sext_ln73_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 596 [1/1] (1.89ns)   --->   "%mul_ln73_13 = mul i26 %sext_ln73_18, i26 %sext_ln73_20" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 596 'mul' 'mul_ln73_13' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 597 [1/1] (0.00ns)   --->   "%tmp_13676 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_13, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 597 'bitselect' 'tmp_13676' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%trunc_ln42_12 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_13, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 598 'partselect' 'trunc_ln42_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%tmp_13677 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_13, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 599 'bitselect' 'tmp_13677' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%tmp_13678 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_13, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 600 'bitselect' 'tmp_13678' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 601 [1/1] (0.00ns)   --->   "%trunc_ln42_28 = trunc i26 %mul_ln73_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 601 'trunc' 'trunc_ln42_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 602 [1/1] (0.70ns)   --->   "%icmp_ln42_52 = icmp_ne  i8 %trunc_ln42_28, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 602 'icmp' 'icmp_ln42_52' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_92)   --->   "%tmp_13679 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_13, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 603 'bitselect' 'tmp_13679' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%or_ln42_39 = or i1 %tmp_13677, i1 %icmp_ln42_52" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 604 'or' 'or_ln42_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%and_ln42_91 = and i1 %or_ln42_39, i1 %tmp_13678" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 605 'and' 'and_ln42_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%zext_ln42_13 = zext i1 %and_ln42_91" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 606 'zext' 'zext_ln42_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 607 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_13 = add i13 %trunc_ln42_12, i13 %zext_ln42_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 607 'add' 'add_ln42_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_13680 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_13, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 608 'bitselect' 'tmp_13680' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_92)   --->   "%xor_ln42_52 = xor i1 %tmp_13680, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 609 'xor' 'xor_ln42_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 610 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_92 = and i1 %tmp_13679, i1 %xor_ln42_52" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 610 'and' 'and_ln42_92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 611 [1/1] (0.00ns)   --->   "%tmp_5197 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_13, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 611 'partselect' 'tmp_5197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 612 [1/1] (0.57ns)   --->   "%icmp_ln42_53 = icmp_eq  i3 %tmp_5197, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 612 'icmp' 'icmp_ln42_53' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 613 [1/1] (0.00ns)   --->   "%tmp_5198 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_13, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 613 'partselect' 'tmp_5198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 614 [1/1] (0.70ns)   --->   "%icmp_ln42_54 = icmp_eq  i4 %tmp_5198, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 614 'icmp' 'icmp_ln42_54' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 615 [1/1] (0.70ns)   --->   "%icmp_ln42_55 = icmp_eq  i4 %tmp_5198, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 615 'icmp' 'icmp_ln42_55' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_95)   --->   "%select_ln42_52 = select i1 %and_ln42_92, i1 %icmp_ln42_54, i1 %icmp_ln42_55" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 616 'select' 'select_ln42_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_96)   --->   "%tmp_13681 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_13, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 617 'bitselect' 'tmp_13681' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_96)   --->   "%xor_ln42_77 = xor i1 %tmp_13681, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 618 'xor' 'xor_ln42_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_96)   --->   "%and_ln42_93 = and i1 %icmp_ln42_53, i1 %xor_ln42_77" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 619 'and' 'and_ln42_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_96)   --->   "%select_ln42_53 = select i1 %and_ln42_92, i1 %and_ln42_93, i1 %icmp_ln42_54" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 620 'select' 'select_ln42_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_41)   --->   "%and_ln42_94 = and i1 %and_ln42_92, i1 %icmp_ln42_54" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 621 'and' 'and_ln42_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_95)   --->   "%xor_ln42_53 = xor i1 %select_ln42_52, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 622 'xor' 'xor_ln42_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_95)   --->   "%or_ln42_40 = or i1 %tmp_13680, i1 %xor_ln42_53" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 623 'or' 'or_ln42_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_95)   --->   "%xor_ln42_54 = xor i1 %tmp_13676, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 624 'xor' 'xor_ln42_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 625 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_95 = and i1 %or_ln42_40, i1 %xor_ln42_54" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 625 'and' 'and_ln42_95' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 626 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_96 = and i1 %tmp_13680, i1 %select_ln42_53" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 626 'and' 'and_ln42_96' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_41)   --->   "%or_ln42_61 = or i1 %and_ln42_94, i1 %and_ln42_96" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 627 'or' 'or_ln42_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_41)   --->   "%xor_ln42_55 = xor i1 %or_ln42_61, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 628 'xor' 'xor_ln42_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_41)   --->   "%and_ln42_97 = and i1 %tmp_13676, i1 %xor_ln42_55" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 629 'and' 'and_ln42_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_55)   --->   "%select_ln42_54 = select i1 %and_ln42_95, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 630 'select' 'select_ln42_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 631 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_41 = or i1 %and_ln42_95, i1 %and_ln42_97" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 631 'or' 'or_ln42_41' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 632 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_55 = select i1 %or_ln42_41, i13 %select_ln42_54, i13 %add_ln42_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 632 'select' 'select_ln42_55' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln73_21 = sext i13 %a_7" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 633 'sext' 'sext_ln73_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 634 [1/1] (0.00ns)   --->   "%sext_ln73_22 = sext i13 %weights_62_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 634 'sext' 'sext_ln73_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 635 [1/1] (1.89ns)   --->   "%mul_ln73_14 = mul i26 %sext_ln73_21, i26 %sext_ln73_22" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 635 'mul' 'mul_ln73_14' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 636 [1/1] (0.00ns)   --->   "%tmp_13682 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_14, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 636 'bitselect' 'tmp_13682' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%trunc_ln42_13 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_14, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 637 'partselect' 'trunc_ln42_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%tmp_13683 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_14, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 638 'bitselect' 'tmp_13683' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%tmp_13684 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_14, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 639 'bitselect' 'tmp_13684' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 640 [1/1] (0.00ns)   --->   "%trunc_ln42_29 = trunc i26 %mul_ln73_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 640 'trunc' 'trunc_ln42_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 641 [1/1] (0.70ns)   --->   "%icmp_ln42_56 = icmp_ne  i8 %trunc_ln42_29, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 641 'icmp' 'icmp_ln42_56' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_99)   --->   "%tmp_13685 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_14, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 642 'bitselect' 'tmp_13685' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%or_ln42_42 = or i1 %tmp_13683, i1 %icmp_ln42_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 643 'or' 'or_ln42_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%and_ln42_98 = and i1 %or_ln42_42, i1 %tmp_13684" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 644 'and' 'and_ln42_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%zext_ln42_14 = zext i1 %and_ln42_98" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 645 'zext' 'zext_ln42_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 646 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_14 = add i13 %trunc_ln42_13, i13 %zext_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 646 'add' 'add_ln42_14' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 647 [1/1] (0.00ns)   --->   "%tmp_13686 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_14, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 647 'bitselect' 'tmp_13686' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_99)   --->   "%xor_ln42_56 = xor i1 %tmp_13686, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 648 'xor' 'xor_ln42_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 649 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_99 = and i1 %tmp_13685, i1 %xor_ln42_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 649 'and' 'and_ln42_99' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 650 [1/1] (0.00ns)   --->   "%tmp_5199 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_14, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 650 'partselect' 'tmp_5199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 651 [1/1] (0.57ns)   --->   "%icmp_ln42_57 = icmp_eq  i3 %tmp_5199, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 651 'icmp' 'icmp_ln42_57' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 652 [1/1] (0.00ns)   --->   "%tmp_5200 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_14, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 652 'partselect' 'tmp_5200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 653 [1/1] (0.70ns)   --->   "%icmp_ln42_58 = icmp_eq  i4 %tmp_5200, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 653 'icmp' 'icmp_ln42_58' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 654 [1/1] (0.70ns)   --->   "%icmp_ln42_59 = icmp_eq  i4 %tmp_5200, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 654 'icmp' 'icmp_ln42_59' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_102)   --->   "%select_ln42_56 = select i1 %and_ln42_99, i1 %icmp_ln42_58, i1 %icmp_ln42_59" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 655 'select' 'select_ln42_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_103)   --->   "%tmp_13687 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_14, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 656 'bitselect' 'tmp_13687' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_103)   --->   "%xor_ln42_78 = xor i1 %tmp_13687, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 657 'xor' 'xor_ln42_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_103)   --->   "%and_ln42_100 = and i1 %icmp_ln42_57, i1 %xor_ln42_78" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 658 'and' 'and_ln42_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_103)   --->   "%select_ln42_57 = select i1 %and_ln42_99, i1 %and_ln42_100, i1 %icmp_ln42_58" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 659 'select' 'select_ln42_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_44)   --->   "%and_ln42_101 = and i1 %and_ln42_99, i1 %icmp_ln42_58" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 660 'and' 'and_ln42_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_102)   --->   "%xor_ln42_57 = xor i1 %select_ln42_56, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 661 'xor' 'xor_ln42_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_102)   --->   "%or_ln42_43 = or i1 %tmp_13686, i1 %xor_ln42_57" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 662 'or' 'or_ln42_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_102)   --->   "%xor_ln42_58 = xor i1 %tmp_13682, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 663 'xor' 'xor_ln42_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 664 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_102 = and i1 %or_ln42_43, i1 %xor_ln42_58" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 664 'and' 'and_ln42_102' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 665 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_103 = and i1 %tmp_13686, i1 %select_ln42_57" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 665 'and' 'and_ln42_103' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_44)   --->   "%or_ln42_62 = or i1 %and_ln42_101, i1 %and_ln42_103" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 666 'or' 'or_ln42_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_44)   --->   "%xor_ln42_59 = xor i1 %or_ln42_62, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 667 'xor' 'xor_ln42_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_44)   --->   "%and_ln42_104 = and i1 %tmp_13682, i1 %xor_ln42_59" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 668 'and' 'and_ln42_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_59)   --->   "%select_ln42_58 = select i1 %and_ln42_102, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 669 'select' 'select_ln42_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 670 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_44 = or i1 %and_ln42_102, i1 %and_ln42_104" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 670 'or' 'or_ln42_44' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 671 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_59 = select i1 %or_ln42_44, i13 %select_ln42_58, i13 %add_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 671 'select' 'select_ln42_59' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 672 [1/1] (0.00ns)   --->   "%sext_ln73_23 = sext i13 %weights_63_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 672 'sext' 'sext_ln73_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 673 [1/1] (1.89ns)   --->   "%mul_ln73_15 = mul i26 %sext_ln73_21, i26 %sext_ln73_23" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 673 'mul' 'mul_ln73_15' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 674 [1/1] (0.00ns)   --->   "%tmp_13688 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_15, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 674 'bitselect' 'tmp_13688' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%trunc_ln42_14 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_15, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 675 'partselect' 'trunc_ln42_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%tmp_13689 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_15, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 676 'bitselect' 'tmp_13689' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%tmp_13690 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_15, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 677 'bitselect' 'tmp_13690' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 678 [1/1] (0.00ns)   --->   "%trunc_ln42_30 = trunc i26 %mul_ln73_15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 678 'trunc' 'trunc_ln42_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 679 [1/1] (0.70ns)   --->   "%icmp_ln42_60 = icmp_ne  i8 %trunc_ln42_30, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 679 'icmp' 'icmp_ln42_60' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_106)   --->   "%tmp_13691 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_15, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 680 'bitselect' 'tmp_13691' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%or_ln42_45 = or i1 %tmp_13689, i1 %icmp_ln42_60" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 681 'or' 'or_ln42_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%and_ln42_105 = and i1 %or_ln42_45, i1 %tmp_13690" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 682 'and' 'and_ln42_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%zext_ln42_15 = zext i1 %and_ln42_105" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 683 'zext' 'zext_ln42_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 684 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_15 = add i13 %trunc_ln42_14, i13 %zext_ln42_15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 684 'add' 'add_ln42_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 685 [1/1] (0.00ns)   --->   "%tmp_13692 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_15, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 685 'bitselect' 'tmp_13692' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_106)   --->   "%xor_ln42_60 = xor i1 %tmp_13692, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 686 'xor' 'xor_ln42_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 687 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_106 = and i1 %tmp_13691, i1 %xor_ln42_60" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 687 'and' 'and_ln42_106' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 688 [1/1] (0.00ns)   --->   "%tmp_5201 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_15, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 688 'partselect' 'tmp_5201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 689 [1/1] (0.57ns)   --->   "%icmp_ln42_61 = icmp_eq  i3 %tmp_5201, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 689 'icmp' 'icmp_ln42_61' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 690 [1/1] (0.00ns)   --->   "%tmp_5202 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_15, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 690 'partselect' 'tmp_5202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 691 [1/1] (0.70ns)   --->   "%icmp_ln42_62 = icmp_eq  i4 %tmp_5202, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 691 'icmp' 'icmp_ln42_62' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 692 [1/1] (0.70ns)   --->   "%icmp_ln42_63 = icmp_eq  i4 %tmp_5202, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 692 'icmp' 'icmp_ln42_63' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_109)   --->   "%select_ln42_60 = select i1 %and_ln42_106, i1 %icmp_ln42_62, i1 %icmp_ln42_63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 693 'select' 'select_ln42_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_110)   --->   "%tmp_13693 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_15, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 694 'bitselect' 'tmp_13693' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_110)   --->   "%xor_ln42_79 = xor i1 %tmp_13693, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 695 'xor' 'xor_ln42_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_110)   --->   "%and_ln42_107 = and i1 %icmp_ln42_61, i1 %xor_ln42_79" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 696 'and' 'and_ln42_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_110)   --->   "%select_ln42_61 = select i1 %and_ln42_106, i1 %and_ln42_107, i1 %icmp_ln42_62" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 697 'select' 'select_ln42_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_47)   --->   "%and_ln42_108 = and i1 %and_ln42_106, i1 %icmp_ln42_62" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 698 'and' 'and_ln42_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_109)   --->   "%xor_ln42_61 = xor i1 %select_ln42_60, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 699 'xor' 'xor_ln42_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_109)   --->   "%or_ln42_46 = or i1 %tmp_13692, i1 %xor_ln42_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 700 'or' 'or_ln42_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_109)   --->   "%xor_ln42_62 = xor i1 %tmp_13688, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 701 'xor' 'xor_ln42_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 702 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_109 = and i1 %or_ln42_46, i1 %xor_ln42_62" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 702 'and' 'and_ln42_109' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 703 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_110 = and i1 %tmp_13692, i1 %select_ln42_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 703 'and' 'and_ln42_110' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_47)   --->   "%or_ln42_63 = or i1 %and_ln42_108, i1 %and_ln42_110" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 704 'or' 'or_ln42_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_47)   --->   "%xor_ln42_63 = xor i1 %or_ln42_63, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 705 'xor' 'xor_ln42_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_47)   --->   "%and_ln42_111 = and i1 %tmp_13688, i1 %xor_ln42_63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 706 'and' 'and_ln42_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_63)   --->   "%select_ln42_62 = select i1 %and_ln42_109, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 707 'select' 'select_ln42_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 708 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_47 = or i1 %and_ln42_109, i1 %and_ln42_111" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 708 'or' 'or_ln42_47' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 709 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_63 = select i1 %or_ln42_47, i13 %select_ln42_62, i13 %add_ln42_15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 709 'select' 'select_ln42_63' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i13 %select_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 710 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 711 [1/1] (0.00ns)   --->   "%sext_ln58_1 = sext i13 %select_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 711 'sext' 'sext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 712 [1/1] (0.75ns)   --->   "%add_ln58_14 = add i13 %select_ln42_11, i13 %select_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 712 'add' 'add_ln58_14' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 713 [1/1] (0.75ns)   --->   "%add_ln58 = add i14 %sext_ln58_1, i14 %sext_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 713 'add' 'add_ln58' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 714 [1/1] (0.00ns)   --->   "%tmp_13694 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 714 'bitselect' 'tmp_13694' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 715 [1/1] (0.00ns)   --->   "%tmp_13695 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_14, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 715 'bitselect' 'tmp_13695' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_2)   --->   "%xor_ln58 = xor i1 %tmp_13694, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 716 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_2)   --->   "%and_ln58 = and i1 %tmp_13695, i1 %xor_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 717 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_1)   --->   "%xor_ln58_1 = xor i1 %tmp_13695, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 718 'xor' 'xor_ln58_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_1)   --->   "%and_ln58_1 = and i1 %tmp_13694, i1 %xor_ln58_1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 719 'and' 'and_ln58_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 720 [1/1] (0.12ns)   --->   "%xor_ln58_2 = xor i1 %tmp_13694, i1 %tmp_13695" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 720 'xor' 'xor_ln58_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_2)   --->   "%xor_ln58_3 = xor i1 %xor_ln58_2, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 721 'xor' 'xor_ln58_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_2)   --->   "%or_ln58 = or i1 %and_ln58, i1 %xor_ln58_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 722 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_2)   --->   "%select_ln58 = select i1 %xor_ln58_2, i13 4095, i13 %add_ln58_14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 723 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 724 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_1 = select i1 %and_ln58_1, i13 4096, i13 %add_ln58_14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 724 'select' 'select_ln58_1' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 725 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_2 = select i1 %or_ln58, i13 %select_ln58, i13 %select_ln58_1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 725 'select' 'select_ln58_2' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln58_2 = sext i13 %select_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 726 'sext' 'sext_ln58_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 727 [1/1] (0.00ns)   --->   "%sext_ln58_3 = sext i13 %select_ln42_15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 727 'sext' 'sext_ln58_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 728 [1/1] (0.75ns)   --->   "%add_ln58_15 = add i13 %select_ln42_15, i13 %select_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 728 'add' 'add_ln58_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 729 [1/1] (0.75ns)   --->   "%add_ln58_1 = add i14 %sext_ln58_3, i14 %sext_ln58_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 729 'add' 'add_ln58_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 730 [1/1] (0.00ns)   --->   "%tmp_13696 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_1, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 730 'bitselect' 'tmp_13696' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 731 [1/1] (0.00ns)   --->   "%tmp_13697 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_15, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 731 'bitselect' 'tmp_13697' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_5)   --->   "%xor_ln58_4 = xor i1 %tmp_13696, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 732 'xor' 'xor_ln58_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_5)   --->   "%and_ln58_2 = and i1 %tmp_13697, i1 %xor_ln58_4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 733 'and' 'and_ln58_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4)   --->   "%xor_ln58_5 = xor i1 %tmp_13697, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 734 'xor' 'xor_ln58_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4)   --->   "%and_ln58_3 = and i1 %tmp_13696, i1 %xor_ln58_5" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 735 'and' 'and_ln58_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 736 [1/1] (0.12ns)   --->   "%xor_ln58_6 = xor i1 %tmp_13696, i1 %tmp_13697" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 736 'xor' 'xor_ln58_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_5)   --->   "%xor_ln58_7 = xor i1 %xor_ln58_6, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 737 'xor' 'xor_ln58_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_5)   --->   "%or_ln58_1 = or i1 %and_ln58_2, i1 %xor_ln58_7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 738 'or' 'or_ln58_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_5)   --->   "%select_ln58_3 = select i1 %xor_ln58_6, i13 4095, i13 %add_ln58_15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 739 'select' 'select_ln58_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 740 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_4 = select i1 %and_ln58_3, i13 4096, i13 %add_ln58_15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 740 'select' 'select_ln58_4' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 741 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_5 = select i1 %or_ln58_1, i13 %select_ln58_3, i13 %select_ln58_4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 741 'select' 'select_ln58_5' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.18>
ST_3 : Operation 742 [1/1] (0.00ns)   --->   "%sext_ln58_4 = sext i13 %select_ln58_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 742 'sext' 'sext_ln58_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 743 [1/1] (0.00ns)   --->   "%sext_ln58_5 = sext i13 %select_ln42_19" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 743 'sext' 'sext_ln58_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 744 [1/1] (0.75ns)   --->   "%add_ln58_16 = add i13 %select_ln42_19, i13 %select_ln58_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 744 'add' 'add_ln58_16' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 745 [1/1] (0.75ns)   --->   "%add_ln58_2 = add i14 %sext_ln58_5, i14 %sext_ln58_4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 745 'add' 'add_ln58_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 746 [1/1] (0.00ns)   --->   "%tmp_13698 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_2, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 746 'bitselect' 'tmp_13698' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 747 [1/1] (0.00ns)   --->   "%tmp_13699 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_16, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 747 'bitselect' 'tmp_13699' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_8)   --->   "%xor_ln58_8 = xor i1 %tmp_13698, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 748 'xor' 'xor_ln58_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_8)   --->   "%and_ln58_4 = and i1 %tmp_13699, i1 %xor_ln58_8" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 749 'and' 'and_ln58_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_7)   --->   "%xor_ln58_9 = xor i1 %tmp_13699, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 750 'xor' 'xor_ln58_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_7)   --->   "%and_ln58_5 = and i1 %tmp_13698, i1 %xor_ln58_9" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 751 'and' 'and_ln58_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 752 [1/1] (0.12ns)   --->   "%xor_ln58_10 = xor i1 %tmp_13698, i1 %tmp_13699" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 752 'xor' 'xor_ln58_10' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_8)   --->   "%xor_ln58_11 = xor i1 %xor_ln58_10, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 753 'xor' 'xor_ln58_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_8)   --->   "%or_ln58_2 = or i1 %and_ln58_4, i1 %xor_ln58_11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 754 'or' 'or_ln58_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_8)   --->   "%select_ln58_6 = select i1 %xor_ln58_10, i13 4095, i13 %add_ln58_16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 755 'select' 'select_ln58_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 756 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_7 = select i1 %and_ln58_5, i13 4096, i13 %add_ln58_16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 756 'select' 'select_ln58_7' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 757 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_8 = select i1 %or_ln58_2, i13 %select_ln58_6, i13 %select_ln58_7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 757 'select' 'select_ln58_8' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 758 [1/1] (0.00ns)   --->   "%sext_ln58_6 = sext i13 %select_ln58_5" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 758 'sext' 'sext_ln58_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 759 [1/1] (0.00ns)   --->   "%sext_ln58_7 = sext i13 %select_ln42_23" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 759 'sext' 'sext_ln58_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 760 [1/1] (0.75ns)   --->   "%add_ln58_17 = add i13 %select_ln42_23, i13 %select_ln58_5" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 760 'add' 'add_ln58_17' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 761 [1/1] (0.75ns)   --->   "%add_ln58_3 = add i14 %sext_ln58_7, i14 %sext_ln58_6" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 761 'add' 'add_ln58_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 762 [1/1] (0.00ns)   --->   "%tmp_13700 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 762 'bitselect' 'tmp_13700' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 763 [1/1] (0.00ns)   --->   "%tmp_13701 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_17, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 763 'bitselect' 'tmp_13701' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_11)   --->   "%xor_ln58_12 = xor i1 %tmp_13700, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 764 'xor' 'xor_ln58_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_11)   --->   "%and_ln58_6 = and i1 %tmp_13701, i1 %xor_ln58_12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 765 'and' 'and_ln58_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_10)   --->   "%xor_ln58_13 = xor i1 %tmp_13701, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 766 'xor' 'xor_ln58_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_10)   --->   "%and_ln58_7 = and i1 %tmp_13700, i1 %xor_ln58_13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 767 'and' 'and_ln58_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 768 [1/1] (0.12ns)   --->   "%xor_ln58_14 = xor i1 %tmp_13700, i1 %tmp_13701" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 768 'xor' 'xor_ln58_14' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_11)   --->   "%xor_ln58_15 = xor i1 %xor_ln58_14, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 769 'xor' 'xor_ln58_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_11)   --->   "%or_ln58_3 = or i1 %and_ln58_6, i1 %xor_ln58_15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 770 'or' 'or_ln58_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_11)   --->   "%select_ln58_9 = select i1 %xor_ln58_14, i13 4095, i13 %add_ln58_17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 771 'select' 'select_ln58_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 772 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_10 = select i1 %and_ln58_7, i13 4096, i13 %add_ln58_17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 772 'select' 'select_ln58_10' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 773 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_11 = select i1 %or_ln58_3, i13 %select_ln58_9, i13 %select_ln58_10" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 773 'select' 'select_ln58_11' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln58_8 = sext i13 %select_ln58_8" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 774 'sext' 'sext_ln58_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 775 [1/1] (0.00ns)   --->   "%sext_ln58_9 = sext i13 %select_ln42_27" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 775 'sext' 'sext_ln58_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 776 [1/1] (0.75ns)   --->   "%add_ln58_18 = add i13 %select_ln42_27, i13 %select_ln58_8" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 776 'add' 'add_ln58_18' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 777 [1/1] (0.75ns)   --->   "%add_ln58_4 = add i14 %sext_ln58_9, i14 %sext_ln58_8" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 777 'add' 'add_ln58_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 778 [1/1] (0.00ns)   --->   "%tmp_13702 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_4, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 778 'bitselect' 'tmp_13702' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 779 [1/1] (0.00ns)   --->   "%tmp_13703 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_18, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 779 'bitselect' 'tmp_13703' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_14)   --->   "%xor_ln58_16 = xor i1 %tmp_13702, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 780 'xor' 'xor_ln58_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_14)   --->   "%and_ln58_8 = and i1 %tmp_13703, i1 %xor_ln58_16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 781 'and' 'and_ln58_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_13)   --->   "%xor_ln58_17 = xor i1 %tmp_13703, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 782 'xor' 'xor_ln58_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_13)   --->   "%and_ln58_9 = and i1 %tmp_13702, i1 %xor_ln58_17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 783 'and' 'and_ln58_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 784 [1/1] (0.12ns)   --->   "%xor_ln58_18 = xor i1 %tmp_13702, i1 %tmp_13703" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 784 'xor' 'xor_ln58_18' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_14)   --->   "%xor_ln58_19 = xor i1 %xor_ln58_18, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 785 'xor' 'xor_ln58_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_14)   --->   "%or_ln58_4 = or i1 %and_ln58_8, i1 %xor_ln58_19" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 786 'or' 'or_ln58_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_14)   --->   "%select_ln58_12 = select i1 %xor_ln58_18, i13 4095, i13 %add_ln58_18" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 787 'select' 'select_ln58_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 788 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_13 = select i1 %and_ln58_9, i13 4096, i13 %add_ln58_18" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 788 'select' 'select_ln58_13' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 789 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_14 = select i1 %or_ln58_4, i13 %select_ln58_12, i13 %select_ln58_13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 789 'select' 'select_ln58_14' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 790 [1/1] (0.00ns)   --->   "%sext_ln58_10 = sext i13 %select_ln58_11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 790 'sext' 'sext_ln58_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 791 [1/1] (0.00ns)   --->   "%sext_ln58_11 = sext i13 %select_ln42_31" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 791 'sext' 'sext_ln58_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 792 [1/1] (0.75ns)   --->   "%add_ln58_19 = add i13 %select_ln42_31, i13 %select_ln58_11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 792 'add' 'add_ln58_19' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 793 [1/1] (0.75ns)   --->   "%add_ln58_5 = add i14 %sext_ln58_11, i14 %sext_ln58_10" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 793 'add' 'add_ln58_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 794 [1/1] (0.00ns)   --->   "%tmp_13704 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 794 'bitselect' 'tmp_13704' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 795 [1/1] (0.00ns)   --->   "%tmp_13705 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_19, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 795 'bitselect' 'tmp_13705' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_17)   --->   "%xor_ln58_20 = xor i1 %tmp_13704, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 796 'xor' 'xor_ln58_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_17)   --->   "%and_ln58_10 = and i1 %tmp_13705, i1 %xor_ln58_20" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 797 'and' 'and_ln58_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_16)   --->   "%xor_ln58_21 = xor i1 %tmp_13705, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 798 'xor' 'xor_ln58_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_16)   --->   "%and_ln58_11 = and i1 %tmp_13704, i1 %xor_ln58_21" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 799 'and' 'and_ln58_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 800 [1/1] (0.12ns)   --->   "%xor_ln58_22 = xor i1 %tmp_13704, i1 %tmp_13705" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 800 'xor' 'xor_ln58_22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_17)   --->   "%xor_ln58_23 = xor i1 %xor_ln58_22, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 801 'xor' 'xor_ln58_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_17)   --->   "%or_ln58_5 = or i1 %and_ln58_10, i1 %xor_ln58_23" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 802 'or' 'or_ln58_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_17)   --->   "%select_ln58_15 = select i1 %xor_ln58_22, i13 4095, i13 %add_ln58_19" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 803 'select' 'select_ln58_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 804 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_16 = select i1 %and_ln58_11, i13 4096, i13 %add_ln58_19" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 804 'select' 'select_ln58_16' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 805 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_17 = select i1 %or_ln58_5, i13 %select_ln58_15, i13 %select_ln58_16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 805 'select' 'select_ln58_17' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 806 [1/1] (0.00ns)   --->   "%sext_ln58_12 = sext i13 %select_ln58_14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 806 'sext' 'sext_ln58_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 807 [1/1] (0.00ns)   --->   "%sext_ln58_13 = sext i13 %select_ln42_35" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 807 'sext' 'sext_ln58_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 808 [1/1] (0.75ns)   --->   "%add_ln58_20 = add i13 %select_ln42_35, i13 %select_ln58_14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 808 'add' 'add_ln58_20' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 809 [1/1] (0.75ns)   --->   "%add_ln58_6 = add i14 %sext_ln58_13, i14 %sext_ln58_12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 809 'add' 'add_ln58_6' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 810 [1/1] (0.00ns)   --->   "%tmp_13706 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_6, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 810 'bitselect' 'tmp_13706' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 811 [1/1] (0.00ns)   --->   "%tmp_13707 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_20, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 811 'bitselect' 'tmp_13707' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_20)   --->   "%xor_ln58_24 = xor i1 %tmp_13706, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 812 'xor' 'xor_ln58_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_20)   --->   "%and_ln58_12 = and i1 %tmp_13707, i1 %xor_ln58_24" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 813 'and' 'and_ln58_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_19)   --->   "%xor_ln58_25 = xor i1 %tmp_13707, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 814 'xor' 'xor_ln58_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_19)   --->   "%and_ln58_13 = and i1 %tmp_13706, i1 %xor_ln58_25" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 815 'and' 'and_ln58_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 816 [1/1] (0.12ns)   --->   "%xor_ln58_26 = xor i1 %tmp_13706, i1 %tmp_13707" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 816 'xor' 'xor_ln58_26' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_20)   --->   "%xor_ln58_27 = xor i1 %xor_ln58_26, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 817 'xor' 'xor_ln58_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_20)   --->   "%or_ln58_6 = or i1 %and_ln58_12, i1 %xor_ln58_27" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 818 'or' 'or_ln58_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_20)   --->   "%select_ln58_18 = select i1 %xor_ln58_26, i13 4095, i13 %add_ln58_20" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 819 'select' 'select_ln58_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 820 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_19 = select i1 %and_ln58_13, i13 4096, i13 %add_ln58_20" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 820 'select' 'select_ln58_19' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 821 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_20 = select i1 %or_ln58_6, i13 %select_ln58_18, i13 %select_ln58_19" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 821 'select' 'select_ln58_20' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 822 [1/1] (0.00ns)   --->   "%sext_ln58_14 = sext i13 %select_ln58_17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 822 'sext' 'sext_ln58_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 823 [1/1] (0.00ns)   --->   "%sext_ln58_15 = sext i13 %select_ln42_39" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 823 'sext' 'sext_ln58_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 824 [1/1] (0.75ns)   --->   "%add_ln58_21 = add i13 %select_ln42_39, i13 %select_ln58_17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 824 'add' 'add_ln58_21' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 825 [1/1] (0.75ns)   --->   "%add_ln58_7 = add i14 %sext_ln58_15, i14 %sext_ln58_14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 825 'add' 'add_ln58_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 826 [1/1] (0.00ns)   --->   "%tmp_13708 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_7, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 826 'bitselect' 'tmp_13708' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 827 [1/1] (0.00ns)   --->   "%tmp_13709 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_21, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 827 'bitselect' 'tmp_13709' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_23)   --->   "%xor_ln58_28 = xor i1 %tmp_13708, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 828 'xor' 'xor_ln58_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_23)   --->   "%and_ln58_14 = and i1 %tmp_13709, i1 %xor_ln58_28" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 829 'and' 'and_ln58_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_22)   --->   "%xor_ln58_29 = xor i1 %tmp_13709, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 830 'xor' 'xor_ln58_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_22)   --->   "%and_ln58_15 = and i1 %tmp_13708, i1 %xor_ln58_29" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 831 'and' 'and_ln58_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 832 [1/1] (0.12ns)   --->   "%xor_ln58_30 = xor i1 %tmp_13708, i1 %tmp_13709" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 832 'xor' 'xor_ln58_30' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_23)   --->   "%xor_ln58_31 = xor i1 %xor_ln58_30, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 833 'xor' 'xor_ln58_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_23)   --->   "%or_ln58_7 = or i1 %and_ln58_14, i1 %xor_ln58_31" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 834 'or' 'or_ln58_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_23)   --->   "%select_ln58_21 = select i1 %xor_ln58_30, i13 4095, i13 %add_ln58_21" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 835 'select' 'select_ln58_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 836 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_22 = select i1 %and_ln58_15, i13 4096, i13 %add_ln58_21" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 836 'select' 'select_ln58_22' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 837 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_23 = select i1 %or_ln58_7, i13 %select_ln58_21, i13 %select_ln58_22" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 837 'select' 'select_ln58_23' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.18>
ST_4 : Operation 838 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 838 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 839 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 16, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 839 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 840 [1/1] (0.00ns)   --->   "%sext_ln58_16 = sext i13 %select_ln58_20" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 840 'sext' 'sext_ln58_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 841 [1/1] (0.00ns)   --->   "%sext_ln58_17 = sext i13 %select_ln42_43" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 841 'sext' 'sext_ln58_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 842 [1/1] (0.75ns)   --->   "%add_ln58_22 = add i13 %select_ln42_43, i13 %select_ln58_20" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 842 'add' 'add_ln58_22' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 843 [1/1] (0.75ns)   --->   "%add_ln58_8 = add i14 %sext_ln58_17, i14 %sext_ln58_16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 843 'add' 'add_ln58_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 844 [1/1] (0.00ns)   --->   "%tmp_13710 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_8, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 844 'bitselect' 'tmp_13710' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 845 [1/1] (0.00ns)   --->   "%tmp_13711 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_22, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 845 'bitselect' 'tmp_13711' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_26)   --->   "%xor_ln58_32 = xor i1 %tmp_13710, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 846 'xor' 'xor_ln58_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_26)   --->   "%and_ln58_16 = and i1 %tmp_13711, i1 %xor_ln58_32" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 847 'and' 'and_ln58_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_25)   --->   "%xor_ln58_33 = xor i1 %tmp_13711, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 848 'xor' 'xor_ln58_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_25)   --->   "%and_ln58_17 = and i1 %tmp_13710, i1 %xor_ln58_33" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 849 'and' 'and_ln58_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 850 [1/1] (0.12ns)   --->   "%xor_ln58_34 = xor i1 %tmp_13710, i1 %tmp_13711" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 850 'xor' 'xor_ln58_34' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_26)   --->   "%xor_ln58_35 = xor i1 %xor_ln58_34, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 851 'xor' 'xor_ln58_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_26)   --->   "%or_ln58_8 = or i1 %and_ln58_16, i1 %xor_ln58_35" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 852 'or' 'or_ln58_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_26)   --->   "%select_ln58_24 = select i1 %xor_ln58_34, i13 4095, i13 %add_ln58_22" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 853 'select' 'select_ln58_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 854 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_25 = select i1 %and_ln58_17, i13 4096, i13 %add_ln58_22" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 854 'select' 'select_ln58_25' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 855 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_26 = select i1 %or_ln58_8, i13 %select_ln58_24, i13 %select_ln58_25" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 855 'select' 'select_ln58_26' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 856 [1/1] (0.00ns)   --->   "%sext_ln58_18 = sext i13 %select_ln58_23" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 856 'sext' 'sext_ln58_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 857 [1/1] (0.00ns)   --->   "%sext_ln58_19 = sext i13 %select_ln42_47" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 857 'sext' 'sext_ln58_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 858 [1/1] (0.75ns)   --->   "%add_ln58_23 = add i13 %select_ln42_47, i13 %select_ln58_23" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 858 'add' 'add_ln58_23' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 859 [1/1] (0.75ns)   --->   "%add_ln58_9 = add i14 %sext_ln58_19, i14 %sext_ln58_18" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 859 'add' 'add_ln58_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 860 [1/1] (0.00ns)   --->   "%tmp_13712 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_9, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 860 'bitselect' 'tmp_13712' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 861 [1/1] (0.00ns)   --->   "%tmp_13713 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_23, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 861 'bitselect' 'tmp_13713' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_29)   --->   "%xor_ln58_36 = xor i1 %tmp_13712, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 862 'xor' 'xor_ln58_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_29)   --->   "%and_ln58_18 = and i1 %tmp_13713, i1 %xor_ln58_36" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 863 'and' 'and_ln58_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_28)   --->   "%xor_ln58_37 = xor i1 %tmp_13713, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 864 'xor' 'xor_ln58_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_28)   --->   "%and_ln58_19 = and i1 %tmp_13712, i1 %xor_ln58_37" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 865 'and' 'and_ln58_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 866 [1/1] (0.12ns)   --->   "%xor_ln58_38 = xor i1 %tmp_13712, i1 %tmp_13713" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 866 'xor' 'xor_ln58_38' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_29)   --->   "%xor_ln58_39 = xor i1 %xor_ln58_38, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 867 'xor' 'xor_ln58_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_29)   --->   "%or_ln58_9 = or i1 %and_ln58_18, i1 %xor_ln58_39" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 868 'or' 'or_ln58_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_29)   --->   "%select_ln58_27 = select i1 %xor_ln58_38, i13 4095, i13 %add_ln58_23" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 869 'select' 'select_ln58_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 870 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_28 = select i1 %and_ln58_19, i13 4096, i13 %add_ln58_23" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 870 'select' 'select_ln58_28' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 871 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_29 = select i1 %or_ln58_9, i13 %select_ln58_27, i13 %select_ln58_28" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 871 'select' 'select_ln58_29' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 872 [1/1] (0.00ns)   --->   "%sext_ln58_20 = sext i13 %select_ln58_26" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 872 'sext' 'sext_ln58_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 873 [1/1] (0.00ns)   --->   "%sext_ln58_21 = sext i13 %select_ln42_51" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 873 'sext' 'sext_ln58_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 874 [1/1] (0.75ns)   --->   "%add_ln58_24 = add i13 %select_ln42_51, i13 %select_ln58_26" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 874 'add' 'add_ln58_24' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 875 [1/1] (0.75ns)   --->   "%add_ln58_10 = add i14 %sext_ln58_21, i14 %sext_ln58_20" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 875 'add' 'add_ln58_10' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 876 [1/1] (0.00ns)   --->   "%tmp_13714 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_10, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 876 'bitselect' 'tmp_13714' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 877 [1/1] (0.00ns)   --->   "%tmp_13715 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_24, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 877 'bitselect' 'tmp_13715' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_32)   --->   "%xor_ln58_40 = xor i1 %tmp_13714, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 878 'xor' 'xor_ln58_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_32)   --->   "%and_ln58_20 = and i1 %tmp_13715, i1 %xor_ln58_40" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 879 'and' 'and_ln58_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_31)   --->   "%xor_ln58_41 = xor i1 %tmp_13715, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 880 'xor' 'xor_ln58_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_31)   --->   "%and_ln58_21 = and i1 %tmp_13714, i1 %xor_ln58_41" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 881 'and' 'and_ln58_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 882 [1/1] (0.12ns)   --->   "%xor_ln58_42 = xor i1 %tmp_13714, i1 %tmp_13715" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 882 'xor' 'xor_ln58_42' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_32)   --->   "%xor_ln58_43 = xor i1 %xor_ln58_42, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 883 'xor' 'xor_ln58_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_32)   --->   "%or_ln58_10 = or i1 %and_ln58_20, i1 %xor_ln58_43" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 884 'or' 'or_ln58_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_32)   --->   "%select_ln58_30 = select i1 %xor_ln58_42, i13 4095, i13 %add_ln58_24" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 885 'select' 'select_ln58_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 886 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_31 = select i1 %and_ln58_21, i13 4096, i13 %add_ln58_24" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 886 'select' 'select_ln58_31' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 887 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_32 = select i1 %or_ln58_10, i13 %select_ln58_30, i13 %select_ln58_31" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 887 'select' 'select_ln58_32' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 888 [1/1] (0.00ns)   --->   "%sext_ln58_22 = sext i13 %select_ln58_29" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 888 'sext' 'sext_ln58_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 889 [1/1] (0.00ns)   --->   "%sext_ln58_23 = sext i13 %select_ln42_55" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 889 'sext' 'sext_ln58_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 890 [1/1] (0.75ns)   --->   "%add_ln58_25 = add i13 %select_ln42_55, i13 %select_ln58_29" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 890 'add' 'add_ln58_25' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 891 [1/1] (0.75ns)   --->   "%add_ln58_11 = add i14 %sext_ln58_23, i14 %sext_ln58_22" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 891 'add' 'add_ln58_11' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 892 [1/1] (0.00ns)   --->   "%tmp_13716 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_11, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 892 'bitselect' 'tmp_13716' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 893 [1/1] (0.00ns)   --->   "%tmp_13717 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_25, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 893 'bitselect' 'tmp_13717' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_35)   --->   "%xor_ln58_44 = xor i1 %tmp_13716, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 894 'xor' 'xor_ln58_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_35)   --->   "%and_ln58_22 = and i1 %tmp_13717, i1 %xor_ln58_44" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 895 'and' 'and_ln58_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_34)   --->   "%xor_ln58_45 = xor i1 %tmp_13717, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 896 'xor' 'xor_ln58_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_34)   --->   "%and_ln58_23 = and i1 %tmp_13716, i1 %xor_ln58_45" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 897 'and' 'and_ln58_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 898 [1/1] (0.12ns)   --->   "%xor_ln58_46 = xor i1 %tmp_13716, i1 %tmp_13717" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 898 'xor' 'xor_ln58_46' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_35)   --->   "%xor_ln58_47 = xor i1 %xor_ln58_46, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 899 'xor' 'xor_ln58_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_35)   --->   "%or_ln58_11 = or i1 %and_ln58_22, i1 %xor_ln58_47" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 900 'or' 'or_ln58_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_35)   --->   "%select_ln58_33 = select i1 %xor_ln58_46, i13 4095, i13 %add_ln58_25" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 901 'select' 'select_ln58_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 902 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_34 = select i1 %and_ln58_23, i13 4096, i13 %add_ln58_25" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 902 'select' 'select_ln58_34' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 903 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_35 = select i1 %or_ln58_11, i13 %select_ln58_33, i13 %select_ln58_34" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 903 'select' 'select_ln58_35' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 904 [1/1] (0.00ns)   --->   "%sext_ln58_24 = sext i13 %select_ln58_32" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 904 'sext' 'sext_ln58_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 905 [1/1] (0.00ns)   --->   "%sext_ln58_25 = sext i13 %select_ln42_59" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 905 'sext' 'sext_ln58_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 906 [1/1] (0.75ns)   --->   "%add_ln58_26 = add i13 %select_ln42_59, i13 %select_ln58_32" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 906 'add' 'add_ln58_26' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 907 [1/1] (0.75ns)   --->   "%add_ln58_12 = add i14 %sext_ln58_25, i14 %sext_ln58_24" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 907 'add' 'add_ln58_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 908 [1/1] (0.00ns)   --->   "%tmp_13718 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_12, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 908 'bitselect' 'tmp_13718' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 909 [1/1] (0.00ns)   --->   "%tmp_13719 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_26, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 909 'bitselect' 'tmp_13719' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_38)   --->   "%xor_ln58_48 = xor i1 %tmp_13718, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 910 'xor' 'xor_ln58_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_38)   --->   "%and_ln58_24 = and i1 %tmp_13719, i1 %xor_ln58_48" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 911 'and' 'and_ln58_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_37)   --->   "%xor_ln58_49 = xor i1 %tmp_13719, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 912 'xor' 'xor_ln58_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_37)   --->   "%and_ln58_25 = and i1 %tmp_13718, i1 %xor_ln58_49" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 913 'and' 'and_ln58_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 914 [1/1] (0.12ns)   --->   "%xor_ln58_50 = xor i1 %tmp_13718, i1 %tmp_13719" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 914 'xor' 'xor_ln58_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_38)   --->   "%xor_ln58_51 = xor i1 %xor_ln58_50, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 915 'xor' 'xor_ln58_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_38)   --->   "%or_ln58_12 = or i1 %and_ln58_24, i1 %xor_ln58_51" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 916 'or' 'or_ln58_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_38)   --->   "%select_ln58_36 = select i1 %xor_ln58_50, i13 4095, i13 %add_ln58_26" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 917 'select' 'select_ln58_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 918 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_37 = select i1 %and_ln58_25, i13 4096, i13 %add_ln58_26" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 918 'select' 'select_ln58_37' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 919 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_38 = select i1 %or_ln58_12, i13 %select_ln58_36, i13 %select_ln58_37" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 919 'select' 'select_ln58_38' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 920 [1/1] (0.00ns)   --->   "%sext_ln58_26 = sext i13 %select_ln58_35" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 920 'sext' 'sext_ln58_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 921 [1/1] (0.00ns)   --->   "%sext_ln58_27 = sext i13 %select_ln42_63" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 921 'sext' 'sext_ln58_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 922 [1/1] (0.75ns)   --->   "%add_ln58_27 = add i13 %select_ln42_63, i13 %select_ln58_35" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 922 'add' 'add_ln58_27' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 923 [1/1] (0.75ns)   --->   "%add_ln58_13 = add i14 %sext_ln58_27, i14 %sext_ln58_26" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 923 'add' 'add_ln58_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 924 [1/1] (0.00ns)   --->   "%tmp_13720 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_13, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 924 'bitselect' 'tmp_13720' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 925 [1/1] (0.00ns)   --->   "%tmp_13721 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_27, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 925 'bitselect' 'tmp_13721' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_41)   --->   "%xor_ln58_52 = xor i1 %tmp_13720, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 926 'xor' 'xor_ln58_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_41)   --->   "%and_ln58_26 = and i1 %tmp_13721, i1 %xor_ln58_52" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 927 'and' 'and_ln58_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_40)   --->   "%xor_ln58_53 = xor i1 %tmp_13721, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 928 'xor' 'xor_ln58_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_40)   --->   "%and_ln58_27 = and i1 %tmp_13720, i1 %xor_ln58_53" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 929 'and' 'and_ln58_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 930 [1/1] (0.12ns)   --->   "%xor_ln58_54 = xor i1 %tmp_13720, i1 %tmp_13721" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 930 'xor' 'xor_ln58_54' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_41)   --->   "%xor_ln58_55 = xor i1 %xor_ln58_54, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 931 'xor' 'xor_ln58_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_41)   --->   "%or_ln58_13 = or i1 %and_ln58_26, i1 %xor_ln58_55" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 932 'or' 'or_ln58_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_41)   --->   "%select_ln58_39 = select i1 %xor_ln58_54, i13 4095, i13 %add_ln58_27" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 933 'select' 'select_ln58_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 934 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_40 = select i1 %and_ln58_27, i13 4096, i13 %add_ln58_27" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 934 'select' 'select_ln58_40' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 935 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_41 = select i1 %or_ln58_13, i13 %select_ln58_39, i13 %select_ln58_40" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 935 'select' 'select_ln58_41' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 936 [1/1] (0.00ns)   --->   "%mrv = insertvalue i26 <undef>, i13 %select_ln58_38" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 936 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 937 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i26 %mrv, i13 %select_ln58_41" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 937 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 938 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i26 %mrv_1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 938 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.224ns
The critical path consists of the following:
	wire read operation ('idx_read') on port 'idx' [84]  (0.000 ns)
	'sparsemux' operation 13 bit ('a') [165]  (0.750 ns)
	'mul' operation 26 bit ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [168]  (1.892 ns)
	'icmp' operation 1 bit ('icmp_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [174]  (0.705 ns)
	'or' operation 1 bit ('or_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [176]  (0.000 ns)
	'and' operation 1 bit ('and_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [177]  (0.000 ns)
	'add' operation 13 bit ('add_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [179]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [181]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_1', firmware/nnet_utils/nnet_dense_latency.h:42) [182]  (0.122 ns)

 <State 2>: 4.194ns
The critical path consists of the following:
	'mul' operation 26 bit ('mul_ln73_4', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [324]  (1.892 ns)
	'icmp' operation 1 bit ('icmp_ln42_16', firmware/nnet_utils/nnet_dense_latency.h:42) [330]  (0.705 ns)
	'or' operation 1 bit ('or_ln42_12', firmware/nnet_utils/nnet_dense_latency.h:42) [332]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_28', firmware/nnet_utils/nnet_dense_latency.h:42) [333]  (0.000 ns)
	'add' operation 13 bit ('add_ln42_4', firmware/nnet_utils/nnet_dense_latency.h:42) [335]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln42_16', firmware/nnet_utils/nnet_dense_latency.h:42) [337]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_29', firmware/nnet_utils/nnet_dense_latency.h:42) [338]  (0.122 ns)
	'select' operation 1 bit ('select_ln42_17', firmware/nnet_utils/nnet_dense_latency.h:42) [348]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_33', firmware/nnet_utils/nnet_dense_latency.h:42) [354]  (0.278 ns)
	'or' operation 1 bit ('or_ln42_52', firmware/nnet_utils/nnet_dense_latency.h:42) [355]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_19', firmware/nnet_utils/nnet_dense_latency.h:42) [356]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_34', firmware/nnet_utils/nnet_dense_latency.h:42) [357]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_14', firmware/nnet_utils/nnet_dense_latency.h:42) [359]  (0.122 ns)
	'select' operation 13 bit ('select_ln42_19', firmware/nnet_utils/nnet_dense_latency.h:42) [360]  (0.321 ns)

 <State 3>: 4.188ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln58_2', firmware/nnet_utils/nnet_dense_latency.h:58) [824]  (0.755 ns)
	'and' operation 1 bit ('and_ln58_5', firmware/nnet_utils/nnet_dense_latency.h:58) [830]  (0.000 ns)
	'select' operation 13 bit ('select_ln58_7', firmware/nnet_utils/nnet_dense_latency.h:58) [835]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_8', firmware/nnet_utils/nnet_dense_latency.h:58) [836]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_18', firmware/nnet_utils/nnet_dense_latency.h:58) [855]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_13', firmware/nnet_utils/nnet_dense_latency.h:58) [867]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_14', firmware/nnet_utils/nnet_dense_latency.h:58) [868]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_20', firmware/nnet_utils/nnet_dense_latency.h:58) [887]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_19', firmware/nnet_utils/nnet_dense_latency.h:58) [899]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_20', firmware/nnet_utils/nnet_dense_latency.h:58) [900]  (0.321 ns)

 <State 4>: 4.188ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln58_8', firmware/nnet_utils/nnet_dense_latency.h:58) [920]  (0.755 ns)
	'and' operation 1 bit ('and_ln58_17', firmware/nnet_utils/nnet_dense_latency.h:58) [926]  (0.000 ns)
	'select' operation 13 bit ('select_ln58_25', firmware/nnet_utils/nnet_dense_latency.h:58) [931]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_26', firmware/nnet_utils/nnet_dense_latency.h:58) [932]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_24', firmware/nnet_utils/nnet_dense_latency.h:58) [951]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_31', firmware/nnet_utils/nnet_dense_latency.h:58) [963]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_32', firmware/nnet_utils/nnet_dense_latency.h:58) [964]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_26', firmware/nnet_utils/nnet_dense_latency.h:58) [983]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_37', firmware/nnet_utils/nnet_dense_latency.h:58) [995]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_38', firmware/nnet_utils/nnet_dense_latency.h:58) [996]  (0.321 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
