<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/arm/insts/branch64.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_9e929c73feaf15d3695ce4c76b483065.html">arm</a></li><li class="navelem"><a class="el" href="dir_412cb1e3c3e0b307fb4e20a3bc9a2471.html">insts</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">branch64.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="branch64_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2011-2013 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="branch64_8hh.html">arch/arm/insts/branch64.hh</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceArmISA.html">ArmISA</a></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;{</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">ArmISA::PCState</a></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="classArmISA_1_1BranchImm64.html#a8f4cf93f6e14cbdbf49b0b2ac1cc68d9">   46</a></span>&#160;<a class="code" href="classArmISA_1_1BranchImm64.html#a8f4cf93f6e14cbdbf49b0b2ac1cc68d9">BranchImm64::branchTarget</a>(<span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">ArmISA::PCState</a> &amp;branchPC)<span class="keyword"> const</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">ArmISA::PCState</a> pcs = branchPC;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    pcs.instNPC(pcs.pc() + <a class="code" href="classArmISA_1_1BranchImm64.html#a2577413b44dc30ac27b1a74a3a408aa9">imm</a>);</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    pcs.advance();</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <span class="keywordflow">return</span> pcs;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;}</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">ArmISA::PCState</a></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="classArmISA_1_1BranchImmReg64.html#a769256330c1b048517e41e95b8beebcd">   55</a></span>&#160;<a class="code" href="classArmISA_1_1BranchImmReg64.html#a769256330c1b048517e41e95b8beebcd">BranchImmReg64::branchTarget</a>(<span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">ArmISA::PCState</a> &amp;branchPC)<span class="keyword"> const</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">ArmISA::PCState</a> pcs = branchPC;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    pcs.instNPC(pcs.pc() + <a class="code" href="classArmISA_1_1BranchImm64.html#a2577413b44dc30ac27b1a74a3a408aa9">imm</a>);</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    pcs.advance();</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <span class="keywordflow">return</span> pcs;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;}</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">ArmISA::PCState</a></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classArmISA_1_1BranchImmImmReg64.html#a4c6bcdbdb140df5b98c5eaace2a77f70">   64</a></span>&#160;<a class="code" href="classArmISA_1_1BranchImmImmReg64.html#a4c6bcdbdb140df5b98c5eaace2a77f70">BranchImmImmReg64::branchTarget</a>(<span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">ArmISA::PCState</a> &amp;branchPC)<span class="keyword"> const</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">ArmISA::PCState</a> pcs = branchPC;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    pcs.instNPC(pcs.pc() + imm2);</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    pcs.advance();</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="keywordflow">return</span> pcs;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;}</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;std::string</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="classArmISA_1_1BranchImmCond64.html#acb2bf407df7678423f4464c500d1ee3b">   73</a></span>&#160;<a class="code" href="classArmISA_1_1BranchImmCond64.html#acb2bf407df7678423f4464c500d1ee3b">BranchImmCond64::generateDisassembly</a>(</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a>(ss, <span class="stringliteral">&quot;&quot;</span>, <span class="keyword">false</span>, <span class="keyword">true</span>, <a class="code" href="namespaceArmISA.html#a148177ccc2986c83dd4a609b6f384d07">condCode</a>);</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#add74160fe9cbc696019632788e348bcb">printTarget</a>(ss, pc + <a class="code" href="classArmISA_1_1BranchImm64.html#a2577413b44dc30ac27b1a74a3a408aa9">imm</a>, symtab);</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;}</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;std::string</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="classArmISA_1_1BranchImm64.html#af6ceb284171cccf928d884c311490854">   83</a></span>&#160;<a class="code" href="classArmISA_1_1BranchImm64.html#af6ceb284171cccf928d884c311490854">BranchImm64::generateDisassembly</a>(</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a>(ss, <span class="stringliteral">&quot;&quot;</span>, <span class="keyword">false</span>);</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#add74160fe9cbc696019632788e348bcb">printTarget</a>(ss, pc + <a class="code" href="classArmISA_1_1BranchImm64.html#a2577413b44dc30ac27b1a74a3a408aa9">imm</a>, symtab);</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;}</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;std::string</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="classArmISA_1_1BranchReg64.html#a600b1e741a30cbf588775eae9bc46195">   93</a></span>&#160;<a class="code" href="classArmISA_1_1BranchReg64.html#a600b1e741a30cbf588775eae9bc46195">BranchReg64::generateDisassembly</a>(</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a>(ss, <span class="stringliteral">&quot;&quot;</span>, <span class="keyword">false</span>);</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, op1);</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;}</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;std::string</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="classArmISA_1_1BranchRet64.html#a1ed35b579843121d52b614b184314611">  103</a></span>&#160;<a class="code" href="classArmISA_1_1BranchRet64.html#a1ed35b579843121d52b614b184314611">BranchRet64::generateDisassembly</a>(</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a>(ss, <span class="stringliteral">&quot;&quot;</span>, <span class="keyword">false</span>);</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="keywordflow">if</span> (op1 != <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fabafdd3dbc6d6ee3fc05507f59ac36d81">INTREG_X30</a>)</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, op1);</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;}</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;std::string</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="classArmISA_1_1BranchEret64.html#a750a3de786701326999440dac667d283">  114</a></span>&#160;<a class="code" href="classArmISA_1_1BranchEret64.html#a750a3de786701326999440dac667d283">BranchEret64::generateDisassembly</a>(</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a>(ss, <span class="stringliteral">&quot;&quot;</span>, <span class="keyword">false</span>);</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;}</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;std::string</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="classArmISA_1_1BranchImmReg64.html#a8461af948d4362fe4f378f0ca594702a">  123</a></span>&#160;<a class="code" href="classArmISA_1_1BranchImmReg64.html#a8461af948d4362fe4f378f0ca594702a">BranchImmReg64::generateDisassembly</a>(</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a>(ss, <span class="stringliteral">&quot;&quot;</span>, <span class="keyword">false</span>);</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, op1);</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;, &quot;</span>);</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#add74160fe9cbc696019632788e348bcb">printTarget</a>(ss, pc + <a class="code" href="classArmISA_1_1BranchImm64.html#a2577413b44dc30ac27b1a74a3a408aa9">imm</a>, symtab);</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;}</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;std::string</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="classArmISA_1_1BranchImmImmReg64.html#aec5b9ae6d1837b440bd29385da058504">  135</a></span>&#160;<a class="code" href="classArmISA_1_1BranchImmImmReg64.html#aec5b9ae6d1837b440bd29385da058504">BranchImmImmReg64::generateDisassembly</a>(</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a>(ss, <span class="stringliteral">&quot;&quot;</span>, <span class="keyword">false</span>);</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, op1);</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;, #%#x, &quot;</span>, imm1);</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#add74160fe9cbc696019632788e348bcb">printTarget</a>(ss, pc + imm2, symtab);</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;}</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;} <span class="comment">// namespace ArmISA</span></div><div class="ttc" id="cprintf_8hh_html_a7f1c26b4a52f0946577f75295bb2488f"><div class="ttname"><a href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a></div><div class="ttdeci">void ccprintf(cp::Print &amp;print)</div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8hh_source.html#l00131">cprintf.hh:131</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a3101a9738abfd897f71c18065e636fd0"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">ArmISA::ArmStaticInst::printMnemonic</a></div><div class="ttdeci">void printMnemonic(std::ostream &amp;os, const std::string &amp;suffix=&quot;&quot;, bool withPred=true, bool withCond64=false, ConditionCode cond64=COND_UC) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00374">static_inst.cc:374</a></div></div>
<div class="ttc" id="classArmISA_1_1BranchImmCond64_html_acb2bf407df7678423f4464c500d1ee3b"><div class="ttname"><a href="classArmISA_1_1BranchImmCond64.html#acb2bf407df7678423f4464c500d1ee3b">ArmISA::BranchImmCond64::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="branch64_8cc_source.html#l00073">branch64.cc:73</a></div></div>
<div class="ttc" id="classArmISA_1_1BranchRet64_html_a1ed35b579843121d52b614b184314611"><div class="ttname"><a href="classArmISA_1_1BranchRet64.html#a1ed35b579843121d52b614b184314611">ArmISA::BranchRet64::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="branch64_8cc_source.html#l00103">branch64.cc:103</a></div></div>
<div class="ttc" id="classSymbolTable_html"><div class="ttname"><a href="classSymbolTable.html">SymbolTable</a></div><div class="ttdef"><b>Definition:</b> <a href="symtab_8hh_source.html#l00042">symtab.hh:42</a></div></div>
<div class="ttc" id="namespaceArmISA_html"><div class="ttname"><a href="namespaceArmISA.html">ArmISA</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00042">ccregs.hh:42</a></div></div>
<div class="ttc" id="classArmISA_1_1BranchImm64_html_a8f4cf93f6e14cbdbf49b0b2ac1cc68d9"><div class="ttname"><a href="classArmISA_1_1BranchImm64.html#a8f4cf93f6e14cbdbf49b0b2ac1cc68d9">ArmISA::BranchImm64::branchTarget</a></div><div class="ttdeci">ArmISA::PCState branchTarget(const ArmISA::PCState &amp;branchPC) const override</div><div class="ttdef"><b>Definition:</b> <a href="branch64_8cc_source.html#l00046">branch64.cc:46</a></div></div>
<div class="ttc" id="classArmISA_1_1BranchImmImmReg64_html_a4c6bcdbdb140df5b98c5eaace2a77f70"><div class="ttname"><a href="classArmISA_1_1BranchImmImmReg64.html#a4c6bcdbdb140df5b98c5eaace2a77f70">ArmISA::BranchImmImmReg64::branchTarget</a></div><div class="ttdeci">ArmISA::PCState branchTarget(const ArmISA::PCState &amp;branchPC) const override</div><div class="ttdef"><b>Definition:</b> <a href="branch64_8cc_source.html#l00064">branch64.cc:64</a></div></div>
<div class="ttc" id="classArmISA_1_1BranchImm64_html_a2577413b44dc30ac27b1a74a3a408aa9"><div class="ttname"><a href="classArmISA_1_1BranchImm64.html#a2577413b44dc30ac27b1a74a3a408aa9">ArmISA::BranchImm64::imm</a></div><div class="ttdeci">int64_t imm</div><div class="ttdef"><b>Definition:</b> <a href="branch64_8hh_source.html#l00050">branch64.hh:50</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a148177ccc2986c83dd4a609b6f384d07"><div class="ttname"><a href="namespaceArmISA.html#a148177ccc2986c83dd4a609b6f384d07">ArmISA::condCode</a></div><div class="ttdeci">Bitfield&lt; 31, 28 &gt; condCode</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00121">types.hh:121</a></div></div>
<div class="ttc" id="classArmISA_1_1BranchEret64_html_a750a3de786701326999440dac667d283"><div class="ttname"><a href="classArmISA_1_1BranchEret64.html#a750a3de786701326999440dac667d283">ArmISA::BranchEret64::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="branch64_8cc_source.html#l00114">branch64.cc:114</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a4f7ed975e7137b5c369214789649451f"><div class="ttname"><a href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">MipsISA::pc</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00242">pra_constants.hh:242</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a1993c6b7b90b1ca29ecb3159bd0acd7d"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">ArmISA::ArmStaticInst::printIntReg</a></div><div class="ttdeci">void printIntReg(std::ostream &amp;os, RegIndex reg_idx, uint8_t opWidth=0) const</div><div class="ttdoc">Print a register name for disassembly given the unique dependence tag number (FP or int)...</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00296">static_inst.cc:296</a></div></div>
<div class="ttc" id="classArmISA_1_1BranchReg64_html_a600b1e741a30cbf588775eae9bc46195"><div class="ttname"><a href="classArmISA_1_1BranchReg64.html#a600b1e741a30cbf588775eae9bc46195">ArmISA::BranchReg64::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="branch64_8cc_source.html#l00093">branch64.cc:93</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ab1b18e0fb80cdb5c2246e2ebcfb325db"><div class="ttname"><a href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ArmISA::ss</a></div><div class="ttdeci">Bitfield&lt; 21 &gt; ss</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00059">miscregs_types.hh:59</a></div></div>
<div class="ttc" id="classArmISA_1_1BranchImmReg64_html_a8461af948d4362fe4f378f0ca594702a"><div class="ttname"><a href="classArmISA_1_1BranchImmReg64.html#a8461af948d4362fe4f378f0ca594702a">ArmISA::BranchImmReg64::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="branch64_8cc_source.html#l00123">branch64.cc:123</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classArmISA_1_1BranchImm64_html_af6ceb284171cccf928d884c311490854"><div class="ttname"><a href="classArmISA_1_1BranchImm64.html#af6ceb284171cccf928d884c311490854">ArmISA::BranchImm64::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="branch64_8cc_source.html#l00083">branch64.cc:83</a></div></div>
<div class="ttc" id="classArmISA_1_1BranchImmImmReg64_html_aec5b9ae6d1837b440bd29385da058504"><div class="ttname"><a href="classArmISA_1_1BranchImmImmReg64.html#aec5b9ae6d1837b440bd29385da058504">ArmISA::BranchImmImmReg64::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="branch64_8cc_source.html#l00135">branch64.cc:135</a></div></div>
<div class="ttc" id="branch64_8hh_html"><div class="ttname"><a href="branch64_8hh.html">branch64.hh</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a233e755911c9143f96bef37eedb1e009"><div class="ttname"><a href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">AlphaISA::PCState</a></div><div class="ttdeci">GenericISA::SimplePCState&lt; MachInst &gt; PCState</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00043">types.hh:43</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fabafdd3dbc6d6ee3fc05507f59ac36d81"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fabafdd3dbc6d6ee3fc05507f59ac36d81">ArmISA::INTREG_X30</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00159">intregs.hh:159</a></div></div>
<div class="ttc" id="classArmISA_1_1BranchImmReg64_html_a769256330c1b048517e41e95b8beebcd"><div class="ttname"><a href="classArmISA_1_1BranchImmReg64.html#a769256330c1b048517e41e95b8beebcd">ArmISA::BranchImmReg64::branchTarget</a></div><div class="ttdeci">ArmISA::PCState branchTarget(const ArmISA::PCState &amp;branchPC) const override</div><div class="ttdef"><b>Definition:</b> <a href="branch64_8cc_source.html#l00055">branch64.cc:55</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_add74160fe9cbc696019632788e348bcb"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#add74160fe9cbc696019632788e348bcb">ArmISA::ArmStaticInst::printTarget</a></div><div class="ttdeci">void printTarget(std::ostream &amp;os, Addr target, const SymbolTable *symtab) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00395">static_inst.cc:395</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
