
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000618                       # Number of seconds simulated
sim_ticks                                   617907000                       # Number of ticks simulated
final_tick                                  617907000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  87371                       # Simulator instruction rate (inst/s)
host_op_rate                                   164453                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              124719539                       # Simulator tick rate (ticks/s)
host_mem_usage                                 707832                       # Number of bytes of host memory used
host_seconds                                     4.95                       # Real time elapsed on the host
sim_insts                                      432865                       # Number of instructions simulated
sim_ops                                        814759                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    617907000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          108032                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           34944                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              142976                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       108032                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         108032                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1688                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              546                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2234                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          174835372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           56552200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              231387571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     174835372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         174835372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         174835372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          56552200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             231387571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1688.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       546.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 4520                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2234                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2234                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  142976                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   142976                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 64                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                253                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                236                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                302                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                131                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                146                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 86                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                144                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                151                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                117                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               136                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               113                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               164                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               108                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                21                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                62                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      617814000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2234                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1584                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      537                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       96                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       12                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        5                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          517                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     271.473888                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    174.007596                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    274.881627                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           181     35.01%     35.01% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          141     27.27%     62.28% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           67     12.96%     75.24% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           31      6.00%     81.24% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           27      5.22%     86.46% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           24      4.64%     91.10% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           10      1.93%     93.04% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            6      1.16%     94.20% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           30      5.80%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           517                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       108032                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        34944                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 174835371.665962666273                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 56552199.602852858603                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1688                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          546                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     62941250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     25501000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     37287.47                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     46705.13                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      46554750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 88442250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    11170000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      20839.19                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 39589.19                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        231.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     231.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.81                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.81                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.19                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1708                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  76.45                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      276550.58                       # Average gap between requests
system.mem_ctrl.pageHitRate                     76.45                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2284800                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1187835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  9724680                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          31346640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              22264200                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1648320                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        114837900                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         38628960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy          56487900                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               278411235                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             450.571421                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             564662000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       3012500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       13260000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     212354750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    100592750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       36811750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    251875250                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1470840                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    774180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  6226080                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          35649120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              17644350                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               2316480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        120148590                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         58002720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy          45807060                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               288039420                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             466.153353                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             573092500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       4559000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       15080000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     158644250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    151037250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       25125750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    263460750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    617907000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  168657                       # Number of BP lookups
system.cpu.branchPred.condPredicted            168657                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             25533                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                87550                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   56822                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              10280                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           87550                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              31195                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            56355                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        12000                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    617907000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      162699                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      119671                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           875                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           161                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    617907000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    617907000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      141374                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           370                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       617907000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1235815                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             132950                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         849363                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      168657                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              88017                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1001614                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   52180                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  204                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2358                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           70                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    141128                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1568                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1163310                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.438867                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.858801                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   285753     24.56%     24.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    81266      6.99%     31.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   796291     68.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1163310                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.136474                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.687290                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   200836                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                140877                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    740963                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 54544                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  26090                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                1466899                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 86242                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  26090                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   297338                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   38733                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1750                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    696766                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                102633                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1376845                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 43163                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    76                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  36932                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     57                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  42995                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              706                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             1285019                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               3277394                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          2359059                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4456                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                756326                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   528693                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 35                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             32                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     81200                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               233127                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              145573                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             29852                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            10284                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1288825                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 733                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    994883                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             52221                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          474798                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       816376                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            717                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1163310                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.855217                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.758534                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              431075     37.06%     37.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              469587     40.37%     77.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              262648     22.58%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1163310                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  329066     82.79%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    226      0.06%     82.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     82.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     21      0.01%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    21      0.01%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  47105     11.85%     94.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 21048      5.30%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7612      0.77%      0.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                685110     68.86%     69.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  876      0.09%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    77      0.01%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  822      0.08%     69.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     69.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  297      0.03%     69.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 283      0.03%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               175525     17.64%     87.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              122649     12.33%     99.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1101      0.11%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            513      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 994883                       # Type of FU issued
system.cpu.iq.rate                           0.805042                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      397487                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.399531                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            3596304                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1759501                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       928468                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                6480                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               5322                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         2637                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1381448                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    3310                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            54144                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        96663                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          473                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          474                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        33217                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           39                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           180                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  26090                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   18547                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4158                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1289558                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             23995                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                233127                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               145573                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                267                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    291                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3569                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            474                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          10778                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        16416                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                27194                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                941579                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                162618                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             53304                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       282257                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    83669                       # Number of branches executed
system.cpu.iew.exec_stores                     119639                       # Number of stores executed
system.cpu.iew.exec_rate                     0.761909                       # Inst execution rate
system.cpu.iew.wb_sent                         933507                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        931105                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    639245                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1110548                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.753434                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.575612                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          430834                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             25704                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1122690                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.725720                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.873584                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       624585     55.63%     55.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       181451     16.16%     71.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       316654     28.20%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1122690                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               432865                       # Number of instructions committed
system.cpu.commit.committedOps                 814759                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         248820                       # Number of memory references committed
system.cpu.commit.loads                        136464                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      78475                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2370                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    806026                       # Number of committed integer instructions.
system.cpu.commit.function_calls                25463                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3570      0.44%      0.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           560161     68.75%     69.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             840      0.10%     69.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               56      0.01%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             740      0.09%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             278      0.03%     69.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            276      0.03%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          135866     16.68%     86.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         111904     13.73%     99.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          598      0.07%     99.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          452      0.06%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            814759                       # Class of committed instruction
system.cpu.commit.bw_lim_events                316654                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      2051629                       # The number of ROB reads
system.cpu.rob.rob_writes                     2531884                       # The number of ROB writes
system.cpu.timesIdled                             842                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           72505                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      432865                       # Number of Instructions Simulated
system.cpu.committedOps                        814759                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.854966                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.854966                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.350267                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.350267                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1602723                       # number of integer regfile reads
system.cpu.int_regfile_writes                  711836                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3311                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1905                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    186272                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   154290                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  435817                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    617907000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.983687                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              215925                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7794                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.704003                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.983687                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998980                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998980                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1767018                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1767018                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    617907000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        97813                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           97813                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       110304                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         110304                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       208117                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           208117                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       208117                       # number of overall hits
system.cpu.dcache.overall_hits::total          208117                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9707                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9707                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2079                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2079                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        11786                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          11786                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        11786                       # number of overall misses
system.cpu.dcache.overall_misses::total         11786                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    146785000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    146785000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     55213499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     55213499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    201998499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    201998499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    201998499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    201998499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       107520                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       107520                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       112383                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       112383                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       219903                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       219903                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       219903                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       219903                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.090281                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.090281                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018499                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018499                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053596                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053596                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053596                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053596                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 15121.561760                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15121.561760                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 26557.719577                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26557.719577                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 17138.851095                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17138.851095                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 17138.851095                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17138.851095                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1706                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               156                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.935897                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         7083                       # number of writebacks
system.cpu.dcache.writebacks::total              7083                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3847                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3847                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          132                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          132                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         3979                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3979                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3979                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3979                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5860                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5860                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1947                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1947                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         7807                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7807                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7807                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7807                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     87227000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     87227000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     51872499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     51872499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    139099499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    139099499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    139099499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    139099499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.054501                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.054501                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.017325                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017325                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.035502                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035502                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.035502                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035502                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14885.153584                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14885.153584                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 26642.269646                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26642.269646                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 17817.279237                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17817.279237                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 17817.279237                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17817.279237                       # average overall mshr miss latency
system.cpu.dcache.replacements                   7778                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    617907000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           487.041768                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              140553                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2391                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             58.784191                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   487.041768                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.951253                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.951253                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          300                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1131407                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1131407                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    617907000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       138162                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          138162                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       138162                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           138162                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       138162                       # number of overall hits
system.cpu.icache.overall_hits::total          138162                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2965                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2965                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2965                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2965                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2965                       # number of overall misses
system.cpu.icache.overall_misses::total          2965                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    189998000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    189998000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    189998000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    189998000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    189998000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    189998000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       141127                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       141127                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       141127                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       141127                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       141127                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       141127                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.021009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.021009                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.021009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.021009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.021009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.021009                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64080.269815                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64080.269815                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64080.269815                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64080.269815                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64080.269815                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64080.269815                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          335                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           83                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           83                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          573                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          573                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          573                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          573                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          573                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          573                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2392                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2392                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2392                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2392                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2392                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2392                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    155168500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    155168500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    155168500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    155168500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    155168500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    155168500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016949                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016949                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016949                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016949                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016949                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016949                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64869.774247                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64869.774247                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64869.774247                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64869.774247                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64869.774247                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64869.774247                       # average overall mshr miss latency
system.cpu.icache.replacements                   1858                       # number of replacements
system.l2bus.snoop_filter.tot_requests          19835                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         9646                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          326                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    617907000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                8246                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          7085                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2561                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                13                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                7                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1939                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1939                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           8247                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         6629                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        23368                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   29997                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       152384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       951424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1103808                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                40                       # Total snoops (count)
system.l2bus.snoopTraffic                        1472                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              10209                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.032912                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.178415                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     9873     96.71%     96.71% # Request fanout histogram
system.l2bus.snoop_fanout::1                      336      3.29%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                10209                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             24087500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                3.9                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             5993967                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            19488999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               3.2                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    617907000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1764.054253                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  17247                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2234                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 7.720233                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1305.307733                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   458.746520                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.318679                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.111999                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.430677                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2224                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2098                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               140218                       # Number of tag accesses
system.l2cache.tags.data_accesses              140218                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    617907000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         7085                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         7085                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         1603                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             1603                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          691                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         5634                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6325                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             691                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            7237                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7928                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            691                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           7237                       # number of overall hits
system.l2cache.overall_hits::total               7928                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          333                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            333                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1689                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          213                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1902                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1689                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           546                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2235                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1689                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          546                       # number of overall misses
system.l2cache.overall_misses::total             2235                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     32596500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     32596500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    144328500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     19221000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    163549500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    144328500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     51817500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    196146000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    144328500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     51817500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    196146000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         7085                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         7085                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         1936                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1936                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2380                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         5847                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         8227                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         2380                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         7783                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           10163                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2380                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         7783                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          10163                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.172004                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.172004                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.709664                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.036429                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.231190                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.709664                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.070153                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.219915                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.709664                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.070153                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.219915                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 97887.387387                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 97887.387387                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 85452.042629                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 90239.436620                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 85988.170347                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 85452.042629                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 94903.846154                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 87761.073826                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 85452.042629                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 94903.846154                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 87761.073826                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          333                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          333                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1689                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          213                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1902                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1689                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          546                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2235                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1689                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          546                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2235                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     31930500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     31930500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    140952500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     18795000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    159747500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    140952500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     50725500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    191678000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    140952500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     50725500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    191678000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.172004                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.172004                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.709664                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.036429                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.231190                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.709664                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.070153                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.219915                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.709664                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.070153                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.219915                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 95887.387387                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 95887.387387                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 83453.226761                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88239.436620                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 83989.221872                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 83453.226761                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 92903.846154                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 85761.968680                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 83453.226761                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 92903.846154                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 85761.968680                       # average overall mshr miss latency
system.l2cache.replacements                        10                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2244                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests           10                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED    617907000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1901                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                10                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                333                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               333                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1901                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         4478                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       142976                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2234                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2234    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2234                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1122000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             5585000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.9                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED    617907000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1766.007803                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2234                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2234                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1307.250186                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   458.757617                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.039894                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.014000                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.053894                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2234                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         2108                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.068176                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                37978                       # Number of tag accesses
system.l3cache.tags.data_accesses               37978                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED    617907000                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          333                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            333                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1688                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          213                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1901                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1688                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           546                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2234                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1688                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          546                       # number of overall misses
system.l3cache.overall_misses::total             2234                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     28933500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     28933500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    125760500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     16878000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    142638500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    125760500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     45811500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    171572000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    125760500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     45811500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    171572000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          333                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          333                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1688                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          213                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1901                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1688                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          546                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2234                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1688                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          546                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2234                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 86887.387387                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 86887.387387                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 74502.665877                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 79239.436620                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 75033.403472                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 74502.665877                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 83903.846154                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 76800.358102                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 74502.665877                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 83903.846154                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 76800.358102                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          333                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          333                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1688                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          213                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1901                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1688                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          546                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2234                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1688                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          546                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2234                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     28267500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     28267500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    122384500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     16452000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    138836500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    122384500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     44719500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    167104000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    122384500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     44719500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    167104000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 84887.387387                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 84887.387387                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 72502.665877                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77239.436620                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 73033.403472                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 72502.665877                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 81903.846154                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 74800.358102                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 72502.665877                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 81903.846154                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 74800.358102                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2234                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    617907000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1901                       # Transaction distribution
system.membus.trans_dist::ReadExReq               333                       # Transaction distribution
system.membus.trans_dist::ReadExResp              333                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1901                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         4468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         4468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       142976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       142976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  142976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2234                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2234    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2234                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1117000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6056750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
