Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Aug 13 12:41:49 2016
| Host         : lenovo1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file state_timing_summary_routed.rpt -rpx state_timing_summary_routed.rpx
| Design       : state
| Device       : 7a15t-csg324
| Speed File   : -2L  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 376 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: csb/i2/clk_400Hz_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.132        0.000                      0                  254        0.159        0.000                      0                  254        3.000        0.000                       0                   182  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
blue/instance_name/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1           {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1           {0.000 5.000}      10.000          100.000         
csb/instance_name/inst/clk_in1   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0             {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
blue/instance_name/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                16.733        0.000                      0                   85        0.159        0.000                      0                   85        9.500        0.000                       0                    73  
  clkfbout_clk_wiz_0_1                                                                                                                                                             8.408        0.000                       0                     3  
csb/instance_name/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                  16.132        0.000                      0                  169        0.183        0.000                      0                  169        9.500        0.000                       0                   101  
  clkfbout_clk_wiz_0                                                                                                                                                               8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  blue/instance_name/inst/clk_in1
  To Clock:  blue/instance_name/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         blue/instance_name/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { blue/instance_name/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  blue/instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  blue/instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  blue/instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  blue/instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  blue/instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  blue/instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.733ns  (required time - arrival time)
  Source:                 blue/speed_tx/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blue/speed_tx/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.215ns  (logic 1.382ns (42.983%)  route 1.833ns (57.017%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.318ns = ( 21.318 - 20.000 ) 
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.388     1.388    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.894    -1.506 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -0.081    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          1.427     1.427    blue/speed_tx/CLK
    SLICE_X3Y20          FDCE                                         r  blue/speed_tx/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.379     1.806 r  blue/speed_tx/cnt_reg[8]/Q
                         net (fo=3, routed)           0.838     2.644    blue/speed_tx/cnt_reg[8]
    SLICE_X4Y20          LUT6 (Prop_lut6_I1_O)        0.105     2.749 r  blue/speed_tx/cnt[0]_i_8__0/O
                         net (fo=14, routed)          0.995     3.744    blue/speed_tx/cnt[0]_i_8__0_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I4_O)        0.105     3.849 r  blue/speed_tx/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.000     3.849    blue/speed_tx/cnt[0]_i_3__0_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     4.181 r  blue/speed_tx/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.181    blue/speed_tx/cnt_reg[0]_i_1__0_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.279 r  blue/speed_tx/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.279    blue/speed_tx/cnt_reg[4]_i_1__0_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.377 r  blue/speed_tx/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.377    blue/speed_tx/cnt_reg[8]_i_1__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.642 r  blue/speed_tx/cnt_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     4.642    blue/speed_tx/cnt_reg[12]_i_1__0_n_6
    SLICE_X3Y21          FDCE                                         r  blue/speed_tx/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.284    21.284    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.718    18.566 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    19.923    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          1.318    21.318    blue/speed_tx/CLK
    SLICE_X3Y21          FDCE                                         r  blue/speed_tx/cnt_reg[13]/C
                         clock pessimism              0.082    21.400    
                         clock uncertainty           -0.084    21.316    
    SLICE_X3Y21          FDCE (Setup_fdce_C_D)        0.059    21.375    blue/speed_tx/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         21.375    
                         arrival time                          -4.642    
  -------------------------------------------------------------------
                         slack                                 16.733    

Slack (MET) :             16.817ns  (required time - arrival time)
  Source:                 blue/speed_tx/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blue/speed_tx/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 1.298ns (41.453%)  route 1.833ns (58.547%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.318ns = ( 21.318 - 20.000 ) 
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.388     1.388    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.894    -1.506 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -0.081    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          1.427     1.427    blue/speed_tx/CLK
    SLICE_X3Y20          FDCE                                         r  blue/speed_tx/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.379     1.806 r  blue/speed_tx/cnt_reg[8]/Q
                         net (fo=3, routed)           0.838     2.644    blue/speed_tx/cnt_reg[8]
    SLICE_X4Y20          LUT6 (Prop_lut6_I1_O)        0.105     2.749 r  blue/speed_tx/cnt[0]_i_8__0/O
                         net (fo=14, routed)          0.995     3.744    blue/speed_tx/cnt[0]_i_8__0_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I4_O)        0.105     3.849 r  blue/speed_tx/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.000     3.849    blue/speed_tx/cnt[0]_i_3__0_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     4.181 r  blue/speed_tx/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.181    blue/speed_tx/cnt_reg[0]_i_1__0_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.279 r  blue/speed_tx/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.279    blue/speed_tx/cnt_reg[4]_i_1__0_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.377 r  blue/speed_tx/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.377    blue/speed_tx/cnt_reg[8]_i_1__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     4.558 r  blue/speed_tx/cnt_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     4.558    blue/speed_tx/cnt_reg[12]_i_1__0_n_7
    SLICE_X3Y21          FDCE                                         r  blue/speed_tx/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.284    21.284    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.718    18.566 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    19.923    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          1.318    21.318    blue/speed_tx/CLK
    SLICE_X3Y21          FDCE                                         r  blue/speed_tx/cnt_reg[12]/C
                         clock pessimism              0.082    21.400    
                         clock uncertainty           -0.084    21.316    
    SLICE_X3Y21          FDCE (Setup_fdce_C_D)        0.059    21.375    blue/speed_tx/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         21.375    
                         arrival time                          -4.558    
  -------------------------------------------------------------------
                         slack                                 16.817    

Slack (MET) :             16.830ns  (required time - arrival time)
  Source:                 blue/speed_rx/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blue/speed_rx/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 1.294ns (41.520%)  route 1.823ns (58.480%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.318ns = ( 21.318 - 20.000 ) 
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.388     1.388    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.894    -1.506 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -0.081    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          1.429     1.429    blue/speed_rx/CLK
    SLICE_X1Y18          FDCE                                         r  blue/speed_rx/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.379     1.808 f  blue/speed_rx/cnt_reg[2]/Q
                         net (fo=4, routed)           0.827     2.634    blue/speed_rx/cnt_reg[2]
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.105     2.739 r  blue/speed_rx/cnt[0]_i_7/O
                         net (fo=14, routed)          0.996     3.735    blue/speed_rx/cnt[0]_i_7_n_0
    SLICE_X1Y20          LUT6 (Prop_lut6_I3_O)        0.105     3.840 r  blue/speed_rx/cnt[8]_i_5__0/O
                         net (fo=1, routed)           0.000     3.840    blue/speed_rx/cnt[8]_i_5__0_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.280 r  blue/speed_rx/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.280    blue/speed_rx/cnt_reg[8]_i_1_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.545 r  blue/speed_rx/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.545    blue/speed_rx/cnt_reg[12]_i_1_n_6
    SLICE_X1Y21          FDCE                                         r  blue/speed_rx/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.284    21.284    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.718    18.566 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    19.923    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          1.318    21.318    blue/speed_rx/CLK
    SLICE_X1Y21          FDCE                                         r  blue/speed_rx/cnt_reg[13]/C
                         clock pessimism              0.082    21.400    
                         clock uncertainty           -0.084    21.316    
    SLICE_X1Y21          FDCE (Setup_fdce_C_D)        0.059    21.375    blue/speed_rx/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         21.375    
                         arrival time                          -4.545    
  -------------------------------------------------------------------
                         slack                                 16.830    

Slack (MET) :             16.858ns  (required time - arrival time)
  Source:                 blue/speed_tx/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blue/speed_tx/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 1.284ns (41.190%)  route 1.833ns (58.810%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.320ns = ( 21.320 - 20.000 ) 
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.388     1.388    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.894    -1.506 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -0.081    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          1.427     1.427    blue/speed_tx/CLK
    SLICE_X3Y20          FDCE                                         r  blue/speed_tx/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.379     1.806 r  blue/speed_tx/cnt_reg[8]/Q
                         net (fo=3, routed)           0.838     2.644    blue/speed_tx/cnt_reg[8]
    SLICE_X4Y20          LUT6 (Prop_lut6_I1_O)        0.105     2.749 r  blue/speed_tx/cnt[0]_i_8__0/O
                         net (fo=14, routed)          0.995     3.744    blue/speed_tx/cnt[0]_i_8__0_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I4_O)        0.105     3.849 r  blue/speed_tx/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.000     3.849    blue/speed_tx/cnt[0]_i_3__0_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     4.181 r  blue/speed_tx/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.181    blue/speed_tx/cnt_reg[0]_i_1__0_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.279 r  blue/speed_tx/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.279    blue/speed_tx/cnt_reg[4]_i_1__0_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.544 r  blue/speed_tx/cnt_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     4.544    blue/speed_tx/cnt_reg[8]_i_1__0_n_6
    SLICE_X3Y20          FDCE                                         r  blue/speed_tx/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.284    21.284    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.718    18.566 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    19.923    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          1.320    21.320    blue/speed_tx/CLK
    SLICE_X3Y20          FDCE                                         r  blue/speed_tx/cnt_reg[9]/C
                         clock pessimism              0.107    21.427    
                         clock uncertainty           -0.084    21.343    
    SLICE_X3Y20          FDCE (Setup_fdce_C_D)        0.059    21.402    blue/speed_tx/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         21.402    
                         arrival time                          -4.544    
  -------------------------------------------------------------------
                         slack                                 16.858    

Slack (MET) :             16.863ns  (required time - arrival time)
  Source:                 blue/speed_tx/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blue/speed_tx/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 1.279ns (41.096%)  route 1.833ns (58.904%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.320ns = ( 21.320 - 20.000 ) 
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.388     1.388    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.894    -1.506 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -0.081    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          1.427     1.427    blue/speed_tx/CLK
    SLICE_X3Y20          FDCE                                         r  blue/speed_tx/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.379     1.806 r  blue/speed_tx/cnt_reg[8]/Q
                         net (fo=3, routed)           0.838     2.644    blue/speed_tx/cnt_reg[8]
    SLICE_X4Y20          LUT6 (Prop_lut6_I1_O)        0.105     2.749 r  blue/speed_tx/cnt[0]_i_8__0/O
                         net (fo=14, routed)          0.995     3.744    blue/speed_tx/cnt[0]_i_8__0_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I4_O)        0.105     3.849 r  blue/speed_tx/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.000     3.849    blue/speed_tx/cnt[0]_i_3__0_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     4.181 r  blue/speed_tx/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.181    blue/speed_tx/cnt_reg[0]_i_1__0_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.279 r  blue/speed_tx/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.279    blue/speed_tx/cnt_reg[4]_i_1__0_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.539 r  blue/speed_tx/cnt_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     4.539    blue/speed_tx/cnt_reg[8]_i_1__0_n_4
    SLICE_X3Y20          FDCE                                         r  blue/speed_tx/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.284    21.284    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.718    18.566 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    19.923    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          1.320    21.320    blue/speed_tx/CLK
    SLICE_X3Y20          FDCE                                         r  blue/speed_tx/cnt_reg[11]/C
                         clock pessimism              0.107    21.427    
                         clock uncertainty           -0.084    21.343    
    SLICE_X3Y20          FDCE (Setup_fdce_C_D)        0.059    21.402    blue/speed_tx/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         21.402    
                         arrival time                          -4.539    
  -------------------------------------------------------------------
                         slack                                 16.863    

Slack (MET) :             16.914ns  (required time - arrival time)
  Source:                 blue/speed_rx/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blue/speed_rx/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 1.210ns (39.900%)  route 1.823ns (60.100%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.318ns = ( 21.318 - 20.000 ) 
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.388     1.388    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.894    -1.506 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -0.081    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          1.429     1.429    blue/speed_rx/CLK
    SLICE_X1Y18          FDCE                                         r  blue/speed_rx/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.379     1.808 f  blue/speed_rx/cnt_reg[2]/Q
                         net (fo=4, routed)           0.827     2.634    blue/speed_rx/cnt_reg[2]
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.105     2.739 r  blue/speed_rx/cnt[0]_i_7/O
                         net (fo=14, routed)          0.996     3.735    blue/speed_rx/cnt[0]_i_7_n_0
    SLICE_X1Y20          LUT6 (Prop_lut6_I3_O)        0.105     3.840 r  blue/speed_rx/cnt[8]_i_5__0/O
                         net (fo=1, routed)           0.000     3.840    blue/speed_rx/cnt[8]_i_5__0_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.280 r  blue/speed_rx/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.280    blue/speed_rx/cnt_reg[8]_i_1_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     4.461 r  blue/speed_rx/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.461    blue/speed_rx/cnt_reg[12]_i_1_n_7
    SLICE_X1Y21          FDCE                                         r  blue/speed_rx/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.284    21.284    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.718    18.566 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    19.923    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          1.318    21.318    blue/speed_rx/CLK
    SLICE_X1Y21          FDCE                                         r  blue/speed_rx/cnt_reg[12]/C
                         clock pessimism              0.082    21.400    
                         clock uncertainty           -0.084    21.316    
    SLICE_X1Y21          FDCE (Setup_fdce_C_D)        0.059    21.375    blue/speed_rx/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         21.375    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                 16.914    

Slack (MET) :             16.923ns  (required time - arrival time)
  Source:                 blue/speed_tx/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blue/speed_tx/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 1.219ns (39.938%)  route 1.833ns (60.062%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.320ns = ( 21.320 - 20.000 ) 
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.388     1.388    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.894    -1.506 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -0.081    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          1.427     1.427    blue/speed_tx/CLK
    SLICE_X3Y20          FDCE                                         r  blue/speed_tx/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.379     1.806 r  blue/speed_tx/cnt_reg[8]/Q
                         net (fo=3, routed)           0.838     2.644    blue/speed_tx/cnt_reg[8]
    SLICE_X4Y20          LUT6 (Prop_lut6_I1_O)        0.105     2.749 r  blue/speed_tx/cnt[0]_i_8__0/O
                         net (fo=14, routed)          0.995     3.744    blue/speed_tx/cnt[0]_i_8__0_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I4_O)        0.105     3.849 r  blue/speed_tx/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.000     3.849    blue/speed_tx/cnt[0]_i_3__0_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     4.181 r  blue/speed_tx/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.181    blue/speed_tx/cnt_reg[0]_i_1__0_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.279 r  blue/speed_tx/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.279    blue/speed_tx/cnt_reg[4]_i_1__0_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     4.479 r  blue/speed_tx/cnt_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     4.479    blue/speed_tx/cnt_reg[8]_i_1__0_n_5
    SLICE_X3Y20          FDCE                                         r  blue/speed_tx/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.284    21.284    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.718    18.566 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    19.923    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          1.320    21.320    blue/speed_tx/CLK
    SLICE_X3Y20          FDCE                                         r  blue/speed_tx/cnt_reg[10]/C
                         clock pessimism              0.107    21.427    
                         clock uncertainty           -0.084    21.343    
    SLICE_X3Y20          FDCE (Setup_fdce_C_D)        0.059    21.402    blue/speed_tx/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         21.402    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                 16.923    

Slack (MET) :             16.932ns  (required time - arrival time)
  Source:                 blue/speed_tx/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blue/speed_tx/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 1.186ns (39.282%)  route 1.833ns (60.718%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.321ns = ( 21.321 - 20.000 ) 
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.388     1.388    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.894    -1.506 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -0.081    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          1.427     1.427    blue/speed_tx/CLK
    SLICE_X3Y20          FDCE                                         r  blue/speed_tx/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.379     1.806 r  blue/speed_tx/cnt_reg[8]/Q
                         net (fo=3, routed)           0.838     2.644    blue/speed_tx/cnt_reg[8]
    SLICE_X4Y20          LUT6 (Prop_lut6_I1_O)        0.105     2.749 r  blue/speed_tx/cnt[0]_i_8__0/O
                         net (fo=14, routed)          0.995     3.744    blue/speed_tx/cnt[0]_i_8__0_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I4_O)        0.105     3.849 r  blue/speed_tx/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.000     3.849    blue/speed_tx/cnt[0]_i_3__0_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     4.181 r  blue/speed_tx/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.181    blue/speed_tx/cnt_reg[0]_i_1__0_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.446 r  blue/speed_tx/cnt_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     4.446    blue/speed_tx/cnt_reg[4]_i_1__0_n_6
    SLICE_X3Y19          FDCE                                         r  blue/speed_tx/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.284    21.284    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.718    18.566 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    19.923    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          1.321    21.321    blue/speed_tx/CLK
    SLICE_X3Y19          FDCE                                         r  blue/speed_tx/cnt_reg[5]/C
                         clock pessimism              0.082    21.403    
                         clock uncertainty           -0.084    21.319    
    SLICE_X3Y19          FDCE (Setup_fdce_C_D)        0.059    21.378    blue/speed_tx/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         21.378    
                         arrival time                          -4.446    
  -------------------------------------------------------------------
                         slack                                 16.932    

Slack (MET) :             16.937ns  (required time - arrival time)
  Source:                 blue/speed_tx/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blue/speed_tx/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 1.181ns (39.181%)  route 1.833ns (60.819%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.321ns = ( 21.321 - 20.000 ) 
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.388     1.388    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.894    -1.506 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -0.081    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          1.427     1.427    blue/speed_tx/CLK
    SLICE_X3Y20          FDCE                                         r  blue/speed_tx/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.379     1.806 r  blue/speed_tx/cnt_reg[8]/Q
                         net (fo=3, routed)           0.838     2.644    blue/speed_tx/cnt_reg[8]
    SLICE_X4Y20          LUT6 (Prop_lut6_I1_O)        0.105     2.749 r  blue/speed_tx/cnt[0]_i_8__0/O
                         net (fo=14, routed)          0.995     3.744    blue/speed_tx/cnt[0]_i_8__0_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I4_O)        0.105     3.849 r  blue/speed_tx/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.000     3.849    blue/speed_tx/cnt[0]_i_3__0_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     4.181 r  blue/speed_tx/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.181    blue/speed_tx/cnt_reg[0]_i_1__0_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.441 r  blue/speed_tx/cnt_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     4.441    blue/speed_tx/cnt_reg[4]_i_1__0_n_4
    SLICE_X3Y19          FDCE                                         r  blue/speed_tx/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.284    21.284    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.718    18.566 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    19.923    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          1.321    21.321    blue/speed_tx/CLK
    SLICE_X3Y19          FDCE                                         r  blue/speed_tx/cnt_reg[7]/C
                         clock pessimism              0.082    21.403    
                         clock uncertainty           -0.084    21.319    
    SLICE_X3Y19          FDCE (Setup_fdce_C_D)        0.059    21.378    blue/speed_tx/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         21.378    
                         arrival time                          -4.441    
  -------------------------------------------------------------------
                         slack                                 16.937    

Slack (MET) :             16.942ns  (required time - arrival time)
  Source:                 blue/speed_tx/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blue/speed_tx/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 1.200ns (39.562%)  route 1.833ns (60.438%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.320ns = ( 21.320 - 20.000 ) 
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.388     1.388    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.894    -1.506 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -0.081    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          1.427     1.427    blue/speed_tx/CLK
    SLICE_X3Y20          FDCE                                         r  blue/speed_tx/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.379     1.806 r  blue/speed_tx/cnt_reg[8]/Q
                         net (fo=3, routed)           0.838     2.644    blue/speed_tx/cnt_reg[8]
    SLICE_X4Y20          LUT6 (Prop_lut6_I1_O)        0.105     2.749 r  blue/speed_tx/cnt[0]_i_8__0/O
                         net (fo=14, routed)          0.995     3.744    blue/speed_tx/cnt[0]_i_8__0_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I4_O)        0.105     3.849 r  blue/speed_tx/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.000     3.849    blue/speed_tx/cnt[0]_i_3__0_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     4.181 r  blue/speed_tx/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.181    blue/speed_tx/cnt_reg[0]_i_1__0_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.279 r  blue/speed_tx/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.279    blue/speed_tx/cnt_reg[4]_i_1__0_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     4.460 r  blue/speed_tx/cnt_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     4.460    blue/speed_tx/cnt_reg[8]_i_1__0_n_7
    SLICE_X3Y20          FDCE                                         r  blue/speed_tx/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.284    21.284    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.718    18.566 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    19.923    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          1.320    21.320    blue/speed_tx/CLK
    SLICE_X3Y20          FDCE                                         r  blue/speed_tx/cnt_reg[8]/C
                         clock pessimism              0.107    21.427    
                         clock uncertainty           -0.084    21.343    
    SLICE_X3Y20          FDCE (Setup_fdce_C_D)        0.059    21.402    blue/speed_tx/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         21.402    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                 16.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 blue/speed_rx/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blue/speed_rx/clk_bps_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.668%)  route 0.077ns (29.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.549     0.549    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          0.587     0.587    blue/speed_rx/CLK
    SLICE_X1Y19          FDCE                                         r  blue/speed_rx/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.141     0.728 f  blue/speed_rx/cnt_reg[6]/Q
                         net (fo=3, routed)           0.077     0.805    blue/speed_rx/cnt_reg[6]
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.045     0.850 r  blue/speed_rx/clk_bps_r_i_1/O
                         net (fo=1, routed)           0.000     0.850    blue/speed_rx/clk_bps_r_i_1_n_0
    SLICE_X0Y19          FDCE                                         r  blue/speed_rx/clk_bps_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.816     0.816    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          0.856     0.856    blue/speed_rx/CLK
    SLICE_X0Y19          FDCE                                         r  blue/speed_rx/clk_bps_r_reg/C
                         clock pessimism             -0.256     0.600    
    SLICE_X0Y19          FDCE (Hold_fdce_C_D)         0.091     0.691    blue/speed_rx/clk_bps_r_reg
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 blue/uart_rx/rx_temp_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blue/uart_rx/led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.252%)  route 0.129ns (47.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.549     0.549    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          0.585     0.585    blue/uart_rx/CLK
    SLICE_X1Y22          FDCE                                         r  blue/uart_rx/rx_temp_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.141     0.726 r  blue/uart_rx/rx_temp_data_reg[1]/Q
                         net (fo=2, routed)           0.129     0.854    blue/uart_rx/rx_temp_data_reg_n_0_[1]
    SLICE_X0Y22          FDRE                                         r  blue/uart_rx/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.816     0.816    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          0.853     0.853    blue/uart_rx/CLK
    SLICE_X0Y22          FDRE                                         r  blue/uart_rx/led_reg[1]/C
                         clock pessimism             -0.255     0.598    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.070     0.668    blue/uart_rx/led_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 blue/uart_tx/num_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blue/uart_tx/tx_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.818%)  route 0.147ns (44.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.549     0.549    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          0.583     0.583    blue/uart_tx/clk_out
    SLICE_X3Y23          FDCE                                         r  blue/uart_tx/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.141     0.724 f  blue/uart_tx/num_reg[1]/Q
                         net (fo=9, routed)           0.147     0.871    blue/uart_tx/num_reg__0[1]
    SLICE_X2Y23          LUT6 (Prop_lut6_I1_O)        0.045     0.916 r  blue/uart_tx/tx_en_i_1/O
                         net (fo=1, routed)           0.000     0.916    blue/uart_tx/tx_en_i_1_n_0
    SLICE_X2Y23          FDCE                                         r  blue/uart_tx/tx_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.816     0.816    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          0.851     0.851    blue/uart_tx/clk_out
    SLICE_X2Y23          FDCE                                         r  blue/uart_tx/tx_en_reg/C
                         clock pessimism             -0.255     0.596    
    SLICE_X2Y23          FDCE (Hold_fdce_C_D)         0.121     0.717    blue/uart_tx/tx_en_reg
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 blue/uart_tx/num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blue/uart_tx/bps_start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.005%)  route 0.140ns (42.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.549     0.549    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          0.585     0.585    blue/uart_tx/clk_out
    SLICE_X3Y22          FDCE                                         r  blue/uart_tx/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     0.726 r  blue/uart_tx/num_reg[2]/Q
                         net (fo=6, routed)           0.140     0.866    blue/uart_tx/num_reg__0[2]
    SLICE_X4Y22          LUT6 (Prop_lut6_I3_O)        0.045     0.911 r  blue/uart_tx/bps_start_r_i_1__0/O
                         net (fo=1, routed)           0.000     0.911    blue/uart_tx/bps_start_r_i_1__0_n_0
    SLICE_X4Y22          FDRE                                         r  blue/uart_tx/bps_start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.816     0.816    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          0.851     0.851    blue/uart_tx/clk_out
    SLICE_X4Y22          FDRE                                         r  blue/uart_tx/bps_start_r_reg/C
                         clock pessimism             -0.234     0.617    
    SLICE_X4Y22          FDRE (Hold_fdre_C_D)         0.091     0.708    blue/uart_tx/bps_start_r_reg
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 blue/uart_rx/rx_temp_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blue/uart_rx/led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.019%)  route 0.125ns (46.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.549     0.549    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          0.585     0.585    blue/uart_rx/CLK
    SLICE_X1Y27          FDCE                                         r  blue/uart_rx/rx_temp_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDCE (Prop_fdce_C_Q)         0.141     0.726 r  blue/uart_rx/rx_temp_data_reg[3]/Q
                         net (fo=2, routed)           0.125     0.851    blue/uart_rx/rx_temp_data_reg_n_0_[3]
    SLICE_X0Y27          FDRE                                         r  blue/uart_rx/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.816     0.816    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          0.853     0.853    blue/uart_rx/CLK
    SLICE_X0Y27          FDRE                                         r  blue/uart_rx/led_reg[3]/C
                         clock pessimism             -0.255     0.598    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.046     0.644    blue/uart_rx/led_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 blue/uart_rx/rx_temp_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blue/uart_rx/led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (50.013%)  route 0.128ns (49.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.549     0.549    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          0.583     0.583    blue/uart_rx/CLK
    SLICE_X0Y26          FDCE                                         r  blue/uart_rx/rx_temp_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.128     0.711 r  blue/uart_rx/rx_temp_data_reg[7]/Q
                         net (fo=2, routed)           0.128     0.839    blue/uart_rx/rx_temp_data_reg_n_0_[7]
    SLICE_X0Y27          FDRE                                         r  blue/uart_rx/led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.816     0.816    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          0.853     0.853    blue/uart_rx/CLK
    SLICE_X0Y27          FDRE                                         r  blue/uart_rx/led_reg[7]/C
                         clock pessimism             -0.255     0.598    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.021     0.619    blue/uart_rx/led_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.619    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 blue/uart_rx/rx_temp_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blue/uart_rx/led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.641%)  route 0.168ns (54.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.549     0.549    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          0.582     0.582    blue/uart_rx/CLK
    SLICE_X1Y25          FDCE                                         r  blue/uart_rx/rx_temp_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.141     0.723 r  blue/uart_rx/rx_temp_data_reg[0]/Q
                         net (fo=2, routed)           0.168     0.891    blue/uart_rx/rx_temp_data_reg_n_0_[0]
    SLICE_X0Y25          FDRE                                         r  blue/uart_rx/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.816     0.816    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          0.850     0.850    blue/uart_rx/CLK
    SLICE_X0Y25          FDRE                                         r  blue/uart_rx/led_reg[0]/C
                         clock pessimism             -0.255     0.595    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.070     0.665    blue/uart_rx/led_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 blue/uart_rx/rx_temp_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blue/uart_rx/led_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.315%)  route 0.177ns (55.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.549     0.549    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          0.583     0.583    blue/uart_rx/CLK
    SLICE_X0Y26          FDCE                                         r  blue/uart_rx/rx_temp_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.141     0.724 r  blue/uart_rx/rx_temp_data_reg[5]/Q
                         net (fo=2, routed)           0.177     0.901    blue/uart_rx/rx_temp_data_reg_n_0_[5]
    SLICE_X0Y27          FDRE                                         r  blue/uart_rx/led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.816     0.816    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          0.853     0.853    blue/uart_rx/CLK
    SLICE_X0Y27          FDRE                                         r  blue/uart_rx/led_reg[5]/C
                         clock pessimism             -0.255     0.598    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.070     0.668    blue/uart_rx/led_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 blue/uart_tx/rx_int1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blue/uart_tx/rx_int2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.871%)  route 0.188ns (57.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.549     0.549    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          0.586     0.586    blue/uart_tx/clk_out
    SLICE_X4Y18          FDCE                                         r  blue/uart_tx/rx_int1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141     0.727 r  blue/uart_tx/rx_int1_reg/Q
                         net (fo=2, routed)           0.188     0.914    blue/uart_tx/rx_int1
    SLICE_X2Y20          FDCE                                         r  blue/uart_tx/rx_int2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.816     0.816    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          0.855     0.855    blue/uart_tx/clk_out
    SLICE_X2Y20          FDCE                                         r  blue/uart_tx/rx_int2_reg/C
                         clock pessimism             -0.234     0.621    
    SLICE_X2Y20          FDCE (Hold_fdce_C_D)         0.059     0.680    blue/uart_tx/rx_int2_reg
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 blue/uart_rx/rs232_rx1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blue/uart_rx/rs232_rx2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.944%)  route 0.128ns (50.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.549     0.549    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          0.582     0.582    blue/uart_rx/CLK
    SLICE_X1Y25          FDCE                                         r  blue/uart_rx/rs232_rx1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.128     0.710 r  blue/uart_rx/rs232_rx1_reg/Q
                         net (fo=2, routed)           0.128     0.838    blue/uart_rx/rs232_rx1
    SLICE_X1Y25          FDCE                                         r  blue/uart_rx/rs232_rx2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.816     0.816    blue/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    blue/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blue/instance_name/inst/clkout1_buf/O
                         net (fo=71, routed)          0.850     0.850    blue/uart_rx/CLK
    SLICE_X1Y25          FDCE                                         r  blue/uart_rx/rs232_rx2_reg/C
                         clock pessimism             -0.268     0.582    
    SLICE_X1Y25          FDCE (Hold_fdce_C_D)         0.017     0.599    blue/uart_rx/rs232_rx2_reg
  -------------------------------------------------------------------
                         required time                         -0.599    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { blue/instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y2    blue/instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X0Y19      blue/speed_rx/clk_bps_r_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X1Y18      blue/speed_rx/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X1Y20      blue/speed_rx/cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X1Y20      blue/speed_rx/cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X1Y21      blue/speed_rx/cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X1Y21      blue/speed_rx/cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X1Y18      blue/speed_rx/cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X1Y18      blue/speed_rx/cnt_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  blue/instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y19      blue/speed_rx/clk_bps_r_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y19      blue/speed_rx/clk_bps_r_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y18      blue/speed_rx/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y18      blue/speed_rx/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y20      blue/speed_rx/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y20      blue/speed_rx/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y20      blue/speed_rx/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y20      blue/speed_rx/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y21      blue/speed_rx/cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y21      blue/speed_rx/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y19      blue/speed_rx/clk_bps_r_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y19      blue/speed_rx/clk_bps_r_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y18      blue/speed_rx/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y18      blue/speed_rx/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y20      blue/speed_rx/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y20      blue/speed_rx/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y20      blue/speed_rx/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y20      blue/speed_rx/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y21      blue/speed_rx/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y21      blue/speed_rx/cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { blue/instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    blue/instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  blue/instance_name/inst/mmcm_adv_inst/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  blue/instance_name/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  blue/instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  blue/instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  csb/instance_name/inst/clk_in1
  To Clock:  csb/instance_name/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         csb/instance_name/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { csb/instance_name/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  csb/instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  csb/instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  csb/instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  csb/instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  csb/instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  csb/instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.132ns  (required time - arrival time)
  Source:                 csb/i2/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            csb/i2/clk_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.748ns (22.254%)  route 2.613ns (77.746%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.318ns = ( 21.318 - 20.000 ) 
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.389     1.389    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          1.424     1.424    csb/i2/clk_out
    SLICE_X2Y27          FDRE                                         r  csb/i2/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.433     1.857 f  csb/i2/clk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.819     2.676    csb/i2/clk_cnt[1]
    SLICE_X3Y33          LUT6 (Prop_lut6_I3_O)        0.105     2.781 f  csb/i2/clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.838     3.619    csb/i2/clk_cnt[0]_i_4_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.105     3.724 f  csb/i2/clk_cnt[0]_i_2/O
                         net (fo=3, routed)           0.125     3.849    csb/i2/clk_cnt[0]_i_2_n_0
    SLICE_X3Y31          LUT2 (Prop_lut2_I0_O)        0.105     3.954 r  csb/i2/clk_cnt[31]_i_1/O
                         net (fo=31, routed)          0.831     4.785    csb/i2/clk_400Hz_0
    SLICE_X2Y27          FDRE                                         r  csb/i2/clk_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.285    21.285    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    18.570 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    19.923    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          1.318    21.318    csb/i2/clk_out
    SLICE_X2Y27          FDRE                                         r  csb/i2/clk_cnt_reg[1]/C
                         clock pessimism              0.106    21.424    
                         clock uncertainty           -0.084    21.340    
    SLICE_X2Y27          FDRE (Setup_fdre_C_R)       -0.423    20.917    csb/i2/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         20.917    
                         arrival time                          -4.785    
  -------------------------------------------------------------------
                         slack                                 16.132    

Slack (MET) :             16.132ns  (required time - arrival time)
  Source:                 csb/i2/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            csb/i2/clk_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.748ns (22.254%)  route 2.613ns (77.746%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.318ns = ( 21.318 - 20.000 ) 
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.389     1.389    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          1.424     1.424    csb/i2/clk_out
    SLICE_X2Y27          FDRE                                         r  csb/i2/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.433     1.857 f  csb/i2/clk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.819     2.676    csb/i2/clk_cnt[1]
    SLICE_X3Y33          LUT6 (Prop_lut6_I3_O)        0.105     2.781 f  csb/i2/clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.838     3.619    csb/i2/clk_cnt[0]_i_4_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.105     3.724 f  csb/i2/clk_cnt[0]_i_2/O
                         net (fo=3, routed)           0.125     3.849    csb/i2/clk_cnt[0]_i_2_n_0
    SLICE_X3Y31          LUT2 (Prop_lut2_I0_O)        0.105     3.954 r  csb/i2/clk_cnt[31]_i_1/O
                         net (fo=31, routed)          0.831     4.785    csb/i2/clk_400Hz_0
    SLICE_X2Y27          FDRE                                         r  csb/i2/clk_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.285    21.285    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    18.570 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    19.923    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          1.318    21.318    csb/i2/clk_out
    SLICE_X2Y27          FDRE                                         r  csb/i2/clk_cnt_reg[2]/C
                         clock pessimism              0.106    21.424    
                         clock uncertainty           -0.084    21.340    
    SLICE_X2Y27          FDRE (Setup_fdre_C_R)       -0.423    20.917    csb/i2/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         20.917    
                         arrival time                          -4.785    
  -------------------------------------------------------------------
                         slack                                 16.132    

Slack (MET) :             16.132ns  (required time - arrival time)
  Source:                 csb/i2/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            csb/i2/clk_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.748ns (22.254%)  route 2.613ns (77.746%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.318ns = ( 21.318 - 20.000 ) 
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.389     1.389    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          1.424     1.424    csb/i2/clk_out
    SLICE_X2Y27          FDRE                                         r  csb/i2/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.433     1.857 f  csb/i2/clk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.819     2.676    csb/i2/clk_cnt[1]
    SLICE_X3Y33          LUT6 (Prop_lut6_I3_O)        0.105     2.781 f  csb/i2/clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.838     3.619    csb/i2/clk_cnt[0]_i_4_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.105     3.724 f  csb/i2/clk_cnt[0]_i_2/O
                         net (fo=3, routed)           0.125     3.849    csb/i2/clk_cnt[0]_i_2_n_0
    SLICE_X3Y31          LUT2 (Prop_lut2_I0_O)        0.105     3.954 r  csb/i2/clk_cnt[31]_i_1/O
                         net (fo=31, routed)          0.831     4.785    csb/i2/clk_400Hz_0
    SLICE_X2Y27          FDRE                                         r  csb/i2/clk_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.285    21.285    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    18.570 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    19.923    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          1.318    21.318    csb/i2/clk_out
    SLICE_X2Y27          FDRE                                         r  csb/i2/clk_cnt_reg[3]/C
                         clock pessimism              0.106    21.424    
                         clock uncertainty           -0.084    21.340    
    SLICE_X2Y27          FDRE (Setup_fdre_C_R)       -0.423    20.917    csb/i2/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         20.917    
                         arrival time                          -4.785    
  -------------------------------------------------------------------
                         slack                                 16.132    

Slack (MET) :             16.132ns  (required time - arrival time)
  Source:                 csb/i2/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            csb/i2/clk_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.748ns (22.254%)  route 2.613ns (77.746%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.318ns = ( 21.318 - 20.000 ) 
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.389     1.389    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          1.424     1.424    csb/i2/clk_out
    SLICE_X2Y27          FDRE                                         r  csb/i2/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.433     1.857 f  csb/i2/clk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.819     2.676    csb/i2/clk_cnt[1]
    SLICE_X3Y33          LUT6 (Prop_lut6_I3_O)        0.105     2.781 f  csb/i2/clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.838     3.619    csb/i2/clk_cnt[0]_i_4_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.105     3.724 f  csb/i2/clk_cnt[0]_i_2/O
                         net (fo=3, routed)           0.125     3.849    csb/i2/clk_cnt[0]_i_2_n_0
    SLICE_X3Y31          LUT2 (Prop_lut2_I0_O)        0.105     3.954 r  csb/i2/clk_cnt[31]_i_1/O
                         net (fo=31, routed)          0.831     4.785    csb/i2/clk_400Hz_0
    SLICE_X2Y27          FDRE                                         r  csb/i2/clk_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.285    21.285    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    18.570 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    19.923    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          1.318    21.318    csb/i2/clk_out
    SLICE_X2Y27          FDRE                                         r  csb/i2/clk_cnt_reg[4]/C
                         clock pessimism              0.106    21.424    
                         clock uncertainty           -0.084    21.340    
    SLICE_X2Y27          FDRE (Setup_fdre_C_R)       -0.423    20.917    csb/i2/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         20.917    
                         arrival time                          -4.785    
  -------------------------------------------------------------------
                         slack                                 16.132    

Slack (MET) :             16.217ns  (required time - arrival time)
  Source:                 csb/i2/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            csb/i2/clk_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.748ns (22.999%)  route 2.504ns (77.001%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.318ns = ( 21.318 - 20.000 ) 
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.389     1.389    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          1.424     1.424    csb/i2/clk_out
    SLICE_X2Y27          FDRE                                         r  csb/i2/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.433     1.857 f  csb/i2/clk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.819     2.676    csb/i2/clk_cnt[1]
    SLICE_X3Y33          LUT6 (Prop_lut6_I3_O)        0.105     2.781 f  csb/i2/clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.838     3.619    csb/i2/clk_cnt[0]_i_4_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.105     3.724 f  csb/i2/clk_cnt[0]_i_2/O
                         net (fo=3, routed)           0.125     3.849    csb/i2/clk_cnt[0]_i_2_n_0
    SLICE_X3Y31          LUT2 (Prop_lut2_I0_O)        0.105     3.954 r  csb/i2/clk_cnt[31]_i_1/O
                         net (fo=31, routed)          0.722     4.676    csb/i2/clk_400Hz_0
    SLICE_X2Y28          FDRE                                         r  csb/i2/clk_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.285    21.285    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    18.570 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    19.923    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          1.318    21.318    csb/i2/clk_out
    SLICE_X2Y28          FDRE                                         r  csb/i2/clk_cnt_reg[5]/C
                         clock pessimism              0.082    21.400    
                         clock uncertainty           -0.084    21.316    
    SLICE_X2Y28          FDRE (Setup_fdre_C_R)       -0.423    20.893    csb/i2/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         20.893    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                 16.217    

Slack (MET) :             16.217ns  (required time - arrival time)
  Source:                 csb/i2/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            csb/i2/clk_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.748ns (22.999%)  route 2.504ns (77.001%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.318ns = ( 21.318 - 20.000 ) 
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.389     1.389    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          1.424     1.424    csb/i2/clk_out
    SLICE_X2Y27          FDRE                                         r  csb/i2/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.433     1.857 f  csb/i2/clk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.819     2.676    csb/i2/clk_cnt[1]
    SLICE_X3Y33          LUT6 (Prop_lut6_I3_O)        0.105     2.781 f  csb/i2/clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.838     3.619    csb/i2/clk_cnt[0]_i_4_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.105     3.724 f  csb/i2/clk_cnt[0]_i_2/O
                         net (fo=3, routed)           0.125     3.849    csb/i2/clk_cnt[0]_i_2_n_0
    SLICE_X3Y31          LUT2 (Prop_lut2_I0_O)        0.105     3.954 r  csb/i2/clk_cnt[31]_i_1/O
                         net (fo=31, routed)          0.722     4.676    csb/i2/clk_400Hz_0
    SLICE_X2Y28          FDRE                                         r  csb/i2/clk_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.285    21.285    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    18.570 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    19.923    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          1.318    21.318    csb/i2/clk_out
    SLICE_X2Y28          FDRE                                         r  csb/i2/clk_cnt_reg[6]/C
                         clock pessimism              0.082    21.400    
                         clock uncertainty           -0.084    21.316    
    SLICE_X2Y28          FDRE (Setup_fdre_C_R)       -0.423    20.893    csb/i2/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         20.893    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                 16.217    

Slack (MET) :             16.217ns  (required time - arrival time)
  Source:                 csb/i2/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            csb/i2/clk_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.748ns (22.999%)  route 2.504ns (77.001%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.318ns = ( 21.318 - 20.000 ) 
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.389     1.389    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          1.424     1.424    csb/i2/clk_out
    SLICE_X2Y27          FDRE                                         r  csb/i2/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.433     1.857 f  csb/i2/clk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.819     2.676    csb/i2/clk_cnt[1]
    SLICE_X3Y33          LUT6 (Prop_lut6_I3_O)        0.105     2.781 f  csb/i2/clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.838     3.619    csb/i2/clk_cnt[0]_i_4_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.105     3.724 f  csb/i2/clk_cnt[0]_i_2/O
                         net (fo=3, routed)           0.125     3.849    csb/i2/clk_cnt[0]_i_2_n_0
    SLICE_X3Y31          LUT2 (Prop_lut2_I0_O)        0.105     3.954 r  csb/i2/clk_cnt[31]_i_1/O
                         net (fo=31, routed)          0.722     4.676    csb/i2/clk_400Hz_0
    SLICE_X2Y28          FDRE                                         r  csb/i2/clk_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.285    21.285    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    18.570 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    19.923    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          1.318    21.318    csb/i2/clk_out
    SLICE_X2Y28          FDRE                                         r  csb/i2/clk_cnt_reg[7]/C
                         clock pessimism              0.082    21.400    
                         clock uncertainty           -0.084    21.316    
    SLICE_X2Y28          FDRE (Setup_fdre_C_R)       -0.423    20.893    csb/i2/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         20.893    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                 16.217    

Slack (MET) :             16.217ns  (required time - arrival time)
  Source:                 csb/i2/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            csb/i2/clk_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.748ns (22.999%)  route 2.504ns (77.001%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.318ns = ( 21.318 - 20.000 ) 
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.389     1.389    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          1.424     1.424    csb/i2/clk_out
    SLICE_X2Y27          FDRE                                         r  csb/i2/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.433     1.857 f  csb/i2/clk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.819     2.676    csb/i2/clk_cnt[1]
    SLICE_X3Y33          LUT6 (Prop_lut6_I3_O)        0.105     2.781 f  csb/i2/clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.838     3.619    csb/i2/clk_cnt[0]_i_4_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.105     3.724 f  csb/i2/clk_cnt[0]_i_2/O
                         net (fo=3, routed)           0.125     3.849    csb/i2/clk_cnt[0]_i_2_n_0
    SLICE_X3Y31          LUT2 (Prop_lut2_I0_O)        0.105     3.954 r  csb/i2/clk_cnt[31]_i_1/O
                         net (fo=31, routed)          0.722     4.676    csb/i2/clk_400Hz_0
    SLICE_X2Y28          FDRE                                         r  csb/i2/clk_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.285    21.285    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    18.570 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    19.923    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          1.318    21.318    csb/i2/clk_out
    SLICE_X2Y28          FDRE                                         r  csb/i2/clk_cnt_reg[8]/C
                         clock pessimism              0.082    21.400    
                         clock uncertainty           -0.084    21.316    
    SLICE_X2Y28          FDRE (Setup_fdre_C_R)       -0.423    20.893    csb/i2/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         20.893    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                 16.217    

Slack (MET) :             16.308ns  (required time - arrival time)
  Source:                 csb/i2/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            csb/i2/clk_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.748ns (23.623%)  route 2.418ns (76.377%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.323ns = ( 21.323 - 20.000 ) 
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.389     1.389    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          1.424     1.424    csb/i2/clk_out
    SLICE_X2Y27          FDRE                                         r  csb/i2/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.433     1.857 f  csb/i2/clk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.819     2.676    csb/i2/clk_cnt[1]
    SLICE_X3Y33          LUT6 (Prop_lut6_I3_O)        0.105     2.781 f  csb/i2/clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.838     3.619    csb/i2/clk_cnt[0]_i_4_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.105     3.724 f  csb/i2/clk_cnt[0]_i_2/O
                         net (fo=3, routed)           0.125     3.849    csb/i2/clk_cnt[0]_i_2_n_0
    SLICE_X3Y31          LUT2 (Prop_lut2_I0_O)        0.105     3.954 r  csb/i2/clk_cnt[31]_i_1/O
                         net (fo=31, routed)          0.636     4.590    csb/i2/clk_400Hz_0
    SLICE_X2Y32          FDRE                                         r  csb/i2/clk_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.285    21.285    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    18.570 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    19.923    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          1.323    21.323    csb/i2/clk_out
    SLICE_X2Y32          FDRE                                         r  csb/i2/clk_cnt_reg[21]/C
                         clock pessimism              0.082    21.405    
                         clock uncertainty           -0.084    21.321    
    SLICE_X2Y32          FDRE (Setup_fdre_C_R)       -0.423    20.898    csb/i2/clk_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         20.898    
                         arrival time                          -4.590    
  -------------------------------------------------------------------
                         slack                                 16.308    

Slack (MET) :             16.308ns  (required time - arrival time)
  Source:                 csb/i2/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            csb/i2/clk_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.748ns (23.623%)  route 2.418ns (76.377%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.323ns = ( 21.323 - 20.000 ) 
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.389     1.389    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          1.424     1.424    csb/i2/clk_out
    SLICE_X2Y27          FDRE                                         r  csb/i2/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.433     1.857 f  csb/i2/clk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.819     2.676    csb/i2/clk_cnt[1]
    SLICE_X3Y33          LUT6 (Prop_lut6_I3_O)        0.105     2.781 f  csb/i2/clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.838     3.619    csb/i2/clk_cnt[0]_i_4_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.105     3.724 f  csb/i2/clk_cnt[0]_i_2/O
                         net (fo=3, routed)           0.125     3.849    csb/i2/clk_cnt[0]_i_2_n_0
    SLICE_X3Y31          LUT2 (Prop_lut2_I0_O)        0.105     3.954 r  csb/i2/clk_cnt[31]_i_1/O
                         net (fo=31, routed)          0.636     4.590    csb/i2/clk_400Hz_0
    SLICE_X2Y32          FDRE                                         r  csb/i2/clk_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         1.285    21.285    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    18.570 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    19.923    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          1.323    21.323    csb/i2/clk_out
    SLICE_X2Y32          FDRE                                         r  csb/i2/clk_cnt_reg[22]/C
                         clock pessimism              0.082    21.405    
                         clock uncertainty           -0.084    21.321    
    SLICE_X2Y32          FDRE (Setup_fdre_C_R)       -0.423    20.898    csb/i2/clk_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         20.898    
                         arrival time                          -4.590    
  -------------------------------------------------------------------
                         slack                                 16.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 csb/i1/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            csb/i1/distance_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.142%)  route 0.106ns (42.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.549     0.549    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          0.583     0.583    csb/i1/clk_out
    SLICE_X5Y27          FDRE                                         r  csb/i1/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141     0.724 r  csb/i1/cnt_reg[17]/Q
                         net (fo=2, routed)           0.106     0.829    csb/i1/cnt[17]
    SLICE_X4Y27          FDRE                                         r  csb/i1/distance_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.817     0.817    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          0.851     0.851    csb/i1/clk_out
    SLICE_X4Y27          FDRE                                         r  csb/i1/distance_reg_reg[17]/C
                         clock pessimism             -0.255     0.596    
    SLICE_X4Y27          FDRE (Hold_fdre_C_D)         0.051     0.647    csb/i1/distance_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 csb/i1/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            csb/i1/distance_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.819%)  route 0.112ns (44.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.549     0.549    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          0.583     0.583    csb/i1/clk_out
    SLICE_X5Y27          FDRE                                         r  csb/i1/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141     0.724 r  csb/i1/cnt_reg[13]/Q
                         net (fo=2, routed)           0.112     0.835    csb/i1/cnt[13]
    SLICE_X4Y26          FDRE                                         r  csb/i1/distance_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.817     0.817    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          0.849     0.849    csb/i1/clk_out
    SLICE_X4Y26          FDRE                                         r  csb/i1/distance_reg_reg[13]/C
                         clock pessimism             -0.255     0.594    
    SLICE_X4Y26          FDRE (Hold_fdre_C_D)         0.046     0.640    csb/i1/distance_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 csb/i1/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            csb/i1/distance_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.589%)  route 0.149ns (51.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.549     0.549    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          0.580     0.580    csb/i1/clk_out
    SLICE_X5Y25          FDRE                                         r  csb/i1/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.141     0.721 r  csb/i1/cnt_reg[8]/Q
                         net (fo=2, routed)           0.149     0.870    csb/i1/cnt[8]
    SLICE_X4Y25          FDRE                                         r  csb/i1/distance_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.817     0.817    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          0.848     0.848    csb/i1/clk_out
    SLICE_X4Y25          FDRE                                         r  csb/i1/distance_reg_reg[8]/C
                         clock pessimism             -0.255     0.593    
    SLICE_X4Y25          FDRE (Hold_fdre_C_D)         0.059     0.652    csb/i1/distance_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 csb/i1/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            csb/i1/distance_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.589%)  route 0.149ns (51.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.549     0.549    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          0.583     0.583    csb/i1/clk_out
    SLICE_X5Y27          FDRE                                         r  csb/i1/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141     0.724 r  csb/i1/cnt_reg[14]/Q
                         net (fo=2, routed)           0.149     0.873    csb/i1/cnt[14]
    SLICE_X4Y27          FDRE                                         r  csb/i1/distance_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.817     0.817    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          0.851     0.851    csb/i1/clk_out
    SLICE_X4Y27          FDRE                                         r  csb/i1/distance_reg_reg[14]/C
                         clock pessimism             -0.255     0.596    
    SLICE_X4Y27          FDRE (Hold_fdre_C_D)         0.059     0.655    csb/i1/distance_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 csb/i1/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            csb/i1/distance_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.387%)  route 0.131ns (50.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.549     0.549    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          0.583     0.583    csb/i1/clk_out
    SLICE_X5Y27          FDRE                                         r  csb/i1/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.128     0.711 r  csb/i1/cnt_reg[22]/Q
                         net (fo=2, routed)           0.131     0.842    csb/i1/cnt[22]
    SLICE_X2Y26          FDRE                                         r  csb/i1/distance_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.817     0.817    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          0.851     0.851    csb/i1/clk_out
    SLICE_X2Y26          FDRE                                         r  csb/i1/distance_reg_reg[22]/C
                         clock pessimism             -0.234     0.617    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.006     0.623    csb/i1/distance_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 csb/i1/cnt_period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            csb/i1/cnt_period_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.189ns (48.172%)  route 0.203ns (51.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.549     0.549    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          0.591     0.591    csb/i1/clk_out
    SLICE_X3Y15          FDRE                                         r  csb/i1/cnt_period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  csb/i1/cnt_period_reg[0]/Q
                         net (fo=23, routed)          0.203     0.935    csb/i1/cnt_period[0]
    SLICE_X6Y15          LUT3 (Prop_lut3_I1_O)        0.048     0.983 r  csb/i1/cnt_period[6]_i_1/O
                         net (fo=1, routed)           0.000     0.983    csb/i1/cnt_period_0[6]
    SLICE_X6Y15          FDRE                                         r  csb/i1/cnt_period_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.817     0.817    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          0.858     0.858    csb/i1/clk_out
    SLICE_X6Y15          FDRE                                         r  csb/i1/cnt_period_reg[6]/C
                         clock pessimism             -0.234     0.624    
    SLICE_X6Y15          FDRE (Hold_fdre_C_D)         0.131     0.755    csb/i1/cnt_period_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 csb/i1/cnt_period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            csb/i1/cnt_period_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.772%)  route 0.203ns (52.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.549     0.549    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          0.591     0.591    csb/i1/clk_out
    SLICE_X3Y15          FDRE                                         r  csb/i1/cnt_period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  csb/i1/cnt_period_reg[0]/Q
                         net (fo=23, routed)          0.203     0.935    csb/i1/cnt_period[0]
    SLICE_X6Y15          LUT3 (Prop_lut3_I1_O)        0.045     0.980 r  csb/i1/cnt_period[12]_i_1/O
                         net (fo=1, routed)           0.000     0.980    csb/i1/cnt_period_0[12]
    SLICE_X6Y15          FDRE                                         r  csb/i1/cnt_period_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.817     0.817    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          0.858     0.858    csb/i1/clk_out
    SLICE_X6Y15          FDRE                                         r  csb/i1/cnt_period_reg[12]/C
                         clock pessimism             -0.234     0.624    
    SLICE_X6Y15          FDRE (Hold_fdre_C_D)         0.121     0.745    csb/i1/cnt_period_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 csb/i1/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            csb/i1/distance_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.787%)  route 0.213ns (60.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.549     0.549    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          0.580     0.580    csb/i1/clk_out
    SLICE_X5Y24          FDRE                                         r  csb/i1/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141     0.721 r  csb/i1/cnt_reg[11]/Q
                         net (fo=2, routed)           0.213     0.934    csb/i1/cnt[11]
    SLICE_X3Y26          FDRE                                         r  csb/i1/distance_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.817     0.817    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          0.851     0.851    csb/i1/clk_out
    SLICE_X3Y26          FDRE                                         r  csb/i1/distance_reg_reg[11]/C
                         clock pessimism             -0.234     0.617    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.070     0.687    csb/i1/distance_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 csb/i1/cnt_period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            csb/i1/cnt_period_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.189ns (47.640%)  route 0.208ns (52.360%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.549     0.549    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          0.591     0.591    csb/i1/clk_out
    SLICE_X3Y15          FDRE                                         r  csb/i1/cnt_period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  csb/i1/cnt_period_reg[0]/Q
                         net (fo=23, routed)          0.208     0.939    csb/i1/cnt_period[0]
    SLICE_X5Y16          LUT3 (Prop_lut3_I1_O)        0.048     0.987 r  csb/i1/cnt_period[1]_i_1/O
                         net (fo=1, routed)           0.000     0.987    csb/i1/cnt_period_0[1]
    SLICE_X5Y16          FDRE                                         r  csb/i1/cnt_period_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.817     0.817    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          0.857     0.857    csb/i1/clk_out
    SLICE_X5Y16          FDRE                                         r  csb/i1/cnt_period_reg[1]/C
                         clock pessimism             -0.234     0.623    
    SLICE_X5Y16          FDRE (Hold_fdre_C_D)         0.107     0.730    csb/i1/cnt_period_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 csb/i1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            csb/i1/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.207ns (52.877%)  route 0.184ns (47.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.549     0.549    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          0.582     0.582    csb/i1/clk_out
    SLICE_X2Y24          FDRE                                         r  csb/i1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164     0.746 r  csb/i1/state_reg[0]/Q
                         net (fo=4, routed)           0.184     0.930    csb/i1/state_reg_n_0_[0]
    SLICE_X2Y24          LUT4 (Prop_lut4_I3_O)        0.043     0.973 r  csb/i1/state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.973    csb/i1/state[1]
    SLICE_X2Y24          FDRE                                         r  csb/i1/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=378, routed)         0.817     0.817    csb/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    csb/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  csb/instance_name/inst/clkout1_buf/O
                         net (fo=99, routed)          0.850     0.850    csb/i1/clk_out
    SLICE_X2Y24          FDRE                                         r  csb/i1/state_reg[1]/C
                         clock pessimism             -0.268     0.582    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.131     0.713    csb/i1/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { csb/instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y1    csb/instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X3Y15      csb/i1/cnt_period_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y15      csb/i1/cnt_period_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y15      csb/i1/cnt_period_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y15      csb/i1/cnt_period_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y16      csb/i1/cnt_period_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y15      csb/i1/cnt_period_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y15      csb/i1/cnt_period_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y14      csb/i1/cnt_period_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  csb/instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y15      csb/i1/cnt_period_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y15      csb/i1/cnt_period_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y15      csb/i1/cnt_period_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y15      csb/i1/cnt_period_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y15      csb/i1/cnt_period_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y15      csb/i1/cnt_period_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y15      csb/i1/cnt_period_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y16      csb/i1/cnt_period_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y16      csb/i1/cnt_period_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y15      csb/i1/cnt_period_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y15      csb/i1/cnt_period_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y14      csb/i1/cnt_period_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y14      csb/i1/cnt_period_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y15      csb/i1/cnt_period_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y34      csb/i2/clk_cnt_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y34      csb/i2/clk_cnt_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y34      csb/i2/clk_cnt_reg[31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y15      csb/i1/cnt_period_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y15      csb/i1/cnt_period_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y15      csb/i1/cnt_period_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { csb/instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y4    csb/instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  csb/instance_name/inst/mmcm_adv_inst/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  csb/instance_name/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  csb/instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  csb/instance_name/inst/mmcm_adv_inst/CLKFBOUT



