<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file motorcontrollerfinal_controller.ncd.
Design name: SPI_loopback_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000ZE
Package:     TQFP144
Performance: 1
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.8.0.115.3</big></U></B>
Mon May 22 15:05:51 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o Motorcontrollerfinal_controller.twr -gui -msgset C:/Users/gebruiker/workspace/lattice/Motorcontroller-prototype/promote.xml Motorcontrollerfinal_controller.ncd Motorcontrollerfinal_controller.prf 
Design file:     motorcontrollerfinal_controller.ncd
Preference file: motorcontrollerfinal_controller.prf
Device,speed:    LCMXO2-4000ZE,1
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clkout_c" 38.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   39.811MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clkout_c" 38.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.197ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__5__i43  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m2_i0_i4  (to clkout_c +)
                   FF                        SPI_I/speed_set_m2_i0_i3

   Delay:              24.417ns  (35.7% logic, 64.3% route), 14 logic levels.

 Constraint Details:

     24.417ns physical path delay SPI_I/SLICE_85 to SLICE_627 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.702ns LSR_SET requirement (totaling 25.614ns) by 1.197ns

 Physical Path Details:

      Data path SPI_I/SLICE_85 to SLICE_627:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R17C24A.CLK to     R17C24A.Q0 SPI_I/SLICE_85 (from clkout_c)
ROUTE         4     4.098     R17C24A.Q0 to     R20C26A.B1 SPI_I/recv_buffer_55
C1TOFCO_DE  ---     1.789     R20C26A.B1 to    R20C26A.FCO SPI_I/SLICE_69
ROUTE         1     0.000    R20C26A.FCO to    R20C26B.FCI SPI_I/n18262
FCITOFCO_D  ---     0.316    R20C26B.FCI to    R20C26B.FCO SPI_I/SLICE_68
ROUTE         1     0.000    R20C26B.FCO to    R20C26C.FCI SPI_I/n18263
FCITOFCO_D  ---     0.316    R20C26C.FCI to    R20C26C.FCO SPI_I/SLICE_67
ROUTE         1     0.000    R20C26C.FCO to    R20C26D.FCI SPI_I/n18264
FCITOFCO_D  ---     0.316    R20C26D.FCI to    R20C26D.FCO SPI_I/SLICE_66
ROUTE         1     0.000    R20C26D.FCO to    R20C27A.FCI SPI_I/n18265
FCITOFCO_D  ---     0.316    R20C27A.FCI to    R20C27A.FCO SPI_I/SLICE_65
ROUTE         1     0.000    R20C27A.FCO to    R20C27B.FCI SPI_I/n18266
FCITOFCO_D  ---     0.316    R20C27B.FCI to    R20C27B.FCO SPI_I/SLICE_64
ROUTE         1     0.000    R20C27B.FCO to    R20C27C.FCI SPI_I/n18267
FCITOFCO_D  ---     0.316    R20C27C.FCI to    R20C27C.FCO SPI_I/SLICE_63
ROUTE         1     0.000    R20C27C.FCO to    R20C27D.FCI SPI_I/n18268
FCITOFCO_D  ---     0.316    R20C27D.FCI to    R20C27D.FCO SPI_I/SLICE_62
ROUTE         1     0.000    R20C27D.FCO to    R20C28A.FCI SPI_I/n18269
FCITOFCO_D  ---     0.316    R20C28A.FCI to    R20C28A.FCO SPI_I/SLICE_61
ROUTE         1     0.000    R20C28A.FCO to    R20C28B.FCI SPI_I/n18270
FCITOFCO_D  ---     0.316    R20C28B.FCI to    R20C28B.FCO SPI_I/SLICE_60
ROUTE         1     0.000    R20C28B.FCO to    R20C28C.FCI SPI_I/n18271
FCITOF1_DE  ---     1.294    R20C28C.FCI to     R20C28C.F1 SPI_I/SLICE_59
ROUTE         1     2.524     R20C28C.F1 to     R18C25B.D1 SPI_I/n3364
CTOF_DEL    ---     0.920     R18C25B.D1 to     R18C25B.F1 SPI_I/SLICE_1120
ROUTE         2     3.193     R18C25B.F1 to     R14C24D.D0 SPI_I/enable_m2_N_635
CTOF_DEL    ---     0.920     R14C24D.D0 to     R14C24D.F0 SPI_I/SLICE_1534
ROUTE        11     5.883     R14C24D.F0 to     R3C15A.LSR SPI_I/n14182 (to clkout_c)
                  --------
                   24.417   (35.7% logic, 64.3% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     8.950        OSC.OSC to    R17C24A.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_627:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     8.950        OSC.OSC to     R3C15A.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.197ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__5__i43  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m2_i0_i6  (to clkout_c +)
                   FF                        SPI_I/speed_set_m2_i0_i5

   Delay:              24.417ns  (35.7% logic, 64.3% route), 14 logic levels.

 Constraint Details:

     24.417ns physical path delay SPI_I/SLICE_85 to SLICE_626 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.702ns LSR_SET requirement (totaling 25.614ns) by 1.197ns

 Physical Path Details:

      Data path SPI_I/SLICE_85 to SLICE_626:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R17C24A.CLK to     R17C24A.Q0 SPI_I/SLICE_85 (from clkout_c)
ROUTE         4     4.098     R17C24A.Q0 to     R20C26A.B1 SPI_I/recv_buffer_55
C1TOFCO_DE  ---     1.789     R20C26A.B1 to    R20C26A.FCO SPI_I/SLICE_69
ROUTE         1     0.000    R20C26A.FCO to    R20C26B.FCI SPI_I/n18262
FCITOFCO_D  ---     0.316    R20C26B.FCI to    R20C26B.FCO SPI_I/SLICE_68
ROUTE         1     0.000    R20C26B.FCO to    R20C26C.FCI SPI_I/n18263
FCITOFCO_D  ---     0.316    R20C26C.FCI to    R20C26C.FCO SPI_I/SLICE_67
ROUTE         1     0.000    R20C26C.FCO to    R20C26D.FCI SPI_I/n18264
FCITOFCO_D  ---     0.316    R20C26D.FCI to    R20C26D.FCO SPI_I/SLICE_66
ROUTE         1     0.000    R20C26D.FCO to    R20C27A.FCI SPI_I/n18265
FCITOFCO_D  ---     0.316    R20C27A.FCI to    R20C27A.FCO SPI_I/SLICE_65
ROUTE         1     0.000    R20C27A.FCO to    R20C27B.FCI SPI_I/n18266
FCITOFCO_D  ---     0.316    R20C27B.FCI to    R20C27B.FCO SPI_I/SLICE_64
ROUTE         1     0.000    R20C27B.FCO to    R20C27C.FCI SPI_I/n18267
FCITOFCO_D  ---     0.316    R20C27C.FCI to    R20C27C.FCO SPI_I/SLICE_63
ROUTE         1     0.000    R20C27C.FCO to    R20C27D.FCI SPI_I/n18268
FCITOFCO_D  ---     0.316    R20C27D.FCI to    R20C27D.FCO SPI_I/SLICE_62
ROUTE         1     0.000    R20C27D.FCO to    R20C28A.FCI SPI_I/n18269
FCITOFCO_D  ---     0.316    R20C28A.FCI to    R20C28A.FCO SPI_I/SLICE_61
ROUTE         1     0.000    R20C28A.FCO to    R20C28B.FCI SPI_I/n18270
FCITOFCO_D  ---     0.316    R20C28B.FCI to    R20C28B.FCO SPI_I/SLICE_60
ROUTE         1     0.000    R20C28B.FCO to    R20C28C.FCI SPI_I/n18271
FCITOF1_DE  ---     1.294    R20C28C.FCI to     R20C28C.F1 SPI_I/SLICE_59
ROUTE         1     2.524     R20C28C.F1 to     R18C25B.D1 SPI_I/n3364
CTOF_DEL    ---     0.920     R18C25B.D1 to     R18C25B.F1 SPI_I/SLICE_1120
ROUTE         2     3.193     R18C25B.F1 to     R14C24D.D0 SPI_I/enable_m2_N_635
CTOF_DEL    ---     0.920     R14C24D.D0 to     R14C24D.F0 SPI_I/SLICE_1534
ROUTE        11     5.883     R14C24D.F0 to     R3C15B.LSR SPI_I/n14182 (to clkout_c)
                  --------
                   24.417   (35.7% logic, 64.3% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     8.950        OSC.OSC to    R17C24A.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_626:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     8.950        OSC.OSC to     R3C15B.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.197ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__5__i43  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m2_i0_i9  (to clkout_c +)

   Delay:              24.417ns  (35.7% logic, 64.3% route), 14 logic levels.

 Constraint Details:

     24.417ns physical path delay SPI_I/SLICE_85 to SLICE_624 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.702ns LSR_SET requirement (totaling 25.614ns) by 1.197ns

 Physical Path Details:

      Data path SPI_I/SLICE_85 to SLICE_624:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R17C24A.CLK to     R17C24A.Q0 SPI_I/SLICE_85 (from clkout_c)
ROUTE         4     4.098     R17C24A.Q0 to     R20C26A.B1 SPI_I/recv_buffer_55
C1TOFCO_DE  ---     1.789     R20C26A.B1 to    R20C26A.FCO SPI_I/SLICE_69
ROUTE         1     0.000    R20C26A.FCO to    R20C26B.FCI SPI_I/n18262
FCITOFCO_D  ---     0.316    R20C26B.FCI to    R20C26B.FCO SPI_I/SLICE_68
ROUTE         1     0.000    R20C26B.FCO to    R20C26C.FCI SPI_I/n18263
FCITOFCO_D  ---     0.316    R20C26C.FCI to    R20C26C.FCO SPI_I/SLICE_67
ROUTE         1     0.000    R20C26C.FCO to    R20C26D.FCI SPI_I/n18264
FCITOFCO_D  ---     0.316    R20C26D.FCI to    R20C26D.FCO SPI_I/SLICE_66
ROUTE         1     0.000    R20C26D.FCO to    R20C27A.FCI SPI_I/n18265
FCITOFCO_D  ---     0.316    R20C27A.FCI to    R20C27A.FCO SPI_I/SLICE_65
ROUTE         1     0.000    R20C27A.FCO to    R20C27B.FCI SPI_I/n18266
FCITOFCO_D  ---     0.316    R20C27B.FCI to    R20C27B.FCO SPI_I/SLICE_64
ROUTE         1     0.000    R20C27B.FCO to    R20C27C.FCI SPI_I/n18267
FCITOFCO_D  ---     0.316    R20C27C.FCI to    R20C27C.FCO SPI_I/SLICE_63
ROUTE         1     0.000    R20C27C.FCO to    R20C27D.FCI SPI_I/n18268
FCITOFCO_D  ---     0.316    R20C27D.FCI to    R20C27D.FCO SPI_I/SLICE_62
ROUTE         1     0.000    R20C27D.FCO to    R20C28A.FCI SPI_I/n18269
FCITOFCO_D  ---     0.316    R20C28A.FCI to    R20C28A.FCO SPI_I/SLICE_61
ROUTE         1     0.000    R20C28A.FCO to    R20C28B.FCI SPI_I/n18270
FCITOFCO_D  ---     0.316    R20C28B.FCI to    R20C28B.FCO SPI_I/SLICE_60
ROUTE         1     0.000    R20C28B.FCO to    R20C28C.FCI SPI_I/n18271
FCITOF1_DE  ---     1.294    R20C28C.FCI to     R20C28C.F1 SPI_I/SLICE_59
ROUTE         1     2.524     R20C28C.F1 to     R18C25B.D1 SPI_I/n3364
CTOF_DEL    ---     0.920     R18C25B.D1 to     R18C25B.F1 SPI_I/SLICE_1120
ROUTE         2     3.193     R18C25B.F1 to     R14C24D.D0 SPI_I/enable_m2_N_635
CTOF_DEL    ---     0.920     R14C24D.D0 to     R14C24D.F0 SPI_I/SLICE_1534
ROUTE        11     5.883     R14C24D.F0 to     R3C15D.LSR SPI_I/n14182 (to clkout_c)
                  --------
                   24.417   (35.7% logic, 64.3% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     8.950        OSC.OSC to    R17C24A.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_624:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     8.950        OSC.OSC to     R3C15D.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.197ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__5__i43  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m2_i0_i8  (to clkout_c +)
                   FF                        SPI_I/speed_set_m2_i0_i7

   Delay:              24.417ns  (35.7% logic, 64.3% route), 14 logic levels.

 Constraint Details:

     24.417ns physical path delay SPI_I/SLICE_85 to SLICE_625 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.702ns LSR_SET requirement (totaling 25.614ns) by 1.197ns

 Physical Path Details:

      Data path SPI_I/SLICE_85 to SLICE_625:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R17C24A.CLK to     R17C24A.Q0 SPI_I/SLICE_85 (from clkout_c)
ROUTE         4     4.098     R17C24A.Q0 to     R20C26A.B1 SPI_I/recv_buffer_55
C1TOFCO_DE  ---     1.789     R20C26A.B1 to    R20C26A.FCO SPI_I/SLICE_69
ROUTE         1     0.000    R20C26A.FCO to    R20C26B.FCI SPI_I/n18262
FCITOFCO_D  ---     0.316    R20C26B.FCI to    R20C26B.FCO SPI_I/SLICE_68
ROUTE         1     0.000    R20C26B.FCO to    R20C26C.FCI SPI_I/n18263
FCITOFCO_D  ---     0.316    R20C26C.FCI to    R20C26C.FCO SPI_I/SLICE_67
ROUTE         1     0.000    R20C26C.FCO to    R20C26D.FCI SPI_I/n18264
FCITOFCO_D  ---     0.316    R20C26D.FCI to    R20C26D.FCO SPI_I/SLICE_66
ROUTE         1     0.000    R20C26D.FCO to    R20C27A.FCI SPI_I/n18265
FCITOFCO_D  ---     0.316    R20C27A.FCI to    R20C27A.FCO SPI_I/SLICE_65
ROUTE         1     0.000    R20C27A.FCO to    R20C27B.FCI SPI_I/n18266
FCITOFCO_D  ---     0.316    R20C27B.FCI to    R20C27B.FCO SPI_I/SLICE_64
ROUTE         1     0.000    R20C27B.FCO to    R20C27C.FCI SPI_I/n18267
FCITOFCO_D  ---     0.316    R20C27C.FCI to    R20C27C.FCO SPI_I/SLICE_63
ROUTE         1     0.000    R20C27C.FCO to    R20C27D.FCI SPI_I/n18268
FCITOFCO_D  ---     0.316    R20C27D.FCI to    R20C27D.FCO SPI_I/SLICE_62
ROUTE         1     0.000    R20C27D.FCO to    R20C28A.FCI SPI_I/n18269
FCITOFCO_D  ---     0.316    R20C28A.FCI to    R20C28A.FCO SPI_I/SLICE_61
ROUTE         1     0.000    R20C28A.FCO to    R20C28B.FCI SPI_I/n18270
FCITOFCO_D  ---     0.316    R20C28B.FCI to    R20C28B.FCO SPI_I/SLICE_60
ROUTE         1     0.000    R20C28B.FCO to    R20C28C.FCI SPI_I/n18271
FCITOF1_DE  ---     1.294    R20C28C.FCI to     R20C28C.F1 SPI_I/SLICE_59
ROUTE         1     2.524     R20C28C.F1 to     R18C25B.D1 SPI_I/n3364
CTOF_DEL    ---     0.920     R18C25B.D1 to     R18C25B.F1 SPI_I/SLICE_1120
ROUTE         2     3.193     R18C25B.F1 to     R14C24D.D0 SPI_I/enable_m2_N_635
CTOF_DEL    ---     0.920     R14C24D.D0 to     R14C24D.F0 SPI_I/SLICE_1534
ROUTE        11     5.883     R14C24D.F0 to     R3C15C.LSR SPI_I/n14182 (to clkout_c)
                  --------
                   24.417   (35.7% logic, 64.3% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     8.950        OSC.OSC to    R17C24A.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_625:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     8.950        OSC.OSC to     R3C15C.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.308ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__5__i42  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m2_i0_i4  (to clkout_c +)
                   FF                        SPI_I/speed_set_m2_i0_i3

   Delay:              24.306ns  (35.9% logic, 64.1% route), 14 logic levels.

 Constraint Details:

     24.306ns physical path delay SPI_I/SLICE_86 to SLICE_627 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.702ns LSR_SET requirement (totaling 25.614ns) by 1.308ns

 Physical Path Details:

      Data path SPI_I/SLICE_86 to SLICE_627:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R17C23D.CLK to     R17C23D.Q1 SPI_I/SLICE_86 (from clkout_c)
ROUTE         4     3.987     R17C23D.Q1 to     R20C26A.A1 SPI_I/recv_buffer_54
C1TOFCO_DE  ---     1.789     R20C26A.A1 to    R20C26A.FCO SPI_I/SLICE_69
ROUTE         1     0.000    R20C26A.FCO to    R20C26B.FCI SPI_I/n18262
FCITOFCO_D  ---     0.316    R20C26B.FCI to    R20C26B.FCO SPI_I/SLICE_68
ROUTE         1     0.000    R20C26B.FCO to    R20C26C.FCI SPI_I/n18263
FCITOFCO_D  ---     0.316    R20C26C.FCI to    R20C26C.FCO SPI_I/SLICE_67
ROUTE         1     0.000    R20C26C.FCO to    R20C26D.FCI SPI_I/n18264
FCITOFCO_D  ---     0.316    R20C26D.FCI to    R20C26D.FCO SPI_I/SLICE_66
ROUTE         1     0.000    R20C26D.FCO to    R20C27A.FCI SPI_I/n18265
FCITOFCO_D  ---     0.316    R20C27A.FCI to    R20C27A.FCO SPI_I/SLICE_65
ROUTE         1     0.000    R20C27A.FCO to    R20C27B.FCI SPI_I/n18266
FCITOFCO_D  ---     0.316    R20C27B.FCI to    R20C27B.FCO SPI_I/SLICE_64
ROUTE         1     0.000    R20C27B.FCO to    R20C27C.FCI SPI_I/n18267
FCITOFCO_D  ---     0.316    R20C27C.FCI to    R20C27C.FCO SPI_I/SLICE_63
ROUTE         1     0.000    R20C27C.FCO to    R20C27D.FCI SPI_I/n18268
FCITOFCO_D  ---     0.316    R20C27D.FCI to    R20C27D.FCO SPI_I/SLICE_62
ROUTE         1     0.000    R20C27D.FCO to    R20C28A.FCI SPI_I/n18269
FCITOFCO_D  ---     0.316    R20C28A.FCI to    R20C28A.FCO SPI_I/SLICE_61
ROUTE         1     0.000    R20C28A.FCO to    R20C28B.FCI SPI_I/n18270
FCITOFCO_D  ---     0.316    R20C28B.FCI to    R20C28B.FCO SPI_I/SLICE_60
ROUTE         1     0.000    R20C28B.FCO to    R20C28C.FCI SPI_I/n18271
FCITOF1_DE  ---     1.294    R20C28C.FCI to     R20C28C.F1 SPI_I/SLICE_59
ROUTE         1     2.524     R20C28C.F1 to     R18C25B.D1 SPI_I/n3364
CTOF_DEL    ---     0.920     R18C25B.D1 to     R18C25B.F1 SPI_I/SLICE_1120
ROUTE         2     3.193     R18C25B.F1 to     R14C24D.D0 SPI_I/enable_m2_N_635
CTOF_DEL    ---     0.920     R14C24D.D0 to     R14C24D.F0 SPI_I/SLICE_1534
ROUTE        11     5.883     R14C24D.F0 to     R3C15A.LSR SPI_I/n14182 (to clkout_c)
                  --------
                   24.306   (35.9% logic, 64.1% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     8.950        OSC.OSC to    R17C23D.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_627:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     8.950        OSC.OSC to     R3C15A.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.308ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__5__i42  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m2_i0_i6  (to clkout_c +)
                   FF                        SPI_I/speed_set_m2_i0_i5

   Delay:              24.306ns  (35.9% logic, 64.1% route), 14 logic levels.

 Constraint Details:

     24.306ns physical path delay SPI_I/SLICE_86 to SLICE_626 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.702ns LSR_SET requirement (totaling 25.614ns) by 1.308ns

 Physical Path Details:

      Data path SPI_I/SLICE_86 to SLICE_626:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R17C23D.CLK to     R17C23D.Q1 SPI_I/SLICE_86 (from clkout_c)
ROUTE         4     3.987     R17C23D.Q1 to     R20C26A.A1 SPI_I/recv_buffer_54
C1TOFCO_DE  ---     1.789     R20C26A.A1 to    R20C26A.FCO SPI_I/SLICE_69
ROUTE         1     0.000    R20C26A.FCO to    R20C26B.FCI SPI_I/n18262
FCITOFCO_D  ---     0.316    R20C26B.FCI to    R20C26B.FCO SPI_I/SLICE_68
ROUTE         1     0.000    R20C26B.FCO to    R20C26C.FCI SPI_I/n18263
FCITOFCO_D  ---     0.316    R20C26C.FCI to    R20C26C.FCO SPI_I/SLICE_67
ROUTE         1     0.000    R20C26C.FCO to    R20C26D.FCI SPI_I/n18264
FCITOFCO_D  ---     0.316    R20C26D.FCI to    R20C26D.FCO SPI_I/SLICE_66
ROUTE         1     0.000    R20C26D.FCO to    R20C27A.FCI SPI_I/n18265
FCITOFCO_D  ---     0.316    R20C27A.FCI to    R20C27A.FCO SPI_I/SLICE_65
ROUTE         1     0.000    R20C27A.FCO to    R20C27B.FCI SPI_I/n18266
FCITOFCO_D  ---     0.316    R20C27B.FCI to    R20C27B.FCO SPI_I/SLICE_64
ROUTE         1     0.000    R20C27B.FCO to    R20C27C.FCI SPI_I/n18267
FCITOFCO_D  ---     0.316    R20C27C.FCI to    R20C27C.FCO SPI_I/SLICE_63
ROUTE         1     0.000    R20C27C.FCO to    R20C27D.FCI SPI_I/n18268
FCITOFCO_D  ---     0.316    R20C27D.FCI to    R20C27D.FCO SPI_I/SLICE_62
ROUTE         1     0.000    R20C27D.FCO to    R20C28A.FCI SPI_I/n18269
FCITOFCO_D  ---     0.316    R20C28A.FCI to    R20C28A.FCO SPI_I/SLICE_61
ROUTE         1     0.000    R20C28A.FCO to    R20C28B.FCI SPI_I/n18270
FCITOFCO_D  ---     0.316    R20C28B.FCI to    R20C28B.FCO SPI_I/SLICE_60
ROUTE         1     0.000    R20C28B.FCO to    R20C28C.FCI SPI_I/n18271
FCITOF1_DE  ---     1.294    R20C28C.FCI to     R20C28C.F1 SPI_I/SLICE_59
ROUTE         1     2.524     R20C28C.F1 to     R18C25B.D1 SPI_I/n3364
CTOF_DEL    ---     0.920     R18C25B.D1 to     R18C25B.F1 SPI_I/SLICE_1120
ROUTE         2     3.193     R18C25B.F1 to     R14C24D.D0 SPI_I/enable_m2_N_635
CTOF_DEL    ---     0.920     R14C24D.D0 to     R14C24D.F0 SPI_I/SLICE_1534
ROUTE        11     5.883     R14C24D.F0 to     R3C15B.LSR SPI_I/n14182 (to clkout_c)
                  --------
                   24.306   (35.9% logic, 64.1% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     8.950        OSC.OSC to    R17C23D.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_626:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     8.950        OSC.OSC to     R3C15B.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.308ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__5__i42  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m2_i0_i9  (to clkout_c +)

   Delay:              24.306ns  (35.9% logic, 64.1% route), 14 logic levels.

 Constraint Details:

     24.306ns physical path delay SPI_I/SLICE_86 to SLICE_624 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.702ns LSR_SET requirement (totaling 25.614ns) by 1.308ns

 Physical Path Details:

      Data path SPI_I/SLICE_86 to SLICE_624:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R17C23D.CLK to     R17C23D.Q1 SPI_I/SLICE_86 (from clkout_c)
ROUTE         4     3.987     R17C23D.Q1 to     R20C26A.A1 SPI_I/recv_buffer_54
C1TOFCO_DE  ---     1.789     R20C26A.A1 to    R20C26A.FCO SPI_I/SLICE_69
ROUTE         1     0.000    R20C26A.FCO to    R20C26B.FCI SPI_I/n18262
FCITOFCO_D  ---     0.316    R20C26B.FCI to    R20C26B.FCO SPI_I/SLICE_68
ROUTE         1     0.000    R20C26B.FCO to    R20C26C.FCI SPI_I/n18263
FCITOFCO_D  ---     0.316    R20C26C.FCI to    R20C26C.FCO SPI_I/SLICE_67
ROUTE         1     0.000    R20C26C.FCO to    R20C26D.FCI SPI_I/n18264
FCITOFCO_D  ---     0.316    R20C26D.FCI to    R20C26D.FCO SPI_I/SLICE_66
ROUTE         1     0.000    R20C26D.FCO to    R20C27A.FCI SPI_I/n18265
FCITOFCO_D  ---     0.316    R20C27A.FCI to    R20C27A.FCO SPI_I/SLICE_65
ROUTE         1     0.000    R20C27A.FCO to    R20C27B.FCI SPI_I/n18266
FCITOFCO_D  ---     0.316    R20C27B.FCI to    R20C27B.FCO SPI_I/SLICE_64
ROUTE         1     0.000    R20C27B.FCO to    R20C27C.FCI SPI_I/n18267
FCITOFCO_D  ---     0.316    R20C27C.FCI to    R20C27C.FCO SPI_I/SLICE_63
ROUTE         1     0.000    R20C27C.FCO to    R20C27D.FCI SPI_I/n18268
FCITOFCO_D  ---     0.316    R20C27D.FCI to    R20C27D.FCO SPI_I/SLICE_62
ROUTE         1     0.000    R20C27D.FCO to    R20C28A.FCI SPI_I/n18269
FCITOFCO_D  ---     0.316    R20C28A.FCI to    R20C28A.FCO SPI_I/SLICE_61
ROUTE         1     0.000    R20C28A.FCO to    R20C28B.FCI SPI_I/n18270
FCITOFCO_D  ---     0.316    R20C28B.FCI to    R20C28B.FCO SPI_I/SLICE_60
ROUTE         1     0.000    R20C28B.FCO to    R20C28C.FCI SPI_I/n18271
FCITOF1_DE  ---     1.294    R20C28C.FCI to     R20C28C.F1 SPI_I/SLICE_59
ROUTE         1     2.524     R20C28C.F1 to     R18C25B.D1 SPI_I/n3364
CTOF_DEL    ---     0.920     R18C25B.D1 to     R18C25B.F1 SPI_I/SLICE_1120
ROUTE         2     3.193     R18C25B.F1 to     R14C24D.D0 SPI_I/enable_m2_N_635
CTOF_DEL    ---     0.920     R14C24D.D0 to     R14C24D.F0 SPI_I/SLICE_1534
ROUTE        11     5.883     R14C24D.F0 to     R3C15D.LSR SPI_I/n14182 (to clkout_c)
                  --------
                   24.306   (35.9% logic, 64.1% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     8.950        OSC.OSC to    R17C23D.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_624:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     8.950        OSC.OSC to     R3C15D.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.308ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__5__i42  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m2_i0_i8  (to clkout_c +)
                   FF                        SPI_I/speed_set_m2_i0_i7

   Delay:              24.306ns  (35.9% logic, 64.1% route), 14 logic levels.

 Constraint Details:

     24.306ns physical path delay SPI_I/SLICE_86 to SLICE_625 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.702ns LSR_SET requirement (totaling 25.614ns) by 1.308ns

 Physical Path Details:

      Data path SPI_I/SLICE_86 to SLICE_625:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R17C23D.CLK to     R17C23D.Q1 SPI_I/SLICE_86 (from clkout_c)
ROUTE         4     3.987     R17C23D.Q1 to     R20C26A.A1 SPI_I/recv_buffer_54
C1TOFCO_DE  ---     1.789     R20C26A.A1 to    R20C26A.FCO SPI_I/SLICE_69
ROUTE         1     0.000    R20C26A.FCO to    R20C26B.FCI SPI_I/n18262
FCITOFCO_D  ---     0.316    R20C26B.FCI to    R20C26B.FCO SPI_I/SLICE_68
ROUTE         1     0.000    R20C26B.FCO to    R20C26C.FCI SPI_I/n18263
FCITOFCO_D  ---     0.316    R20C26C.FCI to    R20C26C.FCO SPI_I/SLICE_67
ROUTE         1     0.000    R20C26C.FCO to    R20C26D.FCI SPI_I/n18264
FCITOFCO_D  ---     0.316    R20C26D.FCI to    R20C26D.FCO SPI_I/SLICE_66
ROUTE         1     0.000    R20C26D.FCO to    R20C27A.FCI SPI_I/n18265
FCITOFCO_D  ---     0.316    R20C27A.FCI to    R20C27A.FCO SPI_I/SLICE_65
ROUTE         1     0.000    R20C27A.FCO to    R20C27B.FCI SPI_I/n18266
FCITOFCO_D  ---     0.316    R20C27B.FCI to    R20C27B.FCO SPI_I/SLICE_64
ROUTE         1     0.000    R20C27B.FCO to    R20C27C.FCI SPI_I/n18267
FCITOFCO_D  ---     0.316    R20C27C.FCI to    R20C27C.FCO SPI_I/SLICE_63
ROUTE         1     0.000    R20C27C.FCO to    R20C27D.FCI SPI_I/n18268
FCITOFCO_D  ---     0.316    R20C27D.FCI to    R20C27D.FCO SPI_I/SLICE_62
ROUTE         1     0.000    R20C27D.FCO to    R20C28A.FCI SPI_I/n18269
FCITOFCO_D  ---     0.316    R20C28A.FCI to    R20C28A.FCO SPI_I/SLICE_61
ROUTE         1     0.000    R20C28A.FCO to    R20C28B.FCI SPI_I/n18270
FCITOFCO_D  ---     0.316    R20C28B.FCI to    R20C28B.FCO SPI_I/SLICE_60
ROUTE         1     0.000    R20C28B.FCO to    R20C28C.FCI SPI_I/n18271
FCITOF1_DE  ---     1.294    R20C28C.FCI to     R20C28C.F1 SPI_I/SLICE_59
ROUTE         1     2.524     R20C28C.F1 to     R18C25B.D1 SPI_I/n3364
CTOF_DEL    ---     0.920     R18C25B.D1 to     R18C25B.F1 SPI_I/SLICE_1120
ROUTE         2     3.193     R18C25B.F1 to     R14C24D.D0 SPI_I/enable_m2_N_635
CTOF_DEL    ---     0.920     R14C24D.D0 to     R14C24D.F0 SPI_I/SLICE_1534
ROUTE        11     5.883     R14C24D.F0 to     R3C15C.LSR SPI_I/n14182 (to clkout_c)
                  --------
                   24.306   (35.9% logic, 64.1% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     8.950        OSC.OSC to    R17C23D.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_625:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     8.950        OSC.OSC to     R3C15C.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.535ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__5__i46  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m2_i0_i9  (to clkout_c +)

   Delay:              24.079ns  (34.7% logic, 65.3% route), 12 logic levels.

 Constraint Details:

     24.079ns physical path delay SPI_I/SLICE_99 to SLICE_624 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.702ns LSR_SET requirement (totaling 25.614ns) by 1.535ns

 Physical Path Details:

      Data path SPI_I/SLICE_99 to SLICE_624:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R17C27A.CLK to     R17C27A.Q1 SPI_I/SLICE_99 (from clkout_c)
ROUTE         5     4.124     R17C27A.Q1 to     R20C26C.B0 SPI_I/recv_buffer_58
C0TOFCO_DE  ---     2.057     R20C26C.B0 to    R20C26C.FCO SPI_I/SLICE_67
ROUTE         1     0.000    R20C26C.FCO to    R20C26D.FCI SPI_I/n18264
FCITOFCO_D  ---     0.316    R20C26D.FCI to    R20C26D.FCO SPI_I/SLICE_66
ROUTE         1     0.000    R20C26D.FCO to    R20C27A.FCI SPI_I/n18265
FCITOFCO_D  ---     0.316    R20C27A.FCI to    R20C27A.FCO SPI_I/SLICE_65
ROUTE         1     0.000    R20C27A.FCO to    R20C27B.FCI SPI_I/n18266
FCITOFCO_D  ---     0.316    R20C27B.FCI to    R20C27B.FCO SPI_I/SLICE_64
ROUTE         1     0.000    R20C27B.FCO to    R20C27C.FCI SPI_I/n18267
FCITOFCO_D  ---     0.316    R20C27C.FCI to    R20C27C.FCO SPI_I/SLICE_63
ROUTE         1     0.000    R20C27C.FCO to    R20C27D.FCI SPI_I/n18268
FCITOFCO_D  ---     0.316    R20C27D.FCI to    R20C27D.FCO SPI_I/SLICE_62
ROUTE         1     0.000    R20C27D.FCO to    R20C28A.FCI SPI_I/n18269
FCITOFCO_D  ---     0.316    R20C28A.FCI to    R20C28A.FCO SPI_I/SLICE_61
ROUTE         1     0.000    R20C28A.FCO to    R20C28B.FCI SPI_I/n18270
FCITOFCO_D  ---     0.316    R20C28B.FCI to    R20C28B.FCO SPI_I/SLICE_60
ROUTE         1     0.000    R20C28B.FCO to    R20C28C.FCI SPI_I/n18271
FCITOF1_DE  ---     1.294    R20C28C.FCI to     R20C28C.F1 SPI_I/SLICE_59
ROUTE         1     2.524     R20C28C.F1 to     R18C25B.D1 SPI_I/n3364
CTOF_DEL    ---     0.920     R18C25B.D1 to     R18C25B.F1 SPI_I/SLICE_1120
ROUTE         2     3.193     R18C25B.F1 to     R14C24D.D0 SPI_I/enable_m2_N_635
CTOF_DEL    ---     0.920     R14C24D.D0 to     R14C24D.F0 SPI_I/SLICE_1534
ROUTE        11     5.883     R14C24D.F0 to     R3C15D.LSR SPI_I/n14182 (to clkout_c)
                  --------
                   24.079   (34.7% logic, 65.3% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     8.950        OSC.OSC to    R17C27A.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_624:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     8.950        OSC.OSC to     R3C15D.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.535ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__5__i46  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m2_i0_i8  (to clkout_c +)
                   FF                        SPI_I/speed_set_m2_i0_i7

   Delay:              24.079ns  (34.7% logic, 65.3% route), 12 logic levels.

 Constraint Details:

     24.079ns physical path delay SPI_I/SLICE_99 to SLICE_625 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.702ns LSR_SET requirement (totaling 25.614ns) by 1.535ns

 Physical Path Details:

      Data path SPI_I/SLICE_99 to SLICE_625:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R17C27A.CLK to     R17C27A.Q1 SPI_I/SLICE_99 (from clkout_c)
ROUTE         5     4.124     R17C27A.Q1 to     R20C26C.B0 SPI_I/recv_buffer_58
C0TOFCO_DE  ---     2.057     R20C26C.B0 to    R20C26C.FCO SPI_I/SLICE_67
ROUTE         1     0.000    R20C26C.FCO to    R20C26D.FCI SPI_I/n18264
FCITOFCO_D  ---     0.316    R20C26D.FCI to    R20C26D.FCO SPI_I/SLICE_66
ROUTE         1     0.000    R20C26D.FCO to    R20C27A.FCI SPI_I/n18265
FCITOFCO_D  ---     0.316    R20C27A.FCI to    R20C27A.FCO SPI_I/SLICE_65
ROUTE         1     0.000    R20C27A.FCO to    R20C27B.FCI SPI_I/n18266
FCITOFCO_D  ---     0.316    R20C27B.FCI to    R20C27B.FCO SPI_I/SLICE_64
ROUTE         1     0.000    R20C27B.FCO to    R20C27C.FCI SPI_I/n18267
FCITOFCO_D  ---     0.316    R20C27C.FCI to    R20C27C.FCO SPI_I/SLICE_63
ROUTE         1     0.000    R20C27C.FCO to    R20C27D.FCI SPI_I/n18268
FCITOFCO_D  ---     0.316    R20C27D.FCI to    R20C27D.FCO SPI_I/SLICE_62
ROUTE         1     0.000    R20C27D.FCO to    R20C28A.FCI SPI_I/n18269
FCITOFCO_D  ---     0.316    R20C28A.FCI to    R20C28A.FCO SPI_I/SLICE_61
ROUTE         1     0.000    R20C28A.FCO to    R20C28B.FCI SPI_I/n18270
FCITOFCO_D  ---     0.316    R20C28B.FCI to    R20C28B.FCO SPI_I/SLICE_60
ROUTE         1     0.000    R20C28B.FCO to    R20C28C.FCI SPI_I/n18271
FCITOF1_DE  ---     1.294    R20C28C.FCI to     R20C28C.F1 SPI_I/SLICE_59
ROUTE         1     2.524     R20C28C.F1 to     R18C25B.D1 SPI_I/n3364
CTOF_DEL    ---     0.920     R18C25B.D1 to     R18C25B.F1 SPI_I/SLICE_1120
ROUTE         2     3.193     R18C25B.F1 to     R14C24D.D0 SPI_I/enable_m2_N_635
CTOF_DEL    ---     0.920     R14C24D.D0 to     R14C24D.F0 SPI_I/SLICE_1534
ROUTE        11     5.883     R14C24D.F0 to     R3C15C.LSR SPI_I/n14182 (to clkout_c)
                  --------
                   24.079   (34.7% logic, 65.3% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     8.950        OSC.OSC to    R17C27A.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_625:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     8.950        OSC.OSC to     R3C15C.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.

Report:   39.811MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clkout_c" 38.000000 MHz  |             |             |
;                                       |   38.000 MHz|   39.811 MHz|  14  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_688.Q1   Loads: 255
   No transfer within this clock domain is found

Clock Domain: pwm_clk   Source: SLICE_623.Q0   Loads: 28
   No transfer within this clock domain is found

Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_685.Q1   Loads: 219
   No transfer within this clock domain is found

Clock Domain: clkout_c   Source: OSCInst0.OSC   Loads: 196
   Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;

   Data transfers from:
   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_688.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_688.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: pwm_clk   Source: SLICE_623.Q0
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 8

   Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_685.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 92


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5170 paths, 1 nets, and 9649 connections (98.49% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.8.0.115.3</big></U></B>
Mon May 22 15:05:51 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o Motorcontrollerfinal_controller.twr -gui -msgset C:/Users/gebruiker/workspace/lattice/Motorcontroller-prototype/promote.xml Motorcontrollerfinal_controller.ncd Motorcontrollerfinal_controller.prf 
Design file:     motorcontrollerfinal_controller.ncd
Preference file: motorcontrollerfinal_controller.prf
Device,speed:    LCMXO2-4000ZE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clkout_c" 38.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clkout_c" 38.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.687ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__5__i66  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__5__i65  (to clkout_c +)

   Delay:               0.620ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.620ns physical path delay SPI_I/SLICE_111 to SPI_I/SLICE_111 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.687ns

 Physical Path Details:

      Data path SPI_I/SLICE_111 to SPI_I/SLICE_111:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R20C24C.CLK to     R20C24C.Q1 SPI_I/SLICE_111 (from clkout_c)
ROUTE         4     0.363     R20C24C.Q1 to     R20C24C.M0 SPI_I/recv_buffer_78 (to clkout_c)
                  --------
                    0.620   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_111:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.878        OSC.OSC to    R20C24C.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_111:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.878        OSC.OSC to    R20C24C.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.687ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__5__i56  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__5__i55  (to clkout_c +)

   Delay:               0.620ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.620ns physical path delay SPI_I/SLICE_102 to SPI_I/SLICE_102 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.687ns

 Physical Path Details:

      Data path SPI_I/SLICE_102 to SPI_I/SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R17C26B.CLK to     R17C26B.Q1 SPI_I/SLICE_102 (from clkout_c)
ROUTE         5     0.363     R17C26B.Q1 to     R17C26B.M0 SPI_I/recv_buffer_68 (to clkout_c)
                  --------
                    0.620   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.878        OSC.OSC to    R17C26B.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.878        OSC.OSC to    R17C26B.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.687ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__5__i12  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__5__i11  (to clkout_c +)

   Delay:               0.620ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.620ns physical path delay SPI_I/SLICE_97 to SPI_I/SLICE_97 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.687ns

 Physical Path Details:

      Data path SPI_I/SLICE_97 to SPI_I/SLICE_97:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R18C23B.CLK to     R18C23B.Q1 SPI_I/SLICE_97 (from clkout_c)
ROUTE         5     0.363     R18C23B.Q1 to     R18C23B.M0 SPI_I/recv_buffer_24 (to clkout_c)
                  --------
                    0.620   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_97:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.878        OSC.OSC to    R18C23B.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_97:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.878        OSC.OSC to    R18C23B.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.687ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__5__i15  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__5__i14  (to clkout_c +)

   Delay:               0.620ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.620ns physical path delay SPI_I/SLICE_95 to SPI_I/SLICE_96 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.687ns

 Physical Path Details:

      Data path SPI_I/SLICE_95 to SPI_I/SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R18C23D.CLK to     R18C23D.Q0 SPI_I/SLICE_95 (from clkout_c)
ROUTE         5     0.363     R18C23D.Q0 to     R18C23C.M1 SPI_I/recv_buffer_27 (to clkout_c)
                  --------
                    0.620   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.878        OSC.OSC to    R18C23D.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.878        OSC.OSC to    R18C23C.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.687ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__5__i59  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__5__i58  (to clkout_c +)

   Delay:               0.620ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.620ns physical path delay SPI_I/SLICE_100 to SPI_I/SLICE_101 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.687ns

 Physical Path Details:

      Data path SPI_I/SLICE_100 to SPI_I/SLICE_101:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R17C26D.CLK to     R17C26D.Q0 SPI_I/SLICE_100 (from clkout_c)
ROUTE         5     0.363     R17C26D.Q0 to     R17C26C.M1 SPI_I/recv_buffer_71 (to clkout_c)
                  --------
                    0.620   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_100:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.878        OSC.OSC to    R17C26D.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_101:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.878        OSC.OSC to    R17C26C.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.687ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/SCKlatched_116  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/SCKold_114  (to clkout_c +)

   Delay:               0.620ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.620ns physical path delay SPI_I/SLICE_43 to SPI_I/SLICE_43 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.687ns

 Physical Path Details:

      Data path SPI_I/SLICE_43 to SPI_I/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R19C23C.CLK to     R19C23C.Q0 SPI_I/SLICE_43 (from clkout_c)
ROUTE         5     0.363     R19C23C.Q0 to     R19C23C.M1 SPI_I/SCKlatched (to clkout_c)
                  --------
                    0.620   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.878        OSC.OSC to    R19C23C.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.878        OSC.OSC to    R19C23C.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.687ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__5__i14  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__5__i13  (to clkout_c +)

   Delay:               0.620ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.620ns physical path delay SPI_I/SLICE_96 to SPI_I/SLICE_96 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.687ns

 Physical Path Details:

      Data path SPI_I/SLICE_96 to SPI_I/SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R18C23C.CLK to     R18C23C.Q1 SPI_I/SLICE_96 (from clkout_c)
ROUTE         5     0.363     R18C23C.Q1 to     R18C23C.M0 SPI_I/recv_buffer_26 (to clkout_c)
                  --------
                    0.620   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.878        OSC.OSC to    R18C23C.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.878        OSC.OSC to    R18C23C.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.687ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__5__i31  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__5__i30  (to clkout_c +)

   Delay:               0.620ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.620ns physical path delay SPI_I/SLICE_78 to SPI_I/SLICE_82 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.687ns

 Physical Path Details:

      Data path SPI_I/SLICE_78 to SPI_I/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R17C24D.CLK to     R17C24D.Q0 SPI_I/SLICE_78 (from clkout_c)
ROUTE         5     0.363     R17C24D.Q0 to     R17C24C.M1 SPI_I/recv_buffer_43 (to clkout_c)
                  --------
                    0.620   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.878        OSC.OSC to    R17C24D.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.878        OSC.OSC to    R17C24C.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.687ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__5__i29  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__5__i28  (to clkout_c +)

   Delay:               0.620ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.620ns physical path delay SPI_I/SLICE_84 to SPI_I/SLICE_84 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.687ns

 Physical Path Details:

      Data path SPI_I/SLICE_84 to SPI_I/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R17C24B.CLK to     R17C24B.Q1 SPI_I/SLICE_84 (from clkout_c)
ROUTE         5     0.363     R17C24B.Q1 to     R17C24B.M0 SPI_I/recv_buffer_41 (to clkout_c)
                  --------
                    0.620   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.878        OSC.OSC to    R17C24B.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.878        OSC.OSC to    R17C24B.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.687ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CLKDIV_I/mhz_buf_29  (from clkout_c +)
   Destination:    FF         Data in        CLKDIV_I/clk_1mhz_33  (to clkout_c +)

   Delay:               0.620ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.620ns physical path delay CLKDIV_I/SLICE_685 to CLKDIV_I/SLICE_685 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.687ns

 Physical Path Details:

      Data path CLKDIV_I/SLICE_685 to CLKDIV_I/SLICE_685:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R12C2D.CLK to      R12C2D.Q0 CLKDIV_I/SLICE_685 (from clkout_c)
ROUTE         2     0.363      R12C2D.Q0 to      R12C2D.M1 CLKDIV_I/mhz_buf (to clkout_c)
                  --------
                    0.620   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to CLKDIV_I/SLICE_685:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.878        OSC.OSC to     R12C2D.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to CLKDIV_I/SLICE_685:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.878        OSC.OSC to     R12C2D.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clkout_c" 38.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.687 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_688.Q1   Loads: 255
   No transfer within this clock domain is found

Clock Domain: pwm_clk   Source: SLICE_623.Q0   Loads: 28
   No transfer within this clock domain is found

Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_685.Q1   Loads: 219
   No transfer within this clock domain is found

Clock Domain: clkout_c   Source: OSCInst0.OSC   Loads: 196
   Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;

   Data transfers from:
   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_688.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_688.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: pwm_clk   Source: SLICE_623.Q0
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 8

   Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_685.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 92


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5170 paths, 1 nets, and 9649 connections (98.49% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
