
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _651_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    59    0.393443    6.342173    3.672390    7.672390 ^ rst_n (in)
                                                         rst_n (net)
                      6.342287    0.000000    7.672390 ^ _651_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.672390   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037408    0.185397    0.092150   20.092152 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000   20.092152 ^ _651_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842152   clock uncertainty
                                  0.000000   19.842152   clock reconvergence pessimism
                                 -2.093040   17.749113   library recovery time
                                             17.749113   data required time
---------------------------------------------------------------------------------------------
                                             17.749113   data required time
                                             -7.672390   data arrival time
---------------------------------------------------------------------------------------------
                                             10.076723   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _652_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    59    0.393443    6.342173    3.672388    7.672388 ^ rst_n (in)
                                                         rst_n (net)
                      6.342287    0.000000    7.672388 ^ _652_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.672388   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037408    0.185397    0.092150   20.092152 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000   20.092152 ^ _652_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842152   clock uncertainty
                                  0.000000   19.842152   clock reconvergence pessimism
                                 -2.093040   17.749113   library recovery time
                                             17.749113   data required time
---------------------------------------------------------------------------------------------
                                             17.749113   data required time
                                             -7.672388   data arrival time
---------------------------------------------------------------------------------------------
                                             10.076725   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _653_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    59    0.393443    6.342173    3.672384    7.672384 ^ rst_n (in)
                                                         rst_n (net)
                      6.342286    0.000000    7.672384 ^ _653_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.672384   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037408    0.185397    0.092145   20.092146 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000   20.092146 ^ _653_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842146   clock uncertainty
                                  0.000000   19.842146   clock reconvergence pessimism
                                 -2.093040   17.749105   library recovery time
                                             17.749105   data required time
---------------------------------------------------------------------------------------------
                                             17.749105   data required time
                                             -7.672384   data arrival time
---------------------------------------------------------------------------------------------
                                             10.076722   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _646_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    59    0.393443    6.342173    3.672236    7.672236 ^ rst_n (in)
                                                         rst_n (net)
                      6.342284    0.000000    7.672236 ^ _646_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.672236   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037408    0.185397    0.092113   20.092113 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000   20.092113 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842113   clock uncertainty
                                  0.000000   19.842113   clock reconvergence pessimism
                                 -2.093039   17.749075   library recovery time
                                             17.749075   data required time
---------------------------------------------------------------------------------------------
                                             17.749075   data required time
                                             -7.672236   data arrival time
---------------------------------------------------------------------------------------------
                                             10.076839   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _650_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    59    0.393443    6.342173    3.672185    7.672185 ^ rst_n (in)
                                                         rst_n (net)
                      6.342283    0.000000    7.672185 ^ _650_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.672185   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037408    0.185397    0.092060   20.092060 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000   20.092060 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842060   clock uncertainty
                                  0.000000   19.842060   clock reconvergence pessimism
                                 -2.093039   17.749022   library recovery time
                                             17.749022   data required time
---------------------------------------------------------------------------------------------
                                             17.749022   data required time
                                             -7.672185   data arrival time
---------------------------------------------------------------------------------------------
                                             10.076838   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _647_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    59    0.393443    6.342173    3.672204    7.672204 ^ rst_n (in)
                                                         rst_n (net)
                      6.342283    0.000000    7.672204 ^ _647_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.672204   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037408    0.185397    0.092111   20.092112 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000   20.092112 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842112   clock uncertainty
                                  0.000000   19.842112   clock reconvergence pessimism
                                 -2.093039   17.749073   library recovery time
                                             17.749073   data required time
---------------------------------------------------------------------------------------------
                                             17.749073   data required time
                                             -7.672204   data arrival time
---------------------------------------------------------------------------------------------
                                             10.076870   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    59    0.393443    6.342173    3.671963    7.671963 ^ rst_n (in)
                                                         rst_n (net)
                      6.342280    0.000000    7.671963 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.671963   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037408    0.185397    0.091976   20.091976 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000   20.091976 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.841978   clock uncertainty
                                  0.000000   19.841978   clock reconvergence pessimism
                                 -2.093037   17.748941   library recovery time
                                             17.748941   data required time
---------------------------------------------------------------------------------------------
                                             17.748941   data required time
                                             -7.671963   data arrival time
---------------------------------------------------------------------------------------------
                                             10.076978   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _649_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    59    0.393443    6.342173    3.671463    7.671463 ^ rst_n (in)
                                                         rst_n (net)
                      6.342273    0.000000    7.671463 ^ _649_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.671463   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037408    0.185397    0.091894   20.091894 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000   20.091894 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.841896   clock uncertainty
                                  0.000000   19.841896   clock reconvergence pessimism
                                 -2.093034   17.748863   library recovery time
                                             17.748863   data required time
---------------------------------------------------------------------------------------------
                                             17.748863   data required time
                                             -7.671463   data arrival time
---------------------------------------------------------------------------------------------
                                             10.077399   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _642_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    59    0.393443    6.342173    3.671426    7.671426 ^ rst_n (in)
                                                         rst_n (net)
                      6.342272    0.000000    7.671426 ^ _642_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.671426   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037408    0.185397    0.091877   20.091877 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000   20.091877 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.841879   clock uncertainty
                                  0.000000   19.841879   clock reconvergence pessimism
                                 -2.093034   17.748844   library recovery time
                                             17.748844   data required time
---------------------------------------------------------------------------------------------
                                             17.748844   data required time
                                             -7.671426   data arrival time
---------------------------------------------------------------------------------------------
                                             10.077418   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     3    0.012658    0.259300    0.121882    4.121882 ^ ena (in)
                                                         ena (net)
                      0.259300    0.000000    4.121882 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.019626    0.354628    0.263075    4.384957 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.354628    0.000027    4.384984 v _366_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003104    0.356668    0.270190    4.655173 ^ _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.356668    0.000001    4.655175 ^ _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.655175   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037408    0.185397    0.091976   20.091976 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000   20.091976 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.841978   clock uncertainty
                                  0.000000   19.841978   clock reconvergence pessimism
                                 -0.330652   19.511324   library setup time
                                             19.511324   data required time
---------------------------------------------------------------------------------------------
                                             19.511324   data required time
                                             -4.655175   data arrival time
---------------------------------------------------------------------------------------------
                                             14.856151   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     3    0.012658    0.259300    0.121882    4.121882 ^ ena (in)
                                                         ena (net)
                      0.259300    0.000000    4.121882 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.019626    0.354628    0.263075    4.384957 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.354628    0.000091    4.385047 v _363_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003473    0.246927    0.221631    4.606679 ^ _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.246927    0.000007    4.606685 ^ _647_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.606685   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037408    0.185397    0.092111   20.092112 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000   20.092112 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842112   clock uncertainty
                                  0.000000   19.842112   clock reconvergence pessimism
                                 -0.309315   19.532797   library setup time
                                             19.532797   data required time
---------------------------------------------------------------------------------------------
                                             19.532797   data required time
                                             -4.606685   data arrival time
---------------------------------------------------------------------------------------------
                                             14.926112   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     3    0.012658    0.259300    0.121882    4.121882 ^ ena (in)
                                                         ena (net)
                      0.259300    0.000000    4.121882 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.019626    0.354628    0.263075    4.384957 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.354628    0.000067    4.385024 v _371_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003297    0.242360    0.218510    4.603534 ^ _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.242360    0.000004    4.603538 ^ _650_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.603538   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037408    0.185397    0.092060   20.092060 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000   20.092060 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842060   clock uncertainty
                                  0.000000   19.842060   clock reconvergence pessimism
                                 -0.308345   19.533716   library setup time
                                             19.533716   data required time
---------------------------------------------------------------------------------------------
                                             19.533716   data required time
                                             -4.603538   data arrival time
---------------------------------------------------------------------------------------------
                                             14.930179   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     3    0.012658    0.259300    0.121882    4.121882 ^ ena (in)
                                                         ena (net)
                      0.259300    0.000000    4.121882 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.019626    0.354628    0.263075    4.384957 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.354628    0.000090    4.385047 v _361_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003615    0.253995    0.215958    4.601005 ^ _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.253995    0.000009    4.601014 ^ _646_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.601014   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037408    0.185397    0.092113   20.092113 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000   20.092113 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842113   clock uncertainty
                                  0.000000   19.842113   clock reconvergence pessimism
                                 -0.310816   19.531298   library setup time
                                             19.531298   data required time
---------------------------------------------------------------------------------------------
                                             19.531298   data required time
                                             -4.601014   data arrival time
---------------------------------------------------------------------------------------------
                                             14.930284   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     3    0.012658    0.259300    0.121875    4.121875 ^ ena (in)
                                                         ena (net)
                      0.259300    0.000000    4.121875 ^ _369_/A1 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003140    0.175232    0.446944    4.568819 ^ _369_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.175232    0.000002    4.568821 ^ _649_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.568821   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037408    0.185397    0.091894   20.091894 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000   20.091894 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.841896   clock uncertainty
                                  0.000000   19.841896   clock reconvergence pessimism
                                 -0.294089   19.547808   library setup time
                                             19.547808   data required time
---------------------------------------------------------------------------------------------
                                             19.547808   data required time
                                             -4.568821   data arrival time
---------------------------------------------------------------------------------------------
                                             14.978988   slack (MET)


Startpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037408    0.185397    0.091877    0.091877 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000    0.091877 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    81    0.341522    5.534844    4.037277    4.129154 ^ _642_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaled (net)
                      5.534844    0.000047    4.129201 ^ _413_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.003001    0.661857    0.114715    4.243916 ^ _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _169_ (net)
                      0.661857    0.000003    4.243919 ^ _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003339    0.140402    0.308128    4.552047 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _047_ (net)
                      0.140402    0.000004    4.552052 ^ _642_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.552052   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037408    0.185397    0.091877   20.091877 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000   20.091877 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.841879   clock uncertainty
                                  0.000000   19.841879   clock reconvergence pessimism
                                 -0.286866   19.555012   library setup time
                                             19.555012   data required time
---------------------------------------------------------------------------------------------
                                             19.555012   data required time
                                             -4.552052   data arrival time
---------------------------------------------------------------------------------------------
                                             15.002961   slack (MET)



