#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000272ec6dd7a0 .scope module, "tb_bitcell" "tb_bitcell" 2 26;
 .timescale 0 0;
v00000272ec6d98a0_0 .var "inp", 0 0;
v00000272ec6d9a80_0 .net8 "outp", 0 0, L_00000272ec6b7840;  1 drivers, strength-aware
v00000272ec6da7a0_0 .var "rw", 0 0;
v00000272ec6db7e0_0 .var "sel", 0 0;
S_00000272ec5c68d0 .scope module, "bitcell_inst1" "bitcell" 2 32, 2 1 0, S_00000272ec6dd7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec6b7840 .functor NMOS 1, L_00000272ec6b7ca0, L_00000272ec6b7a00, C4<0>, C4<0>;
L_00000272ec6b7920 .functor AND 1, v00000272ec6da7a0_0, v00000272ec6db7e0_0, C4<1>, C4<1>;
L_00000272ec6b7a00 .functor AND 1, L_00000272ec6b7a70, v00000272ec6db7e0_0, C4<1>, C4<1>;
L_00000272ec6b7a70 .functor NOT 1, v00000272ec6da7a0_0, C4<0>, C4<0>, C4<0>;
v00000272ec6dade0_0 .net *"_ivl_3", 0 0, L_00000272ec6b7a70;  1 drivers
v00000272ec6d9940_0 .net "inp", 0 0, v00000272ec6d98a0_0;  1 drivers
v00000272ec6da160_0 .net8 "outp", 0 0, L_00000272ec6b7840;  alias, 1 drivers, strength-aware
v00000272ec6d96c0_0 .net "pre_outp", 0 0, L_00000272ec6b7ca0;  1 drivers
v00000272ec6da3e0_0 .net "re", 0 0, L_00000272ec6b7a00;  1 drivers
v00000272ec6d9760_0 .net "rw", 0 0, v00000272ec6da7a0_0;  1 drivers
v00000272ec6da200_0 .net "sel", 0 0, v00000272ec6db7e0_0;  1 drivers
v00000272ec6d9f80_0 .net "we", 0 0, L_00000272ec6b7920;  1 drivers
S_00000272ec5ba6d0 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec5c68d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec6b7220 .functor NAND 1, L_00000272ec6b7920, v00000272ec6d98a0_0, C4<1>, C4<1>;
L_00000272ec6b7290 .functor NAND 1, L_00000272ec6b7920, L_00000272ec6b7450, C4<1>, C4<1>;
L_00000272ec6b7450 .functor NOT 1, v00000272ec6d98a0_0, C4<0>, C4<0>, C4<0>;
L_00000272ec6b7ca0 .functor NAND 1, L_00000272ec6b7220, L_00000272ec6b77d0, C4<1>, C4<1>;
L_00000272ec6b77d0 .functor NAND 1, L_00000272ec6b7290, L_00000272ec6b7ca0, C4<1>, C4<1>;
v00000272ec6dbe20_0 .net "Q", 0 0, L_00000272ec6b7ca0;  alias, 1 drivers
v00000272ec6d9bc0_0 .net "Q1", 0 0, L_00000272ec6b7220;  1 drivers
v00000272ec6d99e0_0 .net "Qn", 0 0, L_00000272ec6b77d0;  1 drivers
v00000272ec6dbd80_0 .net "Qn1", 0 0, L_00000272ec6b7290;  1 drivers
v00000272ec6d9800_0 .net *"_ivl_2", 0 0, L_00000272ec6b7450;  1 drivers
v00000272ec6db100_0 .net "data", 0 0, v00000272ec6d98a0_0;  alias, 1 drivers
v00000272ec6d9c60_0 .net "we", 0 0, L_00000272ec6b7920;  alias, 1 drivers
S_00000272ec5cdaf0 .scope module, "tb_bytecell" "tb_bytecell" 4 18;
 .timescale 0 0;
v00000272ec73af50_0 .var "inp", 7 0;
v00000272ec739ab0_0 .net "outp", 7 0, L_00000272ec7814f0;  1 drivers
v00000272ec739150_0 .var "rw", 0 0;
v00000272ec739b50_0 .var "sel", 0 0;
S_00000272ec5ba860 .scope module, "uut" "bytecell" 4 24, 4 1 0, S_00000272ec5cdaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "outp";
v00000272ec7390b0_0 .net "inp", 7 0, v00000272ec73af50_0;  1 drivers
v00000272ec73a730_0 .net "outp", 7 0, L_00000272ec7814f0;  alias, 1 drivers
v00000272ec739a10_0 .net "rw", 0 0, v00000272ec739150_0;  1 drivers
v00000272ec739790_0 .net "sel", 0 0, v00000272ec739b50_0;  1 drivers
L_00000272ec781950 .part v00000272ec73af50_0, 0, 1;
L_00000272ec782fd0 .part v00000272ec73af50_0, 1, 1;
L_00000272ec781e50 .part v00000272ec73af50_0, 2, 1;
L_00000272ec782f30 .part v00000272ec73af50_0, 3, 1;
L_00000272ec780a50 .part v00000272ec73af50_0, 4, 1;
L_00000272ec781130 .part v00000272ec73af50_0, 5, 1;
L_00000272ec782cb0 .part v00000272ec73af50_0, 6, 1;
L_00000272ec780f50 .part v00000272ec73af50_0, 7, 1;
LS_00000272ec7814f0_0_0 .concat [ 1 1 1 1], L_00000272ec6b7e60, L_00000272ec78f7d0, L_00000272ec78fe60, L_00000272ec78f6f0;
LS_00000272ec7814f0_0_4 .concat [ 1 1 1 1], L_00000272ec78f3e0, L_00000272ec78e7a0, L_00000272ec78f4c0, L_00000272ec78eff0;
L_00000272ec7814f0 .concat [ 4 4 0 0], LS_00000272ec7814f0_0_0, LS_00000272ec7814f0_0_4;
S_00000272ec5c98a0 .scope module, "bitcells[0]" "bitcell" 4 9, 2 1 0, S_00000272ec5ba860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec6b7e60 .functor NMOS 1, L_00000272ec6b6340, L_00000272ec6b7fb0, C4<0>, C4<0>;
L_00000272ec6b7ed0 .functor AND 1, v00000272ec739150_0, v00000272ec739b50_0, C4<1>, C4<1>;
L_00000272ec6b7fb0 .functor AND 1, L_00000272ec6b7f40, v00000272ec739b50_0, C4<1>, C4<1>;
L_00000272ec6b7f40 .functor NOT 1, v00000272ec739150_0, C4<0>, C4<0>, C4<0>;
v00000272ec6db240_0 .net *"_ivl_3", 0 0, L_00000272ec6b7f40;  1 drivers
v00000272ec6da520_0 .net "inp", 0 0, L_00000272ec781950;  1 drivers
v00000272ec6db880_0 .net8 "outp", 0 0, L_00000272ec6b7e60;  1 drivers, strength-aware
v00000272ec6d9b20_0 .net "pre_outp", 0 0, L_00000272ec6b6340;  1 drivers
v00000272ec6da5c0_0 .net "re", 0 0, L_00000272ec6b7fb0;  1 drivers
v00000272ec6dbba0_0 .net "rw", 0 0, v00000272ec739150_0;  alias, 1 drivers
v00000272ec6dbc40_0 .net "sel", 0 0, v00000272ec739b50_0;  alias, 1 drivers
v00000272ec6da020_0 .net "we", 0 0, L_00000272ec6b7ed0;  1 drivers
S_00000272ec5c9a30 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec5c98a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec6b7c30 .functor NAND 1, L_00000272ec6b7ed0, L_00000272ec781950, C4<1>, C4<1>;
L_00000272ec6b6110 .functor NAND 1, L_00000272ec6b7ed0, L_00000272ec6b6180, C4<1>, C4<1>;
L_00000272ec6b6180 .functor NOT 1, L_00000272ec781950, C4<0>, C4<0>, C4<0>;
L_00000272ec6b6340 .functor NAND 1, L_00000272ec6b7c30, L_00000272ec6b7df0, C4<1>, C4<1>;
L_00000272ec6b7df0 .functor NAND 1, L_00000272ec6b6110, L_00000272ec6b6340, C4<1>, C4<1>;
v00000272ec6da840_0 .net "Q", 0 0, L_00000272ec6b6340;  alias, 1 drivers
v00000272ec6db380_0 .net "Q1", 0 0, L_00000272ec6b7c30;  1 drivers
v00000272ec6dafc0_0 .net "Qn", 0 0, L_00000272ec6b7df0;  1 drivers
v00000272ec6da980_0 .net "Qn1", 0 0, L_00000272ec6b6110;  1 drivers
v00000272ec6da480_0 .net *"_ivl_2", 0 0, L_00000272ec6b6180;  1 drivers
v00000272ec6d9e40_0 .net "data", 0 0, L_00000272ec781950;  alias, 1 drivers
v00000272ec6db1a0_0 .net "we", 0 0, L_00000272ec6b7ed0;  alias, 1 drivers
S_00000272ec5c31e0 .scope module, "bitcells[1]" "bitcell" 4 9, 2 1 0, S_00000272ec5ba860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec78f7d0 .functor NMOS 1, L_00000272ec78fb50, L_00000272ec78ec70, C4<0>, C4<0>;
L_00000272ec78f220 .functor AND 1, v00000272ec739150_0, v00000272ec739b50_0, C4<1>, C4<1>;
L_00000272ec78ec70 .functor AND 1, L_00000272ec78ff40, v00000272ec739b50_0, C4<1>, C4<1>;
L_00000272ec78ff40 .functor NOT 1, v00000272ec739150_0, C4<0>, C4<0>, C4<0>;
v00000272ec6dab60_0 .net *"_ivl_3", 0 0, L_00000272ec78ff40;  1 drivers
v00000272ec6db2e0_0 .net "inp", 0 0, L_00000272ec782fd0;  1 drivers
v00000272ec6db060_0 .net8 "outp", 0 0, L_00000272ec78f7d0;  1 drivers, strength-aware
v00000272ec6dba60_0 .net "pre_outp", 0 0, L_00000272ec78fb50;  1 drivers
v00000272ec6db4c0_0 .net "re", 0 0, L_00000272ec78ec70;  1 drivers
v00000272ec6db920_0 .net "rw", 0 0, v00000272ec739150_0;  alias, 1 drivers
v00000272ec6db9c0_0 .net "sel", 0 0, v00000272ec739b50_0;  alias, 1 drivers
v00000272ec6d9d00_0 .net "we", 0 0, L_00000272ec78f220;  1 drivers
S_00000272ec5c3370 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec5c31e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec6b7d10 .functor NAND 1, L_00000272ec78f220, L_00000272ec782fd0, C4<1>, C4<1>;
L_00000272ec6b8020 .functor NAND 1, L_00000272ec78f220, L_00000272ec6b7d80, C4<1>, C4<1>;
L_00000272ec6b7d80 .functor NOT 1, L_00000272ec782fd0, C4<0>, C4<0>, C4<0>;
L_00000272ec78fb50 .functor NAND 1, L_00000272ec6b7d10, L_00000272ec78fdf0, C4<1>, C4<1>;
L_00000272ec78fdf0 .functor NAND 1, L_00000272ec6b8020, L_00000272ec78fb50, C4<1>, C4<1>;
v00000272ec6da700_0 .net "Q", 0 0, L_00000272ec78fb50;  alias, 1 drivers
v00000272ec6dac00_0 .net "Q1", 0 0, L_00000272ec6b7d10;  1 drivers
v00000272ec6daa20_0 .net "Qn", 0 0, L_00000272ec78fdf0;  1 drivers
v00000272ec6da0c0_0 .net "Qn1", 0 0, L_00000272ec6b8020;  1 drivers
v00000272ec6da2a0_0 .net *"_ivl_2", 0 0, L_00000272ec6b7d80;  1 drivers
v00000272ec6da340_0 .net "data", 0 0, L_00000272ec782fd0;  alias, 1 drivers
v00000272ec6db420_0 .net "we", 0 0, L_00000272ec78f220;  alias, 1 drivers
S_00000272ec5be580 .scope module, "bitcells[2]" "bitcell" 4 9, 2 1 0, S_00000272ec5ba860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec78fe60 .functor NMOS 1, L_00000272ec78f610, L_00000272ec78f290, C4<0>, C4<0>;
L_00000272ec78ee30 .functor AND 1, v00000272ec739150_0, v00000272ec739b50_0, C4<1>, C4<1>;
L_00000272ec78f290 .functor AND 1, L_00000272ec78e5e0, v00000272ec739b50_0, C4<1>, C4<1>;
L_00000272ec78e5e0 .functor NOT 1, v00000272ec739150_0, C4<0>, C4<0>, C4<0>;
v00000272ec6daf20_0 .net *"_ivl_3", 0 0, L_00000272ec78e5e0;  1 drivers
v00000272ec6db6a0_0 .net "inp", 0 0, L_00000272ec781e50;  1 drivers
v00000272ec6db740_0 .net8 "outp", 0 0, L_00000272ec78fe60;  1 drivers, strength-aware
v00000272ec6dd220_0 .net "pre_outp", 0 0, L_00000272ec78f610;  1 drivers
v00000272ec6dd2c0_0 .net "re", 0 0, L_00000272ec78f290;  1 drivers
v00000272ec6dd360_0 .net "rw", 0 0, v00000272ec739150_0;  alias, 1 drivers
v00000272ec6dd400_0 .net "sel", 0 0, v00000272ec739b50_0;  alias, 1 drivers
v00000272ec6dd180_0 .net "we", 0 0, L_00000272ec78ee30;  1 drivers
S_00000272ec5be710 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec5be580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec790170 .functor NAND 1, L_00000272ec78ee30, L_00000272ec781e50, C4<1>, C4<1>;
L_00000272ec78f840 .functor NAND 1, L_00000272ec78ee30, L_00000272ec78fae0, C4<1>, C4<1>;
L_00000272ec78fae0 .functor NOT 1, L_00000272ec781e50, C4<0>, C4<0>, C4<0>;
L_00000272ec78f610 .functor NAND 1, L_00000272ec790170, L_00000272ec78fd80, C4<1>, C4<1>;
L_00000272ec78fd80 .functor NAND 1, L_00000272ec78f840, L_00000272ec78f610, C4<1>, C4<1>;
v00000272ec6dae80_0 .net "Q", 0 0, L_00000272ec78f610;  alias, 1 drivers
v00000272ec6db560_0 .net "Q1", 0 0, L_00000272ec790170;  1 drivers
v00000272ec6d9da0_0 .net "Qn", 0 0, L_00000272ec78fd80;  1 drivers
v00000272ec6db600_0 .net "Qn1", 0 0, L_00000272ec78f840;  1 drivers
v00000272ec6daca0_0 .net *"_ivl_2", 0 0, L_00000272ec78fae0;  1 drivers
v00000272ec6dbce0_0 .net "data", 0 0, L_00000272ec781e50;  alias, 1 drivers
v00000272ec6dad40_0 .net "we", 0 0, L_00000272ec78ee30;  alias, 1 drivers
S_00000272ec738b80 .scope module, "bitcells[3]" "bitcell" 4 9, 2 1 0, S_00000272ec5ba860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec78f6f0 .functor NMOS 1, L_00000272ec78f680, L_00000272ec78fc30, C4<0>, C4<0>;
L_00000272ec78ffb0 .functor AND 1, v00000272ec739150_0, v00000272ec739b50_0, C4<1>, C4<1>;
L_00000272ec78fc30 .functor AND 1, L_00000272ec78f300, v00000272ec739b50_0, C4<1>, C4<1>;
L_00000272ec78f300 .functor NOT 1, v00000272ec739150_0, C4<0>, C4<0>, C4<0>;
v00000272ec6dcd20_0 .net *"_ivl_3", 0 0, L_00000272ec78f300;  1 drivers
v00000272ec6dca00_0 .net "inp", 0 0, L_00000272ec782f30;  1 drivers
v00000272ec6dc1e0_0 .net8 "outp", 0 0, L_00000272ec78f6f0;  1 drivers, strength-aware
v00000272ec6dc460_0 .net "pre_outp", 0 0, L_00000272ec78f680;  1 drivers
v00000272ec6dd540_0 .net "re", 0 0, L_00000272ec78fc30;  1 drivers
v00000272ec6dc500_0 .net "rw", 0 0, v00000272ec739150_0;  alias, 1 drivers
v00000272ec6dc5a0_0 .net "sel", 0 0, v00000272ec739b50_0;  alias, 1 drivers
v00000272ec6dc640_0 .net "we", 0 0, L_00000272ec78ffb0;  1 drivers
S_00000272ec738d10 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec738b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec78fbc0 .functor NAND 1, L_00000272ec78ffb0, L_00000272ec782f30, C4<1>, C4<1>;
L_00000272ec78f990 .functor NAND 1, L_00000272ec78ffb0, L_00000272ec78ece0, C4<1>, C4<1>;
L_00000272ec78ece0 .functor NOT 1, L_00000272ec782f30, C4<0>, C4<0>, C4<0>;
L_00000272ec78f680 .functor NAND 1, L_00000272ec78fbc0, L_00000272ec78fca0, C4<1>, C4<1>;
L_00000272ec78fca0 .functor NAND 1, L_00000272ec78f990, L_00000272ec78f680, C4<1>, C4<1>;
v00000272ec6dc280_0 .net "Q", 0 0, L_00000272ec78f680;  alias, 1 drivers
v00000272ec6dcdc0_0 .net "Q1", 0 0, L_00000272ec78fbc0;  1 drivers
v00000272ec6dd0e0_0 .net "Qn", 0 0, L_00000272ec78fca0;  1 drivers
v00000272ec6dc320_0 .net "Qn1", 0 0, L_00000272ec78f990;  1 drivers
v00000272ec6dd4a0_0 .net *"_ivl_2", 0 0, L_00000272ec78ece0;  1 drivers
v00000272ec6dcfa0_0 .net "data", 0 0, L_00000272ec782f30;  alias, 1 drivers
v00000272ec6dd040_0 .net "we", 0 0, L_00000272ec78ffb0;  alias, 1 drivers
S_00000272ec7389f0 .scope module, "bitcells[4]" "bitcell" 4 9, 2 1 0, S_00000272ec5ba860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec78f3e0 .functor NMOS 1, L_00000272ec78e730, L_00000272ec78fa70, C4<0>, C4<0>;
L_00000272ec78f760 .functor AND 1, v00000272ec739150_0, v00000272ec739b50_0, C4<1>, C4<1>;
L_00000272ec78fa70 .functor AND 1, L_00000272ec790020, v00000272ec739b50_0, C4<1>, C4<1>;
L_00000272ec790020 .functor NOT 1, v00000272ec739150_0, C4<0>, C4<0>, C4<0>;
v00000272ec6dbec0_0 .net *"_ivl_3", 0 0, L_00000272ec790020;  1 drivers
v00000272ec6dcf00_0 .net "inp", 0 0, L_00000272ec780a50;  1 drivers
v00000272ec6dc000_0 .net8 "outp", 0 0, L_00000272ec78f3e0;  1 drivers, strength-aware
v00000272ec6dc0a0_0 .net "pre_outp", 0 0, L_00000272ec78e730;  1 drivers
v00000272ec6dc140_0 .net "re", 0 0, L_00000272ec78fa70;  1 drivers
v00000272ec6dc820_0 .net "rw", 0 0, v00000272ec739150_0;  alias, 1 drivers
v00000272ec6dcaa0_0 .net "sel", 0 0, v00000272ec739b50_0;  alias, 1 drivers
v00000272ec6dcb40_0 .net "we", 0 0, L_00000272ec78f760;  1 drivers
S_00000272ec738220 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec7389f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec78fd10 .functor NAND 1, L_00000272ec78f760, L_00000272ec780a50, C4<1>, C4<1>;
L_00000272ec78fed0 .functor NAND 1, L_00000272ec78f760, L_00000272ec78ef10, C4<1>, C4<1>;
L_00000272ec78ef10 .functor NOT 1, L_00000272ec780a50, C4<0>, C4<0>, C4<0>;
L_00000272ec78e730 .functor NAND 1, L_00000272ec78fd10, L_00000272ec790090, C4<1>, C4<1>;
L_00000272ec790090 .functor NAND 1, L_00000272ec78fed0, L_00000272ec78e730, C4<1>, C4<1>;
v00000272ec6dc8c0_0 .net "Q", 0 0, L_00000272ec78e730;  alias, 1 drivers
v00000272ec6dce60_0 .net "Q1", 0 0, L_00000272ec78fd10;  1 drivers
v00000272ec6dc3c0_0 .net "Qn", 0 0, L_00000272ec790090;  1 drivers
v00000272ec6dc780_0 .net "Qn1", 0 0, L_00000272ec78fed0;  1 drivers
v00000272ec6dc6e0_0 .net *"_ivl_2", 0 0, L_00000272ec78ef10;  1 drivers
v00000272ec6dbf60_0 .net "data", 0 0, L_00000272ec780a50;  alias, 1 drivers
v00000272ec6dc960_0 .net "we", 0 0, L_00000272ec78f760;  alias, 1 drivers
S_00000272ec738860 .scope module, "bitcells[5]" "bitcell" 4 9, 2 1 0, S_00000272ec5ba860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec78e7a0 .functor NMOS 1, L_00000272ec78f8b0, L_00000272ec78eb20, C4<0>, C4<0>;
L_00000272ec78e810 .functor AND 1, v00000272ec739150_0, v00000272ec739b50_0, C4<1>, C4<1>;
L_00000272ec78eb20 .functor AND 1, L_00000272ec78e880, v00000272ec739b50_0, C4<1>, C4<1>;
L_00000272ec78e880 .functor NOT 1, v00000272ec739150_0, C4<0>, C4<0>, C4<0>;
v00000272ec6cab20_0 .net *"_ivl_3", 0 0, L_00000272ec78e880;  1 drivers
v00000272ec6cac60_0 .net "inp", 0 0, L_00000272ec781130;  1 drivers
v00000272ec73a2d0_0 .net8 "outp", 0 0, L_00000272ec78e7a0;  1 drivers, strength-aware
v00000272ec73b770_0 .net "pre_outp", 0 0, L_00000272ec78f8b0;  1 drivers
v00000272ec739330_0 .net "re", 0 0, L_00000272ec78eb20;  1 drivers
v00000272ec73b810_0 .net "rw", 0 0, v00000272ec739150_0;  alias, 1 drivers
v00000272ec7396f0_0 .net "sel", 0 0, v00000272ec739b50_0;  alias, 1 drivers
v00000272ec73ac30_0 .net "we", 0 0, L_00000272ec78e810;  1 drivers
S_00000272ec738ea0 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec738860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec78eea0 .functor NAND 1, L_00000272ec78e810, L_00000272ec781130, C4<1>, C4<1>;
L_00000272ec78e650 .functor NAND 1, L_00000272ec78e810, L_00000272ec78e6c0, C4<1>, C4<1>;
L_00000272ec78e6c0 .functor NOT 1, L_00000272ec781130, C4<0>, C4<0>, C4<0>;
L_00000272ec78f8b0 .functor NAND 1, L_00000272ec78eea0, L_00000272ec790100, C4<1>, C4<1>;
L_00000272ec790100 .functor NAND 1, L_00000272ec78e650, L_00000272ec78f8b0, C4<1>, C4<1>;
v00000272ec6dcbe0_0 .net "Q", 0 0, L_00000272ec78f8b0;  alias, 1 drivers
v00000272ec6dcc80_0 .net "Q1", 0 0, L_00000272ec78eea0;  1 drivers
v00000272ec6cbfc0_0 .net "Qn", 0 0, L_00000272ec790100;  1 drivers
v00000272ec6cb2a0_0 .net "Qn1", 0 0, L_00000272ec78e650;  1 drivers
v00000272ec6cb700_0 .net *"_ivl_2", 0 0, L_00000272ec78e6c0;  1 drivers
v00000272ec6cb840_0 .net "data", 0 0, L_00000272ec781130;  alias, 1 drivers
v00000272ec6cb020_0 .net "we", 0 0, L_00000272ec78e810;  alias, 1 drivers
S_00000272ec738090 .scope module, "bitcells[6]" "bitcell" 4 9, 2 1 0, S_00000272ec5ba860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec78f4c0 .functor NMOS 1, L_00000272ec78f450, L_00000272ec78e960, C4<0>, C4<0>;
L_00000272ec78eb90 .functor AND 1, v00000272ec739150_0, v00000272ec739b50_0, C4<1>, C4<1>;
L_00000272ec78e960 .functor AND 1, L_00000272ec78e9d0, v00000272ec739b50_0, C4<1>, C4<1>;
L_00000272ec78e9d0 .functor NOT 1, v00000272ec739150_0, C4<0>, C4<0>, C4<0>;
v00000272ec73a910_0 .net *"_ivl_3", 0 0, L_00000272ec78e9d0;  1 drivers
v00000272ec73a690_0 .net "inp", 0 0, L_00000272ec782cb0;  1 drivers
v00000272ec73a370_0 .net8 "outp", 0 0, L_00000272ec78f4c0;  1 drivers, strength-aware
v00000272ec7398d0_0 .net "pre_outp", 0 0, L_00000272ec78f450;  1 drivers
v00000272ec739c90_0 .net "re", 0 0, L_00000272ec78e960;  1 drivers
v00000272ec73a7d0_0 .net "rw", 0 0, v00000272ec739150_0;  alias, 1 drivers
v00000272ec739d30_0 .net "sel", 0 0, v00000272ec739b50_0;  alias, 1 drivers
v00000272ec73a050_0 .net "we", 0 0, L_00000272ec78eb90;  1 drivers
S_00000272ec7383b0 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec738090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec78ef80 .functor NAND 1, L_00000272ec78eb90, L_00000272ec782cb0, C4<1>, C4<1>;
L_00000272ec78f920 .functor NAND 1, L_00000272ec78eb90, L_00000272ec78fa00, C4<1>, C4<1>;
L_00000272ec78fa00 .functor NOT 1, L_00000272ec782cb0, C4<0>, C4<0>, C4<0>;
L_00000272ec78f450 .functor NAND 1, L_00000272ec78ef80, L_00000272ec78e8f0, C4<1>, C4<1>;
L_00000272ec78e8f0 .functor NAND 1, L_00000272ec78f920, L_00000272ec78f450, C4<1>, C4<1>;
v00000272ec73b590_0 .net "Q", 0 0, L_00000272ec78f450;  alias, 1 drivers
v00000272ec73a5f0_0 .net "Q1", 0 0, L_00000272ec78ef80;  1 drivers
v00000272ec73a870_0 .net "Qn", 0 0, L_00000272ec78e8f0;  1 drivers
v00000272ec739830_0 .net "Qn1", 0 0, L_00000272ec78f920;  1 drivers
v00000272ec73b3b0_0 .net *"_ivl_2", 0 0, L_00000272ec78fa00;  1 drivers
v00000272ec73b1d0_0 .net "data", 0 0, L_00000272ec782cb0;  alias, 1 drivers
v00000272ec73a4b0_0 .net "we", 0 0, L_00000272ec78eb90;  alias, 1 drivers
S_00000272ec7386d0 .scope module, "bitcells[7]" "bitcell" 4 9, 2 1 0, S_00000272ec5ba860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec78eff0 .functor NMOS 1, L_00000272ec78ed50, L_00000272ec78f0d0, C4<0>, C4<0>;
L_00000272ec78f060 .functor AND 1, v00000272ec739150_0, v00000272ec739b50_0, C4<1>, C4<1>;
L_00000272ec78f0d0 .functor AND 1, L_00000272ec78f140, v00000272ec739b50_0, C4<1>, C4<1>;
L_00000272ec78f140 .functor NOT 1, v00000272ec739150_0, C4<0>, C4<0>, C4<0>;
v00000272ec73aff0_0 .net *"_ivl_3", 0 0, L_00000272ec78f140;  1 drivers
v00000272ec73a550_0 .net "inp", 0 0, L_00000272ec780f50;  1 drivers
v00000272ec739dd0_0 .net8 "outp", 0 0, L_00000272ec78eff0;  1 drivers, strength-aware
v00000272ec73a190_0 .net "pre_outp", 0 0, L_00000272ec78ed50;  1 drivers
v00000272ec739970_0 .net "re", 0 0, L_00000272ec78f0d0;  1 drivers
v00000272ec73b630_0 .net "rw", 0 0, v00000272ec739150_0;  alias, 1 drivers
v00000272ec739f10_0 .net "sel", 0 0, v00000272ec739b50_0;  alias, 1 drivers
v00000272ec739e70_0 .net "we", 0 0, L_00000272ec78f060;  1 drivers
S_00000272ec738540 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec7386d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec78ea40 .functor NAND 1, L_00000272ec78f060, L_00000272ec780f50, C4<1>, C4<1>;
L_00000272ec78eab0 .functor NAND 1, L_00000272ec78f060, L_00000272ec78ec00, C4<1>, C4<1>;
L_00000272ec78ec00 .functor NOT 1, L_00000272ec780f50, C4<0>, C4<0>, C4<0>;
L_00000272ec78ed50 .functor NAND 1, L_00000272ec78ea40, L_00000272ec78edc0, C4<1>, C4<1>;
L_00000272ec78edc0 .functor NAND 1, L_00000272ec78eab0, L_00000272ec78ed50, C4<1>, C4<1>;
v00000272ec73ad70_0 .net "Q", 0 0, L_00000272ec78ed50;  alias, 1 drivers
v00000272ec73b090_0 .net "Q1", 0 0, L_00000272ec78ea40;  1 drivers
v00000272ec739bf0_0 .net "Qn", 0 0, L_00000272ec78edc0;  1 drivers
v00000272ec73b130_0 .net "Qn1", 0 0, L_00000272ec78eab0;  1 drivers
v00000272ec73a0f0_0 .net *"_ivl_2", 0 0, L_00000272ec78ec00;  1 drivers
v00000272ec739650_0 .net "data", 0 0, L_00000272ec780f50;  alias, 1 drivers
v00000272ec73aeb0_0 .net "we", 0 0, L_00000272ec78f060;  alias, 1 drivers
S_00000272ec5cdc80 .scope module, "tb_dff" "tb_dff" 3 19;
 .timescale 0 0;
v00000272ec73ab90_0 .net "Q", 0 0, L_00000272ec78f5a0;  1 drivers
v00000272ec73a410_0 .net "Qn", 0 0, L_00000272ec790870;  1 drivers
v00000272ec73acd0_0 .var "data", 0 0;
v00000272ec73ae10_0 .var "we", 0 0;
S_00000272ec7416f0 .scope module, "dff_inst1" "dff" 3 25, 3 2 0, S_00000272ec5cdc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec78f1b0 .functor NAND 1, v00000272ec73ae10_0, v00000272ec73acd0_0, C4<1>, C4<1>;
L_00000272ec78f370 .functor NAND 1, v00000272ec73ae10_0, L_00000272ec78f530, C4<1>, C4<1>;
L_00000272ec78f530 .functor NOT 1, v00000272ec73acd0_0, C4<0>, C4<0>, C4<0>;
L_00000272ec78f5a0 .functor NAND 1, L_00000272ec78f1b0, L_00000272ec790870, C4<1>, C4<1>;
L_00000272ec790870 .functor NAND 1, L_00000272ec78f370, L_00000272ec78f5a0, C4<1>, C4<1>;
v00000272ec739fb0_0 .net "Q", 0 0, L_00000272ec78f5a0;  alias, 1 drivers
v00000272ec73a9b0_0 .net "Q1", 0 0, L_00000272ec78f1b0;  1 drivers
v00000272ec73b270_0 .net "Qn", 0 0, L_00000272ec790870;  alias, 1 drivers
v00000272ec73aaf0_0 .net "Qn1", 0 0, L_00000272ec78f370;  1 drivers
v00000272ec73a230_0 .net *"_ivl_2", 0 0, L_00000272ec78f530;  1 drivers
v00000272ec7393d0_0 .net "data", 0 0, v00000272ec73acd0_0;  1 drivers
v00000272ec73aa50_0 .net "we", 0 0, v00000272ec73ae10_0;  1 drivers
S_00000272ec5c6740 .scope module, "tb_ram" "tb_ram" 5 32;
 .timescale 0 0;
v00000272ec781bd0_0 .var "addr", 2 0;
v00000272ec780ff0_0 .var "inp", 7 0;
v00000272ec7820d0_0 .var "op", 0 0;
RS_00000272ec6e18a8 .resolv tri, L_00000272ec782210, L_00000272ec781a90, L_00000272ec781f90, L_00000272ec782990, L_00000272ec784010, L_00000272ec7832f0, L_00000272ec774bb0, L_00000272ec7767d0;
v00000272ec781b30_0 .net8 "outp", 7 0, RS_00000272ec6e18a8;  8 drivers
v00000272ec781450_0 .var "sel", 0 0;
S_00000272ec7421e0 .scope module, "ram_inst" "ram" 5 39, 5 1 0, S_00000272ec5c6740;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 3 "addr";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /INPUT 1 "sel";
    .port_info 4 /OUTPUT 8 "outp";
v00000272ec782d50_0 .net "addr", 2 0, v00000272ec781bd0_0;  1 drivers
v00000272ec7813b0_0 .net "inp", 7 0, v00000272ec780ff0_0;  1 drivers
v00000272ec7816d0_0 .net "op", 0 0, v00000272ec7820d0_0;  1 drivers
v00000272ec781770_0 .net8 "outp", 7 0, RS_00000272ec6e18a8;  alias, 8 drivers
v00000272ec782350_0 .net "outp_demux", 7 0, L_00000272ec776370;  1 drivers
v00000272ec781090_0 .net "sel", 0 0, v00000272ec781450_0;  1 drivers
L_00000272ec781630 .part L_00000272ec776370, 0, 1;
L_00000272ec781c70 .part L_00000272ec776370, 1, 1;
L_00000272ec782170 .part L_00000272ec776370, 2, 1;
L_00000272ec7828f0 .part L_00000272ec776370, 3, 1;
L_00000272ec783c50 .part L_00000272ec776370, 4, 1;
L_00000272ec783cf0 .part L_00000272ec776370, 5, 1;
L_00000272ec774250 .part L_00000272ec776370, 6, 1;
L_00000272ec776410 .part L_00000272ec776370, 7, 1;
S_00000272ec741880 .scope generate, "bytecell_insts1[0]" "bytecell_insts1[0]" 5 20, 5 20 0, S_00000272ec7421e0;
 .timescale 0 0;
P_00000272ec67eec0 .param/l "i" 0 5 20, +C4<00>;
S_00000272ec7410b0 .scope module, "bytecell_inst" "bytecell" 5 21, 4 1 0, S_00000272ec741880;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "outp";
v00000272ec73e6f0_0 .net "inp", 7 0, v00000272ec780ff0_0;  alias, 1 drivers
v00000272ec73e5b0_0 .net8 "outp", 7 0, RS_00000272ec6e18a8;  alias, 8 drivers
v00000272ec73fcd0_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec73e1f0_0 .net "sel", 0 0, L_00000272ec781630;  1 drivers
L_00000272ec780d70 .part v00000272ec780ff0_0, 0, 1;
L_00000272ec781590 .part v00000272ec780ff0_0, 1, 1;
L_00000272ec782b70 .part v00000272ec780ff0_0, 2, 1;
L_00000272ec7822b0 .part v00000272ec780ff0_0, 3, 1;
L_00000272ec782670 .part v00000272ec780ff0_0, 4, 1;
L_00000272ec7818b0 .part v00000272ec780ff0_0, 5, 1;
L_00000272ec782490 .part v00000272ec780ff0_0, 6, 1;
L_00000272ec7811d0 .part v00000272ec780ff0_0, 7, 1;
LS_00000272ec782210_0_0 .concat [ 1 1 1 1], L_00000272ec7908e0, L_00000272ec7906b0, L_00000272ec78d8c0, L_00000272ec78ce40;
LS_00000272ec782210_0_4 .concat [ 1 1 1 1], L_00000272ec78d380, L_00000272ec78dd90, L_00000272ec78dfc0, L_00000272ec78cac0;
L_00000272ec782210 .concat [ 4 4 0 0], LS_00000272ec782210_0_0, LS_00000272ec782210_0_4;
S_00000272ec742370 .scope module, "bitcells[0]" "bitcell" 4 9, 2 1 0, S_00000272ec7410b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec7908e0 .functor NMOS 1, L_00000272ec790560, L_00000272ec790480, C4<0>, C4<0>;
L_00000272ec7903a0 .functor AND 1, v00000272ec7820d0_0, L_00000272ec781630, C4<1>, C4<1>;
L_00000272ec790480 .functor AND 1, L_00000272ec790640, L_00000272ec781630, C4<1>, C4<1>;
L_00000272ec790640 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec739510_0 .net *"_ivl_3", 0 0, L_00000272ec790640;  1 drivers
v00000272ec7395b0_0 .net "inp", 0 0, L_00000272ec780d70;  1 drivers
v00000272ec73bc70_0 .net8 "outp", 0 0, L_00000272ec7908e0;  1 drivers, strength-aware
v00000272ec73dd90_0 .net "pre_outp", 0 0, L_00000272ec790560;  1 drivers
v00000272ec73df70_0 .net "re", 0 0, L_00000272ec790480;  1 drivers
v00000272ec73b950_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec73e010_0 .net "sel", 0 0, L_00000272ec781630;  alias, 1 drivers
v00000272ec73d430_0 .net "we", 0 0, L_00000272ec7903a0;  1 drivers
S_00000272ec741240 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec742370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec7904f0 .functor NAND 1, L_00000272ec7903a0, L_00000272ec780d70, C4<1>, C4<1>;
L_00000272ec790330 .functor NAND 1, L_00000272ec7903a0, L_00000272ec790410, C4<1>, C4<1>;
L_00000272ec790410 .functor NOT 1, L_00000272ec780d70, C4<0>, C4<0>, C4<0>;
L_00000272ec790560 .functor NAND 1, L_00000272ec7904f0, L_00000272ec7905d0, C4<1>, C4<1>;
L_00000272ec7905d0 .functor NAND 1, L_00000272ec790330, L_00000272ec790560, C4<1>, C4<1>;
v00000272ec73b310_0 .net "Q", 0 0, L_00000272ec790560;  alias, 1 drivers
v00000272ec739470_0 .net "Q1", 0 0, L_00000272ec7904f0;  1 drivers
v00000272ec73b450_0 .net "Qn", 0 0, L_00000272ec7905d0;  1 drivers
v00000272ec73b4f0_0 .net "Qn1", 0 0, L_00000272ec790330;  1 drivers
v00000272ec73b6d0_0 .net *"_ivl_2", 0 0, L_00000272ec790410;  1 drivers
v00000272ec7391f0_0 .net "data", 0 0, L_00000272ec780d70;  alias, 1 drivers
v00000272ec739290_0 .net "we", 0 0, L_00000272ec7903a0;  alias, 1 drivers
S_00000272ec742e60 .scope module, "bitcells[1]" "bitcell" 4 9, 2 1 0, S_00000272ec7410b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec7906b0 .functor NMOS 1, L_00000272ec790720, L_00000272ec78cf20, C4<0>, C4<0>;
L_00000272ec790800 .functor AND 1, v00000272ec7820d0_0, L_00000272ec781630, C4<1>, C4<1>;
L_00000272ec78cf20 .functor AND 1, L_00000272ec78df50, L_00000272ec781630, C4<1>, C4<1>;
L_00000272ec78df50 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec73c710_0 .net *"_ivl_3", 0 0, L_00000272ec78df50;  1 drivers
v00000272ec73c2b0_0 .net "inp", 0 0, L_00000272ec781590;  1 drivers
v00000272ec73ccb0_0 .net8 "outp", 0 0, L_00000272ec7906b0;  1 drivers, strength-aware
v00000272ec73c5d0_0 .net "pre_outp", 0 0, L_00000272ec790720;  1 drivers
v00000272ec73d7f0_0 .net "re", 0 0, L_00000272ec78cf20;  1 drivers
v00000272ec73c0d0_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec73ded0_0 .net "sel", 0 0, L_00000272ec781630;  alias, 1 drivers
v00000272ec73c850_0 .net "we", 0 0, L_00000272ec790800;  1 drivers
S_00000272ec742cd0 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec742e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec7901e0 .functor NAND 1, L_00000272ec790800, L_00000272ec781590, C4<1>, C4<1>;
L_00000272ec790250 .functor NAND 1, L_00000272ec790800, L_00000272ec790790, C4<1>, C4<1>;
L_00000272ec790790 .functor NOT 1, L_00000272ec781590, C4<0>, C4<0>, C4<0>;
L_00000272ec790720 .functor NAND 1, L_00000272ec7901e0, L_00000272ec7902c0, C4<1>, C4<1>;
L_00000272ec7902c0 .functor NAND 1, L_00000272ec790250, L_00000272ec790720, C4<1>, C4<1>;
v00000272ec73c7b0_0 .net "Q", 0 0, L_00000272ec790720;  alias, 1 drivers
v00000272ec73d570_0 .net "Q1", 0 0, L_00000272ec7901e0;  1 drivers
v00000272ec73d890_0 .net "Qn", 0 0, L_00000272ec7902c0;  1 drivers
v00000272ec73c3f0_0 .net "Qn1", 0 0, L_00000272ec790250;  1 drivers
v00000272ec73bd10_0 .net *"_ivl_2", 0 0, L_00000272ec790790;  1 drivers
v00000272ec73d4d0_0 .net "data", 0 0, L_00000272ec781590;  alias, 1 drivers
v00000272ec73d930_0 .net "we", 0 0, L_00000272ec790800;  alias, 1 drivers
S_00000272ec742500 .scope module, "bitcells[2]" "bitcell" 4 9, 2 1 0, S_00000272ec7410b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec78d8c0 .functor NMOS 1, L_00000272ec78d7e0, L_00000272ec78e180, C4<0>, C4<0>;
L_00000272ec78cf90 .functor AND 1, v00000272ec7820d0_0, L_00000272ec781630, C4<1>, C4<1>;
L_00000272ec78e180 .functor AND 1, L_00000272ec78e340, L_00000272ec781630, C4<1>, C4<1>;
L_00000272ec78e340 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec73b8b0_0 .net *"_ivl_3", 0 0, L_00000272ec78e340;  1 drivers
v00000272ec73ca30_0 .net "inp", 0 0, L_00000272ec782b70;  1 drivers
v00000272ec73d2f0_0 .net8 "outp", 0 0, L_00000272ec78d8c0;  1 drivers, strength-aware
v00000272ec73bf90_0 .net "pre_outp", 0 0, L_00000272ec78d7e0;  1 drivers
v00000272ec73cd50_0 .net "re", 0 0, L_00000272ec78e180;  1 drivers
v00000272ec73c670_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec73b9f0_0 .net "sel", 0 0, L_00000272ec781630;  alias, 1 drivers
v00000272ec73ba90_0 .net "we", 0 0, L_00000272ec78cf90;  1 drivers
S_00000272ec741ec0 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec742500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec78d310 .functor NAND 1, L_00000272ec78cf90, L_00000272ec782b70, C4<1>, C4<1>;
L_00000272ec78daf0 .functor NAND 1, L_00000272ec78cf90, L_00000272ec78db60, C4<1>, C4<1>;
L_00000272ec78db60 .functor NOT 1, L_00000272ec782b70, C4<0>, C4<0>, C4<0>;
L_00000272ec78d7e0 .functor NAND 1, L_00000272ec78d310, L_00000272ec78da80, C4<1>, C4<1>;
L_00000272ec78da80 .functor NAND 1, L_00000272ec78daf0, L_00000272ec78d7e0, C4<1>, C4<1>;
v00000272ec73be50_0 .net "Q", 0 0, L_00000272ec78d7e0;  alias, 1 drivers
v00000272ec73c350_0 .net "Q1", 0 0, L_00000272ec78d310;  1 drivers
v00000272ec73d6b0_0 .net "Qn", 0 0, L_00000272ec78da80;  1 drivers
v00000272ec73c490_0 .net "Qn1", 0 0, L_00000272ec78daf0;  1 drivers
v00000272ec73c8f0_0 .net *"_ivl_2", 0 0, L_00000272ec78db60;  1 drivers
v00000272ec73d9d0_0 .net "data", 0 0, L_00000272ec782b70;  alias, 1 drivers
v00000272ec73c990_0 .net "we", 0 0, L_00000272ec78cf90;  alias, 1 drivers
S_00000272ec742050 .scope module, "bitcells[3]" "bitcell" 4 9, 2 1 0, S_00000272ec7410b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec78ce40 .functor NMOS 1, L_00000272ec78de70, L_00000272ec78d0e0, C4<0>, C4<0>;
L_00000272ec78dbd0 .functor AND 1, v00000272ec7820d0_0, L_00000272ec781630, C4<1>, C4<1>;
L_00000272ec78d0e0 .functor AND 1, L_00000272ec78dc40, L_00000272ec781630, C4<1>, C4<1>;
L_00000272ec78dc40 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec73d250_0 .net *"_ivl_3", 0 0, L_00000272ec78dc40;  1 drivers
v00000272ec73cb70_0 .net "inp", 0 0, L_00000272ec7822b0;  1 drivers
v00000272ec73da70_0 .net8 "outp", 0 0, L_00000272ec78ce40;  1 drivers, strength-aware
v00000272ec73dcf0_0 .net "pre_outp", 0 0, L_00000272ec78de70;  1 drivers
v00000272ec73d390_0 .net "re", 0 0, L_00000272ec78d0e0;  1 drivers
v00000272ec73cc10_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec73cdf0_0 .net "sel", 0 0, L_00000272ec781630;  alias, 1 drivers
v00000272ec73d070_0 .net "we", 0 0, L_00000272ec78dbd0;  1 drivers
S_00000272ec742690 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec742050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec78e1f0 .functor NAND 1, L_00000272ec78dbd0, L_00000272ec7822b0, C4<1>, C4<1>;
L_00000272ec78dd20 .functor NAND 1, L_00000272ec78dbd0, L_00000272ec78de00, C4<1>, C4<1>;
L_00000272ec78de00 .functor NOT 1, L_00000272ec7822b0, C4<0>, C4<0>, C4<0>;
L_00000272ec78de70 .functor NAND 1, L_00000272ec78e1f0, L_00000272ec78cdd0, C4<1>, C4<1>;
L_00000272ec78cdd0 .functor NAND 1, L_00000272ec78dd20, L_00000272ec78de70, C4<1>, C4<1>;
v00000272ec73bb30_0 .net "Q", 0 0, L_00000272ec78de70;  alias, 1 drivers
v00000272ec73c530_0 .net "Q1", 0 0, L_00000272ec78e1f0;  1 drivers
v00000272ec73bbd0_0 .net "Qn", 0 0, L_00000272ec78cdd0;  1 drivers
v00000272ec73d110_0 .net "Qn1", 0 0, L_00000272ec78dd20;  1 drivers
v00000272ec73bdb0_0 .net *"_ivl_2", 0 0, L_00000272ec78de00;  1 drivers
v00000272ec73c170_0 .net "data", 0 0, L_00000272ec7822b0;  alias, 1 drivers
v00000272ec73cad0_0 .net "we", 0 0, L_00000272ec78dbd0;  alias, 1 drivers
S_00000272ec7413d0 .scope module, "bitcells[4]" "bitcell" 4 9, 2 1 0, S_00000272ec7410b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec78d380 .functor NMOS 1, L_00000272ec78dcb0, L_00000272ec78d150, C4<0>, C4<0>;
L_00000272ec78e420 .functor AND 1, v00000272ec7820d0_0, L_00000272ec781630, C4<1>, C4<1>;
L_00000272ec78d150 .functor AND 1, L_00000272ec78e260, L_00000272ec781630, C4<1>, C4<1>;
L_00000272ec78e260 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec73dbb0_0 .net *"_ivl_3", 0 0, L_00000272ec78e260;  1 drivers
v00000272ec73c210_0 .net "inp", 0 0, L_00000272ec782670;  1 drivers
v00000272ec73cf30_0 .net8 "outp", 0 0, L_00000272ec78d380;  1 drivers, strength-aware
v00000272ec73d1b0_0 .net "pre_outp", 0 0, L_00000272ec78dcb0;  1 drivers
v00000272ec73dc50_0 .net "re", 0 0, L_00000272ec78d150;  1 drivers
v00000272ec73cfd0_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec73f910_0 .net "sel", 0 0, L_00000272ec781630;  alias, 1 drivers
v00000272ec73ebf0_0 .net "we", 0 0, L_00000272ec78e420;  1 drivers
S_00000272ec741560 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec7413d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec78d4d0 .functor NAND 1, L_00000272ec78e420, L_00000272ec782670, C4<1>, C4<1>;
L_00000272ec78d3f0 .functor NAND 1, L_00000272ec78e420, L_00000272ec78e3b0, C4<1>, C4<1>;
L_00000272ec78e3b0 .functor NOT 1, L_00000272ec782670, C4<0>, C4<0>, C4<0>;
L_00000272ec78dcb0 .functor NAND 1, L_00000272ec78d4d0, L_00000272ec78e2d0, C4<1>, C4<1>;
L_00000272ec78e2d0 .functor NAND 1, L_00000272ec78d3f0, L_00000272ec78dcb0, C4<1>, C4<1>;
v00000272ec73d610_0 .net "Q", 0 0, L_00000272ec78dcb0;  alias, 1 drivers
v00000272ec73d750_0 .net "Q1", 0 0, L_00000272ec78d4d0;  1 drivers
v00000272ec73bef0_0 .net "Qn", 0 0, L_00000272ec78e2d0;  1 drivers
v00000272ec73c030_0 .net "Qn1", 0 0, L_00000272ec78d3f0;  1 drivers
v00000272ec73db10_0 .net *"_ivl_2", 0 0, L_00000272ec78e3b0;  1 drivers
v00000272ec73ce90_0 .net "data", 0 0, L_00000272ec782670;  alias, 1 drivers
v00000272ec73de30_0 .net "we", 0 0, L_00000272ec78e420;  alias, 1 drivers
S_00000272ec742820 .scope module, "bitcells[5]" "bitcell" 4 9, 2 1 0, S_00000272ec7410b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec78dd90 .functor NMOS 1, L_00000272ec78e490, L_00000272ec78dee0, C4<0>, C4<0>;
L_00000272ec78d850 .functor AND 1, v00000272ec7820d0_0, L_00000272ec781630, C4<1>, C4<1>;
L_00000272ec78dee0 .functor AND 1, L_00000272ec78e500, L_00000272ec781630, C4<1>, C4<1>;
L_00000272ec78e500 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec73feb0_0 .net *"_ivl_3", 0 0, L_00000272ec78e500;  1 drivers
v00000272ec740090_0 .net "inp", 0 0, L_00000272ec7818b0;  1 drivers
v00000272ec73f9b0_0 .net8 "outp", 0 0, L_00000272ec78dd90;  1 drivers, strength-aware
v00000272ec73e8d0_0 .net "pre_outp", 0 0, L_00000272ec78e490;  1 drivers
v00000272ec7403b0_0 .net "re", 0 0, L_00000272ec78dee0;  1 drivers
v00000272ec73f730_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec7401d0_0 .net "sel", 0 0, L_00000272ec781630;  alias, 1 drivers
v00000272ec73fa50_0 .net "we", 0 0, L_00000272ec78d850;  1 drivers
S_00000272ec7429b0 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec742820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec78d700 .functor NAND 1, L_00000272ec78d850, L_00000272ec7818b0, C4<1>, C4<1>;
L_00000272ec78cd60 .functor NAND 1, L_00000272ec78d850, L_00000272ec78d070, C4<1>, C4<1>;
L_00000272ec78d070 .functor NOT 1, L_00000272ec7818b0, C4<0>, C4<0>, C4<0>;
L_00000272ec78e490 .functor NAND 1, L_00000272ec78d700, L_00000272ec78d1c0, C4<1>, C4<1>;
L_00000272ec78d1c0 .functor NAND 1, L_00000272ec78cd60, L_00000272ec78e490, C4<1>, C4<1>;
v00000272ec73f7d0_0 .net "Q", 0 0, L_00000272ec78e490;  alias, 1 drivers
v00000272ec73fd70_0 .net "Q1", 0 0, L_00000272ec78d700;  1 drivers
v00000272ec73f870_0 .net "Qn", 0 0, L_00000272ec78d1c0;  1 drivers
v00000272ec73e830_0 .net "Qn1", 0 0, L_00000272ec78cd60;  1 drivers
v00000272ec73f370_0 .net *"_ivl_2", 0 0, L_00000272ec78d070;  1 drivers
v00000272ec73fc30_0 .net "data", 0 0, L_00000272ec7818b0;  alias, 1 drivers
v00000272ec73ec90_0 .net "we", 0 0, L_00000272ec78d850;  alias, 1 drivers
S_00000272ec741a10 .scope module, "bitcells[6]" "bitcell" 4 9, 2 1 0, S_00000272ec7410b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec78dfc0 .functor NMOS 1, L_00000272ec78da10, L_00000272ec78d540, C4<0>, C4<0>;
L_00000272ec78e030 .functor AND 1, v00000272ec7820d0_0, L_00000272ec781630, C4<1>, C4<1>;
L_00000272ec78d540 .functor AND 1, L_00000272ec78e0a0, L_00000272ec781630, C4<1>, C4<1>;
L_00000272ec78e0a0 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec740270_0 .net *"_ivl_3", 0 0, L_00000272ec78e0a0;  1 drivers
v00000272ec740130_0 .net "inp", 0 0, L_00000272ec782490;  1 drivers
v00000272ec73edd0_0 .net8 "outp", 0 0, L_00000272ec78dfc0;  1 drivers, strength-aware
v00000272ec740310_0 .net "pre_outp", 0 0, L_00000272ec78da10;  1 drivers
v00000272ec73f050_0 .net "re", 0 0, L_00000272ec78d540;  1 drivers
v00000272ec740450_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec73e650_0 .net "sel", 0 0, L_00000272ec781630;  alias, 1 drivers
v00000272ec73fb90_0 .net "we", 0 0, L_00000272ec78e030;  1 drivers
S_00000272ec742b40 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec741a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec78e570 .functor NAND 1, L_00000272ec78e030, L_00000272ec782490, C4<1>, C4<1>;
L_00000272ec78d000 .functor NAND 1, L_00000272ec78e030, L_00000272ec78d690, C4<1>, C4<1>;
L_00000272ec78d690 .functor NOT 1, L_00000272ec782490, C4<0>, C4<0>, C4<0>;
L_00000272ec78da10 .functor NAND 1, L_00000272ec78e570, L_00000272ec78d230, C4<1>, C4<1>;
L_00000272ec78d230 .functor NAND 1, L_00000272ec78d000, L_00000272ec78da10, C4<1>, C4<1>;
v00000272ec73fff0_0 .net "Q", 0 0, L_00000272ec78da10;  alias, 1 drivers
v00000272ec73ed30_0 .net "Q1", 0 0, L_00000272ec78e570;  1 drivers
v00000272ec73faf0_0 .net "Qn", 0 0, L_00000272ec78d230;  1 drivers
v00000272ec73fe10_0 .net "Qn1", 0 0, L_00000272ec78d000;  1 drivers
v00000272ec73ff50_0 .net *"_ivl_2", 0 0, L_00000272ec78d690;  1 drivers
v00000272ec73e970_0 .net "data", 0 0, L_00000272ec782490;  alias, 1 drivers
v00000272ec73f410_0 .net "we", 0 0, L_00000272ec78e030;  alias, 1 drivers
S_00000272ec741ba0 .scope module, "bitcells[7]" "bitcell" 4 9, 2 1 0, S_00000272ec7410b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec78cac0 .functor NMOS 1, L_00000272ec78e110, L_00000272ec78cba0, C4<0>, C4<0>;
L_00000272ec78cb30 .functor AND 1, v00000272ec7820d0_0, L_00000272ec781630, C4<1>, C4<1>;
L_00000272ec78cba0 .functor AND 1, L_00000272ec78cc10, L_00000272ec781630, C4<1>, C4<1>;
L_00000272ec78cc10 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec73e470_0 .net *"_ivl_3", 0 0, L_00000272ec78cc10;  1 drivers
v00000272ec73eb50_0 .net "inp", 0 0, L_00000272ec7811d0;  1 drivers
v00000272ec740770_0 .net8 "outp", 0 0, L_00000272ec78cac0;  1 drivers, strength-aware
v00000272ec73ee70_0 .net "pre_outp", 0 0, L_00000272ec78e110;  1 drivers
v00000272ec73efb0_0 .net "re", 0 0, L_00000272ec78cba0;  1 drivers
v00000272ec73e0b0_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec73e150_0 .net "sel", 0 0, L_00000272ec781630;  alias, 1 drivers
v00000272ec73ef10_0 .net "we", 0 0, L_00000272ec78cb30;  1 drivers
S_00000272ec741d30 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec741ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec78d930 .functor NAND 1, L_00000272ec78cb30, L_00000272ec7811d0, C4<1>, C4<1>;
L_00000272ec78c9e0 .functor NAND 1, L_00000272ec78cb30, L_00000272ec78d9a0, C4<1>, C4<1>;
L_00000272ec78d9a0 .functor NOT 1, L_00000272ec7811d0, C4<0>, C4<0>, C4<0>;
L_00000272ec78e110 .functor NAND 1, L_00000272ec78d930, L_00000272ec78ca50, C4<1>, C4<1>;
L_00000272ec78ca50 .functor NAND 1, L_00000272ec78c9e0, L_00000272ec78e110, C4<1>, C4<1>;
v00000272ec7404f0_0 .net "Q", 0 0, L_00000272ec78e110;  alias, 1 drivers
v00000272ec73ea10_0 .net "Q1", 0 0, L_00000272ec78d930;  1 drivers
v00000272ec740590_0 .net "Qn", 0 0, L_00000272ec78ca50;  1 drivers
v00000272ec740630_0 .net "Qn1", 0 0, L_00000272ec78c9e0;  1 drivers
v00000272ec7406d0_0 .net *"_ivl_2", 0 0, L_00000272ec78d9a0;  1 drivers
v00000272ec740810_0 .net "data", 0 0, L_00000272ec7811d0;  alias, 1 drivers
v00000272ec73eab0_0 .net "we", 0 0, L_00000272ec78cb30;  alias, 1 drivers
S_00000272ec743d40 .scope generate, "bytecell_insts1[1]" "bytecell_insts1[1]" 5 20, 5 20 0, S_00000272ec7421e0;
 .timescale 0 0;
P_00000272ec67ec40 .param/l "i" 0 5 20, +C4<01>;
S_00000272ec744e70 .scope module, "bytecell_inst" "bytecell" 5 21, 4 1 0, S_00000272ec743d40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "outp";
v00000272ec747c00_0 .net "inp", 7 0, v00000272ec780ff0_0;  alias, 1 drivers
v00000272ec747f20_0 .net8 "outp", 7 0, RS_00000272ec6e18a8;  alias, 8 drivers
v00000272ec7482e0_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec749be0_0 .net "sel", 0 0, L_00000272ec781c70;  1 drivers
L_00000272ec780cd0 .part v00000272ec780ff0_0, 0, 1;
L_00000272ec7819f0 .part v00000272ec780ff0_0, 1, 1;
L_00000272ec782030 .part v00000272ec780ff0_0, 2, 1;
L_00000272ec7823f0 .part v00000272ec780ff0_0, 3, 1;
L_00000272ec781270 .part v00000272ec780ff0_0, 4, 1;
L_00000272ec780af0 .part v00000272ec780ff0_0, 5, 1;
L_00000272ec781310 .part v00000272ec780ff0_0, 6, 1;
L_00000272ec782710 .part v00000272ec780ff0_0, 7, 1;
LS_00000272ec781a90_0_0 .concat [ 1 1 1 1], L_00000272ec78d5b0, L_00000272ec793c60, L_00000272ec793db0, L_00000272ec794210;
LS_00000272ec781a90_0_4 .concat [ 1 1 1 1], L_00000272ec792df0, L_00000272ec7944b0, L_00000272ec792ed0, L_00000272ec793480;
L_00000272ec781a90 .concat [ 4 4 0 0], LS_00000272ec781a90_0_0, LS_00000272ec781a90_0_4;
S_00000272ec744060 .scope module, "bitcells[0]" "bitcell" 4 9, 2 1 0, S_00000272ec744e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec78d5b0 .functor NMOS 1, L_00000272ec78ccf0, L_00000272ec78d770, C4<0>, C4<0>;
L_00000272ec78d620 .functor AND 1, v00000272ec7820d0_0, L_00000272ec781c70, C4<1>, C4<1>;
L_00000272ec78d770 .functor AND 1, L_00000272ec794520, L_00000272ec781c70, C4<1>, C4<1>;
L_00000272ec794520 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec73f230_0 .net *"_ivl_3", 0 0, L_00000272ec794520;  1 drivers
v00000272ec73f2d0_0 .net "inp", 0 0, L_00000272ec780cd0;  1 drivers
v00000272ec73f4b0_0 .net8 "outp", 0 0, L_00000272ec78d5b0;  1 drivers, strength-aware
v00000272ec73f550_0 .net "pre_outp", 0 0, L_00000272ec78ccf0;  1 drivers
v00000272ec73f5f0_0 .net "re", 0 0, L_00000272ec78d770;  1 drivers
v00000272ec73f690_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec740e50_0 .net "sel", 0 0, L_00000272ec781c70;  alias, 1 drivers
v00000272ec740bd0_0 .net "we", 0 0, L_00000272ec78d620;  1 drivers
S_00000272ec744830 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec744060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec78d2a0 .functor NAND 1, L_00000272ec78d620, L_00000272ec780cd0, C4<1>, C4<1>;
L_00000272ec78cc80 .functor NAND 1, L_00000272ec78d620, L_00000272ec78d460, C4<1>, C4<1>;
L_00000272ec78d460 .functor NOT 1, L_00000272ec780cd0, C4<0>, C4<0>, C4<0>;
L_00000272ec78ccf0 .functor NAND 1, L_00000272ec78d2a0, L_00000272ec78ceb0, C4<1>, C4<1>;
L_00000272ec78ceb0 .functor NAND 1, L_00000272ec78cc80, L_00000272ec78ccf0, C4<1>, C4<1>;
v00000272ec73e290_0 .net "Q", 0 0, L_00000272ec78ccf0;  alias, 1 drivers
v00000272ec73e330_0 .net "Q1", 0 0, L_00000272ec78d2a0;  1 drivers
v00000272ec73e510_0 .net "Qn", 0 0, L_00000272ec78ceb0;  1 drivers
v00000272ec73f0f0_0 .net "Qn1", 0 0, L_00000272ec78cc80;  1 drivers
v00000272ec73f190_0 .net *"_ivl_2", 0 0, L_00000272ec78d460;  1 drivers
v00000272ec73e3d0_0 .net "data", 0 0, L_00000272ec780cd0;  alias, 1 drivers
v00000272ec73e790_0 .net "we", 0 0, L_00000272ec78d620;  alias, 1 drivers
S_00000272ec7449c0 .scope module, "bitcells[1]" "bitcell" 4 9, 2 1 0, S_00000272ec744e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec793c60 .functor NMOS 1, L_00000272ec793f00, L_00000272ec793bf0, C4<0>, C4<0>;
L_00000272ec793870 .functor AND 1, v00000272ec7820d0_0, L_00000272ec781c70, C4<1>, C4<1>;
L_00000272ec793bf0 .functor AND 1, L_00000272ec7941a0, L_00000272ec781c70, C4<1>, C4<1>;
L_00000272ec7941a0 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec7408b0_0 .net *"_ivl_3", 0 0, L_00000272ec7941a0;  1 drivers
v00000272ec740950_0 .net "inp", 0 0, L_00000272ec7819f0;  1 drivers
v00000272ec740b30_0 .net8 "outp", 0 0, L_00000272ec793c60;  1 drivers, strength-aware
v00000272ec745720_0 .net "pre_outp", 0 0, L_00000272ec793f00;  1 drivers
v00000272ec7464e0_0 .net "re", 0 0, L_00000272ec793bf0;  1 drivers
v00000272ec745f40_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec747200_0 .net "sel", 0 0, L_00000272ec781c70;  alias, 1 drivers
v00000272ec747020_0 .net "we", 0 0, L_00000272ec793870;  1 drivers
S_00000272ec744510 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec7449c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec794050 .functor NAND 1, L_00000272ec793870, L_00000272ec7819f0, C4<1>, C4<1>;
L_00000272ec793a30 .functor NAND 1, L_00000272ec793870, L_00000272ec793cd0, C4<1>, C4<1>;
L_00000272ec793cd0 .functor NOT 1, L_00000272ec7819f0, C4<0>, C4<0>, C4<0>;
L_00000272ec793f00 .functor NAND 1, L_00000272ec794050, L_00000272ec794590, C4<1>, C4<1>;
L_00000272ec794590 .functor NAND 1, L_00000272ec793a30, L_00000272ec793f00, C4<1>, C4<1>;
v00000272ec740d10_0 .net "Q", 0 0, L_00000272ec793f00;  alias, 1 drivers
v00000272ec740db0_0 .net "Q1", 0 0, L_00000272ec794050;  1 drivers
v00000272ec740ef0_0 .net "Qn", 0 0, L_00000272ec794590;  1 drivers
v00000272ec7409f0_0 .net "Qn1", 0 0, L_00000272ec793a30;  1 drivers
v00000272ec740c70_0 .net *"_ivl_2", 0 0, L_00000272ec793cd0;  1 drivers
v00000272ec740a90_0 .net "data", 0 0, L_00000272ec7819f0;  alias, 1 drivers
v00000272ec740f90_0 .net "we", 0 0, L_00000272ec793870;  alias, 1 drivers
S_00000272ec743a20 .scope module, "bitcells[2]" "bitcell" 4 9, 2 1 0, S_00000272ec744e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec793db0 .functor NMOS 1, L_00000272ec793aa0, L_00000272ec7934f0, C4<0>, C4<0>;
L_00000272ec793f70 .functor AND 1, v00000272ec7820d0_0, L_00000272ec781c70, C4<1>, C4<1>;
L_00000272ec7934f0 .functor AND 1, L_00000272ec7940c0, L_00000272ec781c70, C4<1>, C4<1>;
L_00000272ec7940c0 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec745ae0_0 .net *"_ivl_3", 0 0, L_00000272ec7940c0;  1 drivers
v00000272ec745400_0 .net "inp", 0 0, L_00000272ec782030;  1 drivers
v00000272ec7470c0_0 .net8 "outp", 0 0, L_00000272ec793db0;  1 drivers, strength-aware
v00000272ec745900_0 .net "pre_outp", 0 0, L_00000272ec793aa0;  1 drivers
v00000272ec7473e0_0 .net "re", 0 0, L_00000272ec7934f0;  1 drivers
v00000272ec7457c0_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec7450e0_0 .net "sel", 0 0, L_00000272ec781c70;  alias, 1 drivers
v00000272ec746800_0 .net "we", 0 0, L_00000272ec793f70;  1 drivers
S_00000272ec7441f0 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec743a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec792a00 .functor NAND 1, L_00000272ec793f70, L_00000272ec782030, C4<1>, C4<1>;
L_00000272ec792fb0 .functor NAND 1, L_00000272ec793f70, L_00000272ec7936b0, C4<1>, C4<1>;
L_00000272ec7936b0 .functor NOT 1, L_00000272ec782030, C4<0>, C4<0>, C4<0>;
L_00000272ec793aa0 .functor NAND 1, L_00000272ec792a00, L_00000272ec793170, C4<1>, C4<1>;
L_00000272ec793170 .functor NAND 1, L_00000272ec792fb0, L_00000272ec793aa0, C4<1>, C4<1>;
v00000272ec746ee0_0 .net "Q", 0 0, L_00000272ec793aa0;  alias, 1 drivers
v00000272ec746c60_0 .net "Q1", 0 0, L_00000272ec792a00;  1 drivers
v00000272ec747840_0 .net "Qn", 0 0, L_00000272ec793170;  1 drivers
v00000272ec7469e0_0 .net "Qn1", 0 0, L_00000272ec792fb0;  1 drivers
v00000272ec745fe0_0 .net *"_ivl_2", 0 0, L_00000272ec7936b0;  1 drivers
v00000272ec7454a0_0 .net "data", 0 0, L_00000272ec782030;  alias, 1 drivers
v00000272ec745860_0 .net "we", 0 0, L_00000272ec793f70;  alias, 1 drivers
S_00000272ec744380 .scope module, "bitcells[3]" "bitcell" 4 9, 2 1 0, S_00000272ec744e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec794210 .functor NMOS 1, L_00000272ec792a70, L_00000272ec792ae0, C4<0>, C4<0>;
L_00000272ec793e20 .functor AND 1, v00000272ec7820d0_0, L_00000272ec781c70, C4<1>, C4<1>;
L_00000272ec792ae0 .functor AND 1, L_00000272ec794130, L_00000272ec781c70, C4<1>, C4<1>;
L_00000272ec794130 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec7472a0_0 .net *"_ivl_3", 0 0, L_00000272ec794130;  1 drivers
v00000272ec745180_0 .net "inp", 0 0, L_00000272ec7823f0;  1 drivers
v00000272ec746080_0 .net8 "outp", 0 0, L_00000272ec794210;  1 drivers, strength-aware
v00000272ec746260_0 .net "pre_outp", 0 0, L_00000272ec792a70;  1 drivers
v00000272ec747160_0 .net "re", 0 0, L_00000272ec792ae0;  1 drivers
v00000272ec745220_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec747660_0 .net "sel", 0 0, L_00000272ec781c70;  alias, 1 drivers
v00000272ec746a80_0 .net "we", 0 0, L_00000272ec793e20;  1 drivers
S_00000272ec743250 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec744380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec7938e0 .functor NAND 1, L_00000272ec793e20, L_00000272ec7823f0, C4<1>, C4<1>;
L_00000272ec793b10 .functor NAND 1, L_00000272ec793e20, L_00000272ec793fe0, C4<1>, C4<1>;
L_00000272ec793fe0 .functor NOT 1, L_00000272ec7823f0, C4<0>, C4<0>, C4<0>;
L_00000272ec792a70 .functor NAND 1, L_00000272ec7938e0, L_00000272ec793b80, C4<1>, C4<1>;
L_00000272ec793b80 .functor NAND 1, L_00000272ec793b10, L_00000272ec792a70, C4<1>, C4<1>;
v00000272ec7459a0_0 .net "Q", 0 0, L_00000272ec792a70;  alias, 1 drivers
v00000272ec745a40_0 .net "Q1", 0 0, L_00000272ec7938e0;  1 drivers
v00000272ec745680_0 .net "Qn", 0 0, L_00000272ec793b80;  1 drivers
v00000272ec746f80_0 .net "Qn1", 0 0, L_00000272ec793b10;  1 drivers
v00000272ec745b80_0 .net *"_ivl_2", 0 0, L_00000272ec793fe0;  1 drivers
v00000272ec7468a0_0 .net "data", 0 0, L_00000272ec7823f0;  alias, 1 drivers
v00000272ec745360_0 .net "we", 0 0, L_00000272ec793e20;  alias, 1 drivers
S_00000272ec744b50 .scope module, "bitcells[4]" "bitcell" 4 9, 2 1 0, S_00000272ec744e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec792df0 .functor NMOS 1, L_00000272ec7935d0, L_00000272ec7942f0, C4<0>, C4<0>;
L_00000272ec793720 .functor AND 1, v00000272ec7820d0_0, L_00000272ec781c70, C4<1>, C4<1>;
L_00000272ec7942f0 .functor AND 1, L_00000272ec792b50, L_00000272ec781c70, C4<1>, C4<1>;
L_00000272ec792b50 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec7452c0_0 .net *"_ivl_3", 0 0, L_00000272ec792b50;  1 drivers
v00000272ec746d00_0 .net "inp", 0 0, L_00000272ec781270;  1 drivers
v00000272ec747480_0 .net8 "outp", 0 0, L_00000272ec792df0;  1 drivers, strength-aware
v00000272ec7475c0_0 .net "pre_outp", 0 0, L_00000272ec7935d0;  1 drivers
v00000272ec747700_0 .net "re", 0 0, L_00000272ec7942f0;  1 drivers
v00000272ec7477a0_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec745e00_0 .net "sel", 0 0, L_00000272ec781c70;  alias, 1 drivers
v00000272ec746e40_0 .net "we", 0 0, L_00000272ec793720;  1 drivers
S_00000272ec743890 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec744b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec792e60 .functor NAND 1, L_00000272ec793720, L_00000272ec781270, C4<1>, C4<1>;
L_00000272ec794280 .functor NAND 1, L_00000272ec793720, L_00000272ec793d40, C4<1>, C4<1>;
L_00000272ec793d40 .functor NOT 1, L_00000272ec781270, C4<0>, C4<0>, C4<0>;
L_00000272ec7935d0 .functor NAND 1, L_00000272ec792e60, L_00000272ec7943d0, C4<1>, C4<1>;
L_00000272ec7943d0 .functor NAND 1, L_00000272ec794280, L_00000272ec7935d0, C4<1>, C4<1>;
v00000272ec746120_0 .net "Q", 0 0, L_00000272ec7935d0;  alias, 1 drivers
v00000272ec745c20_0 .net "Q1", 0 0, L_00000272ec792e60;  1 drivers
v00000272ec747520_0 .net "Qn", 0 0, L_00000272ec7943d0;  1 drivers
v00000272ec745d60_0 .net "Qn1", 0 0, L_00000272ec794280;  1 drivers
v00000272ec747340_0 .net *"_ivl_2", 0 0, L_00000272ec793d40;  1 drivers
v00000272ec745ea0_0 .net "data", 0 0, L_00000272ec781270;  alias, 1 drivers
v00000272ec746bc0_0 .net "we", 0 0, L_00000272ec793720;  alias, 1 drivers
S_00000272ec744ce0 .scope module, "bitcells[5]" "bitcell" 4 9, 2 1 0, S_00000272ec744e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec7944b0 .functor NMOS 1, L_00000272ec794440, L_00000272ec792ca0, C4<0>, C4<0>;
L_00000272ec7933a0 .functor AND 1, v00000272ec7820d0_0, L_00000272ec781c70, C4<1>, C4<1>;
L_00000272ec792ca0 .functor AND 1, L_00000272ec793950, L_00000272ec781c70, C4<1>, C4<1>;
L_00000272ec793950 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec746300_0 .net *"_ivl_3", 0 0, L_00000272ec793950;  1 drivers
v00000272ec746440_0 .net "inp", 0 0, L_00000272ec780af0;  1 drivers
v00000272ec746580_0 .net8 "outp", 0 0, L_00000272ec7944b0;  1 drivers, strength-aware
v00000272ec746620_0 .net "pre_outp", 0 0, L_00000272ec794440;  1 drivers
v00000272ec7466c0_0 .net "re", 0 0, L_00000272ec792ca0;  1 drivers
v00000272ec746760_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec746da0_0 .net "sel", 0 0, L_00000272ec781c70;  alias, 1 drivers
v00000272ec748380_0 .net "we", 0 0, L_00000272ec7933a0;  1 drivers
S_00000272ec7446a0 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec744ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec793330 .functor NAND 1, L_00000272ec7933a0, L_00000272ec780af0, C4<1>, C4<1>;
L_00000272ec792bc0 .functor NAND 1, L_00000272ec7933a0, L_00000272ec794360, C4<1>, C4<1>;
L_00000272ec794360 .functor NOT 1, L_00000272ec780af0, C4<0>, C4<0>, C4<0>;
L_00000272ec794440 .functor NAND 1, L_00000272ec793330, L_00000272ec793640, C4<1>, C4<1>;
L_00000272ec793640 .functor NAND 1, L_00000272ec792bc0, L_00000272ec794440, C4<1>, C4<1>;
v00000272ec746b20_0 .net "Q", 0 0, L_00000272ec794440;  alias, 1 drivers
v00000272ec746940_0 .net "Q1", 0 0, L_00000272ec793330;  1 drivers
v00000272ec745540_0 .net "Qn", 0 0, L_00000272ec793640;  1 drivers
v00000272ec7463a0_0 .net "Qn1", 0 0, L_00000272ec792bc0;  1 drivers
v00000272ec7455e0_0 .net *"_ivl_2", 0 0, L_00000272ec794360;  1 drivers
v00000272ec745cc0_0 .net "data", 0 0, L_00000272ec780af0;  alias, 1 drivers
v00000272ec7461c0_0 .net "we", 0 0, L_00000272ec7933a0;  alias, 1 drivers
S_00000272ec7430c0 .scope module, "bitcells[6]" "bitcell" 4 9, 2 1 0, S_00000272ec744e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec792ed0 .functor NMOS 1, L_00000272ec792d10, L_00000272ec793020, C4<0>, C4<0>;
L_00000272ec792f40 .functor AND 1, v00000272ec7820d0_0, L_00000272ec781c70, C4<1>, C4<1>;
L_00000272ec793020 .functor AND 1, L_00000272ec793090, L_00000272ec781c70, C4<1>, C4<1>;
L_00000272ec793090 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec749fa0_0 .net *"_ivl_3", 0 0, L_00000272ec793090;  1 drivers
v00000272ec7484c0_0 .net "inp", 0 0, L_00000272ec781310;  1 drivers
v00000272ec748560_0 .net8 "outp", 0 0, L_00000272ec792ed0;  1 drivers, strength-aware
v00000272ec749780_0 .net "pre_outp", 0 0, L_00000272ec792d10;  1 drivers
v00000272ec747ac0_0 .net "re", 0 0, L_00000272ec793020;  1 drivers
v00000272ec749960_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec749640_0 .net "sel", 0 0, L_00000272ec781c70;  alias, 1 drivers
v00000272ec749d20_0 .net "we", 0 0, L_00000272ec792f40;  1 drivers
S_00000272ec7433e0 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec7430c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec7939c0 .functor NAND 1, L_00000272ec792f40, L_00000272ec781310, C4<1>, C4<1>;
L_00000272ec793e90 .functor NAND 1, L_00000272ec792f40, L_00000272ec792c30, C4<1>, C4<1>;
L_00000272ec792c30 .functor NOT 1, L_00000272ec781310, C4<0>, C4<0>, C4<0>;
L_00000272ec792d10 .functor NAND 1, L_00000272ec7939c0, L_00000272ec792d80, C4<1>, C4<1>;
L_00000272ec792d80 .functor NAND 1, L_00000272ec793e90, L_00000272ec792d10, C4<1>, C4<1>;
v00000272ec7498c0_0 .net "Q", 0 0, L_00000272ec792d10;  alias, 1 drivers
v00000272ec747a20_0 .net "Q1", 0 0, L_00000272ec7939c0;  1 drivers
v00000272ec747980_0 .net "Qn", 0 0, L_00000272ec792d80;  1 drivers
v00000272ec7496e0_0 .net "Qn1", 0 0, L_00000272ec793e90;  1 drivers
v00000272ec748b00_0 .net *"_ivl_2", 0 0, L_00000272ec792c30;  1 drivers
v00000272ec7493c0_0 .net "data", 0 0, L_00000272ec781310;  alias, 1 drivers
v00000272ec749dc0_0 .net "we", 0 0, L_00000272ec792f40;  alias, 1 drivers
S_00000272ec743570 .scope module, "bitcells[7]" "bitcell" 4 9, 2 1 0, S_00000272ec744e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec793480 .functor NMOS 1, L_00000272ec7932c0, L_00000272ec793560, C4<0>, C4<0>;
L_00000272ec793790 .functor AND 1, v00000272ec7820d0_0, L_00000272ec781c70, C4<1>, C4<1>;
L_00000272ec793560 .functor AND 1, L_00000272ec793800, L_00000272ec781c70, C4<1>, C4<1>;
L_00000272ec793800 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec74a040_0 .net *"_ivl_3", 0 0, L_00000272ec793800;  1 drivers
v00000272ec748c40_0 .net "inp", 0 0, L_00000272ec782710;  1 drivers
v00000272ec749460_0 .net8 "outp", 0 0, L_00000272ec793480;  1 drivers, strength-aware
v00000272ec749280_0 .net "pre_outp", 0 0, L_00000272ec7932c0;  1 drivers
v00000272ec7495a0_0 .net "re", 0 0, L_00000272ec793560;  1 drivers
v00000272ec749a00_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec749aa0_0 .net "sel", 0 0, L_00000272ec781c70;  alias, 1 drivers
v00000272ec749b40_0 .net "we", 0 0, L_00000272ec793790;  1 drivers
S_00000272ec743700 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec743570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec793100 .functor NAND 1, L_00000272ec793790, L_00000272ec782710, C4<1>, C4<1>;
L_00000272ec7931e0 .functor NAND 1, L_00000272ec793790, L_00000272ec793250, C4<1>, C4<1>;
L_00000272ec793250 .functor NOT 1, L_00000272ec782710, C4<0>, C4<0>, C4<0>;
L_00000272ec7932c0 .functor NAND 1, L_00000272ec793100, L_00000272ec793410, C4<1>, C4<1>;
L_00000272ec793410 .functor NAND 1, L_00000272ec7931e0, L_00000272ec7932c0, C4<1>, C4<1>;
v00000272ec748420_0 .net "Q", 0 0, L_00000272ec7932c0;  alias, 1 drivers
v00000272ec748920_0 .net "Q1", 0 0, L_00000272ec793100;  1 drivers
v00000272ec748e20_0 .net "Qn", 0 0, L_00000272ec793410;  1 drivers
v00000272ec748ba0_0 .net "Qn1", 0 0, L_00000272ec7931e0;  1 drivers
v00000272ec749820_0 .net *"_ivl_2", 0 0, L_00000272ec793250;  1 drivers
v00000272ec747fc0_0 .net "data", 0 0, L_00000272ec782710;  alias, 1 drivers
v00000272ec749000_0 .net "we", 0 0, L_00000272ec793790;  alias, 1 drivers
S_00000272ec743bb0 .scope generate, "bytecell_insts1[2]" "bytecell_insts1[2]" 5 20, 5 20 0, S_00000272ec7421e0;
 .timescale 0 0;
P_00000272ec67e500 .param/l "i" 0 5 20, +C4<010>;
S_00000272ec743ed0 .scope module, "bytecell_inst" "bytecell" 5 21, 4 1 0, S_00000272ec743bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "outp";
v00000272ec751220_0 .net "inp", 7 0, v00000272ec780ff0_0;  alias, 1 drivers
v00000272ec750960_0 .net8 "outp", 7 0, RS_00000272ec6e18a8;  alias, 8 drivers
v00000272ec750e60_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec74f7e0_0 .net "sel", 0 0, L_00000272ec782170;  1 drivers
L_00000272ec783110 .part v00000272ec780ff0_0, 0, 1;
L_00000272ec781d10 .part v00000272ec780ff0_0, 1, 1;
L_00000272ec782ad0 .part v00000272ec780ff0_0, 2, 1;
L_00000272ec782df0 .part v00000272ec780ff0_0, 3, 1;
L_00000272ec781db0 .part v00000272ec780ff0_0, 4, 1;
L_00000272ec781ef0 .part v00000272ec780ff0_0, 5, 1;
L_00000272ec780b90 .part v00000272ec780ff0_0, 6, 1;
L_00000272ec780c30 .part v00000272ec780ff0_0, 7, 1;
LS_00000272ec781f90_0_0 .concat [ 1 1 1 1], L_00000272ec795240, L_00000272ec795b00, L_00000272ec795550, L_00000272ec794980;
LS_00000272ec781f90_0_4 .concat [ 1 1 1 1], L_00000272ec795390, L_00000272ec794c20, L_00000272ec795a90, L_00000272ec796900;
L_00000272ec781f90 .concat [ 4 4 0 0], LS_00000272ec781f90_0_0, LS_00000272ec781f90_0_4;
S_00000272ec74e530 .scope module, "bitcells[0]" "bitcell" 4 9, 2 1 0, S_00000272ec743ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec795240 .functor NMOS 1, L_00000272ec7948a0, L_00000272ec7949f0, C4<0>, C4<0>;
L_00000272ec795e80 .functor AND 1, v00000272ec7820d0_0, L_00000272ec782170, C4<1>, C4<1>;
L_00000272ec7949f0 .functor AND 1, L_00000272ec7960b0, L_00000272ec782170, C4<1>, C4<1>;
L_00000272ec7960b0 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec749e60_0 .net *"_ivl_3", 0 0, L_00000272ec7960b0;  1 drivers
v00000272ec748100_0 .net "inp", 0 0, L_00000272ec783110;  1 drivers
v00000272ec7490a0_0 .net8 "outp", 0 0, L_00000272ec795240;  1 drivers, strength-aware
v00000272ec749f00_0 .net "pre_outp", 0 0, L_00000272ec7948a0;  1 drivers
v00000272ec749320_0 .net "re", 0 0, L_00000272ec7949f0;  1 drivers
v00000272ec7481a0_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec747de0_0 .net "sel", 0 0, L_00000272ec782170;  alias, 1 drivers
v00000272ec748880_0 .net "we", 0 0, L_00000272ec795e80;  1 drivers
S_00000272ec74d0e0 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec74e530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec795860 .functor NAND 1, L_00000272ec795e80, L_00000272ec783110, C4<1>, C4<1>;
L_00000272ec794670 .functor NAND 1, L_00000272ec795e80, L_00000272ec7946e0, C4<1>, C4<1>;
L_00000272ec7946e0 .functor NOT 1, L_00000272ec783110, C4<0>, C4<0>, C4<0>;
L_00000272ec7948a0 .functor NAND 1, L_00000272ec795860, L_00000272ec796040, C4<1>, C4<1>;
L_00000272ec796040 .functor NAND 1, L_00000272ec794670, L_00000272ec7948a0, C4<1>, C4<1>;
v00000272ec748740_0 .net "Q", 0 0, L_00000272ec7948a0;  alias, 1 drivers
v00000272ec748240_0 .net "Q1", 0 0, L_00000272ec795860;  1 drivers
v00000272ec748060_0 .net "Qn", 0 0, L_00000272ec796040;  1 drivers
v00000272ec7486a0_0 .net "Qn1", 0 0, L_00000272ec794670;  1 drivers
v00000272ec749c80_0 .net *"_ivl_2", 0 0, L_00000272ec7946e0;  1 drivers
v00000272ec748600_0 .net "data", 0 0, L_00000272ec783110;  alias, 1 drivers
v00000272ec747ca0_0 .net "we", 0 0, L_00000272ec795e80;  alias, 1 drivers
S_00000272ec74e850 .scope module, "bitcells[1]" "bitcell" 4 9, 2 1 0, S_00000272ec743ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec795b00 .functor NMOS 1, L_00000272ec796190, L_00000272ec794f30, C4<0>, C4<0>;
L_00000272ec7954e0 .functor AND 1, v00000272ec7820d0_0, L_00000272ec782170, C4<1>, C4<1>;
L_00000272ec794f30 .functor AND 1, L_00000272ec795010, L_00000272ec782170, C4<1>, C4<1>;
L_00000272ec795010 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec747e80_0 .net *"_ivl_3", 0 0, L_00000272ec795010;  1 drivers
v00000272ec7489c0_0 .net "inp", 0 0, L_00000272ec781d10;  1 drivers
v00000272ec7487e0_0 .net8 "outp", 0 0, L_00000272ec795b00;  1 drivers, strength-aware
v00000272ec7491e0_0 .net "pre_outp", 0 0, L_00000272ec796190;  1 drivers
v00000272ec748a60_0 .net "re", 0 0, L_00000272ec794f30;  1 drivers
v00000272ec748d80_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec748f60_0 .net "sel", 0 0, L_00000272ec782170;  alias, 1 drivers
v00000272ec74bda0_0 .net "we", 0 0, L_00000272ec7954e0;  1 drivers
S_00000272ec74dd60 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec74e850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec7950f0 .functor NAND 1, L_00000272ec7954e0, L_00000272ec781d10, C4<1>, C4<1>;
L_00000272ec794c90 .functor NAND 1, L_00000272ec7954e0, L_00000272ec795c50, C4<1>, C4<1>;
L_00000272ec795c50 .functor NOT 1, L_00000272ec781d10, C4<0>, C4<0>, C4<0>;
L_00000272ec796190 .functor NAND 1, L_00000272ec7950f0, L_00000272ec794d00, C4<1>, C4<1>;
L_00000272ec794d00 .functor NAND 1, L_00000272ec794c90, L_00000272ec796190, C4<1>, C4<1>;
v00000272ec748ce0_0 .net "Q", 0 0, L_00000272ec796190;  alias, 1 drivers
v00000272ec749140_0 .net "Q1", 0 0, L_00000272ec7950f0;  1 drivers
v00000272ec748ec0_0 .net "Qn", 0 0, L_00000272ec794d00;  1 drivers
v00000272ec7478e0_0 .net "Qn1", 0 0, L_00000272ec794c90;  1 drivers
v00000272ec747b60_0 .net *"_ivl_2", 0 0, L_00000272ec795c50;  1 drivers
v00000272ec747d40_0 .net "data", 0 0, L_00000272ec781d10;  alias, 1 drivers
v00000272ec749500_0 .net "we", 0 0, L_00000272ec7954e0;  alias, 1 drivers
S_00000272ec74d720 .scope module, "bitcells[2]" "bitcell" 4 9, 2 1 0, S_00000272ec743ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec795550 .functor NMOS 1, L_00000272ec795710, L_00000272ec794910, C4<0>, C4<0>;
L_00000272ec795b70 .functor AND 1, v00000272ec7820d0_0, L_00000272ec782170, C4<1>, C4<1>;
L_00000272ec794910 .functor AND 1, L_00000272ec795160, L_00000272ec782170, C4<1>, C4<1>;
L_00000272ec795160 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec74c3e0_0 .net *"_ivl_3", 0 0, L_00000272ec795160;  1 drivers
v00000272ec74c200_0 .net "inp", 0 0, L_00000272ec782ad0;  1 drivers
v00000272ec74a9a0_0 .net8 "outp", 0 0, L_00000272ec795550;  1 drivers, strength-aware
v00000272ec74b9e0_0 .net "pre_outp", 0 0, L_00000272ec795710;  1 drivers
v00000272ec74b8a0_0 .net "re", 0 0, L_00000272ec794910;  1 drivers
v00000272ec74bbc0_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec74bee0_0 .net "sel", 0 0, L_00000272ec782170;  alias, 1 drivers
v00000272ec74a7c0_0 .net "we", 0 0, L_00000272ec795b70;  1 drivers
S_00000272ec74e9e0 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec74d720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec794a60 .functor NAND 1, L_00000272ec795b70, L_00000272ec782ad0, C4<1>, C4<1>;
L_00000272ec7947c0 .functor NAND 1, L_00000272ec795b70, L_00000272ec794750, C4<1>, C4<1>;
L_00000272ec794750 .functor NOT 1, L_00000272ec782ad0, C4<0>, C4<0>, C4<0>;
L_00000272ec795710 .functor NAND 1, L_00000272ec794a60, L_00000272ec795fd0, C4<1>, C4<1>;
L_00000272ec795fd0 .functor NAND 1, L_00000272ec7947c0, L_00000272ec795710, C4<1>, C4<1>;
v00000272ec74c840_0 .net "Q", 0 0, L_00000272ec795710;  alias, 1 drivers
v00000272ec74bc60_0 .net "Q1", 0 0, L_00000272ec794a60;  1 drivers
v00000272ec74c480_0 .net "Qn", 0 0, L_00000272ec795fd0;  1 drivers
v00000272ec74c520_0 .net "Qn1", 0 0, L_00000272ec7947c0;  1 drivers
v00000272ec74bf80_0 .net *"_ivl_2", 0 0, L_00000272ec794750;  1 drivers
v00000272ec74ae00_0 .net "data", 0 0, L_00000272ec782ad0;  alias, 1 drivers
v00000272ec74be40_0 .net "we", 0 0, L_00000272ec795b70;  alias, 1 drivers
S_00000272ec74dbd0 .scope module, "bitcells[3]" "bitcell" 4 9, 2 1 0, S_00000272ec743ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec794980 .functor NMOS 1, L_00000272ec794d70, L_00000272ec794ec0, C4<0>, C4<0>;
L_00000272ec795be0 .functor AND 1, v00000272ec7820d0_0, L_00000272ec782170, C4<1>, C4<1>;
L_00000272ec794ec0 .functor AND 1, L_00000272ec794ad0, L_00000272ec782170, C4<1>, C4<1>;
L_00000272ec794ad0 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec74a400_0 .net *"_ivl_3", 0 0, L_00000272ec794ad0;  1 drivers
v00000272ec74a720_0 .net "inp", 0 0, L_00000272ec782df0;  1 drivers
v00000272ec74c5c0_0 .net8 "outp", 0 0, L_00000272ec794980;  1 drivers, strength-aware
v00000272ec74c340_0 .net "pre_outp", 0 0, L_00000272ec794d70;  1 drivers
v00000272ec74c160_0 .net "re", 0 0, L_00000272ec794ec0;  1 drivers
v00000272ec74a860_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec74b4e0_0 .net "sel", 0 0, L_00000272ec782170;  alias, 1 drivers
v00000272ec74acc0_0 .net "we", 0 0, L_00000272ec795be0;  1 drivers
S_00000272ec74def0 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec74dbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec795320 .functor NAND 1, L_00000272ec795be0, L_00000272ec782df0, C4<1>, C4<1>;
L_00000272ec795a20 .functor NAND 1, L_00000272ec795be0, L_00000272ec794830, C4<1>, C4<1>;
L_00000272ec794830 .functor NOT 1, L_00000272ec782df0, C4<0>, C4<0>, C4<0>;
L_00000272ec794d70 .functor NAND 1, L_00000272ec795320, L_00000272ec7952b0, C4<1>, C4<1>;
L_00000272ec7952b0 .functor NAND 1, L_00000272ec795a20, L_00000272ec794d70, C4<1>, C4<1>;
v00000272ec74c7a0_0 .net "Q", 0 0, L_00000272ec794d70;  alias, 1 drivers
v00000272ec74af40_0 .net "Q1", 0 0, L_00000272ec795320;  1 drivers
v00000272ec74aea0_0 .net "Qn", 0 0, L_00000272ec7952b0;  1 drivers
v00000272ec74afe0_0 .net "Qn1", 0 0, L_00000272ec795a20;  1 drivers
v00000272ec74c2a0_0 .net *"_ivl_2", 0 0, L_00000272ec794830;  1 drivers
v00000272ec74c0c0_0 .net "data", 0 0, L_00000272ec782df0;  alias, 1 drivers
v00000272ec74c020_0 .net "we", 0 0, L_00000272ec795be0;  alias, 1 drivers
S_00000272ec74d8b0 .scope module, "bitcells[4]" "bitcell" 4 9, 2 1 0, S_00000272ec743ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec795390 .functor NMOS 1, L_00000272ec795da0, L_00000272ec794fa0, C4<0>, C4<0>;
L_00000272ec794e50 .functor AND 1, v00000272ec7820d0_0, L_00000272ec782170, C4<1>, C4<1>;
L_00000272ec794fa0 .functor AND 1, L_00000272ec795780, L_00000272ec782170, C4<1>, C4<1>;
L_00000272ec795780 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec74a5e0_0 .net *"_ivl_3", 0 0, L_00000272ec795780;  1 drivers
v00000272ec74b1c0_0 .net "inp", 0 0, L_00000272ec781db0;  1 drivers
v00000272ec74a0e0_0 .net8 "outp", 0 0, L_00000272ec795390;  1 drivers, strength-aware
v00000272ec74a900_0 .net "pre_outp", 0 0, L_00000272ec795da0;  1 drivers
v00000272ec74a180_0 .net "re", 0 0, L_00000272ec794fa0;  1 drivers
v00000272ec74b260_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec74a220_0 .net "sel", 0 0, L_00000272ec782170;  alias, 1 drivers
v00000272ec74bb20_0 .net "we", 0 0, L_00000272ec794e50;  1 drivers
S_00000272ec74e6c0 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec74d8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec794b40 .functor NAND 1, L_00000272ec794e50, L_00000272ec781db0, C4<1>, C4<1>;
L_00000272ec7956a0 .functor NAND 1, L_00000272ec794e50, L_00000272ec795d30, C4<1>, C4<1>;
L_00000272ec795d30 .functor NOT 1, L_00000272ec781db0, C4<0>, C4<0>, C4<0>;
L_00000272ec795da0 .functor NAND 1, L_00000272ec794b40, L_00000272ec7951d0, C4<1>, C4<1>;
L_00000272ec7951d0 .functor NAND 1, L_00000272ec7956a0, L_00000272ec795da0, C4<1>, C4<1>;
v00000272ec74c660_0 .net "Q", 0 0, L_00000272ec795da0;  alias, 1 drivers
v00000272ec74aa40_0 .net "Q1", 0 0, L_00000272ec794b40;  1 drivers
v00000272ec74b080_0 .net "Qn", 0 0, L_00000272ec7951d0;  1 drivers
v00000272ec74aae0_0 .net "Qn1", 0 0, L_00000272ec7956a0;  1 drivers
v00000272ec74a680_0 .net *"_ivl_2", 0 0, L_00000272ec795d30;  1 drivers
v00000272ec74b120_0 .net "data", 0 0, L_00000272ec781db0;  alias, 1 drivers
v00000272ec74c700_0 .net "we", 0 0, L_00000272ec794e50;  alias, 1 drivers
S_00000272ec74d400 .scope module, "bitcells[5]" "bitcell" 4 9, 2 1 0, S_00000272ec743ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec794c20 .functor NMOS 1, L_00000272ec794bb0, L_00000272ec795470, C4<0>, C4<0>;
L_00000272ec794de0 .functor AND 1, v00000272ec7820d0_0, L_00000272ec782170, C4<1>, C4<1>;
L_00000272ec795470 .functor AND 1, L_00000272ec7955c0, L_00000272ec782170, C4<1>, C4<1>;
L_00000272ec7955c0 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec74a540_0 .net *"_ivl_3", 0 0, L_00000272ec7955c0;  1 drivers
v00000272ec74b760_0 .net "inp", 0 0, L_00000272ec781ef0;  1 drivers
v00000272ec74ad60_0 .net8 "outp", 0 0, L_00000272ec794c20;  1 drivers, strength-aware
v00000272ec74b3a0_0 .net "pre_outp", 0 0, L_00000272ec794bb0;  1 drivers
v00000272ec74b440_0 .net "re", 0 0, L_00000272ec795470;  1 drivers
v00000272ec74bd00_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec74b580_0 .net "sel", 0 0, L_00000272ec782170;  alias, 1 drivers
v00000272ec74b620_0 .net "we", 0 0, L_00000272ec794de0;  1 drivers
S_00000272ec74da40 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec74d400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec795080 .functor NAND 1, L_00000272ec794de0, L_00000272ec781ef0, C4<1>, C4<1>;
L_00000272ec795400 .functor NAND 1, L_00000272ec794de0, L_00000272ec7957f0, C4<1>, C4<1>;
L_00000272ec7957f0 .functor NOT 1, L_00000272ec781ef0, C4<0>, C4<0>, C4<0>;
L_00000272ec794bb0 .functor NAND 1, L_00000272ec795080, L_00000272ec7958d0, C4<1>, C4<1>;
L_00000272ec7958d0 .functor NAND 1, L_00000272ec795400, L_00000272ec794bb0, C4<1>, C4<1>;
v00000272ec74a2c0_0 .net "Q", 0 0, L_00000272ec794bb0;  alias, 1 drivers
v00000272ec74b300_0 .net "Q1", 0 0, L_00000272ec795080;  1 drivers
v00000272ec74ab80_0 .net "Qn", 0 0, L_00000272ec7958d0;  1 drivers
v00000272ec74ba80_0 .net "Qn1", 0 0, L_00000272ec795400;  1 drivers
v00000272ec74a360_0 .net *"_ivl_2", 0 0, L_00000272ec7957f0;  1 drivers
v00000272ec74ac20_0 .net "data", 0 0, L_00000272ec781ef0;  alias, 1 drivers
v00000272ec74a4a0_0 .net "we", 0 0, L_00000272ec794de0;  alias, 1 drivers
S_00000272ec74e080 .scope module, "bitcells[6]" "bitcell" 4 9, 2 1 0, S_00000272ec743ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec795a90 .functor NMOS 1, L_00000272ec7959b0, L_00000272ec795ef0, C4<0>, C4<0>;
L_00000272ec795e10 .functor AND 1, v00000272ec7820d0_0, L_00000272ec782170, C4<1>, C4<1>;
L_00000272ec795ef0 .functor AND 1, L_00000272ec794600, L_00000272ec782170, C4<1>, C4<1>;
L_00000272ec794600 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec74cde0_0 .net *"_ivl_3", 0 0, L_00000272ec794600;  1 drivers
v00000272ec74ce80_0 .net "inp", 0 0, L_00000272ec780b90;  1 drivers
v00000272ec74cfc0_0 .net8 "outp", 0 0, L_00000272ec795a90;  1 drivers, strength-aware
v00000272ec74c8e0_0 .net "pre_outp", 0 0, L_00000272ec7959b0;  1 drivers
v00000272ec74c980_0 .net "re", 0 0, L_00000272ec795ef0;  1 drivers
v00000272ec74ca20_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec74cb60_0 .net "sel", 0 0, L_00000272ec782170;  alias, 1 drivers
v00000272ec74cc00_0 .net "we", 0 0, L_00000272ec795e10;  1 drivers
S_00000272ec74eb70 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec74e080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec795630 .functor NAND 1, L_00000272ec795e10, L_00000272ec780b90, C4<1>, C4<1>;
L_00000272ec795940 .functor NAND 1, L_00000272ec795e10, L_00000272ec795cc0, C4<1>, C4<1>;
L_00000272ec795cc0 .functor NOT 1, L_00000272ec780b90, C4<0>, C4<0>, C4<0>;
L_00000272ec7959b0 .functor NAND 1, L_00000272ec795630, L_00000272ec796120, C4<1>, C4<1>;
L_00000272ec796120 .functor NAND 1, L_00000272ec795940, L_00000272ec7959b0, C4<1>, C4<1>;
v00000272ec74b6c0_0 .net "Q", 0 0, L_00000272ec7959b0;  alias, 1 drivers
v00000272ec74b800_0 .net "Q1", 0 0, L_00000272ec795630;  1 drivers
v00000272ec74b940_0 .net "Qn", 0 0, L_00000272ec796120;  1 drivers
v00000272ec74cca0_0 .net "Qn1", 0 0, L_00000272ec795940;  1 drivers
v00000272ec74cac0_0 .net *"_ivl_2", 0 0, L_00000272ec795cc0;  1 drivers
v00000272ec74cf20_0 .net "data", 0 0, L_00000272ec780b90;  alias, 1 drivers
v00000272ec74cd40_0 .net "we", 0 0, L_00000272ec795e10;  alias, 1 drivers
S_00000272ec74e210 .scope module, "bitcells[7]" "bitcell" 4 9, 2 1 0, S_00000272ec743ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec796900 .functor NMOS 1, L_00000272ec796580, L_00000272ec7963c0, C4<0>, C4<0>;
L_00000272ec796350 .functor AND 1, v00000272ec7820d0_0, L_00000272ec782170, C4<1>, C4<1>;
L_00000272ec7963c0 .functor AND 1, L_00000272ec796660, L_00000272ec782170, C4<1>, C4<1>;
L_00000272ec796660 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec74fd80_0 .net *"_ivl_3", 0 0, L_00000272ec796660;  1 drivers
v00000272ec750fa0_0 .net "inp", 0 0, L_00000272ec780c30;  1 drivers
v00000272ec74fe20_0 .net8 "outp", 0 0, L_00000272ec796900;  1 drivers, strength-aware
v00000272ec751540_0 .net "pre_outp", 0 0, L_00000272ec796580;  1 drivers
v00000272ec7515e0_0 .net "re", 0 0, L_00000272ec7963c0;  1 drivers
v00000272ec750640_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec751400_0 .net "sel", 0 0, L_00000272ec782170;  alias, 1 drivers
v00000272ec751720_0 .net "we", 0 0, L_00000272ec796350;  1 drivers
S_00000272ec74e3a0 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec74e210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec795f60 .functor NAND 1, L_00000272ec796350, L_00000272ec780c30, C4<1>, C4<1>;
L_00000272ec796510 .functor NAND 1, L_00000272ec796350, L_00000272ec796430, C4<1>, C4<1>;
L_00000272ec796430 .functor NOT 1, L_00000272ec780c30, C4<0>, C4<0>, C4<0>;
L_00000272ec796580 .functor NAND 1, L_00000272ec795f60, L_00000272ec7965f0, C4<1>, C4<1>;
L_00000272ec7965f0 .functor NAND 1, L_00000272ec796510, L_00000272ec796580, C4<1>, C4<1>;
v00000272ec7505a0_0 .net "Q", 0 0, L_00000272ec796580;  alias, 1 drivers
v00000272ec74fb00_0 .net "Q1", 0 0, L_00000272ec795f60;  1 drivers
v00000272ec7508c0_0 .net "Qn", 0 0, L_00000272ec7965f0;  1 drivers
v00000272ec750320_0 .net "Qn1", 0 0, L_00000272ec796510;  1 drivers
v00000272ec750f00_0 .net *"_ivl_2", 0 0, L_00000272ec796430;  1 drivers
v00000272ec74f1a0_0 .net "data", 0 0, L_00000272ec780c30;  alias, 1 drivers
v00000272ec7517c0_0 .net "we", 0 0, L_00000272ec796350;  alias, 1 drivers
S_00000272ec74ed00 .scope generate, "bytecell_insts1[3]" "bytecell_insts1[3]" 5 20, 5 20 0, S_00000272ec7421e0;
 .timescale 0 0;
P_00000272ec67e100 .param/l "i" 0 5 20, +C4<011>;
S_00000272ec74ee90 .scope module, "bytecell_inst" "bytecell" 5 21, 4 1 0, S_00000272ec74ed00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "outp";
v00000272ec7550a0_0 .net "inp", 7 0, v00000272ec780ff0_0;  alias, 1 drivers
v00000272ec756040_0 .net8 "outp", 7 0, RS_00000272ec6e18a8;  alias, 8 drivers
v00000272ec755a00_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec754c40_0 .net "sel", 0 0, L_00000272ec7828f0;  1 drivers
L_00000272ec783070 .part v00000272ec780ff0_0, 0, 1;
L_00000272ec780e10 .part v00000272ec780ff0_0, 1, 1;
L_00000272ec782530 .part v00000272ec780ff0_0, 2, 1;
L_00000272ec7809b0 .part v00000272ec780ff0_0, 3, 1;
L_00000272ec780eb0 .part v00000272ec780ff0_0, 4, 1;
L_00000272ec782850 .part v00000272ec780ff0_0, 5, 1;
L_00000272ec7825d0 .part v00000272ec780ff0_0, 6, 1;
L_00000272ec7827b0 .part v00000272ec780ff0_0, 7, 1;
LS_00000272ec782990_0_0 .concat [ 1 1 1 1], L_00000272ec796740, L_00000272ec79dcd0, L_00000272ec79d950, L_00000272ec79e0c0;
LS_00000272ec782990_0_4 .concat [ 1 1 1 1], L_00000272ec79e7c0, L_00000272ec79e910, L_00000272ec79dfe0, L_00000272ec79d410;
L_00000272ec782990 .concat [ 4 4 0 0], LS_00000272ec782990_0_0, LS_00000272ec782990_0_4;
S_00000272ec74d270 .scope module, "bitcells[0]" "bitcell" 4 9, 2 1 0, S_00000272ec74ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec796740 .functor NMOS 1, L_00000272ec796820, L_00000272ec7962e0, C4<0>, C4<0>;
L_00000272ec796270 .functor AND 1, v00000272ec7820d0_0, L_00000272ec7828f0, C4<1>, C4<1>;
L_00000272ec7962e0 .functor AND 1, L_00000272ec7967b0, L_00000272ec7828f0, C4<1>, C4<1>;
L_00000272ec7967b0 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec74fba0_0 .net *"_ivl_3", 0 0, L_00000272ec7967b0;  1 drivers
v00000272ec74fce0_0 .net "inp", 0 0, L_00000272ec783070;  1 drivers
v00000272ec74f920_0 .net8 "outp", 0 0, L_00000272ec796740;  1 drivers, strength-aware
v00000272ec751860_0 .net "pre_outp", 0 0, L_00000272ec796820;  1 drivers
v00000272ec7506e0_0 .net "re", 0 0, L_00000272ec7962e0;  1 drivers
v00000272ec74ff60_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec750780_0 .net "sel", 0 0, L_00000272ec7828f0;  alias, 1 drivers
v00000272ec74fa60_0 .net "we", 0 0, L_00000272ec796270;  1 drivers
S_00000272ec74d590 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec74d270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec796200 .functor NAND 1, L_00000272ec796270, L_00000272ec783070, C4<1>, C4<1>;
L_00000272ec796890 .functor NAND 1, L_00000272ec796270, L_00000272ec7966d0, C4<1>, C4<1>;
L_00000272ec7966d0 .functor NOT 1, L_00000272ec783070, C4<0>, C4<0>, C4<0>;
L_00000272ec796820 .functor NAND 1, L_00000272ec796200, L_00000272ec7964a0, C4<1>, C4<1>;
L_00000272ec7964a0 .functor NAND 1, L_00000272ec796890, L_00000272ec796820, C4<1>, C4<1>;
v00000272ec750dc0_0 .net "Q", 0 0, L_00000272ec796820;  alias, 1 drivers
v00000272ec7510e0_0 .net "Q1", 0 0, L_00000272ec796200;  1 drivers
v00000272ec74fc40_0 .net "Qn", 0 0, L_00000272ec7964a0;  1 drivers
v00000272ec750140_0 .net "Qn1", 0 0, L_00000272ec796890;  1 drivers
v00000272ec74f740_0 .net *"_ivl_2", 0 0, L_00000272ec7966d0;  1 drivers
v00000272ec751180_0 .net "data", 0 0, L_00000272ec783070;  alias, 1 drivers
v00000272ec750500_0 .net "we", 0 0, L_00000272ec796270;  alias, 1 drivers
S_00000272ec75b5c0 .scope module, "bitcells[1]" "bitcell" 4 9, 2 1 0, S_00000272ec74ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec79dcd0 .functor NMOS 1, L_00000272ec79e6e0, L_00000272ec79e670, C4<0>, C4<0>;
L_00000272ec79d640 .functor AND 1, v00000272ec7820d0_0, L_00000272ec7828f0, C4<1>, C4<1>;
L_00000272ec79e670 .functor AND 1, L_00000272ec79d790, L_00000272ec7828f0, C4<1>, C4<1>;
L_00000272ec79d790 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec7512c0_0 .net *"_ivl_3", 0 0, L_00000272ec79d790;  1 drivers
v00000272ec74f880_0 .net "inp", 0 0, L_00000272ec780e10;  1 drivers
v00000272ec7514a0_0 .net8 "outp", 0 0, L_00000272ec79dcd0;  1 drivers, strength-aware
v00000272ec74f4c0_0 .net "pre_outp", 0 0, L_00000272ec79e6e0;  1 drivers
v00000272ec74f9c0_0 .net "re", 0 0, L_00000272ec79e670;  1 drivers
v00000272ec7500a0_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec74f240_0 .net "sel", 0 0, L_00000272ec7828f0;  alias, 1 drivers
v00000272ec74f2e0_0 .net "we", 0 0, L_00000272ec79d640;  1 drivers
S_00000272ec75b430 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec75b5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec79de90 .functor NAND 1, L_00000272ec79d640, L_00000272ec780e10, C4<1>, C4<1>;
L_00000272ec79e830 .functor NAND 1, L_00000272ec79d640, L_00000272ec79daa0, C4<1>, C4<1>;
L_00000272ec79daa0 .functor NOT 1, L_00000272ec780e10, C4<0>, C4<0>, C4<0>;
L_00000272ec79e6e0 .functor NAND 1, L_00000272ec79de90, L_00000272ec79df70, C4<1>, C4<1>;
L_00000272ec79df70 .functor NAND 1, L_00000272ec79e830, L_00000272ec79e6e0, C4<1>, C4<1>;
v00000272ec74fec0_0 .net "Q", 0 0, L_00000272ec79e6e0;  alias, 1 drivers
v00000272ec74f100_0 .net "Q1", 0 0, L_00000272ec79de90;  1 drivers
v00000272ec750000_0 .net "Qn", 0 0, L_00000272ec79df70;  1 drivers
v00000272ec74f600_0 .net "Qn1", 0 0, L_00000272ec79e830;  1 drivers
v00000272ec751040_0 .net *"_ivl_2", 0 0, L_00000272ec79daa0;  1 drivers
v00000272ec751680_0 .net "data", 0 0, L_00000272ec780e10;  alias, 1 drivers
v00000272ec750820_0 .net "we", 0 0, L_00000272ec79d640;  alias, 1 drivers
S_00000272ec75b110 .scope module, "bitcells[2]" "bitcell" 4 9, 2 1 0, S_00000272ec74ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec79d950 .functor NMOS 1, L_00000272ec79d8e0, L_00000272ec79d330, C4<0>, C4<0>;
L_00000272ec79e520 .functor AND 1, v00000272ec7820d0_0, L_00000272ec7828f0, C4<1>, C4<1>;
L_00000272ec79d330 .functor AND 1, L_00000272ec79d6b0, L_00000272ec7828f0, C4<1>, C4<1>;
L_00000272ec79d6b0 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec74f6a0_0 .net *"_ivl_3", 0 0, L_00000272ec79d6b0;  1 drivers
v00000272ec750aa0_0 .net "inp", 0 0, L_00000272ec782530;  1 drivers
v00000272ec750be0_0 .net8 "outp", 0 0, L_00000272ec79d950;  1 drivers, strength-aware
v00000272ec751360_0 .net "pre_outp", 0 0, L_00000272ec79d8e0;  1 drivers
v00000272ec750c80_0 .net "re", 0 0, L_00000272ec79d330;  1 drivers
v00000272ec74f420_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec74f560_0 .net "sel", 0 0, L_00000272ec7828f0;  alias, 1 drivers
v00000272ec750d20_0 .net "we", 0 0, L_00000272ec79e520;  1 drivers
S_00000272ec75cd30 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec75b110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec79d800 .functor NAND 1, L_00000272ec79e520, L_00000272ec782530, C4<1>, C4<1>;
L_00000272ec79d870 .functor NAND 1, L_00000272ec79e520, L_00000272ec79e050, C4<1>, C4<1>;
L_00000272ec79e050 .functor NOT 1, L_00000272ec782530, C4<0>, C4<0>, C4<0>;
L_00000272ec79d8e0 .functor NAND 1, L_00000272ec79d800, L_00000272ec79ed00, C4<1>, C4<1>;
L_00000272ec79ed00 .functor NAND 1, L_00000272ec79d870, L_00000272ec79d8e0, C4<1>, C4<1>;
v00000272ec74f380_0 .net "Q", 0 0, L_00000272ec79d8e0;  alias, 1 drivers
v00000272ec750280_0 .net "Q1", 0 0, L_00000272ec79d800;  1 drivers
v00000272ec750b40_0 .net "Qn", 0 0, L_00000272ec79ed00;  1 drivers
v00000272ec7501e0_0 .net "Qn1", 0 0, L_00000272ec79d870;  1 drivers
v00000272ec750a00_0 .net *"_ivl_2", 0 0, L_00000272ec79e050;  1 drivers
v00000272ec7503c0_0 .net "data", 0 0, L_00000272ec782530;  alias, 1 drivers
v00000272ec750460_0 .net "we", 0 0, L_00000272ec79e520;  alias, 1 drivers
S_00000272ec75bd90 .scope module, "bitcells[3]" "bitcell" 4 9, 2 1 0, S_00000272ec74ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec79e0c0 .functor NMOS 1, L_00000272ec79d4f0, L_00000272ec79d9c0, C4<0>, C4<0>;
L_00000272ec79e750 .functor AND 1, v00000272ec7820d0_0, L_00000272ec7828f0, C4<1>, C4<1>;
L_00000272ec79d9c0 .functor AND 1, L_00000272ec79db80, L_00000272ec7828f0, C4<1>, C4<1>;
L_00000272ec79db80 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec753d40_0 .net *"_ivl_3", 0 0, L_00000272ec79db80;  1 drivers
v00000272ec753160_0 .net "inp", 0 0, L_00000272ec7809b0;  1 drivers
v00000272ec752f80_0 .net8 "outp", 0 0, L_00000272ec79e0c0;  1 drivers, strength-aware
v00000272ec753de0_0 .net "pre_outp", 0 0, L_00000272ec79d4f0;  1 drivers
v00000272ec752b20_0 .net "re", 0 0, L_00000272ec79d9c0;  1 drivers
v00000272ec753fc0_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec753340_0 .net "sel", 0 0, L_00000272ec7828f0;  alias, 1 drivers
v00000272ec751b80_0 .net "we", 0 0, L_00000272ec79e750;  1 drivers
S_00000272ec75cba0 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec75bd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec79dbf0 .functor NAND 1, L_00000272ec79e750, L_00000272ec7809b0, C4<1>, C4<1>;
L_00000272ec79df00 .functor NAND 1, L_00000272ec79e750, L_00000272ec79de20, C4<1>, C4<1>;
L_00000272ec79de20 .functor NOT 1, L_00000272ec7809b0, C4<0>, C4<0>, C4<0>;
L_00000272ec79d4f0 .functor NAND 1, L_00000272ec79dbf0, L_00000272ec79ede0, C4<1>, C4<1>;
L_00000272ec79ede0 .functor NAND 1, L_00000272ec79df00, L_00000272ec79d4f0, C4<1>, C4<1>;
v00000272ec7532a0_0 .net "Q", 0 0, L_00000272ec79d4f0;  alias, 1 drivers
v00000272ec7523a0_0 .net "Q1", 0 0, L_00000272ec79dbf0;  1 drivers
v00000272ec751cc0_0 .net "Qn", 0 0, L_00000272ec79ede0;  1 drivers
v00000272ec752e40_0 .net "Qn1", 0 0, L_00000272ec79df00;  1 drivers
v00000272ec7528a0_0 .net *"_ivl_2", 0 0, L_00000272ec79de20;  1 drivers
v00000272ec752bc0_0 .net "data", 0 0, L_00000272ec7809b0;  alias, 1 drivers
v00000272ec7530c0_0 .net "we", 0 0, L_00000272ec79e750;  alias, 1 drivers
S_00000272ec75bc00 .scope module, "bitcells[4]" "bitcell" 4 9, 2 1 0, S_00000272ec74ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec79e7c0 .functor NMOS 1, L_00000272ec79db10, L_00000272ec79d2c0, C4<0>, C4<0>;
L_00000272ec79d560 .functor AND 1, v00000272ec7820d0_0, L_00000272ec7828f0, C4<1>, C4<1>;
L_00000272ec79d2c0 .functor AND 1, L_00000272ec79e210, L_00000272ec7828f0, C4<1>, C4<1>;
L_00000272ec79e210 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec753660_0 .net *"_ivl_3", 0 0, L_00000272ec79e210;  1 drivers
v00000272ec752c60_0 .net "inp", 0 0, L_00000272ec780eb0;  1 drivers
v00000272ec752120_0 .net8 "outp", 0 0, L_00000272ec79e7c0;  1 drivers, strength-aware
v00000272ec751fe0_0 .net "pre_outp", 0 0, L_00000272ec79db10;  1 drivers
v00000272ec753480_0 .net "re", 0 0, L_00000272ec79d2c0;  1 drivers
v00000272ec7535c0_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec753e80_0 .net "sel", 0 0, L_00000272ec7828f0;  alias, 1 drivers
v00000272ec753520_0 .net "we", 0 0, L_00000272ec79d560;  1 drivers
S_00000272ec75ca10 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec75bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec79da30 .functor NAND 1, L_00000272ec79d560, L_00000272ec780eb0, C4<1>, C4<1>;
L_00000272ec79e130 .functor NAND 1, L_00000272ec79d560, L_00000272ec79ec90, C4<1>, C4<1>;
L_00000272ec79ec90 .functor NOT 1, L_00000272ec780eb0, C4<0>, C4<0>, C4<0>;
L_00000272ec79db10 .functor NAND 1, L_00000272ec79da30, L_00000272ec79e1a0, C4<1>, C4<1>;
L_00000272ec79e1a0 .functor NAND 1, L_00000272ec79e130, L_00000272ec79db10, C4<1>, C4<1>;
v00000272ec7538e0_0 .net "Q", 0 0, L_00000272ec79db10;  alias, 1 drivers
v00000272ec753200_0 .net "Q1", 0 0, L_00000272ec79da30;  1 drivers
v00000272ec752080_0 .net "Qn", 0 0, L_00000272ec79e1a0;  1 drivers
v00000272ec753f20_0 .net "Qn1", 0 0, L_00000272ec79e130;  1 drivers
v00000272ec753020_0 .net *"_ivl_2", 0 0, L_00000272ec79ec90;  1 drivers
v00000272ec7521c0_0 .net "data", 0 0, L_00000272ec780eb0;  alias, 1 drivers
v00000272ec7533e0_0 .net "we", 0 0, L_00000272ec79d560;  alias, 1 drivers
S_00000272ec75bf20 .scope module, "bitcells[5]" "bitcell" 4 9, 2 1 0, S_00000272ec74ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec79e910 .functor NMOS 1, L_00000272ec79e360, L_00000272ec79e3d0, C4<0>, C4<0>;
L_00000272ec79e590 .functor AND 1, v00000272ec7820d0_0, L_00000272ec7828f0, C4<1>, C4<1>;
L_00000272ec79e3d0 .functor AND 1, L_00000272ec79dc60, L_00000272ec7828f0, C4<1>, C4<1>;
L_00000272ec79dc60 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec752d00_0 .net *"_ivl_3", 0 0, L_00000272ec79dc60;  1 drivers
v00000272ec752300_0 .net "inp", 0 0, L_00000272ec782850;  1 drivers
v00000272ec754060_0 .net8 "outp", 0 0, L_00000272ec79e910;  1 drivers, strength-aware
v00000272ec751900_0 .net "pre_outp", 0 0, L_00000272ec79e360;  1 drivers
v00000272ec752800_0 .net "re", 0 0, L_00000272ec79e3d0;  1 drivers
v00000272ec752440_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec7524e0_0 .net "sel", 0 0, L_00000272ec7828f0;  alias, 1 drivers
v00000272ec7537a0_0 .net "we", 0 0, L_00000272ec79e590;  1 drivers
S_00000272ec75cec0 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec75bf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec79e2f0 .functor NAND 1, L_00000272ec79e590, L_00000272ec782850, C4<1>, C4<1>;
L_00000272ec79ed70 .functor NAND 1, L_00000272ec79e590, L_00000272ec79d250, C4<1>, C4<1>;
L_00000272ec79d250 .functor NOT 1, L_00000272ec782850, C4<0>, C4<0>, C4<0>;
L_00000272ec79e360 .functor NAND 1, L_00000272ec79e2f0, L_00000272ec79e8a0, C4<1>, C4<1>;
L_00000272ec79e8a0 .functor NAND 1, L_00000272ec79ed70, L_00000272ec79e360, C4<1>, C4<1>;
v00000272ec753700_0 .net "Q", 0 0, L_00000272ec79e360;  alias, 1 drivers
v00000272ec7529e0_0 .net "Q1", 0 0, L_00000272ec79e2f0;  1 drivers
v00000272ec751ea0_0 .net "Qn", 0 0, L_00000272ec79e8a0;  1 drivers
v00000272ec752260_0 .net "Qn1", 0 0, L_00000272ec79ed70;  1 drivers
v00000272ec751f40_0 .net *"_ivl_2", 0 0, L_00000272ec79d250;  1 drivers
v00000272ec753c00_0 .net "data", 0 0, L_00000272ec782850;  alias, 1 drivers
v00000272ec752760_0 .net "we", 0 0, L_00000272ec79e590;  alias, 1 drivers
S_00000272ec75c240 .scope module, "bitcells[6]" "bitcell" 4 9, 2 1 0, S_00000272ec74ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec79dfe0 .functor NMOS 1, L_00000272ec79ddb0, L_00000272ec79e980, C4<0>, C4<0>;
L_00000272ec79e280 .functor AND 1, v00000272ec7820d0_0, L_00000272ec7828f0, C4<1>, C4<1>;
L_00000272ec79e980 .functor AND 1, L_00000272ec79e9f0, L_00000272ec7828f0, C4<1>, C4<1>;
L_00000272ec79e9f0 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec751e00_0 .net *"_ivl_3", 0 0, L_00000272ec79e9f0;  1 drivers
v00000272ec752940_0 .net "inp", 0 0, L_00000272ec7825d0;  1 drivers
v00000272ec753ca0_0 .net8 "outp", 0 0, L_00000272ec79dfe0;  1 drivers, strength-aware
v00000272ec752a80_0 .net "pre_outp", 0 0, L_00000272ec79ddb0;  1 drivers
v00000272ec7519a0_0 .net "re", 0 0, L_00000272ec79e980;  1 drivers
v00000272ec752da0_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec753a20_0 .net "sel", 0 0, L_00000272ec7828f0;  alias, 1 drivers
v00000272ec752ee0_0 .net "we", 0 0, L_00000272ec79e280;  1 drivers
S_00000272ec75c6f0 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec75c240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec79dd40 .functor NAND 1, L_00000272ec79e280, L_00000272ec7825d0, C4<1>, C4<1>;
L_00000272ec79d480 .functor NAND 1, L_00000272ec79e280, L_00000272ec79d720, C4<1>, C4<1>;
L_00000272ec79d720 .functor NOT 1, L_00000272ec7825d0, C4<0>, C4<0>, C4<0>;
L_00000272ec79ddb0 .functor NAND 1, L_00000272ec79dd40, L_00000272ec79ebb0, C4<1>, C4<1>;
L_00000272ec79ebb0 .functor NAND 1, L_00000272ec79d480, L_00000272ec79ddb0, C4<1>, C4<1>;
v00000272ec753840_0 .net "Q", 0 0, L_00000272ec79ddb0;  alias, 1 drivers
v00000272ec751ae0_0 .net "Q1", 0 0, L_00000272ec79dd40;  1 drivers
v00000272ec751a40_0 .net "Qn", 0 0, L_00000272ec79ebb0;  1 drivers
v00000272ec752580_0 .net "Qn1", 0 0, L_00000272ec79d480;  1 drivers
v00000272ec752620_0 .net *"_ivl_2", 0 0, L_00000272ec79d720;  1 drivers
v00000272ec7526c0_0 .net "data", 0 0, L_00000272ec7825d0;  alias, 1 drivers
v00000272ec753980_0 .net "we", 0 0, L_00000272ec79e280;  alias, 1 drivers
S_00000272ec75c0b0 .scope module, "bitcells[7]" "bitcell" 4 9, 2 1 0, S_00000272ec74ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec79d410 .functor NMOS 1, L_00000272ec79ea60, L_00000272ec79ec20, C4<0>, C4<0>;
L_00000272ec79ead0 .functor AND 1, v00000272ec7820d0_0, L_00000272ec7828f0, C4<1>, C4<1>;
L_00000272ec79ec20 .functor AND 1, L_00000272ec79d5d0, L_00000272ec7828f0, C4<1>, C4<1>;
L_00000272ec79d5d0 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec754100_0 .net *"_ivl_3", 0 0, L_00000272ec79d5d0;  1 drivers
v00000272ec7549c0_0 .net "inp", 0 0, L_00000272ec7827b0;  1 drivers
v00000272ec7558c0_0 .net8 "outp", 0 0, L_00000272ec79d410;  1 drivers, strength-aware
v00000272ec755960_0 .net "pre_outp", 0 0, L_00000272ec79ea60;  1 drivers
v00000272ec756680_0 .net "re", 0 0, L_00000272ec79ec20;  1 drivers
v00000272ec755fa0_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec754ba0_0 .net "sel", 0 0, L_00000272ec7828f0;  alias, 1 drivers
v00000272ec7551e0_0 .net "we", 0 0, L_00000272ec79ead0;  1 drivers
S_00000272ec75ba70 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec75c0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec79e440 .functor NAND 1, L_00000272ec79ead0, L_00000272ec7827b0, C4<1>, C4<1>;
L_00000272ec79e4b0 .functor NAND 1, L_00000272ec79ead0, L_00000272ec79d3a0, C4<1>, C4<1>;
L_00000272ec79d3a0 .functor NOT 1, L_00000272ec7827b0, C4<0>, C4<0>, C4<0>;
L_00000272ec79ea60 .functor NAND 1, L_00000272ec79e440, L_00000272ec79e600, C4<1>, C4<1>;
L_00000272ec79e600 .functor NAND 1, L_00000272ec79e4b0, L_00000272ec79ea60, C4<1>, C4<1>;
v00000272ec753ac0_0 .net "Q", 0 0, L_00000272ec79ea60;  alias, 1 drivers
v00000272ec753b60_0 .net "Q1", 0 0, L_00000272ec79e440;  1 drivers
v00000272ec751c20_0 .net "Qn", 0 0, L_00000272ec79e600;  1 drivers
v00000272ec751d60_0 .net "Qn1", 0 0, L_00000272ec79e4b0;  1 drivers
v00000272ec755820_0 .net *"_ivl_2", 0 0, L_00000272ec79d3a0;  1 drivers
v00000272ec7562c0_0 .net "data", 0 0, L_00000272ec7827b0;  alias, 1 drivers
v00000272ec756860_0 .net "we", 0 0, L_00000272ec79ead0;  alias, 1 drivers
S_00000272ec75c3d0 .scope generate, "bytecell_insts1[4]" "bytecell_insts1[4]" 5 20, 5 20 0, S_00000272ec7421e0;
 .timescale 0 0;
P_00000272ec67ea40 .param/l "i" 0 5 20, +C4<0100>;
S_00000272ec75c880 .scope module, "bytecell_inst" "bytecell" 5 21, 4 1 0, S_00000272ec75c3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "outp";
v00000272ec76daf0_0 .net "inp", 7 0, v00000272ec780ff0_0;  alias, 1 drivers
v00000272ec76deb0_0 .net8 "outp", 7 0, RS_00000272ec6e18a8;  alias, 8 drivers
v00000272ec76dcd0_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec76df50_0 .net "sel", 0 0, L_00000272ec783c50;  1 drivers
L_00000272ec782a30 .part v00000272ec780ff0_0, 0, 1;
L_00000272ec782c10 .part v00000272ec780ff0_0, 1, 1;
L_00000272ec783ed0 .part v00000272ec780ff0_0, 2, 1;
L_00000272ec783f70 .part v00000272ec780ff0_0, 3, 1;
L_00000272ec783b10 .part v00000272ec780ff0_0, 4, 1;
L_00000272ec7837f0 .part v00000272ec780ff0_0, 5, 1;
L_00000272ec783750 .part v00000272ec780ff0_0, 6, 1;
L_00000272ec783430 .part v00000272ec780ff0_0, 7, 1;
LS_00000272ec784010_0_0 .concat [ 1 1 1 1], L_00000272ec79f0f0, L_00000272ec79f240, L_00000272ec79bce0, L_00000272ec79b880;
LS_00000272ec784010_0_4 .concat [ 1 1 1 1], L_00000272ec79ca70, L_00000272ec79c6f0, L_00000272ec79b7a0, L_00000272ec79c530;
L_00000272ec784010 .concat [ 4 4 0 0], LS_00000272ec784010_0_0, LS_00000272ec784010_0_4;
S_00000272ec75b2a0 .scope module, "bitcells[0]" "bitcell" 4 9, 2 1 0, S_00000272ec75c880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec79f0f0 .functor NMOS 1, L_00000272ec79f160, L_00000272ec79eec0, C4<0>, C4<0>;
L_00000272ec79f470 .functor AND 1, v00000272ec7820d0_0, L_00000272ec783c50, C4<1>, C4<1>;
L_00000272ec79eec0 .functor AND 1, L_00000272ec79f390, L_00000272ec783c50, C4<1>, C4<1>;
L_00000272ec79f390 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec756220_0 .net *"_ivl_3", 0 0, L_00000272ec79f390;  1 drivers
v00000272ec755b40_0 .net "inp", 0 0, L_00000272ec782a30;  1 drivers
v00000272ec755be0_0 .net8 "outp", 0 0, L_00000272ec79f0f0;  1 drivers, strength-aware
v00000272ec7547e0_0 .net "pre_outp", 0 0, L_00000272ec79f160;  1 drivers
v00000272ec755320_0 .net "re", 0 0, L_00000272ec79eec0;  1 drivers
v00000272ec754920_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec756180_0 .net "sel", 0 0, L_00000272ec783c50;  alias, 1 drivers
v00000272ec754880_0 .net "we", 0 0, L_00000272ec79f470;  1 drivers
S_00000272ec75b750 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec75b2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec79eb40 .functor NAND 1, L_00000272ec79f470, L_00000272ec782a30, C4<1>, C4<1>;
L_00000272ec79f2b0 .functor NAND 1, L_00000272ec79f470, L_00000272ec79f320, C4<1>, C4<1>;
L_00000272ec79f320 .functor NOT 1, L_00000272ec782a30, C4<0>, C4<0>, C4<0>;
L_00000272ec79f160 .functor NAND 1, L_00000272ec79eb40, L_00000272ec79f080, C4<1>, C4<1>;
L_00000272ec79f080 .functor NAND 1, L_00000272ec79f2b0, L_00000272ec79f160, C4<1>, C4<1>;
v00000272ec754d80_0 .net "Q", 0 0, L_00000272ec79f160;  alias, 1 drivers
v00000272ec7560e0_0 .net "Q1", 0 0, L_00000272ec79eb40;  1 drivers
v00000272ec7565e0_0 .net "Qn", 0 0, L_00000272ec79f080;  1 drivers
v00000272ec755e60_0 .net "Qn1", 0 0, L_00000272ec79f2b0;  1 drivers
v00000272ec755aa0_0 .net *"_ivl_2", 0 0, L_00000272ec79f320;  1 drivers
v00000272ec755640_0 .net "data", 0 0, L_00000272ec782a30;  alias, 1 drivers
v00000272ec756720_0 .net "we", 0 0, L_00000272ec79f470;  alias, 1 drivers
S_00000272ec75b8e0 .scope module, "bitcells[1]" "bitcell" 4 9, 2 1 0, S_00000272ec75c880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec79f240 .functor NMOS 1, L_00000272ec79f010, L_00000272ec79ee50, C4<0>, C4<0>;
L_00000272ec79f550 .functor AND 1, v00000272ec7820d0_0, L_00000272ec783c50, C4<1>, C4<1>;
L_00000272ec79ee50 .functor AND 1, L_00000272ec79ef30, L_00000272ec783c50, C4<1>, C4<1>;
L_00000272ec79ef30 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec754f60_0 .net *"_ivl_3", 0 0, L_00000272ec79ef30;  1 drivers
v00000272ec754b00_0 .net "inp", 0 0, L_00000272ec782c10;  1 drivers
v00000272ec755500_0 .net8 "outp", 0 0, L_00000272ec79f240;  1 drivers, strength-aware
v00000272ec754a60_0 .net "pre_outp", 0 0, L_00000272ec79f010;  1 drivers
v00000272ec754240_0 .net "re", 0 0, L_00000272ec79ee50;  1 drivers
v00000272ec754e20_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec7544c0_0 .net "sel", 0 0, L_00000272ec783c50;  alias, 1 drivers
v00000272ec754ec0_0 .net "we", 0 0, L_00000272ec79f550;  1 drivers
S_00000272ec75c560 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec75b8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec79f400 .functor NAND 1, L_00000272ec79f550, L_00000272ec782c10, C4<1>, C4<1>;
L_00000272ec79f4e0 .functor NAND 1, L_00000272ec79f550, L_00000272ec79efa0, C4<1>, C4<1>;
L_00000272ec79efa0 .functor NOT 1, L_00000272ec782c10, C4<0>, C4<0>, C4<0>;
L_00000272ec79f010 .functor NAND 1, L_00000272ec79f400, L_00000272ec79f1d0, C4<1>, C4<1>;
L_00000272ec79f1d0 .functor NAND 1, L_00000272ec79f4e0, L_00000272ec79f010, C4<1>, C4<1>;
v00000272ec755000_0 .net "Q", 0 0, L_00000272ec79f010;  alias, 1 drivers
v00000272ec755dc0_0 .net "Q1", 0 0, L_00000272ec79f400;  1 drivers
v00000272ec756360_0 .net "Qn", 0 0, L_00000272ec79f1d0;  1 drivers
v00000272ec754ce0_0 .net "Qn1", 0 0, L_00000272ec79f4e0;  1 drivers
v00000272ec754560_0 .net *"_ivl_2", 0 0, L_00000272ec79efa0;  1 drivers
v00000272ec755c80_0 .net "data", 0 0, L_00000272ec782c10;  alias, 1 drivers
v00000272ec755d20_0 .net "we", 0 0, L_00000272ec79f550;  alias, 1 drivers
S_00000272ec75fbc0 .scope module, "bitcells[2]" "bitcell" 4 9, 2 1 0, S_00000272ec75c880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec79bce0 .functor NMOS 1, L_00000272ec79bff0, L_00000272ec79d100, C4<0>, C4<0>;
L_00000272ec79c840 .functor AND 1, v00000272ec7820d0_0, L_00000272ec783c50, C4<1>, C4<1>;
L_00000272ec79d100 .functor AND 1, L_00000272ec79bd50, L_00000272ec783c50, C4<1>, C4<1>;
L_00000272ec79bd50 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec7542e0_0 .net *"_ivl_3", 0 0, L_00000272ec79bd50;  1 drivers
v00000272ec7546a0_0 .net "inp", 0 0, L_00000272ec783ed0;  1 drivers
v00000272ec756400_0 .net8 "outp", 0 0, L_00000272ec79bce0;  1 drivers, strength-aware
v00000272ec755460_0 .net "pre_outp", 0 0, L_00000272ec79bff0;  1 drivers
v00000272ec7564a0_0 .net "re", 0 0, L_00000272ec79d100;  1 drivers
v00000272ec754380_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec7556e0_0 .net "sel", 0 0, L_00000272ec783c50;  alias, 1 drivers
v00000272ec755280_0 .net "we", 0 0, L_00000272ec79c840;  1 drivers
S_00000272ec75f8a0 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec75fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec79cbc0 .functor NAND 1, L_00000272ec79c840, L_00000272ec783ed0, C4<1>, C4<1>;
L_00000272ec79b730 .functor NAND 1, L_00000272ec79c840, L_00000272ec79ba40, C4<1>, C4<1>;
L_00000272ec79ba40 .functor NOT 1, L_00000272ec783ed0, C4<0>, C4<0>, C4<0>;
L_00000272ec79bff0 .functor NAND 1, L_00000272ec79cbc0, L_00000272ec79c290, C4<1>, C4<1>;
L_00000272ec79c290 .functor NAND 1, L_00000272ec79b730, L_00000272ec79bff0, C4<1>, C4<1>;
v00000272ec7553c0_0 .net "Q", 0 0, L_00000272ec79bff0;  alias, 1 drivers
v00000272ec7541a0_0 .net "Q1", 0 0, L_00000272ec79cbc0;  1 drivers
v00000272ec754600_0 .net "Qn", 0 0, L_00000272ec79c290;  1 drivers
v00000272ec755140_0 .net "Qn1", 0 0, L_00000272ec79b730;  1 drivers
v00000272ec755f00_0 .net *"_ivl_2", 0 0, L_00000272ec79ba40;  1 drivers
v00000272ec7555a0_0 .net "data", 0 0, L_00000272ec783ed0;  alias, 1 drivers
v00000272ec754420_0 .net "we", 0 0, L_00000272ec79c840;  alias, 1 drivers
S_00000272ec75e450 .scope module, "bitcells[3]" "bitcell" 4 9, 2 1 0, S_00000272ec75c880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec79b880 .functor NMOS 1, L_00000272ec79bab0, L_00000272ec79b960, C4<0>, C4<0>;
L_00000272ec79d170 .functor AND 1, v00000272ec7820d0_0, L_00000272ec783c50, C4<1>, C4<1>;
L_00000272ec79b960 .functor AND 1, L_00000272ec79d020, L_00000272ec783c50, C4<1>, C4<1>;
L_00000272ec79d020 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec756e00_0 .net *"_ivl_3", 0 0, L_00000272ec79d020;  1 drivers
v00000272ec756d60_0 .net "inp", 0 0, L_00000272ec783f70;  1 drivers
v00000272ec756cc0_0 .net8 "outp", 0 0, L_00000272ec79b880;  1 drivers, strength-aware
v00000272ec756c20_0 .net "pre_outp", 0 0, L_00000272ec79bab0;  1 drivers
v00000272ec756f40_0 .net "re", 0 0, L_00000272ec79b960;  1 drivers
v00000272ec756fe0_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec756900_0 .net "sel", 0 0, L_00000272ec783c50;  alias, 1 drivers
v00000272ec7569a0_0 .net "we", 0 0, L_00000272ec79d170;  1 drivers
S_00000272ec75e770 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec75e450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec79c760 .functor NAND 1, L_00000272ec79d170, L_00000272ec783f70, C4<1>, C4<1>;
L_00000272ec79b810 .functor NAND 1, L_00000272ec79d170, L_00000272ec79bf80, C4<1>, C4<1>;
L_00000272ec79bf80 .functor NOT 1, L_00000272ec783f70, C4<0>, C4<0>, C4<0>;
L_00000272ec79bab0 .functor NAND 1, L_00000272ec79c760, L_00000272ec79c370, C4<1>, C4<1>;
L_00000272ec79c370 .functor NAND 1, L_00000272ec79b810, L_00000272ec79bab0, C4<1>, C4<1>;
v00000272ec755780_0 .net "Q", 0 0, L_00000272ec79bab0;  alias, 1 drivers
v00000272ec7567c0_0 .net "Q1", 0 0, L_00000272ec79c760;  1 drivers
v00000272ec756540_0 .net "Qn", 0 0, L_00000272ec79c370;  1 drivers
v00000272ec754740_0 .net "Qn1", 0 0, L_00000272ec79b810;  1 drivers
v00000272ec756ea0_0 .net *"_ivl_2", 0 0, L_00000272ec79bf80;  1 drivers
v00000272ec756b80_0 .net "data", 0 0, L_00000272ec783f70;  alias, 1 drivers
v00000272ec756ae0_0 .net "we", 0 0, L_00000272ec79d170;  alias, 1 drivers
S_00000272ec75fa30 .scope module, "bitcells[4]" "bitcell" 4 9, 2 1 0, S_00000272ec75c880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec79ca70 .functor NMOS 1, L_00000272ec79cfb0, L_00000272ec79c610, C4<0>, C4<0>;
L_00000272ec79c4c0 .functor AND 1, v00000272ec7820d0_0, L_00000272ec783c50, C4<1>, C4<1>;
L_00000272ec79c610 .functor AND 1, L_00000272ec79c300, L_00000272ec783c50, C4<1>, C4<1>;
L_00000272ec79c300 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec76d9b0_0 .net *"_ivl_3", 0 0, L_00000272ec79c300;  1 drivers
v00000272ec76d0f0_0 .net "inp", 0 0, L_00000272ec783b10;  1 drivers
v00000272ec76e8b0_0 .net8 "outp", 0 0, L_00000272ec79ca70;  1 drivers, strength-aware
v00000272ec76e950_0 .net "pre_outp", 0 0, L_00000272ec79cfb0;  1 drivers
v00000272ec76d190_0 .net "re", 0 0, L_00000272ec79c610;  1 drivers
v00000272ec76d550_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec76d910_0 .net "sel", 0 0, L_00000272ec783c50;  alias, 1 drivers
v00000272ec76edb0_0 .net "we", 0 0, L_00000272ec79c4c0;  1 drivers
S_00000272ec75ea90 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec75fa30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec79cca0 .functor NAND 1, L_00000272ec79c4c0, L_00000272ec783b10, C4<1>, C4<1>;
L_00000272ec79d1e0 .functor NAND 1, L_00000272ec79c4c0, L_00000272ec79b8f0, C4<1>, C4<1>;
L_00000272ec79b8f0 .functor NOT 1, L_00000272ec783b10, C4<0>, C4<0>, C4<0>;
L_00000272ec79cfb0 .functor NAND 1, L_00000272ec79cca0, L_00000272ec79c060, C4<1>, C4<1>;
L_00000272ec79c060 .functor NAND 1, L_00000272ec79d1e0, L_00000272ec79cfb0, C4<1>, C4<1>;
v00000272ec756a40_0 .net "Q", 0 0, L_00000272ec79cfb0;  alias, 1 drivers
v00000272ec76d050_0 .net "Q1", 0 0, L_00000272ec79cca0;  1 drivers
v00000272ec76e590_0 .net "Qn", 0 0, L_00000272ec79c060;  1 drivers
v00000272ec76e130_0 .net "Qn1", 0 0, L_00000272ec79d1e0;  1 drivers
v00000272ec76ef90_0 .net *"_ivl_2", 0 0, L_00000272ec79b8f0;  1 drivers
v00000272ec76e270_0 .net "data", 0 0, L_00000272ec783b10;  alias, 1 drivers
v00000272ec76d230_0 .net "we", 0 0, L_00000272ec79c4c0;  alias, 1 drivers
S_00000272ec75ef40 .scope module, "bitcells[5]" "bitcell" 4 9, 2 1 0, S_00000272ec75c880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec79c6f0 .functor NMOS 1, L_00000272ec79cb50, L_00000272ec79bdc0, C4<0>, C4<0>;
L_00000272ec79d090 .functor AND 1, v00000272ec7820d0_0, L_00000272ec783c50, C4<1>, C4<1>;
L_00000272ec79bdc0 .functor AND 1, L_00000272ec79b650, L_00000272ec783c50, C4<1>, C4<1>;
L_00000272ec79b650 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec76e6d0_0 .net *"_ivl_3", 0 0, L_00000272ec79b650;  1 drivers
v00000272ec76e3b0_0 .net "inp", 0 0, L_00000272ec7837f0;  1 drivers
v00000272ec76e9f0_0 .net8 "outp", 0 0, L_00000272ec79c6f0;  1 drivers, strength-aware
v00000272ec76d370_0 .net "pre_outp", 0 0, L_00000272ec79cb50;  1 drivers
v00000272ec76f030_0 .net "re", 0 0, L_00000272ec79bdc0;  1 drivers
v00000272ec76de10_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec76e450_0 .net "sel", 0 0, L_00000272ec783c50;  alias, 1 drivers
v00000272ec76d410_0 .net "we", 0 0, L_00000272ec79d090;  1 drivers
S_00000272ec75ec20 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec75ef40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec79c8b0 .functor NAND 1, L_00000272ec79d090, L_00000272ec7837f0, C4<1>, C4<1>;
L_00000272ec79c0d0 .functor NAND 1, L_00000272ec79d090, L_00000272ec79bf10, C4<1>, C4<1>;
L_00000272ec79bf10 .functor NOT 1, L_00000272ec7837f0, C4<0>, C4<0>, C4<0>;
L_00000272ec79cb50 .functor NAND 1, L_00000272ec79c8b0, L_00000272ec79cdf0, C4<1>, C4<1>;
L_00000272ec79cdf0 .functor NAND 1, L_00000272ec79c0d0, L_00000272ec79cb50, C4<1>, C4<1>;
v00000272ec76e310_0 .net "Q", 0 0, L_00000272ec79cb50;  alias, 1 drivers
v00000272ec76e630_0 .net "Q1", 0 0, L_00000272ec79c8b0;  1 drivers
v00000272ec76cdd0_0 .net "Qn", 0 0, L_00000272ec79cdf0;  1 drivers
v00000272ec76dff0_0 .net "Qn1", 0 0, L_00000272ec79c0d0;  1 drivers
v00000272ec76d2d0_0 .net *"_ivl_2", 0 0, L_00000272ec79bf10;  1 drivers
v00000272ec76e770_0 .net "data", 0 0, L_00000272ec7837f0;  alias, 1 drivers
v00000272ec76ec70_0 .net "we", 0 0, L_00000272ec79d090;  alias, 1 drivers
S_00000272ec75e900 .scope module, "bitcells[6]" "bitcell" 4 9, 2 1 0, S_00000272ec75c880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec79b7a0 .functor NMOS 1, L_00000272ec79b6c0, L_00000272ec79c680, C4<0>, C4<0>;
L_00000272ec79bb90 .functor AND 1, v00000272ec7820d0_0, L_00000272ec783c50, C4<1>, C4<1>;
L_00000272ec79c680 .functor AND 1, L_00000272ec79be30, L_00000272ec783c50, C4<1>, C4<1>;
L_00000272ec79be30 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec76cab0_0 .net *"_ivl_3", 0 0, L_00000272ec79be30;  1 drivers
v00000272ec76d5f0_0 .net "inp", 0 0, L_00000272ec783750;  1 drivers
v00000272ec76eb30_0 .net8 "outp", 0 0, L_00000272ec79b7a0;  1 drivers, strength-aware
v00000272ec76e1d0_0 .net "pre_outp", 0 0, L_00000272ec79b6c0;  1 drivers
v00000272ec76f0d0_0 .net "re", 0 0, L_00000272ec79c680;  1 drivers
v00000272ec76ebd0_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec76ed10_0 .net "sel", 0 0, L_00000272ec783c50;  alias, 1 drivers
v00000272ec76dd70_0 .net "we", 0 0, L_00000272ec79bb90;  1 drivers
S_00000272ec75f0d0 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec75e900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec79c920 .functor NAND 1, L_00000272ec79bb90, L_00000272ec783750, C4<1>, C4<1>;
L_00000272ec79cd10 .functor NAND 1, L_00000272ec79bb90, L_00000272ec79bc00, C4<1>, C4<1>;
L_00000272ec79bc00 .functor NOT 1, L_00000272ec783750, C4<0>, C4<0>, C4<0>;
L_00000272ec79b6c0 .functor NAND 1, L_00000272ec79c920, L_00000272ec79bb20, C4<1>, C4<1>;
L_00000272ec79bb20 .functor NAND 1, L_00000272ec79cd10, L_00000272ec79b6c0, C4<1>, C4<1>;
v00000272ec76dc30_0 .net "Q", 0 0, L_00000272ec79b6c0;  alias, 1 drivers
v00000272ec76e4f0_0 .net "Q1", 0 0, L_00000272ec79c920;  1 drivers
v00000272ec76e810_0 .net "Qn", 0 0, L_00000272ec79bb20;  1 drivers
v00000272ec76cbf0_0 .net "Qn1", 0 0, L_00000272ec79cd10;  1 drivers
v00000272ec76db90_0 .net *"_ivl_2", 0 0, L_00000272ec79bc00;  1 drivers
v00000272ec76ea90_0 .net "data", 0 0, L_00000272ec783750;  alias, 1 drivers
v00000272ec76d4b0_0 .net "we", 0 0, L_00000272ec79bb90;  alias, 1 drivers
S_00000272ec75f3f0 .scope module, "bitcells[7]" "bitcell" 4 9, 2 1 0, S_00000272ec75c880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec79c530 .functor NMOS 1, L_00000272ec79b9d0, L_00000272ec79bc70, C4<0>, C4<0>;
L_00000272ec79c3e0 .functor AND 1, v00000272ec7820d0_0, L_00000272ec783c50, C4<1>, C4<1>;
L_00000272ec79bc70 .functor AND 1, L_00000272ec79c140, L_00000272ec783c50, C4<1>, C4<1>;
L_00000272ec79c140 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec76c970_0 .net *"_ivl_3", 0 0, L_00000272ec79c140;  1 drivers
v00000272ec76ca10_0 .net "inp", 0 0, L_00000272ec783430;  1 drivers
v00000272ec76da50_0 .net8 "outp", 0 0, L_00000272ec79c530;  1 drivers, strength-aware
v00000272ec76cf10_0 .net "pre_outp", 0 0, L_00000272ec79b9d0;  1 drivers
v00000272ec76cb50_0 .net "re", 0 0, L_00000272ec79bc70;  1 drivers
v00000272ec76cfb0_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec76cc90_0 .net "sel", 0 0, L_00000272ec783c50;  alias, 1 drivers
v00000272ec76ce70_0 .net "we", 0 0, L_00000272ec79c3e0;  1 drivers
S_00000272ec75e5e0 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec75f3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec79ce60 .functor NAND 1, L_00000272ec79c3e0, L_00000272ec783430, C4<1>, C4<1>;
L_00000272ec79bea0 .functor NAND 1, L_00000272ec79c3e0, L_00000272ec79c450, C4<1>, C4<1>;
L_00000272ec79c450 .functor NOT 1, L_00000272ec783430, C4<0>, C4<0>, C4<0>;
L_00000272ec79b9d0 .functor NAND 1, L_00000272ec79ce60, L_00000272ec79c220, C4<1>, C4<1>;
L_00000272ec79c220 .functor NAND 1, L_00000272ec79bea0, L_00000272ec79b9d0, C4<1>, C4<1>;
v00000272ec76d690_0 .net "Q", 0 0, L_00000272ec79b9d0;  alias, 1 drivers
v00000272ec76d730_0 .net "Q1", 0 0, L_00000272ec79ce60;  1 drivers
v00000272ec76d7d0_0 .net "Qn", 0 0, L_00000272ec79c220;  1 drivers
v00000272ec76ee50_0 .net "Qn1", 0 0, L_00000272ec79bea0;  1 drivers
v00000272ec76eef0_0 .net *"_ivl_2", 0 0, L_00000272ec79c450;  1 drivers
v00000272ec76d870_0 .net "data", 0 0, L_00000272ec783430;  alias, 1 drivers
v00000272ec76cd30_0 .net "we", 0 0, L_00000272ec79c3e0;  alias, 1 drivers
S_00000272ec75f260 .scope generate, "bytecell_insts1[5]" "bytecell_insts1[5]" 5 20, 5 20 0, S_00000272ec7421e0;
 .timescale 0 0;
P_00000272ec67e140 .param/l "i" 0 5 20, +C4<0101>;
S_00000272ec75e130 .scope module, "bytecell_inst" "bytecell" 5 21, 4 1 0, S_00000272ec75f260;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "outp";
v00000272ec76b890_0 .net "inp", 7 0, v00000272ec780ff0_0;  alias, 1 drivers
v00000272ec76adf0_0 .net8 "outp", 7 0, RS_00000272ec6e18a8;  alias, 8 drivers
v00000272ec76b930_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec76c0b0_0 .net "sel", 0 0, L_00000272ec783cf0;  1 drivers
L_00000272ec783bb0 .part v00000272ec780ff0_0, 0, 1;
L_00000272ec7834d0 .part v00000272ec780ff0_0, 1, 1;
L_00000272ec7831b0 .part v00000272ec780ff0_0, 2, 1;
L_00000272ec783390 .part v00000272ec780ff0_0, 3, 1;
L_00000272ec7836b0 .part v00000272ec780ff0_0, 4, 1;
L_00000272ec783610 .part v00000272ec780ff0_0, 5, 1;
L_00000272ec783e30 .part v00000272ec780ff0_0, 6, 1;
L_00000272ec783250 .part v00000272ec780ff0_0, 7, 1;
LS_00000272ec7832f0_0_0 .concat [ 1 1 1 1], L_00000272ec79cc30, L_00000272ec7ac7d0, L_00000272ec7acc30, L_00000272ec7adb10;
LS_00000272ec7832f0_0_4 .concat [ 1 1 1 1], L_00000272ec7ad170, L_00000272ec7ad9c0, L_00000272ec7adaa0, L_00000272ec7ac8b0;
L_00000272ec7832f0 .concat [ 4 4 0 0], LS_00000272ec7832f0_0_0, LS_00000272ec7832f0_0_4;
S_00000272ec75e2c0 .scope module, "bitcells[0]" "bitcell" 4 9, 2 1 0, S_00000272ec75e130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec79cc30 .functor NMOS 1, L_00000272ec79ca00, L_00000272ec79cae0, C4<0>, C4<0>;
L_00000272ec79c1b0 .functor AND 1, v00000272ec7820d0_0, L_00000272ec783cf0, C4<1>, C4<1>;
L_00000272ec79cae0 .functor AND 1, L_00000272ec79ced0, L_00000272ec783cf0, C4<1>, C4<1>;
L_00000272ec79ced0 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec76fb70_0 .net *"_ivl_3", 0 0, L_00000272ec79ced0;  1 drivers
v00000272ec76f850_0 .net "inp", 0 0, L_00000272ec783bb0;  1 drivers
v00000272ec770110_0 .net8 "outp", 0 0, L_00000272ec79cc30;  1 drivers, strength-aware
v00000272ec7701b0_0 .net "pre_outp", 0 0, L_00000272ec79ca00;  1 drivers
v00000272ec76fc10_0 .net "re", 0 0, L_00000272ec79cae0;  1 drivers
v00000272ec76f170_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec76fa30_0 .net "sel", 0 0, L_00000272ec783cf0;  alias, 1 drivers
v00000272ec7718d0_0 .net "we", 0 0, L_00000272ec79c1b0;  1 drivers
S_00000272ec75f580 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec75e2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec79c990 .functor NAND 1, L_00000272ec79c1b0, L_00000272ec783bb0, C4<1>, C4<1>;
L_00000272ec79cd80 .functor NAND 1, L_00000272ec79c1b0, L_00000272ec79c7d0, C4<1>, C4<1>;
L_00000272ec79c7d0 .functor NOT 1, L_00000272ec783bb0, C4<0>, C4<0>, C4<0>;
L_00000272ec79ca00 .functor NAND 1, L_00000272ec79c990, L_00000272ec79c5a0, C4<1>, C4<1>;
L_00000272ec79c5a0 .functor NAND 1, L_00000272ec79cd80, L_00000272ec79ca00, C4<1>, C4<1>;
v00000272ec76e090_0 .net "Q", 0 0, L_00000272ec79ca00;  alias, 1 drivers
v00000272ec7713d0_0 .net "Q1", 0 0, L_00000272ec79c990;  1 drivers
v00000272ec76fdf0_0 .net "Qn", 0 0, L_00000272ec79c5a0;  1 drivers
v00000272ec76fd50_0 .net "Qn1", 0 0, L_00000272ec79cd80;  1 drivers
v00000272ec771470_0 .net *"_ivl_2", 0 0, L_00000272ec79c7d0;  1 drivers
v00000272ec770430_0 .net "data", 0 0, L_00000272ec783bb0;  alias, 1 drivers
v00000272ec76f7b0_0 .net "we", 0 0, L_00000272ec79c1b0;  alias, 1 drivers
S_00000272ec75fd50 .scope module, "bitcells[1]" "bitcell" 4 9, 2 1 0, S_00000272ec75e130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec7ac7d0 .functor NMOS 1, L_00000272ec7ad560, L_00000272ec7ad870, C4<0>, C4<0>;
L_00000272ec7acae0 .functor AND 1, v00000272ec7820d0_0, L_00000272ec783cf0, C4<1>, C4<1>;
L_00000272ec7ad870 .functor AND 1, L_00000272ec7add40, L_00000272ec783cf0, C4<1>, C4<1>;
L_00000272ec7add40 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec76f530_0 .net *"_ivl_3", 0 0, L_00000272ec7add40;  1 drivers
v00000272ec7715b0_0 .net "inp", 0 0, L_00000272ec7834d0;  1 drivers
v00000272ec76fcb0_0 .net8 "outp", 0 0, L_00000272ec7ac7d0;  1 drivers, strength-aware
v00000272ec76fe90_0 .net "pre_outp", 0 0, L_00000272ec7ad560;  1 drivers
v00000272ec770250_0 .net "re", 0 0, L_00000272ec7ad870;  1 drivers
v00000272ec76ff30_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec76ffd0_0 .net "sel", 0 0, L_00000272ec783cf0;  alias, 1 drivers
v00000272ec771790_0 .net "we", 0 0, L_00000272ec7acae0;  1 drivers
S_00000272ec75fee0 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec75fd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec79cf40 .functor NAND 1, L_00000272ec7acae0, L_00000272ec7834d0, C4<1>, C4<1>;
L_00000272ec7ade20 .functor NAND 1, L_00000272ec7acae0, L_00000272ec7ac3e0, C4<1>, C4<1>;
L_00000272ec7ac3e0 .functor NOT 1, L_00000272ec7834d0, C4<0>, C4<0>, C4<0>;
L_00000272ec7ad560 .functor NAND 1, L_00000272ec79cf40, L_00000272ec7ad3a0, C4<1>, C4<1>;
L_00000272ec7ad3a0 .functor NAND 1, L_00000272ec7ade20, L_00000272ec7ad560, C4<1>, C4<1>;
v00000272ec771830_0 .net "Q", 0 0, L_00000272ec7ad560;  alias, 1 drivers
v00000272ec7709d0_0 .net "Q1", 0 0, L_00000272ec79cf40;  1 drivers
v00000272ec76f210_0 .net "Qn", 0 0, L_00000272ec7ad3a0;  1 drivers
v00000272ec76fad0_0 .net "Qn1", 0 0, L_00000272ec7ade20;  1 drivers
v00000272ec7702f0_0 .net *"_ivl_2", 0 0, L_00000272ec7ac3e0;  1 drivers
v00000272ec770890_0 .net "data", 0 0, L_00000272ec7834d0;  alias, 1 drivers
v00000272ec7716f0_0 .net "we", 0 0, L_00000272ec7acae0;  alias, 1 drivers
S_00000272ec75f710 .scope module, "bitcells[2]" "bitcell" 4 9, 2 1 0, S_00000272ec75e130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec7acc30 .functor NMOS 1, L_00000272ec7ac530, L_00000272ec7ad950, C4<0>, C4<0>;
L_00000272ec7ac680 .functor AND 1, v00000272ec7820d0_0, L_00000272ec783cf0, C4<1>, C4<1>;
L_00000272ec7ad950 .functor AND 1, L_00000272ec7ad720, L_00000272ec783cf0, C4<1>, C4<1>;
L_00000272ec7ad720 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec770c50_0 .net *"_ivl_3", 0 0, L_00000272ec7ad720;  1 drivers
v00000272ec770070_0 .net "inp", 0 0, L_00000272ec7831b0;  1 drivers
v00000272ec76f710_0 .net8 "outp", 0 0, L_00000272ec7acc30;  1 drivers, strength-aware
v00000272ec770b10_0 .net "pre_outp", 0 0, L_00000272ec7ac530;  1 drivers
v00000272ec770f70_0 .net "re", 0 0, L_00000272ec7ad950;  1 drivers
v00000272ec771330_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec7704d0_0 .net "sel", 0 0, L_00000272ec783cf0;  alias, 1 drivers
v00000272ec76f2b0_0 .net "we", 0 0, L_00000272ec7ac680;  1 drivers
S_00000272ec75edb0 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec75f710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec7ad4f0 .functor NAND 1, L_00000272ec7ac680, L_00000272ec7831b0, C4<1>, C4<1>;
L_00000272ec7ac300 .functor NAND 1, L_00000272ec7ac680, L_00000272ec7ac370, C4<1>, C4<1>;
L_00000272ec7ac370 .functor NOT 1, L_00000272ec7831b0, C4<0>, C4<0>, C4<0>;
L_00000272ec7ac530 .functor NAND 1, L_00000272ec7ad4f0, L_00000272ec7adcd0, C4<1>, C4<1>;
L_00000272ec7adcd0 .functor NAND 1, L_00000272ec7ac300, L_00000272ec7ac530, C4<1>, C4<1>;
v00000272ec76f8f0_0 .net "Q", 0 0, L_00000272ec7ac530;  alias, 1 drivers
v00000272ec770930_0 .net "Q1", 0 0, L_00000272ec7ad4f0;  1 drivers
v00000272ec7711f0_0 .net "Qn", 0 0, L_00000272ec7adcd0;  1 drivers
v00000272ec770bb0_0 .net "Qn1", 0 0, L_00000272ec7ac300;  1 drivers
v00000272ec76f990_0 .net *"_ivl_2", 0 0, L_00000272ec7ac370;  1 drivers
v00000272ec76f490_0 .net "data", 0 0, L_00000272ec7831b0;  alias, 1 drivers
v00000272ec770390_0 .net "we", 0 0, L_00000272ec7ac680;  alias, 1 drivers
S_00000272ec772620 .scope module, "bitcells[3]" "bitcell" 4 9, 2 1 0, S_00000272ec75e130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec7adb10 .functor NMOS 1, L_00000272ec7ac920, L_00000272ec7ad790, C4<0>, C4<0>;
L_00000272ec7acbc0 .functor AND 1, v00000272ec7820d0_0, L_00000272ec783cf0, C4<1>, C4<1>;
L_00000272ec7ad790 .functor AND 1, L_00000272ec7ad800, L_00000272ec783cf0, C4<1>, C4<1>;
L_00000272ec7ad800 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec76f3f0_0 .net *"_ivl_3", 0 0, L_00000272ec7ad800;  1 drivers
v00000272ec7706b0_0 .net "inp", 0 0, L_00000272ec783390;  1 drivers
v00000272ec770750_0 .net8 "outp", 0 0, L_00000272ec7adb10;  1 drivers, strength-aware
v00000272ec770a70_0 .net "pre_outp", 0 0, L_00000272ec7ac920;  1 drivers
v00000272ec770cf0_0 .net "re", 0 0, L_00000272ec7ad790;  1 drivers
v00000272ec771150_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec76f5d0_0 .net "sel", 0 0, L_00000272ec783cf0;  alias, 1 drivers
v00000272ec770e30_0 .net "we", 0 0, L_00000272ec7acbc0;  1 drivers
S_00000272ec773750 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec772620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec7ad090 .functor NAND 1, L_00000272ec7acbc0, L_00000272ec783390, C4<1>, C4<1>;
L_00000272ec7acd80 .functor NAND 1, L_00000272ec7acbc0, L_00000272ec7adc60, C4<1>, C4<1>;
L_00000272ec7adc60 .functor NOT 1, L_00000272ec783390, C4<0>, C4<0>, C4<0>;
L_00000272ec7ac920 .functor NAND 1, L_00000272ec7ad090, L_00000272ec7ad5d0, C4<1>, C4<1>;
L_00000272ec7ad5d0 .functor NAND 1, L_00000272ec7acd80, L_00000272ec7ac920, C4<1>, C4<1>;
v00000272ec76f350_0 .net "Q", 0 0, L_00000272ec7ac920;  alias, 1 drivers
v00000272ec771010_0 .net "Q1", 0 0, L_00000272ec7ad090;  1 drivers
v00000272ec770570_0 .net "Qn", 0 0, L_00000272ec7ad5d0;  1 drivers
v00000272ec770d90_0 .net "Qn1", 0 0, L_00000272ec7acd80;  1 drivers
v00000272ec771650_0 .net *"_ivl_2", 0 0, L_00000272ec7adc60;  1 drivers
v00000272ec7710b0_0 .net "data", 0 0, L_00000272ec783390;  alias, 1 drivers
v00000272ec770610_0 .net "we", 0 0, L_00000272ec7acbc0;  alias, 1 drivers
S_00000272ec7738e0 .scope module, "bitcells[4]" "bitcell" 4 9, 2 1 0, S_00000272ec75e130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec7ad170 .functor NMOS 1, L_00000272ec7acca0, L_00000272ec7acd10, C4<0>, C4<0>;
L_00000272ec7ad640 .functor AND 1, v00000272ec7820d0_0, L_00000272ec783cf0, C4<1>, C4<1>;
L_00000272ec7acd10 .functor AND 1, L_00000272ec7ad2c0, L_00000272ec783cf0, C4<1>, C4<1>;
L_00000272ec7ad2c0 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec771e70_0 .net *"_ivl_3", 0 0, L_00000272ec7ad2c0;  1 drivers
v00000272ec771c90_0 .net "inp", 0 0, L_00000272ec7836b0;  1 drivers
v00000272ec771f10_0 .net8 "outp", 0 0, L_00000272ec7ad170;  1 drivers, strength-aware
v00000272ec771b50_0 .net "pre_outp", 0 0, L_00000272ec7acca0;  1 drivers
v00000272ec772050_0 .net "re", 0 0, L_00000272ec7acd10;  1 drivers
v00000272ec771bf0_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec771970_0 .net "sel", 0 0, L_00000272ec783cf0;  alias, 1 drivers
v00000272ec771a10_0 .net "we", 0 0, L_00000272ec7ad640;  1 drivers
S_00000272ec773c00 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec7738e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec7ac990 .functor NAND 1, L_00000272ec7ad640, L_00000272ec7836b0, C4<1>, C4<1>;
L_00000272ec7ad480 .functor NAND 1, L_00000272ec7ad640, L_00000272ec7ad8e0, C4<1>, C4<1>;
L_00000272ec7ad8e0 .functor NOT 1, L_00000272ec7836b0, C4<0>, C4<0>, C4<0>;
L_00000272ec7acca0 .functor NAND 1, L_00000272ec7ac990, L_00000272ec7addb0, C4<1>, C4<1>;
L_00000272ec7addb0 .functor NAND 1, L_00000272ec7ad480, L_00000272ec7acca0, C4<1>, C4<1>;
v00000272ec7707f0_0 .net "Q", 0 0, L_00000272ec7acca0;  alias, 1 drivers
v00000272ec771510_0 .net "Q1", 0 0, L_00000272ec7ac990;  1 drivers
v00000272ec770ed0_0 .net "Qn", 0 0, L_00000272ec7addb0;  1 drivers
v00000272ec76f670_0 .net "Qn1", 0 0, L_00000272ec7ad480;  1 drivers
v00000272ec771290_0 .net *"_ivl_2", 0 0, L_00000272ec7ad8e0;  1 drivers
v00000272ec771d30_0 .net "data", 0 0, L_00000272ec7836b0;  alias, 1 drivers
v00000272ec771fb0_0 .net "we", 0 0, L_00000272ec7ad640;  alias, 1 drivers
S_00000272ec772300 .scope module, "bitcells[5]" "bitcell" 4 9, 2 1 0, S_00000272ec75e130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec7ad9c0 .functor NMOS 1, L_00000272ec7ac4c0, L_00000272ec7ac5a0, C4<0>, C4<0>;
L_00000272ec7ad6b0 .functor AND 1, v00000272ec7820d0_0, L_00000272ec783cf0, C4<1>, C4<1>;
L_00000272ec7ac5a0 .functor AND 1, L_00000272ec7ad250, L_00000272ec783cf0, C4<1>, C4<1>;
L_00000272ec7ad250 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec76a850_0 .net *"_ivl_3", 0 0, L_00000272ec7ad250;  1 drivers
v00000272ec76ae90_0 .net "inp", 0 0, L_00000272ec783610;  1 drivers
v00000272ec76b110_0 .net8 "outp", 0 0, L_00000272ec7ad9c0;  1 drivers, strength-aware
v00000272ec76b6b0_0 .net "pre_outp", 0 0, L_00000272ec7ac4c0;  1 drivers
v00000272ec76c650_0 .net "re", 0 0, L_00000272ec7ac5a0;  1 drivers
v00000272ec76bbb0_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec76aad0_0 .net "sel", 0 0, L_00000272ec783cf0;  alias, 1 drivers
v00000272ec76c1f0_0 .net "we", 0 0, L_00000272ec7ad6b0;  1 drivers
S_00000272ec773430 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec772300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec7ac450 .functor NAND 1, L_00000272ec7ad6b0, L_00000272ec783610, C4<1>, C4<1>;
L_00000272ec7ac290 .functor NAND 1, L_00000272ec7ad6b0, L_00000272ec7aca00, C4<1>, C4<1>;
L_00000272ec7aca00 .functor NOT 1, L_00000272ec783610, C4<0>, C4<0>, C4<0>;
L_00000272ec7ac4c0 .functor NAND 1, L_00000272ec7ac450, L_00000272ec7ad330, C4<1>, C4<1>;
L_00000272ec7ad330 .functor NAND 1, L_00000272ec7ac290, L_00000272ec7ac4c0, C4<1>, C4<1>;
v00000272ec771ab0_0 .net "Q", 0 0, L_00000272ec7ac4c0;  alias, 1 drivers
v00000272ec771dd0_0 .net "Q1", 0 0, L_00000272ec7ac450;  1 drivers
v00000272ec76af30_0 .net "Qn", 0 0, L_00000272ec7ad330;  1 drivers
v00000272ec76bc50_0 .net "Qn1", 0 0, L_00000272ec7ac290;  1 drivers
v00000272ec76bb10_0 .net *"_ivl_2", 0 0, L_00000272ec7aca00;  1 drivers
v00000272ec76b570_0 .net "data", 0 0, L_00000272ec783610;  alias, 1 drivers
v00000272ec76ab70_0 .net "we", 0 0, L_00000272ec7ad6b0;  alias, 1 drivers
S_00000272ec7727b0 .scope module, "bitcells[6]" "bitcell" 4 9, 2 1 0, S_00000272ec75e130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec7adaa0 .functor NMOS 1, L_00000272ec7ac6f0, L_00000272ec7acdf0, C4<0>, C4<0>;
L_00000272ec7adb80 .functor AND 1, v00000272ec7820d0_0, L_00000272ec783cf0, C4<1>, C4<1>;
L_00000272ec7acdf0 .functor AND 1, L_00000272ec7adbf0, L_00000272ec783cf0, C4<1>, C4<1>;
L_00000272ec7adbf0 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec76c330_0 .net *"_ivl_3", 0 0, L_00000272ec7adbf0;  1 drivers
v00000272ec76bd90_0 .net "inp", 0 0, L_00000272ec783e30;  1 drivers
v00000272ec76b610_0 .net8 "outp", 0 0, L_00000272ec7adaa0;  1 drivers, strength-aware
v00000272ec76c790_0 .net "pre_outp", 0 0, L_00000272ec7ac6f0;  1 drivers
v00000272ec76c8d0_0 .net "re", 0 0, L_00000272ec7acdf0;  1 drivers
v00000272ec76bed0_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec76a170_0 .net "sel", 0 0, L_00000272ec783cf0;  alias, 1 drivers
v00000272ec76aa30_0 .net "we", 0 0, L_00000272ec7adb80;  1 drivers
S_00000272ec772940 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec7727b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec7ac610 .functor NAND 1, L_00000272ec7adb80, L_00000272ec783e30, C4<1>, C4<1>;
L_00000272ec7ad410 .functor NAND 1, L_00000272ec7adb80, L_00000272ec7ada30, C4<1>, C4<1>;
L_00000272ec7ada30 .functor NOT 1, L_00000272ec783e30, C4<0>, C4<0>, C4<0>;
L_00000272ec7ac6f0 .functor NAND 1, L_00000272ec7ac610, L_00000272ec7acf40, C4<1>, C4<1>;
L_00000272ec7acf40 .functor NAND 1, L_00000272ec7ad410, L_00000272ec7ac6f0, C4<1>, C4<1>;
v00000272ec76c6f0_0 .net "Q", 0 0, L_00000272ec7ac6f0;  alias, 1 drivers
v00000272ec76b4d0_0 .net "Q1", 0 0, L_00000272ec7ac610;  1 drivers
v00000272ec76a8f0_0 .net "Qn", 0 0, L_00000272ec7acf40;  1 drivers
v00000272ec76b250_0 .net "Qn1", 0 0, L_00000272ec7ad410;  1 drivers
v00000272ec76bf70_0 .net *"_ivl_2", 0 0, L_00000272ec7ada30;  1 drivers
v00000272ec76c290_0 .net "data", 0 0, L_00000272ec783e30;  alias, 1 drivers
v00000272ec76bcf0_0 .net "we", 0 0, L_00000272ec7adb80;  alias, 1 drivers
S_00000272ec773110 .scope module, "bitcells[7]" "bitcell" 4 9, 2 1 0, S_00000272ec75e130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec7ac8b0 .functor NMOS 1, L_00000272ec7ac840, L_00000272ec7aced0, C4<0>, C4<0>;
L_00000272ec7ace60 .functor AND 1, v00000272ec7820d0_0, L_00000272ec783cf0, C4<1>, C4<1>;
L_00000272ec7aced0 .functor AND 1, L_00000272ec7acfb0, L_00000272ec783cf0, C4<1>, C4<1>;
L_00000272ec7acfb0 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec76acb0_0 .net *"_ivl_3", 0 0, L_00000272ec7acfb0;  1 drivers
v00000272ec76c3d0_0 .net "inp", 0 0, L_00000272ec783250;  1 drivers
v00000272ec76c5b0_0 .net8 "outp", 0 0, L_00000272ec7ac8b0;  1 drivers, strength-aware
v00000272ec76ad50_0 .net "pre_outp", 0 0, L_00000272ec7ac840;  1 drivers
v00000272ec76b430_0 .net "re", 0 0, L_00000272ec7aced0;  1 drivers
v00000272ec76b1b0_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec76b2f0_0 .net "sel", 0 0, L_00000272ec783cf0;  alias, 1 drivers
v00000272ec76be30_0 .net "we", 0 0, L_00000272ec7ace60;  1 drivers
S_00000272ec7732a0 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec773110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec7ac760 .functor NAND 1, L_00000272ec7ace60, L_00000272ec783250, C4<1>, C4<1>;
L_00000272ec7ad100 .functor NAND 1, L_00000272ec7ace60, L_00000272ec7aca70, C4<1>, C4<1>;
L_00000272ec7aca70 .functor NOT 1, L_00000272ec783250, C4<0>, C4<0>, C4<0>;
L_00000272ec7ac840 .functor NAND 1, L_00000272ec7ac760, L_00000272ec7acb50, C4<1>, C4<1>;
L_00000272ec7acb50 .functor NAND 1, L_00000272ec7ad100, L_00000272ec7ac840, C4<1>, C4<1>;
v00000272ec76ac10_0 .net "Q", 0 0, L_00000272ec7ac840;  alias, 1 drivers
v00000272ec76c830_0 .net "Q1", 0 0, L_00000272ec7ac760;  1 drivers
v00000272ec76b9d0_0 .net "Qn", 0 0, L_00000272ec7acb50;  1 drivers
v00000272ec76b750_0 .net "Qn1", 0 0, L_00000272ec7ad100;  1 drivers
v00000272ec76a990_0 .net *"_ivl_2", 0 0, L_00000272ec7aca70;  1 drivers
v00000272ec76c010_0 .net "data", 0 0, L_00000272ec783250;  alias, 1 drivers
v00000272ec76b7f0_0 .net "we", 0 0, L_00000272ec7ace60;  alias, 1 drivers
S_00000272ec772170 .scope generate, "bytecell_insts1[6]" "bytecell_insts1[6]" 5 20, 5 20 0, S_00000272ec7421e0;
 .timescale 0 0;
P_00000272ec67e240 .param/l "i" 0 5 20, +C4<0110>;
S_00000272ec772ad0 .scope module, "bytecell_inst" "bytecell" 5 21, 4 1 0, S_00000272ec772170;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "outp";
v00000272ec77a470_0 .net "inp", 7 0, v00000272ec780ff0_0;  alias, 1 drivers
v00000272ec77aab0_0 .net8 "outp", 7 0, RS_00000272ec6e18a8;  alias, 8 drivers
v00000272ec77a790_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec779cf0_0 .net "sel", 0 0, L_00000272ec774250;  1 drivers
L_00000272ec783570 .part v00000272ec780ff0_0, 0, 1;
L_00000272ec783890 .part v00000272ec780ff0_0, 1, 1;
L_00000272ec783930 .part v00000272ec780ff0_0, 2, 1;
L_00000272ec7839d0 .part v00000272ec780ff0_0, 3, 1;
L_00000272ec783a70 .part v00000272ec780ff0_0, 4, 1;
L_00000272ec783d90 .part v00000272ec780ff0_0, 5, 1;
L_00000272ec7742f0 .part v00000272ec780ff0_0, 6, 1;
L_00000272ec774750 .part v00000272ec780ff0_0, 7, 1;
LS_00000272ec774bb0_0_0 .concat [ 1 1 1 1], L_00000272ec7ae3d0, L_00000272ec7adf00, L_00000272ec7abce0, L_00000272ec7aae00;
LS_00000272ec774bb0_0_4 .concat [ 1 1 1 1], L_00000272ec7ac220, L_00000272ec7ab8f0, L_00000272ec7ab340, L_00000272ec7abf10;
L_00000272ec774bb0 .concat [ 4 4 0 0], LS_00000272ec774bb0_0_0, LS_00000272ec774bb0_0_4;
S_00000272ec773d90 .scope module, "bitcells[0]" "bitcell" 4 9, 2 1 0, S_00000272ec772ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec7ae3d0 .functor NMOS 1, L_00000272ec7ae280, L_00000272ec7ae2f0, C4<0>, C4<0>;
L_00000272ec7ae130 .functor AND 1, v00000272ec7820d0_0, L_00000272ec774250, C4<1>, C4<1>;
L_00000272ec7ae2f0 .functor AND 1, L_00000272ec7ae440, L_00000272ec774250, C4<1>, C4<1>;
L_00000272ec7ae440 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec76a350_0 .net *"_ivl_3", 0 0, L_00000272ec7ae440;  1 drivers
v00000272ec76b070_0 .net "inp", 0 0, L_00000272ec783570;  1 drivers
v00000272ec76b390_0 .net8 "outp", 0 0, L_00000272ec7ae3d0;  1 drivers, strength-aware
v00000272ec76a3f0_0 .net "pre_outp", 0 0, L_00000272ec7ae280;  1 drivers
v00000272ec76a490_0 .net "re", 0 0, L_00000272ec7ae2f0;  1 drivers
v00000272ec76a530_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec76a5d0_0 .net "sel", 0 0, L_00000272ec774250;  alias, 1 drivers
v00000272ec76a670_0 .net "we", 0 0, L_00000272ec7ae130;  1 drivers
S_00000272ec772c60 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec773d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec7ad020 .functor NAND 1, L_00000272ec7ae130, L_00000272ec783570, C4<1>, C4<1>;
L_00000272ec7ad1e0 .functor NAND 1, L_00000272ec7ae130, L_00000272ec7ae210, C4<1>, C4<1>;
L_00000272ec7ae210 .functor NOT 1, L_00000272ec783570, C4<0>, C4<0>, C4<0>;
L_00000272ec7ae280 .functor NAND 1, L_00000272ec7ad020, L_00000272ec7ae360, C4<1>, C4<1>;
L_00000272ec7ae360 .functor NAND 1, L_00000272ec7ad1e0, L_00000272ec7ae280, C4<1>, C4<1>;
v00000272ec76c150_0 .net "Q", 0 0, L_00000272ec7ae280;  alias, 1 drivers
v00000272ec76a210_0 .net "Q1", 0 0, L_00000272ec7ad020;  1 drivers
v00000272ec76c470_0 .net "Qn", 0 0, L_00000272ec7ae360;  1 drivers
v00000272ec76afd0_0 .net "Qn1", 0 0, L_00000272ec7ad1e0;  1 drivers
v00000272ec76ba70_0 .net *"_ivl_2", 0 0, L_00000272ec7ae210;  1 drivers
v00000272ec76c510_0 .net "data", 0 0, L_00000272ec783570;  alias, 1 drivers
v00000272ec76a2b0_0 .net "we", 0 0, L_00000272ec7ae130;  alias, 1 drivers
S_00000272ec773a70 .scope module, "bitcells[1]" "bitcell" 4 9, 2 1 0, S_00000272ec772ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec7adf00 .functor NMOS 1, L_00000272ec7adfe0, L_00000272ec7ae050, C4<0>, C4<0>;
L_00000272ec7adf70 .functor AND 1, v00000272ec7820d0_0, L_00000272ec774250, C4<1>, C4<1>;
L_00000272ec7ae050 .functor AND 1, L_00000272ec7ae0c0, L_00000272ec774250, C4<1>, C4<1>;
L_00000272ec7ae0c0 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec7771d0_0 .net *"_ivl_3", 0 0, L_00000272ec7ae0c0;  1 drivers
v00000272ec777810_0 .net "inp", 0 0, L_00000272ec783890;  1 drivers
v00000272ec777310_0 .net8 "outp", 0 0, L_00000272ec7adf00;  1 drivers, strength-aware
v00000272ec7778b0_0 .net "pre_outp", 0 0, L_00000272ec7adfe0;  1 drivers
v00000272ec776a50_0 .net "re", 0 0, L_00000272ec7ae050;  1 drivers
v00000272ec777270_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec778d50_0 .net "sel", 0 0, L_00000272ec774250;  alias, 1 drivers
v00000272ec778cb0_0 .net "we", 0 0, L_00000272ec7adf70;  1 drivers
S_00000272ec772df0 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec773a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec7ae4b0 .functor NAND 1, L_00000272ec7adf70, L_00000272ec783890, C4<1>, C4<1>;
L_00000272ec7ae520 .functor NAND 1, L_00000272ec7adf70, L_00000272ec7ae590, C4<1>, C4<1>;
L_00000272ec7ae590 .functor NOT 1, L_00000272ec783890, C4<0>, C4<0>, C4<0>;
L_00000272ec7adfe0 .functor NAND 1, L_00000272ec7ae4b0, L_00000272ec7ade90, C4<1>, C4<1>;
L_00000272ec7ade90 .functor NAND 1, L_00000272ec7ae520, L_00000272ec7adfe0, C4<1>, C4<1>;
v00000272ec76a710_0 .net "Q", 0 0, L_00000272ec7adfe0;  alias, 1 drivers
v00000272ec76a7b0_0 .net "Q1", 0 0, L_00000272ec7ae4b0;  1 drivers
v00000272ec778210_0 .net "Qn", 0 0, L_00000272ec7ade90;  1 drivers
v00000272ec778170_0 .net "Qn1", 0 0, L_00000272ec7ae520;  1 drivers
v00000272ec777130_0 .net *"_ivl_2", 0 0, L_00000272ec7ae590;  1 drivers
v00000272ec777090_0 .net "data", 0 0, L_00000272ec783890;  alias, 1 drivers
v00000272ec777590_0 .net "we", 0 0, L_00000272ec7adf70;  alias, 1 drivers
S_00000272ec772f80 .scope module, "bitcells[2]" "bitcell" 4 9, 2 1 0, S_00000272ec772ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec7abce0 .functor NMOS 1, L_00000272ec7ab810, L_00000272ec7abb20, C4<0>, C4<0>;
L_00000272ec7ab260 .functor AND 1, v00000272ec7820d0_0, L_00000272ec774250, C4<1>, C4<1>;
L_00000272ec7abb20 .functor AND 1, L_00000272ec7aafc0, L_00000272ec774250, C4<1>, C4<1>;
L_00000272ec7aafc0 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec779110_0 .net *"_ivl_3", 0 0, L_00000272ec7aafc0;  1 drivers
v00000272ec777b30_0 .net "inp", 0 0, L_00000272ec783930;  1 drivers
v00000272ec7783f0_0 .net8 "outp", 0 0, L_00000272ec7abce0;  1 drivers, strength-aware
v00000272ec7774f0_0 .net "pre_outp", 0 0, L_00000272ec7ab810;  1 drivers
v00000272ec777db0_0 .net "re", 0 0, L_00000272ec7abb20;  1 drivers
v00000272ec778f30_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec7779f0_0 .net "sel", 0 0, L_00000272ec774250;  alias, 1 drivers
v00000272ec7776d0_0 .net "we", 0 0, L_00000272ec7ab260;  1 drivers
S_00000272ec772490 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec772f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec7ae1a0 .functor NAND 1, L_00000272ec7ab260, L_00000272ec783930, C4<1>, C4<1>;
L_00000272ec7aae70 .functor NAND 1, L_00000272ec7ab260, L_00000272ec7aabd0, C4<1>, C4<1>;
L_00000272ec7aabd0 .functor NOT 1, L_00000272ec783930, C4<0>, C4<0>, C4<0>;
L_00000272ec7ab810 .functor NAND 1, L_00000272ec7ae1a0, L_00000272ec7ab650, C4<1>, C4<1>;
L_00000272ec7ab650 .functor NAND 1, L_00000272ec7aae70, L_00000272ec7ab810, C4<1>, C4<1>;
v00000272ec776f50_0 .net "Q", 0 0, L_00000272ec7ab810;  alias, 1 drivers
v00000272ec7773b0_0 .net "Q1", 0 0, L_00000272ec7ae1a0;  1 drivers
v00000272ec7787b0_0 .net "Qn", 0 0, L_00000272ec7ab650;  1 drivers
v00000272ec778c10_0 .net "Qn1", 0 0, L_00000272ec7aae70;  1 drivers
v00000272ec777450_0 .net *"_ivl_2", 0 0, L_00000272ec7aabd0;  1 drivers
v00000272ec777630_0 .net "data", 0 0, L_00000272ec783930;  alias, 1 drivers
v00000272ec778df0_0 .net "we", 0 0, L_00000272ec7ab260;  alias, 1 drivers
S_00000272ec773f20 .scope module, "bitcells[3]" "bitcell" 4 9, 2 1 0, S_00000272ec772ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec7aae00 .functor NMOS 1, L_00000272ec7aa7e0, L_00000272ec7aa770, C4<0>, C4<0>;
L_00000272ec7ab180 .functor AND 1, v00000272ec7820d0_0, L_00000272ec774250, C4<1>, C4<1>;
L_00000272ec7aa770 .functor AND 1, L_00000272ec7ac0d0, L_00000272ec774250, C4<1>, C4<1>;
L_00000272ec7ac0d0 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec778fd0_0 .net *"_ivl_3", 0 0, L_00000272ec7ac0d0;  1 drivers
v00000272ec777bd0_0 .net "inp", 0 0, L_00000272ec7839d0;  1 drivers
v00000272ec776d70_0 .net8 "outp", 0 0, L_00000272ec7aae00;  1 drivers, strength-aware
v00000272ec777ef0_0 .net "pre_outp", 0 0, L_00000272ec7aa7e0;  1 drivers
v00000272ec777c70_0 .net "re", 0 0, L_00000272ec7aa770;  1 drivers
v00000272ec7788f0_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec777d10_0 .net "sel", 0 0, L_00000272ec774250;  alias, 1 drivers
v00000272ec777e50_0 .net "we", 0 0, L_00000272ec7ab180;  1 drivers
S_00000272ec7735c0 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec773f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec7ac1b0 .functor NAND 1, L_00000272ec7ab180, L_00000272ec7839d0, C4<1>, C4<1>;
L_00000272ec7ab500 .functor NAND 1, L_00000272ec7ab180, L_00000272ec7ab110, C4<1>, C4<1>;
L_00000272ec7ab110 .functor NOT 1, L_00000272ec7839d0, C4<0>, C4<0>, C4<0>;
L_00000272ec7aa7e0 .functor NAND 1, L_00000272ec7ac1b0, L_00000272ec7aad90, C4<1>, C4<1>;
L_00000272ec7aad90 .functor NAND 1, L_00000272ec7ab500, L_00000272ec7aa7e0, C4<1>, C4<1>;
v00000272ec778850_0 .net "Q", 0 0, L_00000272ec7aa7e0;  alias, 1 drivers
v00000272ec778b70_0 .net "Q1", 0 0, L_00000272ec7ac1b0;  1 drivers
v00000272ec776af0_0 .net "Qn", 0 0, L_00000272ec7aad90;  1 drivers
v00000272ec777770_0 .net "Qn1", 0 0, L_00000272ec7ab500;  1 drivers
v00000272ec776e10_0 .net *"_ivl_2", 0 0, L_00000272ec7ab110;  1 drivers
v00000272ec777950_0 .net "data", 0 0, L_00000272ec7839d0;  alias, 1 drivers
v00000272ec777a90_0 .net "we", 0 0, L_00000272ec7ab180;  alias, 1 drivers
S_00000272ec784190 .scope module, "bitcells[4]" "bitcell" 4 9, 2 1 0, S_00000272ec772ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec7ac220 .functor NMOS 1, L_00000272ec7abff0, L_00000272ec7ab6c0, C4<0>, C4<0>;
L_00000272ec7aaaf0 .functor AND 1, v00000272ec7820d0_0, L_00000272ec774250, C4<1>, C4<1>;
L_00000272ec7ab6c0 .functor AND 1, L_00000272ec7aaee0, L_00000272ec774250, C4<1>, C4<1>;
L_00000272ec7aaee0 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec778670_0 .net *"_ivl_3", 0 0, L_00000272ec7aaee0;  1 drivers
v00000272ec7785d0_0 .net "inp", 0 0, L_00000272ec783a70;  1 drivers
v00000272ec7782b0_0 .net8 "outp", 0 0, L_00000272ec7ac220;  1 drivers, strength-aware
v00000272ec778350_0 .net "pre_outp", 0 0, L_00000272ec7abff0;  1 drivers
v00000272ec778ad0_0 .net "re", 0 0, L_00000272ec7ab6c0;  1 drivers
v00000272ec7780d0_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec7769b0_0 .net "sel", 0 0, L_00000272ec774250;  alias, 1 drivers
v00000272ec778530_0 .net "we", 0 0, L_00000272ec7aaaf0;  1 drivers
S_00000272ec784af0 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec784190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec7ab1f0 .functor NAND 1, L_00000272ec7aaaf0, L_00000272ec783a70, C4<1>, C4<1>;
L_00000272ec7abd50 .functor NAND 1, L_00000272ec7aaaf0, L_00000272ec7aac40, C4<1>, C4<1>;
L_00000272ec7aac40 .functor NOT 1, L_00000272ec783a70, C4<0>, C4<0>, C4<0>;
L_00000272ec7abff0 .functor NAND 1, L_00000272ec7ab1f0, L_00000272ec7aaa80, C4<1>, C4<1>;
L_00000272ec7aaa80 .functor NAND 1, L_00000272ec7abd50, L_00000272ec7abff0, C4<1>, C4<1>;
v00000272ec778490_0 .net "Q", 0 0, L_00000272ec7abff0;  alias, 1 drivers
v00000272ec778990_0 .net "Q1", 0 0, L_00000272ec7ab1f0;  1 drivers
v00000272ec776c30_0 .net "Qn", 0 0, L_00000272ec7aaa80;  1 drivers
v00000272ec779070_0 .net "Qn1", 0 0, L_00000272ec7abd50;  1 drivers
v00000272ec777f90_0 .net *"_ivl_2", 0 0, L_00000272ec7aac40;  1 drivers
v00000272ec778030_0 .net "data", 0 0, L_00000272ec783a70;  alias, 1 drivers
v00000272ec778e90_0 .net "we", 0 0, L_00000272ec7aaaf0;  alias, 1 drivers
S_00000272ec7852c0 .scope module, "bitcells[5]" "bitcell" 4 9, 2 1 0, S_00000272ec772ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec7ab8f0 .functor NMOS 1, L_00000272ec7ab5e0, L_00000272ec7ab730, C4<0>, C4<0>;
L_00000272ec7ab2d0 .functor AND 1, v00000272ec7820d0_0, L_00000272ec774250, C4<1>, C4<1>;
L_00000272ec7ab730 .functor AND 1, L_00000272ec7abb90, L_00000272ec774250, C4<1>, C4<1>;
L_00000272ec7abb90 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec77af10_0 .net *"_ivl_3", 0 0, L_00000272ec7abb90;  1 drivers
v00000272ec779610_0 .net "inp", 0 0, L_00000272ec783d90;  1 drivers
v00000272ec77a830_0 .net8 "outp", 0 0, L_00000272ec7ab8f0;  1 drivers, strength-aware
v00000272ec77ab50_0 .net "pre_outp", 0 0, L_00000272ec7ab5e0;  1 drivers
v00000272ec77b190_0 .net "re", 0 0, L_00000272ec7ab730;  1 drivers
v00000272ec77b230_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec7792f0_0 .net "sel", 0 0, L_00000272ec774250;  alias, 1 drivers
v00000272ec77a970_0 .net "we", 0 0, L_00000272ec7ab2d0;  1 drivers
S_00000272ec785a90 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec7852c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec7abe30 .functor NAND 1, L_00000272ec7ab2d0, L_00000272ec783d90, C4<1>, C4<1>;
L_00000272ec7aa930 .functor NAND 1, L_00000272ec7ab2d0, L_00000272ec7ab570, C4<1>, C4<1>;
L_00000272ec7ab570 .functor NOT 1, L_00000272ec783d90, C4<0>, C4<0>, C4<0>;
L_00000272ec7ab5e0 .functor NAND 1, L_00000272ec7abe30, L_00000272ec7ab960, C4<1>, C4<1>;
L_00000272ec7ab960 .functor NAND 1, L_00000272ec7aa930, L_00000272ec7ab5e0, C4<1>, C4<1>;
v00000272ec776b90_0 .net "Q", 0 0, L_00000272ec7ab5e0;  alias, 1 drivers
v00000272ec778710_0 .net "Q1", 0 0, L_00000272ec7abe30;  1 drivers
v00000272ec778a30_0 .net "Qn", 0 0, L_00000272ec7ab960;  1 drivers
v00000272ec776cd0_0 .net "Qn1", 0 0, L_00000272ec7aa930;  1 drivers
v00000272ec776eb0_0 .net *"_ivl_2", 0 0, L_00000272ec7ab570;  1 drivers
v00000272ec776ff0_0 .net "data", 0 0, L_00000272ec783d90;  alias, 1 drivers
v00000272ec77a0b0_0 .net "we", 0 0, L_00000272ec7ab2d0;  alias, 1 drivers
S_00000272ec785450 .scope module, "bitcells[6]" "bitcell" 4 9, 2 1 0, S_00000272ec772ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec7ab340 .functor NMOS 1, L_00000272ec7aacb0, L_00000272ec7aba40, C4<0>, C4<0>;
L_00000272ec7abc70 .functor AND 1, v00000272ec7820d0_0, L_00000272ec774250, C4<1>, C4<1>;
L_00000272ec7aba40 .functor AND 1, L_00000272ec7abc00, L_00000272ec774250, C4<1>, C4<1>;
L_00000272ec7abc00 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec779ed0_0 .net *"_ivl_3", 0 0, L_00000272ec7abc00;  1 drivers
v00000272ec77b870_0 .net "inp", 0 0, L_00000272ec7742f0;  1 drivers
v00000272ec77b910_0 .net8 "outp", 0 0, L_00000272ec7ab340;  1 drivers, strength-aware
v00000272ec77a6f0_0 .net "pre_outp", 0 0, L_00000272ec7aacb0;  1 drivers
v00000272ec779b10_0 .net "re", 0 0, L_00000272ec7aba40;  1 drivers
v00000272ec77a150_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec77b0f0_0 .net "sel", 0 0, L_00000272ec774250;  alias, 1 drivers
v00000272ec779250_0 .net "we", 0 0, L_00000272ec7abc70;  1 drivers
S_00000272ec785c20 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec785450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec7abab0 .functor NAND 1, L_00000272ec7abc70, L_00000272ec7742f0, C4<1>, C4<1>;
L_00000272ec7ab9d0 .functor NAND 1, L_00000272ec7abc70, L_00000272ec7ab7a0, C4<1>, C4<1>;
L_00000272ec7ab7a0 .functor NOT 1, L_00000272ec7742f0, C4<0>, C4<0>, C4<0>;
L_00000272ec7aacb0 .functor NAND 1, L_00000272ec7abab0, L_00000272ec7ab880, C4<1>, C4<1>;
L_00000272ec7ab880 .functor NAND 1, L_00000272ec7ab9d0, L_00000272ec7aacb0, C4<1>, C4<1>;
v00000272ec77b7d0_0 .net "Q", 0 0, L_00000272ec7aacb0;  alias, 1 drivers
v00000272ec77a650_0 .net "Q1", 0 0, L_00000272ec7abab0;  1 drivers
v00000272ec77b2d0_0 .net "Qn", 0 0, L_00000272ec7ab880;  1 drivers
v00000272ec77b050_0 .net "Qn1", 0 0, L_00000272ec7ab9d0;  1 drivers
v00000272ec77aa10_0 .net *"_ivl_2", 0 0, L_00000272ec7ab7a0;  1 drivers
v00000272ec77a290_0 .net "data", 0 0, L_00000272ec7742f0;  alias, 1 drivers
v00000272ec77afb0_0 .net "we", 0 0, L_00000272ec7abc70;  alias, 1 drivers
S_00000272ec785db0 .scope module, "bitcells[7]" "bitcell" 4 9, 2 1 0, S_00000272ec772ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec7abf10 .functor NMOS 1, L_00000272ec7abdc0, L_00000272ec7abf80, C4<0>, C4<0>;
L_00000272ec7ab3b0 .functor AND 1, v00000272ec7820d0_0, L_00000272ec774250, C4<1>, C4<1>;
L_00000272ec7abf80 .functor AND 1, L_00000272ec7ab0a0, L_00000272ec774250, C4<1>, C4<1>;
L_00000272ec7ab0a0 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec77ad30_0 .net *"_ivl_3", 0 0, L_00000272ec7ab0a0;  1 drivers
v00000272ec7796b0_0 .net "inp", 0 0, L_00000272ec774750;  1 drivers
v00000272ec7794d0_0 .net8 "outp", 0 0, L_00000272ec7abf10;  1 drivers, strength-aware
v00000272ec779390_0 .net "pre_outp", 0 0, L_00000272ec7abdc0;  1 drivers
v00000272ec779890_0 .net "re", 0 0, L_00000272ec7abf80;  1 drivers
v00000272ec779a70_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec77add0_0 .net "sel", 0 0, L_00000272ec774250;  alias, 1 drivers
v00000272ec779430_0 .net "we", 0 0, L_00000272ec7ab3b0;  1 drivers
S_00000272ec784c80 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec785db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec7aad20 .functor NAND 1, L_00000272ec7ab3b0, L_00000272ec774750, C4<1>, C4<1>;
L_00000272ec7aaf50 .functor NAND 1, L_00000272ec7ab3b0, L_00000272ec7ab030, C4<1>, C4<1>;
L_00000272ec7ab030 .functor NOT 1, L_00000272ec774750, C4<0>, C4<0>, C4<0>;
L_00000272ec7abdc0 .functor NAND 1, L_00000272ec7aad20, L_00000272ec7abea0, C4<1>, C4<1>;
L_00000272ec7abea0 .functor NAND 1, L_00000272ec7aaf50, L_00000272ec7abdc0, C4<1>, C4<1>;
v00000272ec77abf0_0 .net "Q", 0 0, L_00000272ec7abdc0;  alias, 1 drivers
v00000272ec77b370_0 .net "Q1", 0 0, L_00000272ec7aad20;  1 drivers
v00000272ec77a8d0_0 .net "Qn", 0 0, L_00000272ec7abea0;  1 drivers
v00000272ec77b410_0 .net "Qn1", 0 0, L_00000272ec7aaf50;  1 drivers
v00000272ec779c50_0 .net *"_ivl_2", 0 0, L_00000272ec7ab030;  1 drivers
v00000272ec77ac90_0 .net "data", 0 0, L_00000272ec774750;  alias, 1 drivers
v00000272ec7791b0_0 .net "we", 0 0, L_00000272ec7ab3b0;  alias, 1 drivers
S_00000272ec784640 .scope generate, "bytecell_insts1[7]" "bytecell_insts1[7]" 5 20, 5 20 0, S_00000272ec7421e0;
 .timescale 0 0;
P_00000272ec67e540 .param/l "i" 0 5 20, +C4<0111>;
S_00000272ec7855e0 .scope module, "bytecell_inst" "bytecell" 5 21, 4 1 0, S_00000272ec784640;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "outp";
v00000272ec780190_0 .net "inp", 7 0, v00000272ec780ff0_0;  alias, 1 drivers
v00000272ec7807d0_0 .net8 "outp", 7 0, RS_00000272ec6e18a8;  alias, 8 drivers
v00000272ec77e890_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec77e4d0_0 .net "sel", 0 0, L_00000272ec776410;  1 drivers
L_00000272ec7758d0 .part v00000272ec780ff0_0, 0, 1;
L_00000272ec774a70 .part v00000272ec780ff0_0, 1, 1;
L_00000272ec774570 .part v00000272ec780ff0_0, 2, 1;
L_00000272ec774ed0 .part v00000272ec780ff0_0, 3, 1;
L_00000272ec776730 .part v00000272ec780ff0_0, 4, 1;
L_00000272ec774390 .part v00000272ec780ff0_0, 5, 1;
L_00000272ec775970 .part v00000272ec780ff0_0, 6, 1;
L_00000272ec774b10 .part v00000272ec780ff0_0, 7, 1;
LS_00000272ec7767d0_0_0 .concat [ 1 1 1 1], L_00000272ec7aab60, L_00000272ec7b9300, L_00000272ec7b93e0, L_00000272ec7b89d0;
LS_00000272ec7767d0_0_4 .concat [ 1 1 1 1], L_00000272ec7b9680, L_00000272ec7b97d0, L_00000272ec7b8b20, L_00000272ec7b8e30;
L_00000272ec7767d0 .concat [ 4 4 0 0], LS_00000272ec7767d0_0_0, LS_00000272ec7767d0_0_4;
S_00000272ec785f40 .scope module, "bitcells[0]" "bitcell" 4 9, 2 1 0, S_00000272ec7855e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec7aab60 .functor NMOS 1, L_00000272ec7ab420, L_00000272ec7aa850, C4<0>, C4<0>;
L_00000272ec7aa700 .functor AND 1, v00000272ec7820d0_0, L_00000272ec776410, C4<1>, C4<1>;
L_00000272ec7aa850 .functor AND 1, L_00000272ec7aa8c0, L_00000272ec776410, C4<1>, C4<1>;
L_00000272ec7aa8c0 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec77b690_0 .net *"_ivl_3", 0 0, L_00000272ec7aa8c0;  1 drivers
v00000272ec77b730_0 .net "inp", 0 0, L_00000272ec7758d0;  1 drivers
v00000272ec779750_0 .net8 "outp", 0 0, L_00000272ec7aab60;  1 drivers, strength-aware
v00000272ec7797f0_0 .net "pre_outp", 0 0, L_00000272ec7ab420;  1 drivers
v00000272ec77a1f0_0 .net "re", 0 0, L_00000272ec7aa850;  1 drivers
v00000272ec779930_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec7799d0_0 .net "sel", 0 0, L_00000272ec776410;  alias, 1 drivers
v00000272ec779d90_0 .net "we", 0 0, L_00000272ec7aa700;  1 drivers
S_00000272ec784fa0 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec785f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec7ac060 .functor NAND 1, L_00000272ec7aa700, L_00000272ec7758d0, C4<1>, C4<1>;
L_00000272ec7ac140 .functor NAND 1, L_00000272ec7aa700, L_00000272ec7aa690, C4<1>, C4<1>;
L_00000272ec7aa690 .functor NOT 1, L_00000272ec7758d0, C4<0>, C4<0>, C4<0>;
L_00000272ec7ab420 .functor NAND 1, L_00000272ec7ac060, L_00000272ec7ab490, C4<1>, C4<1>;
L_00000272ec7ab490 .functor NAND 1, L_00000272ec7ac140, L_00000272ec7ab420, C4<1>, C4<1>;
v00000272ec77b5f0_0 .net "Q", 0 0, L_00000272ec7ab420;  alias, 1 drivers
v00000272ec779bb0_0 .net "Q1", 0 0, L_00000272ec7ac060;  1 drivers
v00000272ec779f70_0 .net "Qn", 0 0, L_00000272ec7ab490;  1 drivers
v00000272ec779570_0 .net "Qn1", 0 0, L_00000272ec7ac140;  1 drivers
v00000272ec77ae70_0 .net *"_ivl_2", 0 0, L_00000272ec7aa690;  1 drivers
v00000272ec77b4b0_0 .net "data", 0 0, L_00000272ec7758d0;  alias, 1 drivers
v00000272ec77b550_0 .net "we", 0 0, L_00000272ec7aa700;  alias, 1 drivers
S_00000272ec785900 .scope module, "bitcells[1]" "bitcell" 4 9, 2 1 0, S_00000272ec7855e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec7b9300 .functor NMOS 1, L_00000272ec7b94c0, L_00000272ec7b9b50, C4<0>, C4<0>;
L_00000272ec7b8c70 .functor AND 1, v00000272ec7820d0_0, L_00000272ec776410, C4<1>, C4<1>;
L_00000272ec7b9b50 .functor AND 1, L_00000272ec7b9920, L_00000272ec776410, C4<1>, C4<1>;
L_00000272ec7b9920 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec77db70_0 .net *"_ivl_3", 0 0, L_00000272ec7b9920;  1 drivers
v00000272ec77d670_0 .net "inp", 0 0, L_00000272ec774a70;  1 drivers
v00000272ec77d170_0 .net8 "outp", 0 0, L_00000272ec7b9300;  1 drivers, strength-aware
v00000272ec77c130_0 .net "pre_outp", 0 0, L_00000272ec7b94c0;  1 drivers
v00000272ec77cc70_0 .net "re", 0 0, L_00000272ec7b9b50;  1 drivers
v00000272ec77d530_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec77c4f0_0 .net "sel", 0 0, L_00000272ec776410;  alias, 1 drivers
v00000272ec77d350_0 .net "we", 0 0, L_00000272ec7b8c70;  1 drivers
S_00000272ec785770 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec785900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec7aa9a0 .functor NAND 1, L_00000272ec7b8c70, L_00000272ec774a70, C4<1>, C4<1>;
L_00000272ec7aaa10 .functor NAND 1, L_00000272ec7b8c70, L_00000272ec7ba1e0, C4<1>, C4<1>;
L_00000272ec7ba1e0 .functor NOT 1, L_00000272ec774a70, C4<0>, C4<0>, C4<0>;
L_00000272ec7b94c0 .functor NAND 1, L_00000272ec7aa9a0, L_00000272ec7b98b0, C4<1>, C4<1>;
L_00000272ec7b98b0 .functor NAND 1, L_00000272ec7aaa10, L_00000272ec7b94c0, C4<1>, C4<1>;
v00000272ec779e30_0 .net "Q", 0 0, L_00000272ec7b94c0;  alias, 1 drivers
v00000272ec77a5b0_0 .net "Q1", 0 0, L_00000272ec7aa9a0;  1 drivers
v00000272ec77a010_0 .net "Qn", 0 0, L_00000272ec7b98b0;  1 drivers
v00000272ec77a330_0 .net "Qn1", 0 0, L_00000272ec7aaa10;  1 drivers
v00000272ec77a3d0_0 .net *"_ivl_2", 0 0, L_00000272ec7ba1e0;  1 drivers
v00000272ec77a510_0 .net "data", 0 0, L_00000272ec774a70;  alias, 1 drivers
v00000272ec77cbd0_0 .net "we", 0 0, L_00000272ec7b8c70;  alias, 1 drivers
S_00000272ec784320 .scope module, "bitcells[2]" "bitcell" 4 9, 2 1 0, S_00000272ec7855e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec7b93e0 .functor NMOS 1, L_00000272ec7b8730, L_00000272ec7b9bc0, C4<0>, C4<0>;
L_00000272ec7b9990 .functor AND 1, v00000272ec7820d0_0, L_00000272ec776410, C4<1>, C4<1>;
L_00000272ec7b9bc0 .functor AND 1, L_00000272ec7b8880, L_00000272ec776410, C4<1>, C4<1>;
L_00000272ec7b8880 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec77d210_0 .net *"_ivl_3", 0 0, L_00000272ec7b8880;  1 drivers
v00000272ec77dfd0_0 .net "inp", 0 0, L_00000272ec774570;  1 drivers
v00000272ec77dad0_0 .net8 "outp", 0 0, L_00000272ec7b93e0;  1 drivers, strength-aware
v00000272ec77c270_0 .net "pre_outp", 0 0, L_00000272ec7b8730;  1 drivers
v00000272ec77d2b0_0 .net "re", 0 0, L_00000272ec7b9bc0;  1 drivers
v00000272ec77d3f0_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec77d490_0 .net "sel", 0 0, L_00000272ec776410;  alias, 1 drivers
v00000272ec77d5d0_0 .net "we", 0 0, L_00000272ec7b9990;  1 drivers
S_00000272ec7844b0 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec784320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec7b8960 .functor NAND 1, L_00000272ec7b9990, L_00000272ec774570, C4<1>, C4<1>;
L_00000272ec7ba100 .functor NAND 1, L_00000272ec7b9990, L_00000272ec7b9370, C4<1>, C4<1>;
L_00000272ec7b9370 .functor NOT 1, L_00000272ec774570, C4<0>, C4<0>, C4<0>;
L_00000272ec7b8730 .functor NAND 1, L_00000272ec7b8960, L_00000272ec7b9d10, C4<1>, C4<1>;
L_00000272ec7b9d10 .functor NAND 1, L_00000272ec7ba100, L_00000272ec7b8730, C4<1>, C4<1>;
v00000272ec77d990_0 .net "Q", 0 0, L_00000272ec7b8730;  alias, 1 drivers
v00000272ec77cd10_0 .net "Q1", 0 0, L_00000272ec7b8960;  1 drivers
v00000272ec77c8b0_0 .net "Qn", 0 0, L_00000272ec7b9d10;  1 drivers
v00000272ec77c1d0_0 .net "Qn1", 0 0, L_00000272ec7ba100;  1 drivers
v00000272ec77c630_0 .net *"_ivl_2", 0 0, L_00000272ec7b9370;  1 drivers
v00000272ec77d7b0_0 .net "data", 0 0, L_00000272ec774570;  alias, 1 drivers
v00000272ec77de90_0 .net "we", 0 0, L_00000272ec7b9990;  alias, 1 drivers
S_00000272ec7847d0 .scope module, "bitcells[3]" "bitcell" 4 9, 2 1 0, S_00000272ec7855e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec7b89d0 .functor NMOS 1, L_00000272ec7b9c30, L_00000272ec7b95a0, C4<0>, C4<0>;
L_00000272ec7b9840 .functor AND 1, v00000272ec7820d0_0, L_00000272ec776410, C4<1>, C4<1>;
L_00000272ec7b95a0 .functor AND 1, L_00000272ec7ba250, L_00000272ec776410, C4<1>, C4<1>;
L_00000272ec7ba250 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec77c950_0 .net *"_ivl_3", 0 0, L_00000272ec7ba250;  1 drivers
v00000272ec77c310_0 .net "inp", 0 0, L_00000272ec774ed0;  1 drivers
v00000272ec77da30_0 .net8 "outp", 0 0, L_00000272ec7b89d0;  1 drivers, strength-aware
v00000272ec77dc10_0 .net "pre_outp", 0 0, L_00000272ec7b9c30;  1 drivers
v00000272ec77d8f0_0 .net "re", 0 0, L_00000272ec7b95a0;  1 drivers
v00000272ec77dcb0_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec77c3b0_0 .net "sel", 0 0, L_00000272ec776410;  alias, 1 drivers
v00000272ec77dd50_0 .net "we", 0 0, L_00000272ec7b9840;  1 drivers
S_00000272ec784960 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec7847d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec7ba090 .functor NAND 1, L_00000272ec7b9840, L_00000272ec774ed0, C4<1>, C4<1>;
L_00000272ec7b90d0 .functor NAND 1, L_00000272ec7b9840, L_00000272ec7b9450, C4<1>, C4<1>;
L_00000272ec7b9450 .functor NOT 1, L_00000272ec774ed0, C4<0>, C4<0>, C4<0>;
L_00000272ec7b9c30 .functor NAND 1, L_00000272ec7ba090, L_00000272ec7b87a0, C4<1>, C4<1>;
L_00000272ec7b87a0 .functor NAND 1, L_00000272ec7b90d0, L_00000272ec7b9c30, C4<1>, C4<1>;
v00000272ec77ddf0_0 .net "Q", 0 0, L_00000272ec7b9c30;  alias, 1 drivers
v00000272ec77e070_0 .net "Q1", 0 0, L_00000272ec7ba090;  1 drivers
v00000272ec77c810_0 .net "Qn", 0 0, L_00000272ec7b87a0;  1 drivers
v00000272ec77c770_0 .net "Qn1", 0 0, L_00000272ec7b90d0;  1 drivers
v00000272ec77c590_0 .net *"_ivl_2", 0 0, L_00000272ec7b9450;  1 drivers
v00000272ec77d710_0 .net "data", 0 0, L_00000272ec774ed0;  alias, 1 drivers
v00000272ec77d850_0 .net "we", 0 0, L_00000272ec7b9840;  alias, 1 drivers
S_00000272ec784e10 .scope module, "bitcells[4]" "bitcell" 4 9, 2 1 0, S_00000272ec7855e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec7b9680 .functor NMOS 1, L_00000272ec7b8a40, L_00000272ec7b88f0, C4<0>, C4<0>;
L_00000272ec7b86c0 .functor AND 1, v00000272ec7820d0_0, L_00000272ec776410, C4<1>, C4<1>;
L_00000272ec7b88f0 .functor AND 1, L_00000272ec7b9140, L_00000272ec776410, C4<1>, C4<1>;
L_00000272ec7b9140 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec77ba50_0 .net *"_ivl_3", 0 0, L_00000272ec7b9140;  1 drivers
v00000272ec77ca90_0 .net "inp", 0 0, L_00000272ec776730;  1 drivers
v00000272ec77bc30_0 .net8 "outp", 0 0, L_00000272ec7b9680;  1 drivers, strength-aware
v00000272ec77bcd0_0 .net "pre_outp", 0 0, L_00000272ec7b8a40;  1 drivers
v00000272ec77bd70_0 .net "re", 0 0, L_00000272ec7b88f0;  1 drivers
v00000272ec77be10_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec77d0d0_0 .net "sel", 0 0, L_00000272ec776410;  alias, 1 drivers
v00000272ec77cb30_0 .net "we", 0 0, L_00000272ec7b86c0;  1 drivers
S_00000272ec785130 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec784e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec7b9530 .functor NAND 1, L_00000272ec7b86c0, L_00000272ec776730, C4<1>, C4<1>;
L_00000272ec7b8ce0 .functor NAND 1, L_00000272ec7b86c0, L_00000272ec7ba170, C4<1>, C4<1>;
L_00000272ec7ba170 .functor NOT 1, L_00000272ec776730, C4<0>, C4<0>, C4<0>;
L_00000272ec7b8a40 .functor NAND 1, L_00000272ec7b9530, L_00000272ec7b8810, C4<1>, C4<1>;
L_00000272ec7b8810 .functor NAND 1, L_00000272ec7b8ce0, L_00000272ec7b8a40, C4<1>, C4<1>;
v00000272ec77df30_0 .net "Q", 0 0, L_00000272ec7b8a40;  alias, 1 drivers
v00000272ec77e110_0 .net "Q1", 0 0, L_00000272ec7b9530;  1 drivers
v00000272ec77bb90_0 .net "Qn", 0 0, L_00000272ec7b8810;  1 drivers
v00000272ec77baf0_0 .net "Qn1", 0 0, L_00000272ec7b8ce0;  1 drivers
v00000272ec77b9b0_0 .net *"_ivl_2", 0 0, L_00000272ec7ba170;  1 drivers
v00000272ec77c450_0 .net "data", 0 0, L_00000272ec776730;  alias, 1 drivers
v00000272ec77c6d0_0 .net "we", 0 0, L_00000272ec7b86c0;  alias, 1 drivers
S_00000272ec78c5e0 .scope module, "bitcells[5]" "bitcell" 4 9, 2 1 0, S_00000272ec7855e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec7b97d0 .functor NMOS 1, L_00000272ec7b9a00, L_00000272ec7b96f0, C4<0>, C4<0>;
L_00000272ec7b9a70 .functor AND 1, v00000272ec7820d0_0, L_00000272ec776410, C4<1>, C4<1>;
L_00000272ec7b96f0 .functor AND 1, L_00000272ec7b9ca0, L_00000272ec776410, C4<1>, C4<1>;
L_00000272ec7b9ca0 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec77c090_0 .net *"_ivl_3", 0 0, L_00000272ec7b9ca0;  1 drivers
v00000272ec77cf90_0 .net "inp", 0 0, L_00000272ec774390;  1 drivers
v00000272ec77d030_0 .net8 "outp", 0 0, L_00000272ec7b97d0;  1 drivers, strength-aware
v00000272ec77f6f0_0 .net "pre_outp", 0 0, L_00000272ec7b9a00;  1 drivers
v00000272ec77e1b0_0 .net "re", 0 0, L_00000272ec7b96f0;  1 drivers
v00000272ec780910_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec780050_0 .net "sel", 0 0, L_00000272ec776410;  alias, 1 drivers
v00000272ec77ec50_0 .net "we", 0 0, L_00000272ec7b9a70;  1 drivers
S_00000272ec78c770 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec78c5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec7b9610 .functor NAND 1, L_00000272ec7b9a70, L_00000272ec774390, C4<1>, C4<1>;
L_00000272ec7b8ab0 .functor NAND 1, L_00000272ec7b9a70, L_00000272ec7b9e60, C4<1>, C4<1>;
L_00000272ec7b9e60 .functor NOT 1, L_00000272ec774390, C4<0>, C4<0>, C4<0>;
L_00000272ec7b9a00 .functor NAND 1, L_00000272ec7b9610, L_00000272ec7b9df0, C4<1>, C4<1>;
L_00000272ec7b9df0 .functor NAND 1, L_00000272ec7b8ab0, L_00000272ec7b9a00, C4<1>, C4<1>;
v00000272ec77c9f0_0 .net "Q", 0 0, L_00000272ec7b9a00;  alias, 1 drivers
v00000272ec77bf50_0 .net "Q1", 0 0, L_00000272ec7b9610;  1 drivers
v00000272ec77beb0_0 .net "Qn", 0 0, L_00000272ec7b9df0;  1 drivers
v00000272ec77cdb0_0 .net "Qn1", 0 0, L_00000272ec7b8ab0;  1 drivers
v00000272ec77bff0_0 .net *"_ivl_2", 0 0, L_00000272ec7b9e60;  1 drivers
v00000272ec77cef0_0 .net "data", 0 0, L_00000272ec774390;  alias, 1 drivers
v00000272ec77ce50_0 .net "we", 0 0, L_00000272ec7b9a70;  alias, 1 drivers
S_00000272ec78a9c0 .scope module, "bitcells[6]" "bitcell" 4 9, 2 1 0, S_00000272ec7855e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec7b8b20 .functor NMOS 1, L_00000272ec7b8ea0, L_00000272ec7b8d50, C4<0>, C4<0>;
L_00000272ec7b8c00 .functor AND 1, v00000272ec7820d0_0, L_00000272ec776410, C4<1>, C4<1>;
L_00000272ec7b8d50 .functor AND 1, L_00000272ec7b9290, L_00000272ec776410, C4<1>, C4<1>;
L_00000272ec7b9290 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec77f8d0_0 .net *"_ivl_3", 0 0, L_00000272ec7b9290;  1 drivers
v00000272ec77e430_0 .net "inp", 0 0, L_00000272ec775970;  1 drivers
v00000272ec77ecf0_0 .net8 "outp", 0 0, L_00000272ec7b8b20;  1 drivers, strength-aware
v00000272ec780870_0 .net "pre_outp", 0 0, L_00000272ec7b8ea0;  1 drivers
v00000272ec77eed0_0 .net "re", 0 0, L_00000272ec7b8d50;  1 drivers
v00000272ec77ebb0_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec77e9d0_0 .net "sel", 0 0, L_00000272ec776410;  alias, 1 drivers
v00000272ec77ed90_0 .net "we", 0 0, L_00000272ec7b8c00;  1 drivers
S_00000272ec78b960 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec78a9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec7b9760 .functor NAND 1, L_00000272ec7b8c00, L_00000272ec775970, C4<1>, C4<1>;
L_00000272ec7b9ae0 .functor NAND 1, L_00000272ec7b8c00, L_00000272ec7b9d80, C4<1>, C4<1>;
L_00000272ec7b9d80 .functor NOT 1, L_00000272ec775970, C4<0>, C4<0>, C4<0>;
L_00000272ec7b8ea0 .functor NAND 1, L_00000272ec7b9760, L_00000272ec7b9ed0, C4<1>, C4<1>;
L_00000272ec7b9ed0 .functor NAND 1, L_00000272ec7b9ae0, L_00000272ec7b8ea0, C4<1>, C4<1>;
v00000272ec77e570_0 .net "Q", 0 0, L_00000272ec7b8ea0;  alias, 1 drivers
v00000272ec780230_0 .net "Q1", 0 0, L_00000272ec7b9760;  1 drivers
v00000272ec77e390_0 .net "Qn", 0 0, L_00000272ec7b9ed0;  1 drivers
v00000272ec77f790_0 .net "Qn1", 0 0, L_00000272ec7b9ae0;  1 drivers
v00000272ec77f830_0 .net *"_ivl_2", 0 0, L_00000272ec7b9d80;  1 drivers
v00000272ec77fc90_0 .net "data", 0 0, L_00000272ec775970;  alias, 1 drivers
v00000272ec780690_0 .net "we", 0 0, L_00000272ec7b8c00;  alias, 1 drivers
S_00000272ec78baf0 .scope module, "bitcells[7]" "bitcell" 4 9, 2 1 0, S_00000272ec7855e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outp";
L_00000272ec7b8e30 .functor NMOS 1, L_00000272ec7ba020, L_00000272ec7b8f80, C4<0>, C4<0>;
L_00000272ec7b8f10 .functor AND 1, v00000272ec7820d0_0, L_00000272ec776410, C4<1>, C4<1>;
L_00000272ec7b8f80 .functor AND 1, L_00000272ec7b8ff0, L_00000272ec776410, C4<1>, C4<1>;
L_00000272ec7b8ff0 .functor NOT 1, v00000272ec7820d0_0, C4<0>, C4<0>, C4<0>;
v00000272ec77ee30_0 .net *"_ivl_3", 0 0, L_00000272ec7b8ff0;  1 drivers
v00000272ec7805f0_0 .net "inp", 0 0, L_00000272ec774b10;  1 drivers
v00000272ec780730_0 .net8 "outp", 0 0, L_00000272ec7b8e30;  1 drivers, strength-aware
v00000272ec77fbf0_0 .net "pre_outp", 0 0, L_00000272ec7ba020;  1 drivers
v00000272ec77e250_0 .net "re", 0 0, L_00000272ec7b8f80;  1 drivers
v00000272ec780370_0 .net "rw", 0 0, v00000272ec7820d0_0;  alias, 1 drivers
v00000272ec77f0b0_0 .net "sel", 0 0, L_00000272ec776410;  alias, 1 drivers
v00000272ec7800f0_0 .net "we", 0 0, L_00000272ec7b8f10;  1 drivers
S_00000272ec78ab50 .scope module, "dff_inst1" "dff" 2 13, 3 2 0, S_00000272ec78baf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000272ec7b9f40 .functor NAND 1, L_00000272ec7b8f10, L_00000272ec774b10, C4<1>, C4<1>;
L_00000272ec7b8dc0 .functor NAND 1, L_00000272ec7b8f10, L_00000272ec7b9fb0, C4<1>, C4<1>;
L_00000272ec7b9fb0 .functor NOT 1, L_00000272ec774b10, C4<0>, C4<0>, C4<0>;
L_00000272ec7ba020 .functor NAND 1, L_00000272ec7b9f40, L_00000272ec7b8b90, C4<1>, C4<1>;
L_00000272ec7b8b90 .functor NAND 1, L_00000272ec7b8dc0, L_00000272ec7ba020, C4<1>, C4<1>;
v00000272ec77e610_0 .net "Q", 0 0, L_00000272ec7ba020;  alias, 1 drivers
v00000272ec77f970_0 .net "Q1", 0 0, L_00000272ec7b9f40;  1 drivers
v00000272ec77fb50_0 .net "Qn", 0 0, L_00000272ec7b8b90;  1 drivers
v00000272ec77f470_0 .net "Qn1", 0 0, L_00000272ec7b8dc0;  1 drivers
v00000272ec77fa10_0 .net *"_ivl_2", 0 0, L_00000272ec7b9fb0;  1 drivers
v00000272ec77fe70_0 .net "data", 0 0, L_00000272ec774b10;  alias, 1 drivers
v00000272ec7802d0_0 .net "we", 0 0, L_00000272ec7b8f10;  alias, 1 drivers
S_00000272ec78bfa0 .scope module, "demux1to8bit_inst1" "demux1to8bit" 5 12, 6 1 0, S_00000272ec7421e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 3 "addr";
    .port_info 2 /OUTPUT 8 "outp";
L_00000272ec7b9060 .functor NOT 1, L_00000272ec776690, C4<0>, C4<0>, C4<0>;
L_00000272ec7b91b0 .functor NOT 1, L_00000272ec776870, C4<0>, C4<0>, C4<0>;
L_00000272ec7b9220 .functor NOT 1, L_00000272ec775650, C4<0>, C4<0>, C4<0>;
L_00000272ec7bb2f0 .functor AND 1, v00000272ec781450_0, L_00000272ec7b9060, L_00000272ec7b91b0, L_00000272ec7b9220;
L_00000272ec7baa30 .functor AND 1, v00000272ec781450_0, L_00000272ec7b9060, L_00000272ec7b91b0, L_00000272ec775a10;
L_00000272ec7bbc20 .functor AND 1, v00000272ec781450_0, L_00000272ec7b9060, L_00000272ec7755b0, L_00000272ec7b9220;
L_00000272ec7bb360 .functor AND 1, v00000272ec781450_0, L_00000272ec7b9060, L_00000272ec774c50, L_00000272ec7762d0;
L_00000272ec7bbc90 .functor AND 1, v00000272ec781450_0, L_00000272ec775ab0, L_00000272ec7b91b0, L_00000272ec7b9220;
L_00000272ec7ba560 .functor AND 1, v00000272ec781450_0, L_00000272ec7756f0, L_00000272ec7b91b0, L_00000272ec774cf0;
L_00000272ec7bb3d0 .functor AND 1, v00000272ec781450_0, L_00000272ec776910, L_00000272ec774430, L_00000272ec7b9220;
L_00000272ec7ba3a0 .functor AND 1, v00000272ec781450_0, L_00000272ec775dd0, L_00000272ec775d30, L_00000272ec7764b0;
v00000272ec77ea70_0 .net *"_ivl_11", 0 0, L_00000272ec775650;  1 drivers
v00000272ec77ef70_0 .net *"_ivl_13", 0 0, L_00000272ec7bb2f0;  1 drivers
v00000272ec77fd30_0 .net *"_ivl_19", 0 0, L_00000272ec7baa30;  1 drivers
v00000272ec77f510_0 .net *"_ivl_24", 0 0, L_00000272ec775a10;  1 drivers
v00000272ec780410_0 .net *"_ivl_26", 0 0, L_00000272ec7bbc20;  1 drivers
v00000272ec77e930_0 .net *"_ivl_3", 0 0, L_00000272ec776690;  1 drivers
v00000272ec77f010_0 .net *"_ivl_30", 0 0, L_00000272ec7755b0;  1 drivers
v00000272ec77e2f0_0 .net *"_ivl_33", 0 0, L_00000272ec7bb360;  1 drivers
v00000272ec77e6b0_0 .net *"_ivl_37", 0 0, L_00000272ec774c50;  1 drivers
v00000272ec77f5b0_0 .net *"_ivl_39", 0 0, L_00000272ec7762d0;  1 drivers
v00000272ec77fdd0_0 .net *"_ivl_41", 0 0, L_00000272ec7bbc90;  1 drivers
v00000272ec77ff10_0 .net *"_ivl_44", 0 0, L_00000272ec775ab0;  1 drivers
v00000272ec77e750_0 .net *"_ivl_48", 0 0, L_00000272ec7ba560;  1 drivers
v00000272ec77ffb0_0 .net *"_ivl_51", 0 0, L_00000272ec7756f0;  1 drivers
v00000272ec77f290_0 .net *"_ivl_54", 0 0, L_00000272ec774cf0;  1 drivers
v00000272ec77e7f0_0 .net *"_ivl_56", 0 0, L_00000272ec7bb3d0;  1 drivers
v00000272ec77eb10_0 .net *"_ivl_59", 0 0, L_00000272ec776910;  1 drivers
v00000272ec77f150_0 .net *"_ivl_61", 0 0, L_00000272ec774430;  1 drivers
v00000272ec77f1f0_0 .net *"_ivl_64", 0 0, L_00000272ec7ba3a0;  1 drivers
v00000272ec77f330_0 .net *"_ivl_68", 0 0, L_00000272ec775dd0;  1 drivers
v00000272ec7804b0_0 .net *"_ivl_7", 0 0, L_00000272ec776870;  1 drivers
v00000272ec77f3d0_0 .net *"_ivl_70", 0 0, L_00000272ec775d30;  1 drivers
v00000272ec77f650_0 .net *"_ivl_72", 0 0, L_00000272ec7764b0;  1 drivers
v00000272ec77fab0_0 .net "addr", 2 0, v00000272ec781bd0_0;  alias, 1 drivers
v00000272ec780550_0 .net "inp", 0 0, v00000272ec781450_0;  alias, 1 drivers
v00000272ec781810 .array "not_addr", 0 2;
v00000272ec781810_0 .net v00000272ec781810 0, 0 0, L_00000272ec7b9060; 1 drivers
v00000272ec781810_1 .net v00000272ec781810 1, 0 0, L_00000272ec7b91b0; 1 drivers
v00000272ec781810_2 .net v00000272ec781810 2, 0 0, L_00000272ec7b9220; 1 drivers
v00000272ec782e90_0 .net "outp", 7 0, L_00000272ec776370;  alias, 1 drivers
L_00000272ec776690 .part v00000272ec781bd0_0, 0, 1;
L_00000272ec776870 .part v00000272ec781bd0_0, 1, 1;
L_00000272ec775650 .part v00000272ec781bd0_0, 2, 1;
L_00000272ec775a10 .part v00000272ec781bd0_0, 2, 1;
L_00000272ec7755b0 .part v00000272ec781bd0_0, 1, 1;
L_00000272ec774c50 .part v00000272ec781bd0_0, 1, 1;
L_00000272ec7762d0 .part v00000272ec781bd0_0, 2, 1;
L_00000272ec775ab0 .part v00000272ec781bd0_0, 0, 1;
L_00000272ec7756f0 .part v00000272ec781bd0_0, 0, 1;
L_00000272ec774cf0 .part v00000272ec781bd0_0, 2, 1;
L_00000272ec776910 .part v00000272ec781bd0_0, 0, 1;
L_00000272ec774430 .part v00000272ec781bd0_0, 1, 1;
LS_00000272ec776370_0_0 .concat8 [ 1 1 1 1], L_00000272ec7bb2f0, L_00000272ec7baa30, L_00000272ec7bbc20, L_00000272ec7bb360;
LS_00000272ec776370_0_4 .concat8 [ 1 1 1 1], L_00000272ec7bbc90, L_00000272ec7ba560, L_00000272ec7bb3d0, L_00000272ec7ba3a0;
L_00000272ec776370 .concat8 [ 4 4 0 0], LS_00000272ec776370_0_0, LS_00000272ec776370_0_4;
L_00000272ec775dd0 .part v00000272ec781bd0_0, 0, 1;
L_00000272ec775d30 .part v00000272ec781bd0_0, 1, 1;
L_00000272ec7764b0 .part v00000272ec781bd0_0, 2, 1;
    .scope S_00000272ec6dd7a0;
T_0 ;
    %vpi_call 2 41 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000001, S_00000272ec6dd7a0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000272ec6d98a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000272ec6da7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000272ec6db7e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000272ec6da7a0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000272ec6da7a0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000272ec6d98a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000272ec6da7a0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000272ec6db7e0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000272ec6da7a0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000272ec6db7e0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000272ec6da7a0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000272ec6da7a0_0, 0;
    %delay 10, 0;
    %end;
    .thread T_0;
    .scope S_00000272ec5cdaf0;
T_1 ;
    %vpi_call 4 33 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 4 34 "$dumpvars", 32'sb00000000000000000000000000000001, S_00000272ec5cdaf0 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000272ec73af50_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000272ec739150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000272ec739b50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000272ec739b50_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000272ec739150_0, 0;
    %pushi/vec4 170, 0, 8;
    %assign/vec4 v00000272ec73af50_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000272ec739150_0, 0;
    %delay 10, 0;
    %pushi/vec4 204, 0, 8;
    %assign/vec4 v00000272ec73af50_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000272ec739150_0, 0;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v00000272ec73af50_0, 0;
    %delay 10, 0;
    %end;
    .thread T_1;
    .scope S_00000272ec5cdc80;
T_2 ;
    %vpi_call 3 33 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 3 34 "$dumpvars", 32'sb00000000000000000000000000000001, S_00000272ec5cdc80 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000272ec73acd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000272ec73ae10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000272ec73acd0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000272ec73acd0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000272ec73ae10_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000272ec73ae10_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000272ec73acd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000272ec73ae10_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000272ec73ae10_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000272ec73acd0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000272ec73ae10_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000272ec73ae10_0, 0;
    %delay 10, 0;
    %end;
    .thread T_2;
    .scope S_00000272ec5c6740;
T_3 ;
    %vpi_call 5 48 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 5 49 "$dumpvars", 32'sb00000000000000000000000000000001, S_00000272ec5c6740 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000272ec780ff0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000272ec781bd0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000272ec7820d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000272ec781450_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000272ec781450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000272ec7820d0_0, 0;
    %pushi/vec4 170, 0, 8;
    %assign/vec4 v00000272ec780ff0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000272ec781bd0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000272ec781450_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000272ec781450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000272ec7820d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000272ec781bd0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000272ec781450_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000272ec781450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000272ec7820d0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000272ec781bd0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000272ec7820d0_0, 0;
    %pushi/vec4 171, 0, 8;
    %assign/vec4 v00000272ec780ff0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000272ec7820d0_0, 0;
    %delay 10, 0;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    ".\bitcell.v";
    ".\dff.v";
    ".\bytecell.v";
    ".\ram.v";
    ".\demux1to8bit.v";
