// Seed: 2465017360
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  logic id_3;
  wire  id_4;
endmodule
module module_1;
  wire id_1;
  ;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_2 #(
    parameter id_4 = 32'd59
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire _id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = id_3;
  logic [id_4 : 1] id_8 = -1, id_9 = 1;
  module_0 modCall_1 (
      id_3,
      id_7
  );
  logic id_10;
  ;
  assign id_10 = {1'b0 - id_6, id_6, -1, id_10};
endmodule
