Warning (10268): Verilog HDL information at datapath.v(551): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 551
