<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7z020clg484-1" LaunchTime="1699817801">
  <File Type="POSTROUTE-PHYSOPT-RQS-RPT" Name="postroute_physopt_report_qor_suggestions_0.rpt"/>
  <File Type="ROUTE-RQS-RPT" Name="route_report_qor_suggestions_0.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-RQS" Name="top_zedboard_postroute_physopted.rqs"/>
  <File Type="ROUTE-RQS" Name="top_zedboard_routed.rqs"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="RDI-RDI" Name="top_zedboard.vdi"/>
  <File Type="BG-DRC" Name="top_zedboard.drc"/>
  <File Type="BG-BGN" Name="top_zedboard.bgn"/>
  <File Type="BITSTR-SYSDEF" Name="top_zedboard.sysdef"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="top_zedboard.ltx"/>
  <File Type="RBD_FILE" Name="top_zedboard.rbd"/>
  <File Type="NPI_FILE" Name="top_zedboard.npi"/>
  <File Type="RNPI_FILE" Name="top_zedboard.rnpi"/>
  <File Type="CFI_FILE" Name="top_zedboard.cfi"/>
  <File Type="RCFI_FILE" Name="top_zedboard.rcfi"/>
  <File Type="PL-PDI-FILE" Name="top_zedboard_pld.pdi"/>
  <File Type="BOOT-PDI-FILE" Name="top_zedboard_boot.pdi"/>
  <File Type="PDI-FILE" Name="top_zedboard.pdi"/>
  <File Type="BITSTR-MMI" Name="top_zedboard.mmi"/>
  <File Type="BITSTR-BMM" Name="top_zedboard_bd.bmm"/>
  <File Type="BITSTR-NKY" Name="top_zedboard.nky"/>
  <File Type="BITSTR-RBT" Name="top_zedboard.rbt"/>
  <File Type="BITSTR-MSK" Name="top_zedboard.msk"/>
  <File Type="BG-BIN" Name="top_zedboard.bin"/>
  <File Type="BG-BIT" Name="top_zedboard.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="top_zedboard_bus_skew_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="top_zedboard_bus_skew_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="top_zedboard_bus_skew_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="top_zedboard_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="top_zedboard_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="top_zedboard_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="top_zedboard_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="top_zedboard_postroute_physopt.dcp"/>
  <File Type="ROUTE-RQS-PB" Name="top_zedboard_rqs_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="top_zedboard_bus_skew_routed.rpx"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="top_zedboard_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW" Name="top_zedboard_bus_skew_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="top_zedboard_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-SIMILARITY" Name="top_zedboard_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-TIMING-RPX" Name="top_zedboard_timing_summary_routed.rpx"/>
  <File Type="ROUTE-TIMING-PB" Name="top_zedboard_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="top_zedboard_timing_summary_routed.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="top_zedboard_route_status.pb"/>
  <File Type="ROUTE-STATUS" Name="top_zedboard_route_status.rpt"/>
  <File Type="ROUTE-PWR-RPX" Name="top_zedboard_power_routed.rpx"/>
  <File Type="ROUTE-PWR-SUM" Name="top_zedboard_power_summary_routed.pb"/>
  <File Type="ROUTE-PWR" Name="top_zedboard_power_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="top_zedboard_methodology_drc_routed.pb"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="top_zedboard_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="top_zedboard_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-RPX" Name="top_zedboard_drc_routed.rpx"/>
  <File Type="ROUTE-DRC-PB" Name="top_zedboard_drc_routed.pb"/>
  <File Type="ROUTE-DRC" Name="top_zedboard_drc_routed.rpt"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="top_zedboard_routed_bb.dcp"/>
  <File Type="ROUTE-DCP" Name="top_zedboard_routed.dcp"/>
  <File Type="ROUTE-ERROR-DCP" Name="top_zedboard_routed_error.dcp"/>
  <File Type="PHYSOPT-TIMING" Name="top_zedboard_timing_summary_physopted.rpt"/>
  <File Type="PHYSOPT-DRC" Name="top_zedboard_drc_physopted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="top_zedboard_physopt.dcp"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="top_zedboard_timing_summary_postplace_pwropted.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="top_zedboard_postplace_pwropt.dcp"/>
  <File Type="PLACE-RQA-PB" Name="top_zedboard_rqa_placed.pb"/>
  <File Type="PLACE-TIMING" Name="top_zedboard_timing_summary_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="top_zedboard_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="top_zedboard_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-CTRL" Name="top_zedboard_control_sets_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="top_zedboard_utilization_placed.pb"/>
  <File Type="PLACE-UTIL" Name="top_zedboard_utilization_placed.rpt"/>
  <File Type="PLACE-CLK" Name="top_zedboard_clock_utilization_placed.rpt"/>
  <File Type="PLACE-IO" Name="top_zedboard_io_placed.rpt"/>
  <File Type="PLACE-DCP" Name="top_zedboard_placed.dcp"/>
  <File Type="PWROPT-TIMING" Name="top_zedboard_timing_summary_pwropted.rpt"/>
  <File Type="PWROPT-DRC" Name="top_zedboard_drc_pwropted.rpt"/>
  <File Type="PWROPT-DCP" Name="top_zedboard_pwropt.dcp"/>
  <File Type="OPT-RQA-PB" Name="top_zedboard_rqa_opted.pb"/>
  <File Type="OPT-TIMING" Name="top_zedboard_timing_summary_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="top_zedboard.hwdef"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="top_zedboard_methodology_drc_opted.rpt"/>
  <File Type="OPT-DRC" Name="top_zedboard_drc_opted.rpt"/>
  <File Type="OPT-DCP" Name="top_zedboard_opt.dcp"/>
  <File Type="INIT-TIMING" Name="top_zedboard_timing_summary_init.rpt"/>
  <File Type="REPORTS-TCL" Name="top_zedboard_reports.tcl"/>
  <File Type="PA-TCL" Name="top_zedboard.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../HDL_SRC/CORE/core_general.vh">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
        <Attr Name="IsVisible" Val="1"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../HDL_SRC/CORE/Execute/alu.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../HDL_SRC/CORE/Execute/comp.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../HDL_SRC/CORE/CSR/csr.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../HDL_SRC/Board_Common/dfilter.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../HDL_SRC/Peripheral/GPIO/fnc_gpio.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../HDL_SRC/Peripheral/Timer/fnc_timer.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../HDL_SRC/Peripheral/UART/fnc_uart.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../HDL_SRC/Peripheral/VGA/fnc_vgacontroller.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../HDL_SRC/CORE/instruction_decode/instruction_decode.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../HDL_SRC/Peripheral/LocalBus/localbus.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../HDL_SRC/CORE/instruction_decode/obuf.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../HDL_SRC/CORE/MemoryAccess/ram.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../HDL_SRC/Board_Common/refclk.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../HDL_SRC/Peripheral/GPIO/reg_gpio.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../HDL_SRC/Board_Common/reg_ronly.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../HDL_SRC/Board_Common/reg_rw.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../HDL_SRC/Peripheral/Timer/reg_timer.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../HDL_SRC/Peripheral/UART/reg_uart.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../HDL_SRC/Peripheral/VGA/reg_vga.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../HDL_SRC/CORE/RegisterFile/register.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../HDL_SRC/CORE/RegisterFile/register_file.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../HDL_SRC/CORE/Fetch/rom.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../HDL_SRC/CORE/StateMachine/statemachine.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../HDL_SRC/Board_Common/synchronizer.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../HDL_SRC/CORE/_top/top_core.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../HDL_SRC/CORE/Execute/top_execute.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../HDL_SRC/CORE/Fetch/top_fetch.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../HDL_SRC/Peripheral/GPIO/top_gpio.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../HDL_SRC/Peripheral/Timer/top_timer.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../HDL_SRC/Peripheral/UART/top_uart.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../HDL_SRC/Peripheral/VGA/top_vgacontroller.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../HDL_SRC/CORE/WriteBack/writeback.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/top_zedboard.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../fw/night.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../fw/night.coe"/>
        <Attr Name="ImportTime" Val="1697562593"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../HDL_SRC/Peripheral/VGA/vga.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL_SRC/Peripheral/VGA/vga.coe"/>
        <Attr Name="ImportTime" Val="1694462070"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../fw/night.rom.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../fw/night.ram.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="top_zedboard"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/pin.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/pin.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="blk_mem_gen_1"/>
  <BlockFileSet Type="BlockSrcs" Name="main_clk"/>
  <BlockFileSet Type="BlockSrcs" Name="vram"/>
</GenRun>
