
---------- Begin Simulation Statistics ----------
final_tick                               371585417000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 151411                       # Simulator instruction rate (inst/s)
host_mem_usage                                 685116                       # Number of bytes of host memory used
host_op_rate                                   278860                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   660.46                       # Real time elapsed on the host
host_tick_rate                              562619822                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184174839                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.371585                       # Number of seconds simulated
sim_ticks                                371585417000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.955744                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10561008                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565684                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1456                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562150                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 30                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             215                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              185                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570398                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2736                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           97                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184174839                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.715854                       # CPI: cycles per instruction
system.cpu.discardedOps                          4315                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44895271                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086493                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169156                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       154331962                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.269117                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        371585417                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640482     53.02%     53.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082680      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84336932     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184174839                       # Class of committed instruction
system.cpu.tickCycles                       217253455                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1311972                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2628250                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           52                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1315885                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          266                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2632249                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            266                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 371585417000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                415                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1311800                       # Transaction distribution
system.membus.trans_dist::CleanEvict              159                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1315876                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1315876                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           415                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3944541                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3944541                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    672791296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               672791296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1316291                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1316291    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1316291                       # Request fanout histogram
system.membus.respLayer1.occupancy        22796109000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         23617050000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 371585417000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               475                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2627463                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           57                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             590                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1315889                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1315889                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           280                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          195                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          617                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3947996                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3948613                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        86272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    673727232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              673813504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1312225                       # Total snoops (count)
system.tol2bus.snoopTraffic                 335820800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2628589                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000121                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010998                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2628271     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    318      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2628589                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        13158009000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11844762993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2520000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 371585417000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   17                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   49                       # number of demand (read+write) hits
system.l2.demand_hits::total                       66                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  17                       # number of overall hits
system.l2.overall_hits::.cpu.data                  49                       # number of overall hits
system.l2.overall_hits::total                      66                       # number of overall hits
system.l2.demand_misses::.cpu.inst                263                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1316035                       # number of demand (read+write) misses
system.l2.demand_misses::total                1316298                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               263                       # number of overall misses
system.l2.overall_misses::.cpu.data           1316035                       # number of overall misses
system.l2.overall_misses::total               1316298                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     32141000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 164576796000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     164608937000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     32141000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 164576796000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    164608937000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              280                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1316084                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1316364                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             280                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1316084                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1316364                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.939286                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999963                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999950                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.939286                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999963                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999950                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 122209.125475                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 125055.029691                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 125054.461072                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 122209.125475                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 125055.029691                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 125054.461072                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1311800                       # number of writebacks
system.l2.writebacks::total                   1311800                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           263                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1316028                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1316291                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          263                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1316028                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1316291                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     26881000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 138255547000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 138282428000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     26881000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 138255547000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 138282428000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.939286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999957                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999945                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.939286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999957                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999945                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 102209.125475                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 105055.171319                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105054.602668                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 102209.125475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 105055.171319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105054.602668                       # average overall mshr miss latency
system.l2.replacements                        1312225                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1315663                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1315663                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1315663                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1315663                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           55                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               55                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           55                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           55                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    13                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         1315876                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1315876                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 164556491000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  164556491000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1315889                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1315889                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999990                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999990                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 125054.709562                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125054.709562                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1315876                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1315876                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 138238971000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 138238971000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999990                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999990                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 105054.709562                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 105054.709562                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          263                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              263                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     32141000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32141000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          280                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            280                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.939286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.939286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 122209.125475                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 122209.125475                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          263                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          263                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     26881000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26881000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.939286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.939286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 102209.125475                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 102209.125475                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            36                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                36                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          159                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             159                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     20305000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     20305000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          195                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           195                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.815385                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.815385                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 127704.402516                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 127704.402516                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          152                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          152                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     16576000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     16576000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.779487                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.779487                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 109052.631579                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 109052.631579                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 371585417000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4039.610443                       # Cycle average of tags in use
system.l2.tags.total_refs                     2632190                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1316321                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999657                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.075086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         3.253643                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4036.281714                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000794                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.985420                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986233                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          324                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3236                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          501                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11845109                       # Number of tag accesses
system.l2.tags.data_accesses                 11845109                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 371585417000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          67328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336903168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336970496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        67328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         67328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    335820800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       335820800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1316028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1316291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1311800                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1311800                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            181191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         906664128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             906845319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       181191                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           181191                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      903751290                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            903751290                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      903751290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           181191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        906664128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1810596609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5247200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5264112.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000551293750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       263536                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       263536                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7968587                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5002403                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1316291                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1311800                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5265164                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5247200                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            329160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            328984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            328916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           328892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           329124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           329104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           329128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           328932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            327920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            328009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            328108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            328060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            328016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            328032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            328040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            327920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            327808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            327808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           327744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           327992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           327984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           327964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           327920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           327852                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 144718109500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26325820000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            243439934500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27485.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46235.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4736867                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4712852                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5265164                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5247200                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1316053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1316053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1316154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1316155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 257632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 257635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 263484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 263491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 263539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 263541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 263541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 263541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 263547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 263545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 263541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 263540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 263539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 263539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 263539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 263538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 263536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 263536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 257691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 257686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1062621                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    633.141366                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   502.917744                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   371.977734                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        24494      2.31%      2.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19054      1.79%      4.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       431713     40.63%     44.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7570      0.71%     45.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        54127      5.09%     50.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7973      0.75%     51.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        40622      3.82%     55.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12895      1.21%     56.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       464173     43.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1062621                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       263536                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.978887                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.906273                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     25.061095                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        263533    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        263536                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       263536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.910665                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.906015                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.416763                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               51      0.02%      0.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      0.00%      0.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11689      4.44%      4.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      0.00%      4.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20           251764     95.53%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               15      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        263536                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              336970496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               335819328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336970496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            335820800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       906.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       903.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    906.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    903.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  371585244000                       # Total gap between requests
system.mem_ctrls.avgGap                     141389.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        67328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336903168                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    335819328                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 181191.179523603321                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 906664127.779804706573                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 903747328.706390023232                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1052                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5264112                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5247200                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     45418000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 243394516500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8818711573250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     43173.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46236.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1680650.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3792910800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2015979900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18793479600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13692435840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     29332464720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      85147518840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      70985626560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       223760416260                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        602.177604                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 180861478500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12407980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 178315958500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3794210280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2016666795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18799791360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13697828100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     29332464720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      85174202820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      70963155840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       223778319915                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        602.225786                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 180801603500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12407980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 178375833500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    371585417000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371585417000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31734073                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31734073                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31734073                       # number of overall hits
system.cpu.icache.overall_hits::total        31734073                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          280                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            280                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          280                       # number of overall misses
system.cpu.icache.overall_misses::total           280                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     34082000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34082000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     34082000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34082000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31734353                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31734353                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31734353                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31734353                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 121721.428571                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 121721.428571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 121721.428571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 121721.428571                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           57                       # number of writebacks
system.cpu.icache.writebacks::total                57                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          280                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          280                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          280                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          280                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     33522000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33522000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     33522000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33522000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 119721.428571                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 119721.428571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 119721.428571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 119721.428571                       # average overall mshr miss latency
system.cpu.icache.replacements                     57                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31734073                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31734073                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          280                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           280                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     34082000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34082000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31734353                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31734353                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 121721.428571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 121721.428571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          280                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          280                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     33522000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33522000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 119721.428571                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 119721.428571                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371585417000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           201.048875                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31734353                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               280                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          113336.975000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   201.048875                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.785347                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.785347                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          223                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          223                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         126937692                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        126937692                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371585417000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 371585417000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371585417000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     83749392                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         83749392                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     83749443                       # number of overall hits
system.cpu.dcache.overall_hits::total        83749443                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2631208                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2631208                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2631228                       # number of overall misses
system.cpu.dcache.overall_misses::total       2631228                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 351396356000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 351396356000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 351396356000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 351396356000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380600                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380600                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380671                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380671                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030461                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030461                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030461                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030461                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 133549.440409                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 133549.440409                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 133548.425298                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 133548.425298                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1315663                       # number of writebacks
system.cpu.dcache.writebacks::total           1315663                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1315134                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1315134                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1315134                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1315134                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1316074                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1316074                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1316084                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1316084                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 168525154000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 168525154000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 168526372000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 168526372000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015236                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015236                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015236                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015236                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 128051.427199                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 128051.427199                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 128051.379699                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 128051.379699                       # average overall mshr miss latency
system.cpu.dcache.replacements                1315828                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043831                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043831                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          203                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           203                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23056000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23056000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044034                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044034                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000099                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000099                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 113576.354680                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 113576.354680                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          185                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          185                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     20692000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20692000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 111848.648649                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 111848.648649                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     81705561                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       81705561                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2631005                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2631005                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 351373300000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 351373300000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336566                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336566                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 133550.981469                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 133550.981469                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1315116                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1315116                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1315889                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1315889                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 168504462000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 168504462000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 128053.705138                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 128053.705138                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           51                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            51                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           20                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           20                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.281690                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.281690                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1218000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1218000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.140845                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.140845                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       121800                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       121800                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371585417000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.930041                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            85065595                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1316084                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.635384                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.930041                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999727                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999727                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         346839040                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        346839040                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371585417000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 371585417000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
