// Seed: 3427373356
module module_0;
  final if (id_1) $display;
  assign id_1 = id_1;
  generate
    tri1 id_2, id_3, id_4 = 1, id_5, id_6;
    reg id_7;
    initial if (id_4) id_4 = id_2;
    if (1 + 1'b0) wire id_8;
  endgenerate
  reg  id_9 = id_9;
  wire id_10;
  assign id_2 = 1 << 1 != 1;
  initial
    #1 begin : LABEL_0
      if (1) id_9 <= id_7;
    end
  assign id_7 = id_7;
  wire id_11, id_12;
  wire id_13;
  wire id_14;
  wire id_15;
endmodule
module module_1 ();
  initial id_1 <= 1'b0 * 1;
  module_0 modCall_1 ();
endmodule
