// Seed: 2520064794
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    output wor id_3
);
  reg id_4 = 1 ? 1 : id_0;
  always @* begin
    if (1) begin
      id_3[(1)] <= id_4;
    end
  end
endmodule
