// Copyright (C) 1991-2011 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition"

// DATE "05/19/2017 23:03:17"

// 
// Device: Altera EP1C3T144C8 Package TQFP144
// 

// 
// This Verilog file should be used for PrimeTime (Verilog) only
// 

`timescale 1 ps/ 1 ps

module univ (
	rdy_fx,
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	data_fx,
	addr_fx,
	data_dir,
	ctl_fx,
	clk_fx,
	reg_addr,
	reg_data,
	reg_wr,
	reg_rd,
	mem_pin);
output 	[1:0] rdy_fx;
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
inout 	[15:0] data_fx;
input 	[8:0] addr_fx;
input 	data_dir;
input 	[4:0] ctl_fx;
input 	clk_fx;
input 	[5:0] reg_addr;
input 	[7:0] reg_data;
input 	reg_wr;
input 	reg_rd;
inout 	[47:0] mem_pin;

// Design Ports Information
// data_fx[0]	=>  Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// data_fx[1]	=>  Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// data_fx[2]	=>  Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// data_fx[3]	=>  Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// data_fx[4]	=>  Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// data_fx[5]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// data_fx[6]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// data_fx[7]	=>  Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// data_fx[8]	=>  Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// data_fx[9]	=>  Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// data_fx[10]	=>  Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// data_fx[11]	=>  Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// data_fx[12]	=>  Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// data_fx[13]	=>  Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// data_fx[14]	=>  Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// data_fx[15]	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// mem_pin[0]	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[1]	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[2]	=>  Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[3]	=>  Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[4]	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[5]	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[6]	=>  Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[7]	=>  Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[8]	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[9]	=>  Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[10]	=>  Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[11]	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[12]	=>  Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[13]	=>  Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[14]	=>  Location: PIN_36,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[15]	=>  Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[16]	=>  Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[17]	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[18]	=>  Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[19]	=>  Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[20]	=>  Location: PIN_10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[21]	=>  Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[22]	=>  Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[23]	=>  Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[24]	=>  Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[25]	=>  Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[26]	=>  Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[27]	=>  Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[28]	=>  Location: PIN_11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[29]	=>  Location: PIN_25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[30]	=>  Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[31]	=>  Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[32]	=>  Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[33]	=>  Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[34]	=>  Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[35]	=>  Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[36]	=>  Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[37]	=>  Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[38]	=>  Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[39]	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[40]	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[41]	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[42]	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[43]	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[44]	=>  Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[45]	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[46]	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// mem_pin[47]	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// rdy_fx[0]	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// rdy_fx[1]	=>  Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// clk_fx	=>  Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_data[6]	=>  Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_data[7]	=>  Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_rd	=>  Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_wr	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_addr[5]	=>  Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_addr[4]	=>  Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_addr[3]	=>  Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_addr[2]	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_addr[0]	=>  Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_addr[1]	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_data[4]	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_data[3]	=>  Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_data[2]	=>  Location: PIN_128,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_data[1]	=>  Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_data[0]	=>  Location: PIN_130,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_data[5]	=>  Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ctl_fx[3]	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ctl_fx[0]	=>  Location: PIN_123,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr_fx[8]	=>  Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ctl_fx[4]	=>  Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr_fx[6]	=>  Location: PIN_108,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr_fx[3]	=>  Location: PIN_111,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr_fx[2]	=>  Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr_fx[7]	=>  Location: PIN_107,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr_fx[4]	=>  Location: PIN_110,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr_fx[1]	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr_fx[0]	=>  Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr_fx[5]	=>  Location: PIN_109,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ctl_fx[2]	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ctl_fx[1]	=>  Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_dir	=>  Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

// synopsys translate_off
initial $sdf_annotate("Universal_v.sdo");
// synopsys translate_on

wire \GEN_MEM_MUX:38:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:37:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:36:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:39:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:41:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:42:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:40:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:43:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:33:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:34:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:32:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:35:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:46:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:45:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:44:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:47:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:22:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:26:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:18:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:30:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:25:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:21:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:17:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:29:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:20:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:24:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:16:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:28:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:27:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:23:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:19:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:31:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:10:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:9:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:8:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:11:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:5:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:6:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:4:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:7:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:2:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:1:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:0:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:3:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:13:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:14:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:12:MEM_MUX_X|reg_en~regout ;
wire \GEN_MEM_MUX:15:MEM_MUX_X|reg_en~regout ;
wire \auto_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|process_0~0 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]~regout ;
wire \data_fx[0]~0 ;
wire \data_fx[1]~1 ;
wire \data_fx[2]~2 ;
wire \data_fx[3]~3 ;
wire \data_fx[4]~4 ;
wire \data_fx[5]~5 ;
wire \data_fx[6]~6 ;
wire \data_fx[7]~7 ;
wire \data_fx[8]~8 ;
wire \data_fx[9]~9 ;
wire \data_fx[10]~10 ;
wire \data_fx[11]~11 ;
wire \data_fx[12]~12 ;
wire \data_fx[13]~13 ;
wire \data_fx[14]~14 ;
wire \data_fx[15]~15 ;
wire \mem_pin[0]~42 ;
wire \mem_pin[1]~41 ;
wire \mem_pin[2]~40 ;
wire \mem_pin[3]~43 ;
wire \mem_pin[4]~38 ;
wire \mem_pin[5]~36 ;
wire \mem_pin[6]~37 ;
wire \mem_pin[7]~39 ;
wire \mem_pin[8]~34 ;
wire \mem_pin[9]~33 ;
wire \mem_pin[10]~32 ;
wire \mem_pin[11]~35 ;
wire \mem_pin[12]~46 ;
wire \mem_pin[13]~44 ;
wire \mem_pin[14]~45 ;
wire \mem_pin[15]~47 ;
wire \mem_pin[16]~26 ;
wire \mem_pin[17]~22 ;
wire \mem_pin[18]~18 ;
wire \mem_pin[19]~30 ;
wire \mem_pin[20]~24 ;
wire \mem_pin[21]~21 ;
wire \mem_pin[22]~16 ;
wire \mem_pin[23]~29 ;
wire \mem_pin[24]~25 ;
wire \mem_pin[25]~20 ;
wire \mem_pin[26]~17 ;
wire \mem_pin[27]~28 ;
wire \mem_pin[28]~27 ;
wire \mem_pin[29]~23 ;
wire \mem_pin[30]~19 ;
wire \mem_pin[31]~31 ;
wire \mem_pin[32]~10 ;
wire \mem_pin[33]~8 ;
wire \mem_pin[34]~9 ;
wire \mem_pin[35]~11 ;
wire \mem_pin[36]~2 ;
wire \mem_pin[37]~1 ;
wire \mem_pin[38]~0 ;
wire \mem_pin[39]~3 ;
wire \mem_pin[40]~6 ;
wire \mem_pin[41]~4 ;
wire \mem_pin[42]~5 ;
wire \mem_pin[43]~7 ;
wire \mem_pin[44]~14 ;
wire \mem_pin[45]~13 ;
wire \mem_pin[46]~12 ;
wire \mem_pin[47]~15 ;
wire \reg_wr~combout ;
wire \reg_addr[3]~combout ;
wire \reg_addr[2]~combout ;
wire \reg_data[3]~combout ;
wire \reg_addr[4]~combout ;
wire \reg_data[4]~combout ;
wire \reg_addr[5]~combout ;
wire \reg_data_decoder_en~0_combout ;
wire \reg_data[2]~combout ;
wire \reg_data[1]~combout ;
wire \Equal50~0_combout ;
wire \reg_data[0]~combout ;
wire \Equal50~1_combout ;
wire \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[2]~regout ;
wire \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[3]~regout ;
wire \reg_addr[1]~combout ;
wire \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout ;
wire \reg_addr[0]~combout ;
wire \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout ;
wire \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~28_combout ;
wire \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~29_combout ;
wire \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~21_combout ;
wire \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~22_combout ;
wire \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~25_combout ;
wire \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~26_combout ;
wire \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~23_combout ;
wire \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~24_combout ;
wire \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~27_combout ;
wire \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~30_combout ;
wire \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~10_combout ;
wire \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~11_combout ;
wire \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~12 ;
wire \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~13_combout ;
wire \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~14 ;
wire \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~15_combout ;
wire \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~16_combout ;
wire \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~17_combout ;
wire \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~18_combout ;
wire \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~19_combout ;
wire \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~7_combout ;
wire \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~8_combout ;
wire \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~0_combout ;
wire \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~1_combout ;
wire \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~4 ;
wire \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~5_combout ;
wire \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~2 ;
wire \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~3_combout ;
wire \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~6_combout ;
wire \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~9_combout ;
wire \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~20 ;
wire \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[5]~regout ;
wire \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[4]~regout ;
wire \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~31 ;
wire \data_dir~combout ;
wire \Equal50~2_combout ;
wire \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[2]~regout ;
wire \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[3]~regout ;
wire \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout ;
wire \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout ;
wire \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~21_combout ;
wire \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~22_combout ;
wire \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~28_combout ;
wire \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~29_combout ;
wire \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~23_combout ;
wire \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~24_combout ;
wire \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~25_combout ;
wire \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~26_combout ;
wire \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~27_combout ;
wire \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~30_combout ;
wire \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~12 ;
wire \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~13_combout ;
wire \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~14 ;
wire \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~15_combout ;
wire \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~16_combout ;
wire \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~17_combout ;
wire \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~18_combout ;
wire \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~10_combout ;
wire \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~11_combout ;
wire \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~19_combout ;
wire \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~0_combout ;
wire \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~1_combout ;
wire \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~7_combout ;
wire \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~8_combout ;
wire \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~2 ;
wire \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~3_combout ;
wire \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~4 ;
wire \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~5_combout ;
wire \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~6_combout ;
wire \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~9_combout ;
wire \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~20 ;
wire \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[5]~regout ;
wire \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[4]~regout ;
wire \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~31 ;
wire \Equal50~3_combout ;
wire \Equal50~4_combout ;
wire \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout ;
wire \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout ;
wire \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~28_combout ;
wire \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~29_combout ;
wire \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[2]~regout ;
wire \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[3]~regout ;
wire \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~21_combout ;
wire \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~22_combout ;
wire \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~23_combout ;
wire \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~24_combout ;
wire \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~25_combout ;
wire \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~26_combout ;
wire \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~27_combout ;
wire \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~30_combout ;
wire \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~7_combout ;
wire \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~8_combout ;
wire \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~0_combout ;
wire \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~1_combout ;
wire \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~4 ;
wire \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~5_combout ;
wire \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~2 ;
wire \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~3_combout ;
wire \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~6_combout ;
wire \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~9_combout ;
wire \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~17_combout ;
wire \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~18_combout ;
wire \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~10_combout ;
wire \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~11_combout ;
wire \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~12 ;
wire \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~13_combout ;
wire \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~14 ;
wire \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~15_combout ;
wire \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~16_combout ;
wire \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~19_combout ;
wire \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~20 ;
wire \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[5]~regout ;
wire \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[4]~regout ;
wire \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~31 ;
wire \Equal50~5_combout ;
wire \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout ;
wire \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout ;
wire \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~21_combout ;
wire \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~22_combout ;
wire \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[2]~regout ;
wire \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[3]~regout ;
wire \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~23_combout ;
wire \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~24_combout ;
wire \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~25_combout ;
wire \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~26_combout ;
wire \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~27_combout ;
wire \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~28_combout ;
wire \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~29_combout ;
wire \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~30_combout ;
wire \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~17_combout ;
wire \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~18_combout ;
wire \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~12 ;
wire \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~13_combout ;
wire \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~14 ;
wire \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~15_combout ;
wire \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~16_combout ;
wire \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~10_combout ;
wire \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~11_combout ;
wire \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~19_combout ;
wire \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~4 ;
wire \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~5_combout ;
wire \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~2 ;
wire \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~3_combout ;
wire \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~6_combout ;
wire \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~0_combout ;
wire \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~1_combout ;
wire \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~7_combout ;
wire \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~8_combout ;
wire \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~9_combout ;
wire \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~20 ;
wire \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[5]~regout ;
wire \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[4]~regout ;
wire \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~31 ;
wire \Equal50~6_combout ;
wire \Equal50~7_combout ;
wire \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout ;
wire \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout ;
wire \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~21_combout ;
wire \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~22_combout ;
wire \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[2]~regout ;
wire \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[3]~regout ;
wire \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~28_combout ;
wire \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~29_combout ;
wire \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~25_combout ;
wire \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~26_combout ;
wire \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~23_combout ;
wire \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~24_combout ;
wire \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~27_combout ;
wire \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~30_combout ;
wire \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~0_combout ;
wire \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~1_combout ;
wire \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~7_combout ;
wire \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~8_combout ;
wire \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~4 ;
wire \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~5_combout ;
wire \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~2 ;
wire \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~3_combout ;
wire \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~6_combout ;
wire \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~9_combout ;
wire \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~17_combout ;
wire \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~18_combout ;
wire \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~12 ;
wire \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~13_combout ;
wire \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~14 ;
wire \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~15_combout ;
wire \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~16_combout ;
wire \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~10_combout ;
wire \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~11_combout ;
wire \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~19_combout ;
wire \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~20 ;
wire \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[5]~regout ;
wire \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[4]~regout ;
wire \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~31 ;
wire \Equal50~8_combout ;
wire \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[2]~regout ;
wire \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[3]~regout ;
wire \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout ;
wire \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout ;
wire \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~28_combout ;
wire \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~29_combout ;
wire \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~21_combout ;
wire \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~22_combout ;
wire \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~25_combout ;
wire \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~26_combout ;
wire \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~23_combout ;
wire \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~24_combout ;
wire \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~27_combout ;
wire \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~30_combout ;
wire \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~10_combout ;
wire \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~11_combout ;
wire \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~17_combout ;
wire \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~18_combout ;
wire \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~14 ;
wire \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~15_combout ;
wire \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~12 ;
wire \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~13_combout ;
wire \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~16_combout ;
wire \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~19_combout ;
wire \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~0_combout ;
wire \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~1_combout ;
wire \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~7_combout ;
wire \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~8_combout ;
wire \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~2 ;
wire \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~3_combout ;
wire \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~4 ;
wire \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~5_combout ;
wire \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~6_combout ;
wire \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~9_combout ;
wire \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~20 ;
wire \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[5]~regout ;
wire \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[4]~regout ;
wire \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~31 ;
wire \Equal50~9_combout ;
wire \Equal50~10_combout ;
wire \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[2]~regout ;
wire \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[3]~regout ;
wire \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout ;
wire \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout ;
wire \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~28_combout ;
wire \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~29_combout ;
wire \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~21_combout ;
wire \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~22_combout ;
wire \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~25_combout ;
wire \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~26_combout ;
wire \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~23_combout ;
wire \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~24_combout ;
wire \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~27_combout ;
wire \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~30_combout ;
wire \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~14 ;
wire \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~15_combout ;
wire \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~12 ;
wire \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~13_combout ;
wire \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~16_combout ;
wire \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~10_combout ;
wire \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~11_combout ;
wire \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~17_combout ;
wire \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~18_combout ;
wire \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~19_combout ;
wire \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~0_combout ;
wire \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~1_combout ;
wire \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~7_combout ;
wire \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~8_combout ;
wire \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~4 ;
wire \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~5_combout ;
wire \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~2 ;
wire \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~3_combout ;
wire \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~6_combout ;
wire \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~9_combout ;
wire \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~20 ;
wire \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[5]~regout ;
wire \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[4]~regout ;
wire \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~31 ;
wire \Equal50~11_combout ;
wire \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[2]~regout ;
wire \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[3]~regout ;
wire \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout ;
wire \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout ;
wire \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~21_combout ;
wire \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~22_combout ;
wire \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~28_combout ;
wire \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~29_combout ;
wire \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~25_combout ;
wire \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~26_combout ;
wire \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~23_combout ;
wire \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~24_combout ;
wire \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~27_combout ;
wire \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~30_combout ;
wire \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~17_combout ;
wire \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~18_combout ;
wire \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~10_combout ;
wire \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~11_combout ;
wire \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~14 ;
wire \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~15_combout ;
wire \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~12 ;
wire \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~13_combout ;
wire \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~16_combout ;
wire \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~19_combout ;
wire \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~7_combout ;
wire \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~8_combout ;
wire \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~0_combout ;
wire \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~1_combout ;
wire \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~2 ;
wire \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~3_combout ;
wire \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~4 ;
wire \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~5_combout ;
wire \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~6_combout ;
wire \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~9_combout ;
wire \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~20 ;
wire \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[5]~regout ;
wire \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[4]~regout ;
wire \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~31 ;
wire \Equal50~12_combout ;
wire \Equal50~13_combout ;
wire \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[2]~regout ;
wire \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[3]~regout ;
wire \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout ;
wire \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout ;
wire \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~21_combout ;
wire \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~22_combout ;
wire \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~23_combout ;
wire \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~24_combout ;
wire \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~25_combout ;
wire \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~26_combout ;
wire \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~27_combout ;
wire \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~28_combout ;
wire \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~29_combout ;
wire \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~30_combout ;
wire \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~0_combout ;
wire \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~1_combout ;
wire \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~7_combout ;
wire \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~8_combout ;
wire \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~2 ;
wire \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~3_combout ;
wire \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~4 ;
wire \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~5_combout ;
wire \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~6_combout ;
wire \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~9_combout ;
wire \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~10_combout ;
wire \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~11_combout ;
wire \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~17_combout ;
wire \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~18_combout ;
wire \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~12 ;
wire \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~13_combout ;
wire \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~14 ;
wire \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~15_combout ;
wire \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~16_combout ;
wire \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~19_combout ;
wire \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~20 ;
wire \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[5]~regout ;
wire \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[4]~regout ;
wire \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~31 ;
wire \Equal50~14_combout ;
wire \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[2]~regout ;
wire \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[3]~regout ;
wire \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout ;
wire \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout ;
wire \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~21_combout ;
wire \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~22_combout ;
wire \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~28_combout ;
wire \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~29_combout ;
wire \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~25_combout ;
wire \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~26_combout ;
wire \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~23_combout ;
wire \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~24_combout ;
wire \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~27_combout ;
wire \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~30_combout ;
wire \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~0_combout ;
wire \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~1_combout ;
wire \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~7_combout ;
wire \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~8_combout ;
wire \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~2 ;
wire \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~3_combout ;
wire \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~4 ;
wire \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~5_combout ;
wire \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~6_combout ;
wire \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~9_combout ;
wire \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~17_combout ;
wire \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~18_combout ;
wire \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~10_combout ;
wire \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~11_combout ;
wire \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~12 ;
wire \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~13_combout ;
wire \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~14 ;
wire \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~15_combout ;
wire \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~16_combout ;
wire \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~19_combout ;
wire \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~20 ;
wire \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[5]~regout ;
wire \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[4]~regout ;
wire \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~31 ;
wire \Equal50~15_combout ;
wire \Equal50~16_combout ;
wire \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[2]~regout ;
wire \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[3]~regout ;
wire \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout ;
wire \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout ;
wire \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~28_combout ;
wire \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~29_combout ;
wire \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~21_combout ;
wire \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~22_combout ;
wire \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~23_combout ;
wire \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~24_combout ;
wire \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~25_combout ;
wire \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~26_combout ;
wire \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~27_combout ;
wire \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~30_combout ;
wire \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~0_combout ;
wire \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~1_combout ;
wire \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~7_combout ;
wire \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~8_combout ;
wire \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~2 ;
wire \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~3_combout ;
wire \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~4 ;
wire \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~5_combout ;
wire \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~6_combout ;
wire \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~9_combout ;
wire \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~17_combout ;
wire \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~18_combout ;
wire \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~10_combout ;
wire \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~11_combout ;
wire \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~14 ;
wire \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~15_combout ;
wire \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~12 ;
wire \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~13_combout ;
wire \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~16_combout ;
wire \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~19_combout ;
wire \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~20 ;
wire \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[5]~regout ;
wire \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[4]~regout ;
wire \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~31 ;
wire \Equal50~17_combout ;
wire \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout ;
wire \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout ;
wire \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~21_combout ;
wire \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~22_combout ;
wire \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[2]~regout ;
wire \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[3]~regout ;
wire \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~28_combout ;
wire \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~29_combout ;
wire \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~23_combout ;
wire \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~24_combout ;
wire \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~25_combout ;
wire \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~26_combout ;
wire \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~27_combout ;
wire \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~30_combout ;
wire \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~10_combout ;
wire \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~11_combout ;
wire \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~17_combout ;
wire \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~18_combout ;
wire \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~12 ;
wire \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~13_combout ;
wire \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~14 ;
wire \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~15_combout ;
wire \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~16_combout ;
wire \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~19_combout ;
wire \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~7_combout ;
wire \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~8_combout ;
wire \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~0_combout ;
wire \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~1_combout ;
wire \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~2 ;
wire \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~3_combout ;
wire \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~4 ;
wire \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~5_combout ;
wire \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~6_combout ;
wire \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~9_combout ;
wire \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~20 ;
wire \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[5]~regout ;
wire \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[4]~regout ;
wire \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~31 ;
wire \Equal50~18_combout ;
wire \Equal50~19_combout ;
wire \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[2]~regout ;
wire \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[3]~regout ;
wire \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout ;
wire \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout ;
wire \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~21_combout ;
wire \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~22_combout ;
wire \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~28_combout ;
wire \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~29_combout ;
wire \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~23_combout ;
wire \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~24_combout ;
wire \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~25_combout ;
wire \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~26_combout ;
wire \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~27_combout ;
wire \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~30_combout ;
wire \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~0_combout ;
wire \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~1_combout ;
wire \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~7_combout ;
wire \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~8_combout ;
wire \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~2 ;
wire \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~3_combout ;
wire \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~4 ;
wire \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~5_combout ;
wire \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~6_combout ;
wire \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~9_combout ;
wire \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~10_combout ;
wire \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~11_combout ;
wire \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~17_combout ;
wire \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~18_combout ;
wire \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~14 ;
wire \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~15_combout ;
wire \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~12 ;
wire \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~13_combout ;
wire \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~16_combout ;
wire \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~19_combout ;
wire \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~20 ;
wire \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[5]~regout ;
wire \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[4]~regout ;
wire \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~31 ;
wire \Equal50~20_combout ;
wire \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout ;
wire \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]~regout ;
wire \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~28_combout ;
wire \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~29_combout ;
wire \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[3]~regout ;
wire \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[2]~regout ;
wire \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~25_combout ;
wire \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~26_combout ;
wire \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~23_combout ;
wire \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~24_combout ;
wire \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~27_combout ;
wire \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~21_combout ;
wire \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~22_combout ;
wire \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~30_combout ;
wire \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~0_combout ;
wire \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~1_combout ;
wire \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~7_combout ;
wire \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~8_combout ;
wire \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~4 ;
wire \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~5_combout ;
wire \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~2 ;
wire \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~3_combout ;
wire \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~6_combout ;
wire \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~9_combout ;
wire \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~17_combout ;
wire \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~18_combout ;
wire \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~10_combout ;
wire \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~11_combout ;
wire \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~14 ;
wire \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~15_combout ;
wire \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~12 ;
wire \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~13_combout ;
wire \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~16_combout ;
wire \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~19_combout ;
wire \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~20 ;
wire \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[5]~regout ;
wire \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[4]~regout ;
wire \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~31 ;
wire \Equal50~21_combout ;
wire \Equal50~22_combout ;
wire \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[2]~regout ;
wire \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[3]~regout ;
wire \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]~regout ;
wire \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout ;
wire \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~21_combout ;
wire \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~22_combout ;
wire \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~28_combout ;
wire \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~29_combout ;
wire \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~23_combout ;
wire \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~24_combout ;
wire \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~25_combout ;
wire \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~26_combout ;
wire \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~27_combout ;
wire \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~30_combout ;
wire \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~0_combout ;
wire \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~1_combout ;
wire \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~7_combout ;
wire \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~8_combout ;
wire \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~4 ;
wire \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~5_combout ;
wire \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~2 ;
wire \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~3_combout ;
wire \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~6_combout ;
wire \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~9_combout ;
wire \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~17_combout ;
wire \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~18_combout ;
wire \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~10_combout ;
wire \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~11_combout ;
wire \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~12 ;
wire \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~13_combout ;
wire \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~14 ;
wire \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~15_combout ;
wire \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~16_combout ;
wire \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~19_combout ;
wire \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~20 ;
wire \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[5]~regout ;
wire \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[4]~regout ;
wire \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~31 ;
wire \Equal50~23_combout ;
wire \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[2]~regout ;
wire \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[3]~regout ;
wire \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout ;
wire \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout ;
wire \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~28_combout ;
wire \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~29_combout ;
wire \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~21_combout ;
wire \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~22_combout ;
wire \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~23_combout ;
wire \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~24_combout ;
wire \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~25_combout ;
wire \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~26_combout ;
wire \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~27_combout ;
wire \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~30_combout ;
wire \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~7_combout ;
wire \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~8_combout ;
wire \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~0_combout ;
wire \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~1_combout ;
wire \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~4 ;
wire \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~5_combout ;
wire \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~2 ;
wire \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~3_combout ;
wire \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~6_combout ;
wire \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~9_combout ;
wire \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~10_combout ;
wire \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~11_combout ;
wire \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~17_combout ;
wire \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~18_combout ;
wire \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~12 ;
wire \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~13_combout ;
wire \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~14 ;
wire \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~15_combout ;
wire \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~16_combout ;
wire \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~19_combout ;
wire \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~20 ;
wire \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[5]~regout ;
wire \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[4]~regout ;
wire \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~31 ;
wire \ctl_fx[3]~combout ;
wire \addr_fx[1]~combout ;
wire \addr_fx[0]~combout ;
wire \Equal0~55_combout ;
wire \Equal0~58_combout ;
wire \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[0]~regout ;
wire \addr_fx[3]~combout ;
wire \addr_fx[2]~combout ;
wire \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[2]~regout ;
wire \ctl_fx[4]~combout ;
wire \addr_fx[8]~combout ;
wire \ctl_fx[0]~combout ;
wire \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~2 ;
wire \addr_fx[7]~combout ;
wire \addr_fx[6]~combout ;
wire \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~3_combout ;
wire \addr_fx[4]~combout ;
wire \addr_fx[5]~combout ;
wire \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~6 ;
wire \ctl_fx[2]~combout ;
wire \ctl_fx[1]~combout ;
wire \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[4]~regout ;
wire \reg_data[5]~combout ;
wire \GEN_MEM_MUX:0:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~57_combout ;
wire \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:1:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~56_combout ;
wire \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:2:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~59_combout ;
wire \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:3:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~50_combout ;
wire \Equal0~53_combout ;
wire \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:4:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~51_combout ;
wire \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:5:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~52_combout ;
wire \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:6:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~54_combout ;
wire \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:7:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~45_combout ;
wire \Equal0~48_combout ;
wire \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:8:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~47_combout ;
wire \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:9:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~46_combout ;
wire \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:10:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~49_combout ;
wire \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:11:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:12:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~60_combout ;
wire \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:13:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~61_combout ;
wire \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:14:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~62_combout ;
wire \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:15:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~29_combout ;
wire \Equal0~39_combout ;
wire \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:16:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~35_combout ;
wire \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:17:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~30_combout ;
wire \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:18:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~43_combout ;
wire \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:19:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~25_combout ;
wire \Equal0~37_combout ;
wire \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:20:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~34_combout ;
wire \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:21:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~26_combout ;
wire \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:22:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~42_combout ;
wire \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:23:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~27_combout ;
wire \Equal0~38_combout ;
wire \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:24:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~33_combout ;
wire \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:25:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~28_combout ;
wire \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:26:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~41_combout ;
wire \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:27:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~31_combout ;
wire \Equal0~40_combout ;
wire \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:28:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~36_combout ;
wire \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:29:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~32_combout ;
wire \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:30:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~44_combout ;
wire \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:31:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~15_combout ;
wire \Equal0~18_combout ;
wire \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:32:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~16_combout ;
wire \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:33:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~17_combout ;
wire \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:34:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~19_combout ;
wire \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:35:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~5_combout ;
wire \Equal0~8_combout ;
wire \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:36:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~7_combout ;
wire \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:37:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~6_combout ;
wire \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:38:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~9_combout ;
wire \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:39:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~10_combout ;
wire \Equal0~13_combout ;
wire \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:40:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~11_combout ;
wire \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:41:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~12_combout ;
wire \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:42:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~14_combout ;
wire \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:43:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~20_combout ;
wire \Equal0~23_combout ;
wire \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:44:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~22_combout ;
wire \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:45:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~21_combout ;
wire \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:46:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~24_combout ;
wire \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[2]~regout ;
wire \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[0]~regout ;
wire \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~7_combout ;
wire \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~0_combout ;
wire \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~1_combout ;
wire \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[1]~regout ;
wire \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~2 ;
wire \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~3_combout ;
wire \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~4 ;
wire \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~5_combout ;
wire \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[3]~regout ;
wire \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~6 ;
wire \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~8_combout ;
wire \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~9_combout ;
wire \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~10_combout ;
wire \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~16_combout ;
wire \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~17_combout ;
wire \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~13_combout ;
wire \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~14_combout ;
wire \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~11 ;
wire \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~12_combout ;
wire \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~15_combout ;
wire \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~18_combout ;
wire \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~19 ;
wire \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[4]~regout ;
wire \GEN_MEM_MUX:47:MEM_MUX_X|mem_mux_oe~0 ;
wire \Equal0~2_combout ;
wire \Equal0~3_combout ;
wire \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout ;
wire \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout ;
wire \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~28_combout ;
wire \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~29_combout ;
wire \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~21_combout ;
wire \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~22_combout ;
wire \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[2]~regout ;
wire \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[3]~regout ;
wire \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~23_combout ;
wire \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~24_combout ;
wire \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~25_combout ;
wire \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~26_combout ;
wire \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~27_combout ;
wire \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~30_combout ;
wire \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~0_combout ;
wire \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~1_combout ;
wire \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~7_combout ;
wire \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~8_combout ;
wire \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~2 ;
wire \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~3_combout ;
wire \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~4 ;
wire \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~5_combout ;
wire \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~6_combout ;
wire \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~9_combout ;
wire \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~10_combout ;
wire \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~11_combout ;
wire \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~17_combout ;
wire \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~18_combout ;
wire \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~14 ;
wire \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~15_combout ;
wire \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~12 ;
wire \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~13_combout ;
wire \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~16_combout ;
wire \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~19_combout ;
wire \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~20 ;
wire \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[5]~regout ;
wire \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[4]~regout ;
wire \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~31 ;
wire \Equal0~4_combout ;
wire \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout ;
wire \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout ;
wire \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~21_combout ;
wire \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~22_combout ;
wire \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[2]~regout ;
wire \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[3]~regout ;
wire \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~28_combout ;
wire \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~29_combout ;
wire \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~25_combout ;
wire \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~26_combout ;
wire \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~23_combout ;
wire \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~24_combout ;
wire \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~27_combout ;
wire \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~30_combout ;
wire \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~0_combout ;
wire \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~1_combout ;
wire \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~7_combout ;
wire \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~8_combout ;
wire \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~2 ;
wire \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~3_combout ;
wire \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~4 ;
wire \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~5_combout ;
wire \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~6_combout ;
wire \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~9_combout ;
wire \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~10_combout ;
wire \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~11_combout ;
wire \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~17_combout ;
wire \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~18_combout ;
wire \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~14 ;
wire \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~15_combout ;
wire \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~12 ;
wire \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~13_combout ;
wire \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~16_combout ;
wire \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~19_combout ;
wire \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~20 ;
wire \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[5]~regout ;
wire \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[4]~regout ;
wire \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~31 ;
wire \altera_reserved_tms~combout ;
wire \altera_reserved_tck~combout ;
wire \altera_reserved_tdi~combout ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|shadow_jsm|state[9]~regout ;
wire \auto_hub|shadow_jsm|state[10]~regout ;
wire \auto_hub|shadow_jsm|state[11]~regout ;
wire \auto_hub|shadow_jsm|state[12]~regout ;
wire \auto_hub|shadow_jsm|state[13]~regout ;
wire \auto_hub|shadow_jsm|state[14]~regout ;
wire \auto_hub|shadow_jsm|state[15]~regout ;
wire \auto_hub|shadow_jsm|state[4]~regout ;
wire \auto_hub|shadow_jsm|state[5]~regout ;
wire \auto_hub|shadow_jsm|state[6]~regout ;
wire \auto_hub|shadow_jsm|state[7]~regout ;
wire \auto_hub|shadow_jsm|state[8]~regout ;
wire \auto_hub|shadow_jsm|tms_cnt[0]~regout ;
wire \auto_hub|shadow_jsm|tms_cnt[1]~regout ;
wire \auto_hub|shadow_jsm|tms_cnt[2]~regout ;
wire \auto_hub|shadow_jsm|state[0]~regout ;
wire \auto_hub|shadow_jsm|state[1]~regout ;
wire \auto_hub|shadow_jsm|state[2]~regout ;
wire \auto_hub|shadow_jsm|state[3]~regout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|jtag_ir_reg[9]~regout ;
wire \auto_hub|jtag_ir_reg[6]~regout ;
wire \auto_hub|jtag_ir_reg[8]~regout ;
wire \auto_hub|jtag_ir_reg[7]~regout ;
wire \auto_hub|Equal0~0 ;
wire \auto_hub|jtag_ir_reg[5]~regout ;
wire \auto_hub|jtag_ir_reg[4]~regout ;
wire \auto_hub|jtag_ir_reg[3]~regout ;
wire \auto_hub|jtag_ir_reg[2]~regout ;
wire \auto_hub|Equal0~1 ;
wire \auto_hub|jtag_ir_reg[1]~regout ;
wire \auto_hub|jtag_ir_reg[0]~regout ;
wire \auto_hub|virtual_ir_dr_scan_proc~0 ;
wire \auto_hub|virtual_ir_scan_reg~regout ;
wire \auto_hub|node_ena~0_combout ;
wire \auto_hub|virtual_dr_scan_reg~regout ;
wire \auto_hub|node_ena~2_combout ;
wire \auto_hub|node_ena_proc~0 ;
wire \~QIC_CREATED_GND~I_combout ;
wire \auto_hub|irf_proc~0 ;
wire \auto_hub|shadow_irf_reg[1][7]~0_combout ;
wire \auto_hub|shadow_irf_reg[1][7]~1_combout ;
wire \auto_hub|shadow_irf_reg[1][7]~3_combout ;
wire \auto_hub|shadow_irf_reg[1][0]~regout ;
wire \auto_hub|irf_reg[1][7]~3_combout ;
wire \auto_hub|irf_reg[1][0]~regout ;
wire \auto_hub|shadow_irf_reg[1][1]~regout ;
wire \auto_hub|Equal6~1_combout ;
wire \auto_hub|irf_reg[1][1]~regout ;
wire \auto_hub|reset_ena_reg_proc~0 ;
wire \auto_hub|hub_mode_reg[0]~regout ;
wire \auto_hub|shadow_irf_reg[1][4]~regout ;
wire \auto_hub|irf_reg[1][4]~regout ;
wire \auto_hub|shadow_irf_reg[1][5]~regout ;
wire \auto_hub|irf_reg[1][5]~regout ;
wire \auto_hub|shadow_irf_reg[1][7]~regout ;
wire \auto_hub|irf_reg[1][7]~regout ;
wire \auto_hub|irsr_reg[7]~regout ;
wire \auto_hub|shadow_irf_reg[1][6]~regout ;
wire \auto_hub|irf_reg[1][6]~regout ;
wire \auto_hub|irsr_reg[6]~regout ;
wire \auto_hub|irsr_reg[5]~regout ;
wire \auto_hub|irsr_reg[4]~regout ;
wire \auto_hub|shadow_irf_reg[1][3]~regout ;
wire \auto_hub|irf_reg[1][3]~regout ;
wire \auto_hub|irsr_reg[3]~22_combout ;
wire \auto_hub|irsr_reg[3]~9_combout ;
wire \auto_hub|irsr_reg[3]~24_combout ;
wire \auto_hub|irsr_reg[7]~13_combout ;
wire \auto_hub|irsr_reg[3]~regout ;
wire \auto_hub|irsr_reg[7]~14_combout ;
wire \auto_hub|irsr_reg[7]~23_combout ;
wire \auto_hub|irsr_reg[1]~regout ;
wire \auto_hub|irsr_reg[0]~regout ;
wire \auto_hub|Equal6~3_combout ;
wire \auto_hub|reset_ena_reg~regout ;
wire \auto_hub|hub_mode_reg[2]~regout ;
wire \auto_hub|clr_reg~regout ;
wire \auto_hub|irsr_reg[8]~regout ;
wire \auto_hub|irf_reg[1][3]~11_combout ;
wire \auto_hub|shadow_irf_reg[1][2]~regout ;
wire \auto_hub|irf_reg[1][2]~regout ;
wire \auto_hub|irsr_reg[2]~regout ;
wire \auto_hub|Equal6~2_combout ;
wire \auto_hub|Equal6~0_combout ;
wire \auto_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|hub_mode_reg[1]~regout ;
wire \auto_hub|node_ena~1_combout ;
wire \auto_hub|node_ena[1]~reg0_regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ;
wire \auto_signaltap_0|~GND~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q[0] ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella0~COUTCOUT1_3 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q[1] ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella1~COUTCOUT1_3 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q[2] ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella2~COUTCOUT1_3 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q[3] ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella4~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella4~COUTCOUT1_3 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|modulus_trigger ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q[4] ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|reset_all~regout ;
wire \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|run~regout ;
wire \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|status_shift_enable~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~regout ;
wire \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|collect_data ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~12COUT1_60 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17COUT1_62 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22COUT1_64 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~27 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~27COUT1_66 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~30_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~32 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~37 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~37COUT1_68 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~40_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~42 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~42COUT1_70 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~45_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~47 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~47COUT1_72 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2COUT1_74 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout ;
wire \auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|dffs[16]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|dffs[15]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|dffs[14]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|dffs[13]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|dffs[12]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|dffs[11]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|dffs[10]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|dffs[9]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|dffs[8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|dffs[7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|dffs[6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|dffs[5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|current_segment_delayed[0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|dffs[4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|dffs[3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|dffs[2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|state_status[2]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|dffs[1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|dffs[0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|tdo~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|tdo~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~12 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~12COUT1_54 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~17 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~17COUT1_56 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~22 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~22COUT1_58 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~27 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~27COUT1_60 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~32 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~37 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~37COUT1_62 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~42 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~42COUT1_64 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~2 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~2COUT1_66 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2COUT1_54 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~7COUT1_56 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12COUT1_58 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~17COUT1_60 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~27 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~30_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~32 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~32COUT1_62 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~35_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~37 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~37COUT1_64 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~40_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~42 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~42COUT1_66 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|run~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output1a[0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~35_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~30_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~25_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~35_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~40_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_cella0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_cella0~COUTCOUT1_3 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|modulus_trigger ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q[0] ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sdr~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~1 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~regout ;
wire \clk_fx~combout ;
wire \altera_internal_jtag~TCKUTAP ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella0~COUTCOUT1_3 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q[1] ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella1~COUTCOUT1_3 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q[2] ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella2~COUTCOUT1_3 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q[3] ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q[4] ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella4~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella4~COUTCOUT1_3 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|modulus_trigger ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q[0] ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[0] ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella0~COUTCOUT1_3 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[1] ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella1~COUTCOUT1_3 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[2] ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella2~COUTCOUT1_3 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[3] ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella3~COUTCOUT1_3 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[4] ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella4~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[5] ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella5~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella5~COUTCOUT1_3 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[6] ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella6~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella6~COUTCOUT1_3 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[7] ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella7~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella7~COUTCOUT1_3 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[8] ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[9]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[10]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[11]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[12]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[13]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[14]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[15]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[16]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[17]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[18]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[19]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~regout ;
wire \reg_data[6]~combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[20]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~regout ;
wire \reg_data[7]~combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[21]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[22]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~regout ;
wire \reg_data_decoder_en~0_wirecell_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[23]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Equal0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Mux3~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Mux2~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|tdo~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|tdo~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|tdo~4 ;
wire \auto_hub|tdo_bypass_reg~regout ;
wire \auto_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|hub_info_reg|Add0~2COUT1_31 ;
wire \auto_hub|hub_info_reg|Add0~17 ;
wire \auto_hub|hub_info_reg|Add0~17COUT1_33 ;
wire \auto_hub|hub_info_reg|Add0~5_combout ;
wire \auto_hub|hub_info_reg|word_counter~7_combout ;
wire \auto_hub|hub_info_reg|word_counter[2]~regout ;
wire \auto_hub|hub_info_reg|Add0~7 ;
wire \auto_hub|hub_info_reg|Add0~7COUT1_35 ;
wire \auto_hub|hub_info_reg|Add0~10_combout ;
wire \auto_hub|hub_info_reg|word_counter[3]~regout ;
wire \auto_hub|hub_info_reg|Add0~12 ;
wire \auto_hub|hub_info_reg|Add0~12COUT1_37 ;
wire \auto_hub|hub_info_reg|Add0~20_combout ;
wire \auto_hub|hub_info_reg|Equal0~0_combout ;
wire \auto_hub|hub_info_reg|word_counter[4]~regout ;
wire \auto_hub|hub_info_reg|Add0~0_combout ;
wire \auto_hub|hub_info_reg|word_counter[0]~regout ;
wire \auto_hub|hub_info_reg|Add0~2 ;
wire \auto_hub|hub_info_reg|Add0~15_combout ;
wire \auto_hub|hub_info_reg|word_counter[1]~regout ;
wire \auto_hub|hub_info_reg|Mux2~0_combout ;
wire \auto_hub|hub_info_reg|Mux0~0_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|hub_info_reg|WORD_SR[3]~regout ;
wire \auto_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|hub_info_reg|WORD_SR[2]~regout ;
wire \auto_hub|hub_info_reg|WORD_SR[1]~regout ;
wire \auto_hub|hub_info_reg|WORD_SR~2_combout ;
wire \auto_hub|hub_info_reg|WORD_SR[0]~regout ;
wire \auto_hub|tdo~2_combout ;
wire \auto_hub|tdo~3_combout ;
wire \auto_hub|tdo~4_combout ;
wire \auto_hub|tdo~regout ;
wire \auto_hub|tdo~_wirecell_combout ;
wire \altera_internal_jtag~TDO ;

wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter~8_combout ;
wire \ALT_INV_data_dir~combout ;
wire \ALT_INV_altera_internal_jtag~TMSUTAP ;
wire \ALT_INV_altera_internal_jtag~TCKUTAP ;
wire \auto_hub|ALT_INV_virtual_ir_scan_reg~regout ;
wire \auto_hub|shadow_jsm|ALT_INV_state[0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout ;
wire [143:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [143:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [143:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;

AND1 \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataoutpt_buf (
	.IN1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0]),
	.Y(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout ));

AND1 \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1pt_buf (
	.IN1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1]),
	.Y(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 ));

AND1 \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2pt_buf (
	.IN1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2]),
	.Y(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 ));

AND1 \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3pt_buf (
	.IN1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3]),
	.Y(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 ));

AND1 \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4pt_buf (
	.IN1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4]),
	.Y(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 ));

AND1 \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5pt_buf (
	.IN1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5]),
	.Y(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 ));

AND1 \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6pt_buf (
	.IN1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6]),
	.Y(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 ));

AND1 \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7pt_buf (
	.IN1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7]),
	.Y(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 ));

AND1 \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8pt_buf (
	.IN1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8]),
	.Y(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 ));


AND1 \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9~portbdataoutpt_buf (
	.IN1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0]),
	.Y(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9~portbdataout ));

AND1 \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10pt_buf (
	.IN1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus [1]),
	.Y(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 ));

AND1 \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11pt_buf (
	.IN1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus [2]),
	.Y(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 ));

AND1 \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12pt_buf (
	.IN1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus [3]),
	.Y(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 ));

AND1 \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13pt_buf (
	.IN1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus [4]),
	.Y(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 ));

AND1 \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14pt_buf (
	.IN1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus [5]),
	.Y(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 ));

AND1 \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15pt_buf (
	.IN1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus [6]),
	.Y(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 ));

AND1 \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16pt_buf (
	.IN1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus [7]),
	.Y(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 ));

AND1 \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17pt_buf (
	.IN1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus [8]),
	.Y(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 ));


AND1 \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18~portbdataoutpt_buf (
	.IN1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0]),
	.Y(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18~portbdataout ));

AND1 \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19pt_buf (
	.IN1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus [1]),
	.Y(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 ));

AND1 \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20pt_buf (
	.IN1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus [2]),
	.Y(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 ));

AND1 \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21pt_buf (
	.IN1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus [3]),
	.Y(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 ));

AND1 \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22pt_buf (
	.IN1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus [4]),
	.Y(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 ));

AND1 \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23pt_buf (
	.IN1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus [5]),
	.Y(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 ));


INV \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|INV_INST_offload_shift_ena~combout  (
	.IN1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.Y(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout ));

INV \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|INV_INST_word_counter~8_combout  (
	.IN1(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~8_combout ),
	.Y(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter~8_combout ));

INV \INV_INST_data_dir~combout  (
	.IN1(\data_dir~combout ),
	.Y(\ALT_INV_data_dir~combout ));

INV \INV_INST_altera_internal_jtag~TMSUTAP  (
	.IN1(\altera_internal_jtag~TMSUTAP ),
	.Y(\ALT_INV_altera_internal_jtag~TMSUTAP ));

INV \INV_INST_altera_internal_jtag~TCKUTAP  (
	.IN1(\altera_internal_jtag~TCKUTAP ),
	.Y(\ALT_INV_altera_internal_jtag~TCKUTAP ));

INV \auto_hub|INV_INST_virtual_ir_scan_reg~regout  (
	.IN1(\auto_hub|virtual_ir_scan_reg~regout ),
	.Y(\auto_hub|ALT_INV_virtual_ir_scan_reg~regout ));

INV \auto_hub|shadow_jsm|INV_INST_state[0]~regout  (
	.IN1(\auto_hub|shadow_jsm|state[0]~regout ),
	.Y(\auto_hub|shadow_jsm|ALT_INV_state[0]~regout ));

INV \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|INV_INST_status_offload_shift_ena~combout  (
	.IN1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.Y(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout ));

// Location: LC_X8_Y9_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff (
	.clk(\clk_fx~combout ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~regout ),
	.datac(\auto_hub|irf_reg[1][1]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff .lut_mask = "caca";
// defparam \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N0
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\auto_signaltap_0|sld_signaltap_body|process_0~0 ),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] .lut_mask = "ff0f";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] .output_mode = "reg_and_comb";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] .sum_lutc_input = "qfbk";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cyclone_io \data_fx[0]~I (
	.datain(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~31 ),
	.oe(\ALT_INV_data_dir~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\data_fx[0]~0 ),
	.regout(),
	.padio(data_fx[0]));
// synopsys translate_off
// defparam \data_fx[0]~I .bus_hold = "true";
// defparam \data_fx[0]~I .input_async_reset = "none";
// defparam \data_fx[0]~I .input_power_up = "low";
// defparam \data_fx[0]~I .input_register_mode = "none";
// defparam \data_fx[0]~I .input_sync_reset = "none";
// defparam \data_fx[0]~I .oe_async_reset = "none";
// defparam \data_fx[0]~I .oe_power_up = "low";
// defparam \data_fx[0]~I .oe_register_mode = "none";
// defparam \data_fx[0]~I .oe_sync_reset = "none";
// defparam \data_fx[0]~I .operation_mode = "bidir";
// defparam \data_fx[0]~I .output_async_reset = "none";
// defparam \data_fx[0]~I .output_power_up = "low";
// defparam \data_fx[0]~I .output_register_mode = "none";
// defparam \data_fx[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cyclone_io \data_fx[1]~I (
	.datain(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~31 ),
	.oe(\ALT_INV_data_dir~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\data_fx[1]~1 ),
	.regout(),
	.padio(data_fx[1]));
// synopsys translate_off
// defparam \data_fx[1]~I .bus_hold = "true";
// defparam \data_fx[1]~I .input_async_reset = "none";
// defparam \data_fx[1]~I .input_power_up = "low";
// defparam \data_fx[1]~I .input_register_mode = "none";
// defparam \data_fx[1]~I .input_sync_reset = "none";
// defparam \data_fx[1]~I .oe_async_reset = "none";
// defparam \data_fx[1]~I .oe_power_up = "low";
// defparam \data_fx[1]~I .oe_register_mode = "none";
// defparam \data_fx[1]~I .oe_sync_reset = "none";
// defparam \data_fx[1]~I .operation_mode = "bidir";
// defparam \data_fx[1]~I .output_async_reset = "none";
// defparam \data_fx[1]~I .output_power_up = "low";
// defparam \data_fx[1]~I .output_register_mode = "none";
// defparam \data_fx[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cyclone_io \data_fx[2]~I (
	.datain(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~31 ),
	.oe(\ALT_INV_data_dir~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\data_fx[2]~2 ),
	.regout(),
	.padio(data_fx[2]));
// synopsys translate_off
// defparam \data_fx[2]~I .bus_hold = "true";
// defparam \data_fx[2]~I .input_async_reset = "none";
// defparam \data_fx[2]~I .input_power_up = "low";
// defparam \data_fx[2]~I .input_register_mode = "none";
// defparam \data_fx[2]~I .input_sync_reset = "none";
// defparam \data_fx[2]~I .oe_async_reset = "none";
// defparam \data_fx[2]~I .oe_power_up = "low";
// defparam \data_fx[2]~I .oe_register_mode = "none";
// defparam \data_fx[2]~I .oe_sync_reset = "none";
// defparam \data_fx[2]~I .operation_mode = "bidir";
// defparam \data_fx[2]~I .output_async_reset = "none";
// defparam \data_fx[2]~I .output_power_up = "low";
// defparam \data_fx[2]~I .output_register_mode = "none";
// defparam \data_fx[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cyclone_io \data_fx[3]~I (
	.datain(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~31 ),
	.oe(\ALT_INV_data_dir~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\data_fx[3]~3 ),
	.regout(),
	.padio(data_fx[3]));
// synopsys translate_off
// defparam \data_fx[3]~I .bus_hold = "true";
// defparam \data_fx[3]~I .input_async_reset = "none";
// defparam \data_fx[3]~I .input_power_up = "low";
// defparam \data_fx[3]~I .input_register_mode = "none";
// defparam \data_fx[3]~I .input_sync_reset = "none";
// defparam \data_fx[3]~I .oe_async_reset = "none";
// defparam \data_fx[3]~I .oe_power_up = "low";
// defparam \data_fx[3]~I .oe_register_mode = "none";
// defparam \data_fx[3]~I .oe_sync_reset = "none";
// defparam \data_fx[3]~I .operation_mode = "bidir";
// defparam \data_fx[3]~I .output_async_reset = "none";
// defparam \data_fx[3]~I .output_power_up = "low";
// defparam \data_fx[3]~I .output_register_mode = "none";
// defparam \data_fx[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cyclone_io \data_fx[4]~I (
	.datain(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~31 ),
	.oe(\ALT_INV_data_dir~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\data_fx[4]~4 ),
	.regout(),
	.padio(data_fx[4]));
// synopsys translate_off
// defparam \data_fx[4]~I .bus_hold = "true";
// defparam \data_fx[4]~I .input_async_reset = "none";
// defparam \data_fx[4]~I .input_power_up = "low";
// defparam \data_fx[4]~I .input_register_mode = "none";
// defparam \data_fx[4]~I .input_sync_reset = "none";
// defparam \data_fx[4]~I .oe_async_reset = "none";
// defparam \data_fx[4]~I .oe_power_up = "low";
// defparam \data_fx[4]~I .oe_register_mode = "none";
// defparam \data_fx[4]~I .oe_sync_reset = "none";
// defparam \data_fx[4]~I .operation_mode = "bidir";
// defparam \data_fx[4]~I .output_async_reset = "none";
// defparam \data_fx[4]~I .output_power_up = "low";
// defparam \data_fx[4]~I .output_register_mode = "none";
// defparam \data_fx[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cyclone_io \data_fx[5]~I (
	.datain(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~31 ),
	.oe(\ALT_INV_data_dir~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\data_fx[5]~5 ),
	.regout(),
	.padio(data_fx[5]));
// synopsys translate_off
// defparam \data_fx[5]~I .bus_hold = "true";
// defparam \data_fx[5]~I .input_async_reset = "none";
// defparam \data_fx[5]~I .input_power_up = "low";
// defparam \data_fx[5]~I .input_register_mode = "none";
// defparam \data_fx[5]~I .input_sync_reset = "none";
// defparam \data_fx[5]~I .oe_async_reset = "none";
// defparam \data_fx[5]~I .oe_power_up = "low";
// defparam \data_fx[5]~I .oe_register_mode = "none";
// defparam \data_fx[5]~I .oe_sync_reset = "none";
// defparam \data_fx[5]~I .operation_mode = "bidir";
// defparam \data_fx[5]~I .output_async_reset = "none";
// defparam \data_fx[5]~I .output_power_up = "low";
// defparam \data_fx[5]~I .output_register_mode = "none";
// defparam \data_fx[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cyclone_io \data_fx[6]~I (
	.datain(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~31 ),
	.oe(\ALT_INV_data_dir~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\data_fx[6]~6 ),
	.regout(),
	.padio(data_fx[6]));
// synopsys translate_off
// defparam \data_fx[6]~I .bus_hold = "true";
// defparam \data_fx[6]~I .input_async_reset = "none";
// defparam \data_fx[6]~I .input_power_up = "low";
// defparam \data_fx[6]~I .input_register_mode = "none";
// defparam \data_fx[6]~I .input_sync_reset = "none";
// defparam \data_fx[6]~I .oe_async_reset = "none";
// defparam \data_fx[6]~I .oe_power_up = "low";
// defparam \data_fx[6]~I .oe_register_mode = "none";
// defparam \data_fx[6]~I .oe_sync_reset = "none";
// defparam \data_fx[6]~I .operation_mode = "bidir";
// defparam \data_fx[6]~I .output_async_reset = "none";
// defparam \data_fx[6]~I .output_power_up = "low";
// defparam \data_fx[6]~I .output_register_mode = "none";
// defparam \data_fx[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cyclone_io \data_fx[7]~I (
	.datain(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~31 ),
	.oe(\ALT_INV_data_dir~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\data_fx[7]~7 ),
	.regout(),
	.padio(data_fx[7]));
// synopsys translate_off
// defparam \data_fx[7]~I .bus_hold = "true";
// defparam \data_fx[7]~I .input_async_reset = "none";
// defparam \data_fx[7]~I .input_power_up = "low";
// defparam \data_fx[7]~I .input_register_mode = "none";
// defparam \data_fx[7]~I .input_sync_reset = "none";
// defparam \data_fx[7]~I .oe_async_reset = "none";
// defparam \data_fx[7]~I .oe_power_up = "low";
// defparam \data_fx[7]~I .oe_register_mode = "none";
// defparam \data_fx[7]~I .oe_sync_reset = "none";
// defparam \data_fx[7]~I .operation_mode = "bidir";
// defparam \data_fx[7]~I .output_async_reset = "none";
// defparam \data_fx[7]~I .output_power_up = "low";
// defparam \data_fx[7]~I .output_register_mode = "none";
// defparam \data_fx[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cyclone_io \data_fx[8]~I (
	.datain(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~31 ),
	.oe(\ALT_INV_data_dir~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\data_fx[8]~8 ),
	.regout(),
	.padio(data_fx[8]));
// synopsys translate_off
// defparam \data_fx[8]~I .bus_hold = "true";
// defparam \data_fx[8]~I .input_async_reset = "none";
// defparam \data_fx[8]~I .input_power_up = "low";
// defparam \data_fx[8]~I .input_register_mode = "none";
// defparam \data_fx[8]~I .input_sync_reset = "none";
// defparam \data_fx[8]~I .oe_async_reset = "none";
// defparam \data_fx[8]~I .oe_power_up = "low";
// defparam \data_fx[8]~I .oe_register_mode = "none";
// defparam \data_fx[8]~I .oe_sync_reset = "none";
// defparam \data_fx[8]~I .operation_mode = "bidir";
// defparam \data_fx[8]~I .output_async_reset = "none";
// defparam \data_fx[8]~I .output_power_up = "low";
// defparam \data_fx[8]~I .output_register_mode = "none";
// defparam \data_fx[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cyclone_io \data_fx[9]~I (
	.datain(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~31 ),
	.oe(\ALT_INV_data_dir~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\data_fx[9]~9 ),
	.regout(),
	.padio(data_fx[9]));
// synopsys translate_off
// defparam \data_fx[9]~I .bus_hold = "true";
// defparam \data_fx[9]~I .input_async_reset = "none";
// defparam \data_fx[9]~I .input_power_up = "low";
// defparam \data_fx[9]~I .input_register_mode = "none";
// defparam \data_fx[9]~I .input_sync_reset = "none";
// defparam \data_fx[9]~I .oe_async_reset = "none";
// defparam \data_fx[9]~I .oe_power_up = "low";
// defparam \data_fx[9]~I .oe_register_mode = "none";
// defparam \data_fx[9]~I .oe_sync_reset = "none";
// defparam \data_fx[9]~I .operation_mode = "bidir";
// defparam \data_fx[9]~I .output_async_reset = "none";
// defparam \data_fx[9]~I .output_power_up = "low";
// defparam \data_fx[9]~I .output_register_mode = "none";
// defparam \data_fx[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cyclone_io \data_fx[10]~I (
	.datain(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~31 ),
	.oe(\ALT_INV_data_dir~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\data_fx[10]~10 ),
	.regout(),
	.padio(data_fx[10]));
// synopsys translate_off
// defparam \data_fx[10]~I .bus_hold = "true";
// defparam \data_fx[10]~I .input_async_reset = "none";
// defparam \data_fx[10]~I .input_power_up = "low";
// defparam \data_fx[10]~I .input_register_mode = "none";
// defparam \data_fx[10]~I .input_sync_reset = "none";
// defparam \data_fx[10]~I .oe_async_reset = "none";
// defparam \data_fx[10]~I .oe_power_up = "low";
// defparam \data_fx[10]~I .oe_register_mode = "none";
// defparam \data_fx[10]~I .oe_sync_reset = "none";
// defparam \data_fx[10]~I .operation_mode = "bidir";
// defparam \data_fx[10]~I .output_async_reset = "none";
// defparam \data_fx[10]~I .output_power_up = "low";
// defparam \data_fx[10]~I .output_register_mode = "none";
// defparam \data_fx[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cyclone_io \data_fx[11]~I (
	.datain(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~31 ),
	.oe(\ALT_INV_data_dir~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\data_fx[11]~11 ),
	.regout(),
	.padio(data_fx[11]));
// synopsys translate_off
// defparam \data_fx[11]~I .bus_hold = "true";
// defparam \data_fx[11]~I .input_async_reset = "none";
// defparam \data_fx[11]~I .input_power_up = "low";
// defparam \data_fx[11]~I .input_register_mode = "none";
// defparam \data_fx[11]~I .input_sync_reset = "none";
// defparam \data_fx[11]~I .oe_async_reset = "none";
// defparam \data_fx[11]~I .oe_power_up = "low";
// defparam \data_fx[11]~I .oe_register_mode = "none";
// defparam \data_fx[11]~I .oe_sync_reset = "none";
// defparam \data_fx[11]~I .operation_mode = "bidir";
// defparam \data_fx[11]~I .output_async_reset = "none";
// defparam \data_fx[11]~I .output_power_up = "low";
// defparam \data_fx[11]~I .output_register_mode = "none";
// defparam \data_fx[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cyclone_io \data_fx[12]~I (
	.datain(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~31 ),
	.oe(\ALT_INV_data_dir~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\data_fx[12]~12 ),
	.regout(),
	.padio(data_fx[12]));
// synopsys translate_off
// defparam \data_fx[12]~I .bus_hold = "true";
// defparam \data_fx[12]~I .input_async_reset = "none";
// defparam \data_fx[12]~I .input_power_up = "low";
// defparam \data_fx[12]~I .input_register_mode = "none";
// defparam \data_fx[12]~I .input_sync_reset = "none";
// defparam \data_fx[12]~I .oe_async_reset = "none";
// defparam \data_fx[12]~I .oe_power_up = "low";
// defparam \data_fx[12]~I .oe_register_mode = "none";
// defparam \data_fx[12]~I .oe_sync_reset = "none";
// defparam \data_fx[12]~I .operation_mode = "bidir";
// defparam \data_fx[12]~I .output_async_reset = "none";
// defparam \data_fx[12]~I .output_power_up = "low";
// defparam \data_fx[12]~I .output_register_mode = "none";
// defparam \data_fx[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cyclone_io \data_fx[13]~I (
	.datain(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~31 ),
	.oe(\ALT_INV_data_dir~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\data_fx[13]~13 ),
	.regout(),
	.padio(data_fx[13]));
// synopsys translate_off
// defparam \data_fx[13]~I .bus_hold = "true";
// defparam \data_fx[13]~I .input_async_reset = "none";
// defparam \data_fx[13]~I .input_power_up = "low";
// defparam \data_fx[13]~I .input_register_mode = "none";
// defparam \data_fx[13]~I .input_sync_reset = "none";
// defparam \data_fx[13]~I .oe_async_reset = "none";
// defparam \data_fx[13]~I .oe_power_up = "low";
// defparam \data_fx[13]~I .oe_register_mode = "none";
// defparam \data_fx[13]~I .oe_sync_reset = "none";
// defparam \data_fx[13]~I .operation_mode = "bidir";
// defparam \data_fx[13]~I .output_async_reset = "none";
// defparam \data_fx[13]~I .output_power_up = "low";
// defparam \data_fx[13]~I .output_register_mode = "none";
// defparam \data_fx[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cyclone_io \data_fx[14]~I (
	.datain(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~31 ),
	.oe(\ALT_INV_data_dir~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\data_fx[14]~14 ),
	.regout(),
	.padio(data_fx[14]));
// synopsys translate_off
// defparam \data_fx[14]~I .bus_hold = "true";
// defparam \data_fx[14]~I .input_async_reset = "none";
// defparam \data_fx[14]~I .input_power_up = "low";
// defparam \data_fx[14]~I .input_register_mode = "none";
// defparam \data_fx[14]~I .input_sync_reset = "none";
// defparam \data_fx[14]~I .oe_async_reset = "none";
// defparam \data_fx[14]~I .oe_power_up = "low";
// defparam \data_fx[14]~I .oe_register_mode = "none";
// defparam \data_fx[14]~I .oe_sync_reset = "none";
// defparam \data_fx[14]~I .operation_mode = "bidir";
// defparam \data_fx[14]~I .output_async_reset = "none";
// defparam \data_fx[14]~I .output_power_up = "low";
// defparam \data_fx[14]~I .output_register_mode = "none";
// defparam \data_fx[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cyclone_io \data_fx[15]~I (
	.datain(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~31 ),
	.oe(\ALT_INV_data_dir~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\data_fx[15]~15 ),
	.regout(),
	.padio(data_fx[15]));
// synopsys translate_off
// defparam \data_fx[15]~I .bus_hold = "true";
// defparam \data_fx[15]~I .input_async_reset = "none";
// defparam \data_fx[15]~I .input_power_up = "low";
// defparam \data_fx[15]~I .input_register_mode = "none";
// defparam \data_fx[15]~I .input_sync_reset = "none";
// defparam \data_fx[15]~I .oe_async_reset = "none";
// defparam \data_fx[15]~I .oe_power_up = "low";
// defparam \data_fx[15]~I .oe_register_mode = "none";
// defparam \data_fx[15]~I .oe_sync_reset = "none";
// defparam \data_fx[15]~I .operation_mode = "bidir";
// defparam \data_fx[15]~I .output_async_reset = "none";
// defparam \data_fx[15]~I .output_power_up = "low";
// defparam \data_fx[15]~I .output_register_mode = "none";
// defparam \data_fx[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[0]~I (
	.datain(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:0:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[0]~42 ),
	.regout(),
	.padio(mem_pin[0]));
// synopsys translate_off
// defparam \mem_pin[0]~I .bus_hold = "true";
// defparam \mem_pin[0]~I .input_async_reset = "none";
// defparam \mem_pin[0]~I .input_power_up = "low";
// defparam \mem_pin[0]~I .input_register_mode = "none";
// defparam \mem_pin[0]~I .input_sync_reset = "none";
// defparam \mem_pin[0]~I .oe_async_reset = "none";
// defparam \mem_pin[0]~I .oe_power_up = "low";
// defparam \mem_pin[0]~I .oe_register_mode = "none";
// defparam \mem_pin[0]~I .oe_sync_reset = "none";
// defparam \mem_pin[0]~I .operation_mode = "bidir";
// defparam \mem_pin[0]~I .output_async_reset = "none";
// defparam \mem_pin[0]~I .output_power_up = "low";
// defparam \mem_pin[0]~I .output_register_mode = "none";
// defparam \mem_pin[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[1]~I (
	.datain(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:1:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[1]~41 ),
	.regout(),
	.padio(mem_pin[1]));
// synopsys translate_off
// defparam \mem_pin[1]~I .bus_hold = "true";
// defparam \mem_pin[1]~I .input_async_reset = "none";
// defparam \mem_pin[1]~I .input_power_up = "low";
// defparam \mem_pin[1]~I .input_register_mode = "none";
// defparam \mem_pin[1]~I .input_sync_reset = "none";
// defparam \mem_pin[1]~I .oe_async_reset = "none";
// defparam \mem_pin[1]~I .oe_power_up = "low";
// defparam \mem_pin[1]~I .oe_register_mode = "none";
// defparam \mem_pin[1]~I .oe_sync_reset = "none";
// defparam \mem_pin[1]~I .operation_mode = "bidir";
// defparam \mem_pin[1]~I .output_async_reset = "none";
// defparam \mem_pin[1]~I .output_power_up = "low";
// defparam \mem_pin[1]~I .output_register_mode = "none";
// defparam \mem_pin[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[2]~I (
	.datain(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:2:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[2]~40 ),
	.regout(),
	.padio(mem_pin[2]));
// synopsys translate_off
// defparam \mem_pin[2]~I .bus_hold = "true";
// defparam \mem_pin[2]~I .input_async_reset = "none";
// defparam \mem_pin[2]~I .input_power_up = "low";
// defparam \mem_pin[2]~I .input_register_mode = "none";
// defparam \mem_pin[2]~I .input_sync_reset = "none";
// defparam \mem_pin[2]~I .oe_async_reset = "none";
// defparam \mem_pin[2]~I .oe_power_up = "low";
// defparam \mem_pin[2]~I .oe_register_mode = "none";
// defparam \mem_pin[2]~I .oe_sync_reset = "none";
// defparam \mem_pin[2]~I .operation_mode = "bidir";
// defparam \mem_pin[2]~I .output_async_reset = "none";
// defparam \mem_pin[2]~I .output_power_up = "low";
// defparam \mem_pin[2]~I .output_register_mode = "none";
// defparam \mem_pin[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[3]~I (
	.datain(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:3:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[3]~43 ),
	.regout(),
	.padio(mem_pin[3]));
// synopsys translate_off
// defparam \mem_pin[3]~I .bus_hold = "true";
// defparam \mem_pin[3]~I .input_async_reset = "none";
// defparam \mem_pin[3]~I .input_power_up = "low";
// defparam \mem_pin[3]~I .input_register_mode = "none";
// defparam \mem_pin[3]~I .input_sync_reset = "none";
// defparam \mem_pin[3]~I .oe_async_reset = "none";
// defparam \mem_pin[3]~I .oe_power_up = "low";
// defparam \mem_pin[3]~I .oe_register_mode = "none";
// defparam \mem_pin[3]~I .oe_sync_reset = "none";
// defparam \mem_pin[3]~I .operation_mode = "bidir";
// defparam \mem_pin[3]~I .output_async_reset = "none";
// defparam \mem_pin[3]~I .output_power_up = "low";
// defparam \mem_pin[3]~I .output_register_mode = "none";
// defparam \mem_pin[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[4]~I (
	.datain(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:4:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[4]~38 ),
	.regout(),
	.padio(mem_pin[4]));
// synopsys translate_off
// defparam \mem_pin[4]~I .bus_hold = "true";
// defparam \mem_pin[4]~I .input_async_reset = "none";
// defparam \mem_pin[4]~I .input_power_up = "low";
// defparam \mem_pin[4]~I .input_register_mode = "none";
// defparam \mem_pin[4]~I .input_sync_reset = "none";
// defparam \mem_pin[4]~I .oe_async_reset = "none";
// defparam \mem_pin[4]~I .oe_power_up = "low";
// defparam \mem_pin[4]~I .oe_register_mode = "none";
// defparam \mem_pin[4]~I .oe_sync_reset = "none";
// defparam \mem_pin[4]~I .operation_mode = "bidir";
// defparam \mem_pin[4]~I .output_async_reset = "none";
// defparam \mem_pin[4]~I .output_power_up = "low";
// defparam \mem_pin[4]~I .output_register_mode = "none";
// defparam \mem_pin[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[5]~I (
	.datain(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:5:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[5]~36 ),
	.regout(),
	.padio(mem_pin[5]));
// synopsys translate_off
// defparam \mem_pin[5]~I .bus_hold = "true";
// defparam \mem_pin[5]~I .input_async_reset = "none";
// defparam \mem_pin[5]~I .input_power_up = "low";
// defparam \mem_pin[5]~I .input_register_mode = "none";
// defparam \mem_pin[5]~I .input_sync_reset = "none";
// defparam \mem_pin[5]~I .oe_async_reset = "none";
// defparam \mem_pin[5]~I .oe_power_up = "low";
// defparam \mem_pin[5]~I .oe_register_mode = "none";
// defparam \mem_pin[5]~I .oe_sync_reset = "none";
// defparam \mem_pin[5]~I .operation_mode = "bidir";
// defparam \mem_pin[5]~I .output_async_reset = "none";
// defparam \mem_pin[5]~I .output_power_up = "low";
// defparam \mem_pin[5]~I .output_register_mode = "none";
// defparam \mem_pin[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[6]~I (
	.datain(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:6:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[6]~37 ),
	.regout(),
	.padio(mem_pin[6]));
// synopsys translate_off
// defparam \mem_pin[6]~I .bus_hold = "true";
// defparam \mem_pin[6]~I .input_async_reset = "none";
// defparam \mem_pin[6]~I .input_power_up = "low";
// defparam \mem_pin[6]~I .input_register_mode = "none";
// defparam \mem_pin[6]~I .input_sync_reset = "none";
// defparam \mem_pin[6]~I .oe_async_reset = "none";
// defparam \mem_pin[6]~I .oe_power_up = "low";
// defparam \mem_pin[6]~I .oe_register_mode = "none";
// defparam \mem_pin[6]~I .oe_sync_reset = "none";
// defparam \mem_pin[6]~I .operation_mode = "bidir";
// defparam \mem_pin[6]~I .output_async_reset = "none";
// defparam \mem_pin[6]~I .output_power_up = "low";
// defparam \mem_pin[6]~I .output_register_mode = "none";
// defparam \mem_pin[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[7]~I (
	.datain(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:7:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[7]~39 ),
	.regout(),
	.padio(mem_pin[7]));
// synopsys translate_off
// defparam \mem_pin[7]~I .bus_hold = "true";
// defparam \mem_pin[7]~I .input_async_reset = "none";
// defparam \mem_pin[7]~I .input_power_up = "low";
// defparam \mem_pin[7]~I .input_register_mode = "none";
// defparam \mem_pin[7]~I .input_sync_reset = "none";
// defparam \mem_pin[7]~I .oe_async_reset = "none";
// defparam \mem_pin[7]~I .oe_power_up = "low";
// defparam \mem_pin[7]~I .oe_register_mode = "none";
// defparam \mem_pin[7]~I .oe_sync_reset = "none";
// defparam \mem_pin[7]~I .operation_mode = "bidir";
// defparam \mem_pin[7]~I .output_async_reset = "none";
// defparam \mem_pin[7]~I .output_power_up = "low";
// defparam \mem_pin[7]~I .output_register_mode = "none";
// defparam \mem_pin[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[8]~I (
	.datain(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:8:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[8]~34 ),
	.regout(),
	.padio(mem_pin[8]));
// synopsys translate_off
// defparam \mem_pin[8]~I .bus_hold = "true";
// defparam \mem_pin[8]~I .input_async_reset = "none";
// defparam \mem_pin[8]~I .input_power_up = "low";
// defparam \mem_pin[8]~I .input_register_mode = "none";
// defparam \mem_pin[8]~I .input_sync_reset = "none";
// defparam \mem_pin[8]~I .oe_async_reset = "none";
// defparam \mem_pin[8]~I .oe_power_up = "low";
// defparam \mem_pin[8]~I .oe_register_mode = "none";
// defparam \mem_pin[8]~I .oe_sync_reset = "none";
// defparam \mem_pin[8]~I .operation_mode = "bidir";
// defparam \mem_pin[8]~I .output_async_reset = "none";
// defparam \mem_pin[8]~I .output_power_up = "low";
// defparam \mem_pin[8]~I .output_register_mode = "none";
// defparam \mem_pin[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[9]~I (
	.datain(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:9:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[9]~33 ),
	.regout(),
	.padio(mem_pin[9]));
// synopsys translate_off
// defparam \mem_pin[9]~I .bus_hold = "true";
// defparam \mem_pin[9]~I .input_async_reset = "none";
// defparam \mem_pin[9]~I .input_power_up = "low";
// defparam \mem_pin[9]~I .input_register_mode = "none";
// defparam \mem_pin[9]~I .input_sync_reset = "none";
// defparam \mem_pin[9]~I .oe_async_reset = "none";
// defparam \mem_pin[9]~I .oe_power_up = "low";
// defparam \mem_pin[9]~I .oe_register_mode = "none";
// defparam \mem_pin[9]~I .oe_sync_reset = "none";
// defparam \mem_pin[9]~I .operation_mode = "bidir";
// defparam \mem_pin[9]~I .output_async_reset = "none";
// defparam \mem_pin[9]~I .output_power_up = "low";
// defparam \mem_pin[9]~I .output_register_mode = "none";
// defparam \mem_pin[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[10]~I (
	.datain(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:10:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[10]~32 ),
	.regout(),
	.padio(mem_pin[10]));
// synopsys translate_off
// defparam \mem_pin[10]~I .bus_hold = "true";
// defparam \mem_pin[10]~I .input_async_reset = "none";
// defparam \mem_pin[10]~I .input_power_up = "low";
// defparam \mem_pin[10]~I .input_register_mode = "none";
// defparam \mem_pin[10]~I .input_sync_reset = "none";
// defparam \mem_pin[10]~I .oe_async_reset = "none";
// defparam \mem_pin[10]~I .oe_power_up = "low";
// defparam \mem_pin[10]~I .oe_register_mode = "none";
// defparam \mem_pin[10]~I .oe_sync_reset = "none";
// defparam \mem_pin[10]~I .operation_mode = "bidir";
// defparam \mem_pin[10]~I .output_async_reset = "none";
// defparam \mem_pin[10]~I .output_power_up = "low";
// defparam \mem_pin[10]~I .output_register_mode = "none";
// defparam \mem_pin[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[11]~I (
	.datain(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:11:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[11]~35 ),
	.regout(),
	.padio(mem_pin[11]));
// synopsys translate_off
// defparam \mem_pin[11]~I .bus_hold = "true";
// defparam \mem_pin[11]~I .input_async_reset = "none";
// defparam \mem_pin[11]~I .input_power_up = "low";
// defparam \mem_pin[11]~I .input_register_mode = "none";
// defparam \mem_pin[11]~I .input_sync_reset = "none";
// defparam \mem_pin[11]~I .oe_async_reset = "none";
// defparam \mem_pin[11]~I .oe_power_up = "low";
// defparam \mem_pin[11]~I .oe_register_mode = "none";
// defparam \mem_pin[11]~I .oe_sync_reset = "none";
// defparam \mem_pin[11]~I .operation_mode = "bidir";
// defparam \mem_pin[11]~I .output_async_reset = "none";
// defparam \mem_pin[11]~I .output_power_up = "low";
// defparam \mem_pin[11]~I .output_register_mode = "none";
// defparam \mem_pin[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[12]~I (
	.datain(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:12:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[12]~46 ),
	.regout(),
	.padio(mem_pin[12]));
// synopsys translate_off
// defparam \mem_pin[12]~I .bus_hold = "true";
// defparam \mem_pin[12]~I .input_async_reset = "none";
// defparam \mem_pin[12]~I .input_power_up = "low";
// defparam \mem_pin[12]~I .input_register_mode = "none";
// defparam \mem_pin[12]~I .input_sync_reset = "none";
// defparam \mem_pin[12]~I .oe_async_reset = "none";
// defparam \mem_pin[12]~I .oe_power_up = "low";
// defparam \mem_pin[12]~I .oe_register_mode = "none";
// defparam \mem_pin[12]~I .oe_sync_reset = "none";
// defparam \mem_pin[12]~I .operation_mode = "bidir";
// defparam \mem_pin[12]~I .output_async_reset = "none";
// defparam \mem_pin[12]~I .output_power_up = "low";
// defparam \mem_pin[12]~I .output_register_mode = "none";
// defparam \mem_pin[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[13]~I (
	.datain(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:13:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[13]~44 ),
	.regout(),
	.padio(mem_pin[13]));
// synopsys translate_off
// defparam \mem_pin[13]~I .bus_hold = "true";
// defparam \mem_pin[13]~I .input_async_reset = "none";
// defparam \mem_pin[13]~I .input_power_up = "low";
// defparam \mem_pin[13]~I .input_register_mode = "none";
// defparam \mem_pin[13]~I .input_sync_reset = "none";
// defparam \mem_pin[13]~I .oe_async_reset = "none";
// defparam \mem_pin[13]~I .oe_power_up = "low";
// defparam \mem_pin[13]~I .oe_register_mode = "none";
// defparam \mem_pin[13]~I .oe_sync_reset = "none";
// defparam \mem_pin[13]~I .operation_mode = "bidir";
// defparam \mem_pin[13]~I .output_async_reset = "none";
// defparam \mem_pin[13]~I .output_power_up = "low";
// defparam \mem_pin[13]~I .output_register_mode = "none";
// defparam \mem_pin[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_36,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[14]~I (
	.datain(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:14:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[14]~45 ),
	.regout(),
	.padio(mem_pin[14]));
// synopsys translate_off
// defparam \mem_pin[14]~I .bus_hold = "true";
// defparam \mem_pin[14]~I .input_async_reset = "none";
// defparam \mem_pin[14]~I .input_power_up = "low";
// defparam \mem_pin[14]~I .input_register_mode = "none";
// defparam \mem_pin[14]~I .input_sync_reset = "none";
// defparam \mem_pin[14]~I .oe_async_reset = "none";
// defparam \mem_pin[14]~I .oe_power_up = "low";
// defparam \mem_pin[14]~I .oe_register_mode = "none";
// defparam \mem_pin[14]~I .oe_sync_reset = "none";
// defparam \mem_pin[14]~I .operation_mode = "bidir";
// defparam \mem_pin[14]~I .output_async_reset = "none";
// defparam \mem_pin[14]~I .output_power_up = "low";
// defparam \mem_pin[14]~I .output_register_mode = "none";
// defparam \mem_pin[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[15]~I (
	.datain(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:15:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[15]~47 ),
	.regout(),
	.padio(mem_pin[15]));
// synopsys translate_off
// defparam \mem_pin[15]~I .bus_hold = "true";
// defparam \mem_pin[15]~I .input_async_reset = "none";
// defparam \mem_pin[15]~I .input_power_up = "low";
// defparam \mem_pin[15]~I .input_register_mode = "none";
// defparam \mem_pin[15]~I .input_sync_reset = "none";
// defparam \mem_pin[15]~I .oe_async_reset = "none";
// defparam \mem_pin[15]~I .oe_power_up = "low";
// defparam \mem_pin[15]~I .oe_register_mode = "none";
// defparam \mem_pin[15]~I .oe_sync_reset = "none";
// defparam \mem_pin[15]~I .operation_mode = "bidir";
// defparam \mem_pin[15]~I .output_async_reset = "none";
// defparam \mem_pin[15]~I .output_power_up = "low";
// defparam \mem_pin[15]~I .output_register_mode = "none";
// defparam \mem_pin[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[16]~I (
	.datain(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:16:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[16]~26 ),
	.regout(),
	.padio(mem_pin[16]));
// synopsys translate_off
// defparam \mem_pin[16]~I .bus_hold = "true";
// defparam \mem_pin[16]~I .input_async_reset = "none";
// defparam \mem_pin[16]~I .input_power_up = "low";
// defparam \mem_pin[16]~I .input_register_mode = "none";
// defparam \mem_pin[16]~I .input_sync_reset = "none";
// defparam \mem_pin[16]~I .oe_async_reset = "none";
// defparam \mem_pin[16]~I .oe_power_up = "low";
// defparam \mem_pin[16]~I .oe_register_mode = "none";
// defparam \mem_pin[16]~I .oe_sync_reset = "none";
// defparam \mem_pin[16]~I .operation_mode = "bidir";
// defparam \mem_pin[16]~I .output_async_reset = "none";
// defparam \mem_pin[16]~I .output_power_up = "low";
// defparam \mem_pin[16]~I .output_register_mode = "none";
// defparam \mem_pin[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[17]~I (
	.datain(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:17:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[17]~22 ),
	.regout(),
	.padio(mem_pin[17]));
// synopsys translate_off
// defparam \mem_pin[17]~I .bus_hold = "true";
// defparam \mem_pin[17]~I .input_async_reset = "none";
// defparam \mem_pin[17]~I .input_power_up = "low";
// defparam \mem_pin[17]~I .input_register_mode = "none";
// defparam \mem_pin[17]~I .input_sync_reset = "none";
// defparam \mem_pin[17]~I .oe_async_reset = "none";
// defparam \mem_pin[17]~I .oe_power_up = "low";
// defparam \mem_pin[17]~I .oe_register_mode = "none";
// defparam \mem_pin[17]~I .oe_sync_reset = "none";
// defparam \mem_pin[17]~I .operation_mode = "bidir";
// defparam \mem_pin[17]~I .output_async_reset = "none";
// defparam \mem_pin[17]~I .output_power_up = "low";
// defparam \mem_pin[17]~I .output_register_mode = "none";
// defparam \mem_pin[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[18]~I (
	.datain(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:18:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[18]~18 ),
	.regout(),
	.padio(mem_pin[18]));
// synopsys translate_off
// defparam \mem_pin[18]~I .bus_hold = "true";
// defparam \mem_pin[18]~I .input_async_reset = "none";
// defparam \mem_pin[18]~I .input_power_up = "low";
// defparam \mem_pin[18]~I .input_register_mode = "none";
// defparam \mem_pin[18]~I .input_sync_reset = "none";
// defparam \mem_pin[18]~I .oe_async_reset = "none";
// defparam \mem_pin[18]~I .oe_power_up = "low";
// defparam \mem_pin[18]~I .oe_register_mode = "none";
// defparam \mem_pin[18]~I .oe_sync_reset = "none";
// defparam \mem_pin[18]~I .operation_mode = "bidir";
// defparam \mem_pin[18]~I .output_async_reset = "none";
// defparam \mem_pin[18]~I .output_power_up = "low";
// defparam \mem_pin[18]~I .output_register_mode = "none";
// defparam \mem_pin[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[19]~I (
	.datain(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:19:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[19]~30 ),
	.regout(),
	.padio(mem_pin[19]));
// synopsys translate_off
// defparam \mem_pin[19]~I .bus_hold = "true";
// defparam \mem_pin[19]~I .input_async_reset = "none";
// defparam \mem_pin[19]~I .input_power_up = "low";
// defparam \mem_pin[19]~I .input_register_mode = "none";
// defparam \mem_pin[19]~I .input_sync_reset = "none";
// defparam \mem_pin[19]~I .oe_async_reset = "none";
// defparam \mem_pin[19]~I .oe_power_up = "low";
// defparam \mem_pin[19]~I .oe_register_mode = "none";
// defparam \mem_pin[19]~I .oe_sync_reset = "none";
// defparam \mem_pin[19]~I .operation_mode = "bidir";
// defparam \mem_pin[19]~I .output_async_reset = "none";
// defparam \mem_pin[19]~I .output_power_up = "low";
// defparam \mem_pin[19]~I .output_register_mode = "none";
// defparam \mem_pin[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[20]~I (
	.datain(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:20:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[20]~24 ),
	.regout(),
	.padio(mem_pin[20]));
// synopsys translate_off
// defparam \mem_pin[20]~I .bus_hold = "true";
// defparam \mem_pin[20]~I .input_async_reset = "none";
// defparam \mem_pin[20]~I .input_power_up = "low";
// defparam \mem_pin[20]~I .input_register_mode = "none";
// defparam \mem_pin[20]~I .input_sync_reset = "none";
// defparam \mem_pin[20]~I .oe_async_reset = "none";
// defparam \mem_pin[20]~I .oe_power_up = "low";
// defparam \mem_pin[20]~I .oe_register_mode = "none";
// defparam \mem_pin[20]~I .oe_sync_reset = "none";
// defparam \mem_pin[20]~I .operation_mode = "bidir";
// defparam \mem_pin[20]~I .output_async_reset = "none";
// defparam \mem_pin[20]~I .output_power_up = "low";
// defparam \mem_pin[20]~I .output_register_mode = "none";
// defparam \mem_pin[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[21]~I (
	.datain(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:21:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[21]~21 ),
	.regout(),
	.padio(mem_pin[21]));
// synopsys translate_off
// defparam \mem_pin[21]~I .bus_hold = "true";
// defparam \mem_pin[21]~I .input_async_reset = "none";
// defparam \mem_pin[21]~I .input_power_up = "low";
// defparam \mem_pin[21]~I .input_register_mode = "none";
// defparam \mem_pin[21]~I .input_sync_reset = "none";
// defparam \mem_pin[21]~I .oe_async_reset = "none";
// defparam \mem_pin[21]~I .oe_power_up = "low";
// defparam \mem_pin[21]~I .oe_register_mode = "none";
// defparam \mem_pin[21]~I .oe_sync_reset = "none";
// defparam \mem_pin[21]~I .operation_mode = "bidir";
// defparam \mem_pin[21]~I .output_async_reset = "none";
// defparam \mem_pin[21]~I .output_power_up = "low";
// defparam \mem_pin[21]~I .output_register_mode = "none";
// defparam \mem_pin[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[22]~I (
	.datain(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:22:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[22]~16 ),
	.regout(),
	.padio(mem_pin[22]));
// synopsys translate_off
// defparam \mem_pin[22]~I .bus_hold = "true";
// defparam \mem_pin[22]~I .input_async_reset = "none";
// defparam \mem_pin[22]~I .input_power_up = "low";
// defparam \mem_pin[22]~I .input_register_mode = "none";
// defparam \mem_pin[22]~I .input_sync_reset = "none";
// defparam \mem_pin[22]~I .oe_async_reset = "none";
// defparam \mem_pin[22]~I .oe_power_up = "low";
// defparam \mem_pin[22]~I .oe_register_mode = "none";
// defparam \mem_pin[22]~I .oe_sync_reset = "none";
// defparam \mem_pin[22]~I .operation_mode = "bidir";
// defparam \mem_pin[22]~I .output_async_reset = "none";
// defparam \mem_pin[22]~I .output_power_up = "low";
// defparam \mem_pin[22]~I .output_register_mode = "none";
// defparam \mem_pin[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[23]~I (
	.datain(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:23:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[23]~29 ),
	.regout(),
	.padio(mem_pin[23]));
// synopsys translate_off
// defparam \mem_pin[23]~I .bus_hold = "true";
// defparam \mem_pin[23]~I .input_async_reset = "none";
// defparam \mem_pin[23]~I .input_power_up = "low";
// defparam \mem_pin[23]~I .input_register_mode = "none";
// defparam \mem_pin[23]~I .input_sync_reset = "none";
// defparam \mem_pin[23]~I .oe_async_reset = "none";
// defparam \mem_pin[23]~I .oe_power_up = "low";
// defparam \mem_pin[23]~I .oe_register_mode = "none";
// defparam \mem_pin[23]~I .oe_sync_reset = "none";
// defparam \mem_pin[23]~I .operation_mode = "bidir";
// defparam \mem_pin[23]~I .output_async_reset = "none";
// defparam \mem_pin[23]~I .output_power_up = "low";
// defparam \mem_pin[23]~I .output_register_mode = "none";
// defparam \mem_pin[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[24]~I (
	.datain(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:24:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[24]~25 ),
	.regout(),
	.padio(mem_pin[24]));
// synopsys translate_off
// defparam \mem_pin[24]~I .bus_hold = "true";
// defparam \mem_pin[24]~I .input_async_reset = "none";
// defparam \mem_pin[24]~I .input_power_up = "low";
// defparam \mem_pin[24]~I .input_register_mode = "none";
// defparam \mem_pin[24]~I .input_sync_reset = "none";
// defparam \mem_pin[24]~I .oe_async_reset = "none";
// defparam \mem_pin[24]~I .oe_power_up = "low";
// defparam \mem_pin[24]~I .oe_register_mode = "none";
// defparam \mem_pin[24]~I .oe_sync_reset = "none";
// defparam \mem_pin[24]~I .operation_mode = "bidir";
// defparam \mem_pin[24]~I .output_async_reset = "none";
// defparam \mem_pin[24]~I .output_power_up = "low";
// defparam \mem_pin[24]~I .output_register_mode = "none";
// defparam \mem_pin[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[25]~I (
	.datain(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:25:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[25]~20 ),
	.regout(),
	.padio(mem_pin[25]));
// synopsys translate_off
// defparam \mem_pin[25]~I .bus_hold = "true";
// defparam \mem_pin[25]~I .input_async_reset = "none";
// defparam \mem_pin[25]~I .input_power_up = "low";
// defparam \mem_pin[25]~I .input_register_mode = "none";
// defparam \mem_pin[25]~I .input_sync_reset = "none";
// defparam \mem_pin[25]~I .oe_async_reset = "none";
// defparam \mem_pin[25]~I .oe_power_up = "low";
// defparam \mem_pin[25]~I .oe_register_mode = "none";
// defparam \mem_pin[25]~I .oe_sync_reset = "none";
// defparam \mem_pin[25]~I .operation_mode = "bidir";
// defparam \mem_pin[25]~I .output_async_reset = "none";
// defparam \mem_pin[25]~I .output_power_up = "low";
// defparam \mem_pin[25]~I .output_register_mode = "none";
// defparam \mem_pin[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[26]~I (
	.datain(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:26:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[26]~17 ),
	.regout(),
	.padio(mem_pin[26]));
// synopsys translate_off
// defparam \mem_pin[26]~I .bus_hold = "true";
// defparam \mem_pin[26]~I .input_async_reset = "none";
// defparam \mem_pin[26]~I .input_power_up = "low";
// defparam \mem_pin[26]~I .input_register_mode = "none";
// defparam \mem_pin[26]~I .input_sync_reset = "none";
// defparam \mem_pin[26]~I .oe_async_reset = "none";
// defparam \mem_pin[26]~I .oe_power_up = "low";
// defparam \mem_pin[26]~I .oe_register_mode = "none";
// defparam \mem_pin[26]~I .oe_sync_reset = "none";
// defparam \mem_pin[26]~I .operation_mode = "bidir";
// defparam \mem_pin[26]~I .output_async_reset = "none";
// defparam \mem_pin[26]~I .output_power_up = "low";
// defparam \mem_pin[26]~I .output_register_mode = "none";
// defparam \mem_pin[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[27]~I (
	.datain(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:27:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[27]~28 ),
	.regout(),
	.padio(mem_pin[27]));
// synopsys translate_off
// defparam \mem_pin[27]~I .bus_hold = "true";
// defparam \mem_pin[27]~I .input_async_reset = "none";
// defparam \mem_pin[27]~I .input_power_up = "low";
// defparam \mem_pin[27]~I .input_register_mode = "none";
// defparam \mem_pin[27]~I .input_sync_reset = "none";
// defparam \mem_pin[27]~I .oe_async_reset = "none";
// defparam \mem_pin[27]~I .oe_power_up = "low";
// defparam \mem_pin[27]~I .oe_register_mode = "none";
// defparam \mem_pin[27]~I .oe_sync_reset = "none";
// defparam \mem_pin[27]~I .operation_mode = "bidir";
// defparam \mem_pin[27]~I .output_async_reset = "none";
// defparam \mem_pin[27]~I .output_power_up = "low";
// defparam \mem_pin[27]~I .output_register_mode = "none";
// defparam \mem_pin[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[28]~I (
	.datain(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:28:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[28]~27 ),
	.regout(),
	.padio(mem_pin[28]));
// synopsys translate_off
// defparam \mem_pin[28]~I .bus_hold = "true";
// defparam \mem_pin[28]~I .input_async_reset = "none";
// defparam \mem_pin[28]~I .input_power_up = "low";
// defparam \mem_pin[28]~I .input_register_mode = "none";
// defparam \mem_pin[28]~I .input_sync_reset = "none";
// defparam \mem_pin[28]~I .oe_async_reset = "none";
// defparam \mem_pin[28]~I .oe_power_up = "low";
// defparam \mem_pin[28]~I .oe_register_mode = "none";
// defparam \mem_pin[28]~I .oe_sync_reset = "none";
// defparam \mem_pin[28]~I .operation_mode = "bidir";
// defparam \mem_pin[28]~I .output_async_reset = "none";
// defparam \mem_pin[28]~I .output_power_up = "low";
// defparam \mem_pin[28]~I .output_register_mode = "none";
// defparam \mem_pin[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[29]~I (
	.datain(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:29:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[29]~23 ),
	.regout(),
	.padio(mem_pin[29]));
// synopsys translate_off
// defparam \mem_pin[29]~I .bus_hold = "true";
// defparam \mem_pin[29]~I .input_async_reset = "none";
// defparam \mem_pin[29]~I .input_power_up = "low";
// defparam \mem_pin[29]~I .input_register_mode = "none";
// defparam \mem_pin[29]~I .input_sync_reset = "none";
// defparam \mem_pin[29]~I .oe_async_reset = "none";
// defparam \mem_pin[29]~I .oe_power_up = "low";
// defparam \mem_pin[29]~I .oe_register_mode = "none";
// defparam \mem_pin[29]~I .oe_sync_reset = "none";
// defparam \mem_pin[29]~I .operation_mode = "bidir";
// defparam \mem_pin[29]~I .output_async_reset = "none";
// defparam \mem_pin[29]~I .output_power_up = "low";
// defparam \mem_pin[29]~I .output_register_mode = "none";
// defparam \mem_pin[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[30]~I (
	.datain(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:30:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[30]~19 ),
	.regout(),
	.padio(mem_pin[30]));
// synopsys translate_off
// defparam \mem_pin[30]~I .bus_hold = "true";
// defparam \mem_pin[30]~I .input_async_reset = "none";
// defparam \mem_pin[30]~I .input_power_up = "low";
// defparam \mem_pin[30]~I .input_register_mode = "none";
// defparam \mem_pin[30]~I .input_sync_reset = "none";
// defparam \mem_pin[30]~I .oe_async_reset = "none";
// defparam \mem_pin[30]~I .oe_power_up = "low";
// defparam \mem_pin[30]~I .oe_register_mode = "none";
// defparam \mem_pin[30]~I .oe_sync_reset = "none";
// defparam \mem_pin[30]~I .operation_mode = "bidir";
// defparam \mem_pin[30]~I .output_async_reset = "none";
// defparam \mem_pin[30]~I .output_power_up = "low";
// defparam \mem_pin[30]~I .output_register_mode = "none";
// defparam \mem_pin[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[31]~I (
	.datain(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:31:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[31]~31 ),
	.regout(),
	.padio(mem_pin[31]));
// synopsys translate_off
// defparam \mem_pin[31]~I .bus_hold = "true";
// defparam \mem_pin[31]~I .input_async_reset = "none";
// defparam \mem_pin[31]~I .input_power_up = "low";
// defparam \mem_pin[31]~I .input_register_mode = "none";
// defparam \mem_pin[31]~I .input_sync_reset = "none";
// defparam \mem_pin[31]~I .oe_async_reset = "none";
// defparam \mem_pin[31]~I .oe_power_up = "low";
// defparam \mem_pin[31]~I .oe_register_mode = "none";
// defparam \mem_pin[31]~I .oe_sync_reset = "none";
// defparam \mem_pin[31]~I .operation_mode = "bidir";
// defparam \mem_pin[31]~I .output_async_reset = "none";
// defparam \mem_pin[31]~I .output_power_up = "low";
// defparam \mem_pin[31]~I .output_register_mode = "none";
// defparam \mem_pin[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[32]~I (
	.datain(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:32:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[32]~10 ),
	.regout(),
	.padio(mem_pin[32]));
// synopsys translate_off
// defparam \mem_pin[32]~I .bus_hold = "true";
// defparam \mem_pin[32]~I .input_async_reset = "none";
// defparam \mem_pin[32]~I .input_power_up = "low";
// defparam \mem_pin[32]~I .input_register_mode = "none";
// defparam \mem_pin[32]~I .input_sync_reset = "none";
// defparam \mem_pin[32]~I .oe_async_reset = "none";
// defparam \mem_pin[32]~I .oe_power_up = "low";
// defparam \mem_pin[32]~I .oe_register_mode = "none";
// defparam \mem_pin[32]~I .oe_sync_reset = "none";
// defparam \mem_pin[32]~I .operation_mode = "bidir";
// defparam \mem_pin[32]~I .output_async_reset = "none";
// defparam \mem_pin[32]~I .output_power_up = "low";
// defparam \mem_pin[32]~I .output_register_mode = "none";
// defparam \mem_pin[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[33]~I (
	.datain(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:33:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[33]~8 ),
	.regout(),
	.padio(mem_pin[33]));
// synopsys translate_off
// defparam \mem_pin[33]~I .bus_hold = "true";
// defparam \mem_pin[33]~I .input_async_reset = "none";
// defparam \mem_pin[33]~I .input_power_up = "low";
// defparam \mem_pin[33]~I .input_register_mode = "none";
// defparam \mem_pin[33]~I .input_sync_reset = "none";
// defparam \mem_pin[33]~I .oe_async_reset = "none";
// defparam \mem_pin[33]~I .oe_power_up = "low";
// defparam \mem_pin[33]~I .oe_register_mode = "none";
// defparam \mem_pin[33]~I .oe_sync_reset = "none";
// defparam \mem_pin[33]~I .operation_mode = "bidir";
// defparam \mem_pin[33]~I .output_async_reset = "none";
// defparam \mem_pin[33]~I .output_power_up = "low";
// defparam \mem_pin[33]~I .output_register_mode = "none";
// defparam \mem_pin[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[34]~I (
	.datain(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:34:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[34]~9 ),
	.regout(),
	.padio(mem_pin[34]));
// synopsys translate_off
// defparam \mem_pin[34]~I .bus_hold = "true";
// defparam \mem_pin[34]~I .input_async_reset = "none";
// defparam \mem_pin[34]~I .input_power_up = "low";
// defparam \mem_pin[34]~I .input_register_mode = "none";
// defparam \mem_pin[34]~I .input_sync_reset = "none";
// defparam \mem_pin[34]~I .oe_async_reset = "none";
// defparam \mem_pin[34]~I .oe_power_up = "low";
// defparam \mem_pin[34]~I .oe_register_mode = "none";
// defparam \mem_pin[34]~I .oe_sync_reset = "none";
// defparam \mem_pin[34]~I .operation_mode = "bidir";
// defparam \mem_pin[34]~I .output_async_reset = "none";
// defparam \mem_pin[34]~I .output_power_up = "low";
// defparam \mem_pin[34]~I .output_register_mode = "none";
// defparam \mem_pin[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[35]~I (
	.datain(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:35:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[35]~11 ),
	.regout(),
	.padio(mem_pin[35]));
// synopsys translate_off
// defparam \mem_pin[35]~I .bus_hold = "true";
// defparam \mem_pin[35]~I .input_async_reset = "none";
// defparam \mem_pin[35]~I .input_power_up = "low";
// defparam \mem_pin[35]~I .input_register_mode = "none";
// defparam \mem_pin[35]~I .input_sync_reset = "none";
// defparam \mem_pin[35]~I .oe_async_reset = "none";
// defparam \mem_pin[35]~I .oe_power_up = "low";
// defparam \mem_pin[35]~I .oe_register_mode = "none";
// defparam \mem_pin[35]~I .oe_sync_reset = "none";
// defparam \mem_pin[35]~I .operation_mode = "bidir";
// defparam \mem_pin[35]~I .output_async_reset = "none";
// defparam \mem_pin[35]~I .output_power_up = "low";
// defparam \mem_pin[35]~I .output_register_mode = "none";
// defparam \mem_pin[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[36]~I (
	.datain(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:36:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[36]~2 ),
	.regout(),
	.padio(mem_pin[36]));
// synopsys translate_off
// defparam \mem_pin[36]~I .bus_hold = "true";
// defparam \mem_pin[36]~I .input_async_reset = "none";
// defparam \mem_pin[36]~I .input_power_up = "low";
// defparam \mem_pin[36]~I .input_register_mode = "none";
// defparam \mem_pin[36]~I .input_sync_reset = "none";
// defparam \mem_pin[36]~I .oe_async_reset = "none";
// defparam \mem_pin[36]~I .oe_power_up = "low";
// defparam \mem_pin[36]~I .oe_register_mode = "none";
// defparam \mem_pin[36]~I .oe_sync_reset = "none";
// defparam \mem_pin[36]~I .operation_mode = "bidir";
// defparam \mem_pin[36]~I .output_async_reset = "none";
// defparam \mem_pin[36]~I .output_power_up = "low";
// defparam \mem_pin[36]~I .output_register_mode = "none";
// defparam \mem_pin[36]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[37]~I (
	.datain(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:37:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[37]~1 ),
	.regout(),
	.padio(mem_pin[37]));
// synopsys translate_off
// defparam \mem_pin[37]~I .bus_hold = "true";
// defparam \mem_pin[37]~I .input_async_reset = "none";
// defparam \mem_pin[37]~I .input_power_up = "low";
// defparam \mem_pin[37]~I .input_register_mode = "none";
// defparam \mem_pin[37]~I .input_sync_reset = "none";
// defparam \mem_pin[37]~I .oe_async_reset = "none";
// defparam \mem_pin[37]~I .oe_power_up = "low";
// defparam \mem_pin[37]~I .oe_register_mode = "none";
// defparam \mem_pin[37]~I .oe_sync_reset = "none";
// defparam \mem_pin[37]~I .operation_mode = "bidir";
// defparam \mem_pin[37]~I .output_async_reset = "none";
// defparam \mem_pin[37]~I .output_power_up = "low";
// defparam \mem_pin[37]~I .output_register_mode = "none";
// defparam \mem_pin[37]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[38]~I (
	.datain(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:38:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[38]~0 ),
	.regout(),
	.padio(mem_pin[38]));
// synopsys translate_off
// defparam \mem_pin[38]~I .bus_hold = "true";
// defparam \mem_pin[38]~I .input_async_reset = "none";
// defparam \mem_pin[38]~I .input_power_up = "low";
// defparam \mem_pin[38]~I .input_register_mode = "none";
// defparam \mem_pin[38]~I .input_sync_reset = "none";
// defparam \mem_pin[38]~I .oe_async_reset = "none";
// defparam \mem_pin[38]~I .oe_power_up = "low";
// defparam \mem_pin[38]~I .oe_register_mode = "none";
// defparam \mem_pin[38]~I .oe_sync_reset = "none";
// defparam \mem_pin[38]~I .operation_mode = "bidir";
// defparam \mem_pin[38]~I .output_async_reset = "none";
// defparam \mem_pin[38]~I .output_power_up = "low";
// defparam \mem_pin[38]~I .output_register_mode = "none";
// defparam \mem_pin[38]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[39]~I (
	.datain(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:39:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[39]~3 ),
	.regout(),
	.padio(mem_pin[39]));
// synopsys translate_off
// defparam \mem_pin[39]~I .bus_hold = "true";
// defparam \mem_pin[39]~I .input_async_reset = "none";
// defparam \mem_pin[39]~I .input_power_up = "low";
// defparam \mem_pin[39]~I .input_register_mode = "none";
// defparam \mem_pin[39]~I .input_sync_reset = "none";
// defparam \mem_pin[39]~I .oe_async_reset = "none";
// defparam \mem_pin[39]~I .oe_power_up = "low";
// defparam \mem_pin[39]~I .oe_register_mode = "none";
// defparam \mem_pin[39]~I .oe_sync_reset = "none";
// defparam \mem_pin[39]~I .operation_mode = "bidir";
// defparam \mem_pin[39]~I .output_async_reset = "none";
// defparam \mem_pin[39]~I .output_power_up = "low";
// defparam \mem_pin[39]~I .output_register_mode = "none";
// defparam \mem_pin[39]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[40]~I (
	.datain(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:40:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[40]~6 ),
	.regout(),
	.padio(mem_pin[40]));
// synopsys translate_off
// defparam \mem_pin[40]~I .bus_hold = "true";
// defparam \mem_pin[40]~I .input_async_reset = "none";
// defparam \mem_pin[40]~I .input_power_up = "low";
// defparam \mem_pin[40]~I .input_register_mode = "none";
// defparam \mem_pin[40]~I .input_sync_reset = "none";
// defparam \mem_pin[40]~I .oe_async_reset = "none";
// defparam \mem_pin[40]~I .oe_power_up = "low";
// defparam \mem_pin[40]~I .oe_register_mode = "none";
// defparam \mem_pin[40]~I .oe_sync_reset = "none";
// defparam \mem_pin[40]~I .operation_mode = "bidir";
// defparam \mem_pin[40]~I .output_async_reset = "none";
// defparam \mem_pin[40]~I .output_power_up = "low";
// defparam \mem_pin[40]~I .output_register_mode = "none";
// defparam \mem_pin[40]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[41]~I (
	.datain(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:41:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[41]~4 ),
	.regout(),
	.padio(mem_pin[41]));
// synopsys translate_off
// defparam \mem_pin[41]~I .bus_hold = "true";
// defparam \mem_pin[41]~I .input_async_reset = "none";
// defparam \mem_pin[41]~I .input_power_up = "low";
// defparam \mem_pin[41]~I .input_register_mode = "none";
// defparam \mem_pin[41]~I .input_sync_reset = "none";
// defparam \mem_pin[41]~I .oe_async_reset = "none";
// defparam \mem_pin[41]~I .oe_power_up = "low";
// defparam \mem_pin[41]~I .oe_register_mode = "none";
// defparam \mem_pin[41]~I .oe_sync_reset = "none";
// defparam \mem_pin[41]~I .operation_mode = "bidir";
// defparam \mem_pin[41]~I .output_async_reset = "none";
// defparam \mem_pin[41]~I .output_power_up = "low";
// defparam \mem_pin[41]~I .output_register_mode = "none";
// defparam \mem_pin[41]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[42]~I (
	.datain(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:42:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[42]~5 ),
	.regout(),
	.padio(mem_pin[42]));
// synopsys translate_off
// defparam \mem_pin[42]~I .bus_hold = "true";
// defparam \mem_pin[42]~I .input_async_reset = "none";
// defparam \mem_pin[42]~I .input_power_up = "low";
// defparam \mem_pin[42]~I .input_register_mode = "none";
// defparam \mem_pin[42]~I .input_sync_reset = "none";
// defparam \mem_pin[42]~I .oe_async_reset = "none";
// defparam \mem_pin[42]~I .oe_power_up = "low";
// defparam \mem_pin[42]~I .oe_register_mode = "none";
// defparam \mem_pin[42]~I .oe_sync_reset = "none";
// defparam \mem_pin[42]~I .operation_mode = "bidir";
// defparam \mem_pin[42]~I .output_async_reset = "none";
// defparam \mem_pin[42]~I .output_power_up = "low";
// defparam \mem_pin[42]~I .output_register_mode = "none";
// defparam \mem_pin[42]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[43]~I (
	.datain(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:43:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[43]~7 ),
	.regout(),
	.padio(mem_pin[43]));
// synopsys translate_off
// defparam \mem_pin[43]~I .bus_hold = "true";
// defparam \mem_pin[43]~I .input_async_reset = "none";
// defparam \mem_pin[43]~I .input_power_up = "low";
// defparam \mem_pin[43]~I .input_register_mode = "none";
// defparam \mem_pin[43]~I .input_sync_reset = "none";
// defparam \mem_pin[43]~I .oe_async_reset = "none";
// defparam \mem_pin[43]~I .oe_power_up = "low";
// defparam \mem_pin[43]~I .oe_register_mode = "none";
// defparam \mem_pin[43]~I .oe_sync_reset = "none";
// defparam \mem_pin[43]~I .operation_mode = "bidir";
// defparam \mem_pin[43]~I .output_async_reset = "none";
// defparam \mem_pin[43]~I .output_power_up = "low";
// defparam \mem_pin[43]~I .output_register_mode = "none";
// defparam \mem_pin[43]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[44]~I (
	.datain(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:44:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[44]~14 ),
	.regout(),
	.padio(mem_pin[44]));
// synopsys translate_off
// defparam \mem_pin[44]~I .bus_hold = "true";
// defparam \mem_pin[44]~I .input_async_reset = "none";
// defparam \mem_pin[44]~I .input_power_up = "low";
// defparam \mem_pin[44]~I .input_register_mode = "none";
// defparam \mem_pin[44]~I .input_sync_reset = "none";
// defparam \mem_pin[44]~I .oe_async_reset = "none";
// defparam \mem_pin[44]~I .oe_power_up = "low";
// defparam \mem_pin[44]~I .oe_register_mode = "none";
// defparam \mem_pin[44]~I .oe_sync_reset = "none";
// defparam \mem_pin[44]~I .operation_mode = "bidir";
// defparam \mem_pin[44]~I .output_async_reset = "none";
// defparam \mem_pin[44]~I .output_power_up = "low";
// defparam \mem_pin[44]~I .output_register_mode = "none";
// defparam \mem_pin[44]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[45]~I (
	.datain(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:45:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[45]~13 ),
	.regout(),
	.padio(mem_pin[45]));
// synopsys translate_off
// defparam \mem_pin[45]~I .bus_hold = "true";
// defparam \mem_pin[45]~I .input_async_reset = "none";
// defparam \mem_pin[45]~I .input_power_up = "low";
// defparam \mem_pin[45]~I .input_register_mode = "none";
// defparam \mem_pin[45]~I .input_sync_reset = "none";
// defparam \mem_pin[45]~I .oe_async_reset = "none";
// defparam \mem_pin[45]~I .oe_power_up = "low";
// defparam \mem_pin[45]~I .oe_register_mode = "none";
// defparam \mem_pin[45]~I .oe_sync_reset = "none";
// defparam \mem_pin[45]~I .operation_mode = "bidir";
// defparam \mem_pin[45]~I .output_async_reset = "none";
// defparam \mem_pin[45]~I .output_power_up = "low";
// defparam \mem_pin[45]~I .output_register_mode = "none";
// defparam \mem_pin[45]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[46]~I (
	.datain(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:46:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[46]~12 ),
	.regout(),
	.padio(mem_pin[46]));
// synopsys translate_off
// defparam \mem_pin[46]~I .bus_hold = "true";
// defparam \mem_pin[46]~I .input_async_reset = "none";
// defparam \mem_pin[46]~I .input_power_up = "low";
// defparam \mem_pin[46]~I .input_register_mode = "none";
// defparam \mem_pin[46]~I .input_sync_reset = "none";
// defparam \mem_pin[46]~I .oe_async_reset = "none";
// defparam \mem_pin[46]~I .oe_power_up = "low";
// defparam \mem_pin[46]~I .oe_register_mode = "none";
// defparam \mem_pin[46]~I .oe_sync_reset = "none";
// defparam \mem_pin[46]~I .operation_mode = "bidir";
// defparam \mem_pin[46]~I .output_async_reset = "none";
// defparam \mem_pin[46]~I .output_power_up = "low";
// defparam \mem_pin[46]~I .output_register_mode = "none";
// defparam \mem_pin[46]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
cyclone_io \mem_pin[47]~I (
	.datain(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~19 ),
	.oe(\GEN_MEM_MUX:47:MEM_MUX_X|mem_mux_oe~0 ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000010000100),
	.combout(\mem_pin[47]~15 ),
	.regout(),
	.padio(mem_pin[47]));
// synopsys translate_off
// defparam \mem_pin[47]~I .bus_hold = "true";
// defparam \mem_pin[47]~I .input_async_reset = "none";
// defparam \mem_pin[47]~I .input_power_up = "low";
// defparam \mem_pin[47]~I .input_register_mode = "none";
// defparam \mem_pin[47]~I .input_sync_reset = "none";
// defparam \mem_pin[47]~I .oe_async_reset = "none";
// defparam \mem_pin[47]~I .oe_power_up = "low";
// defparam \mem_pin[47]~I .oe_register_mode = "none";
// defparam \mem_pin[47]~I .oe_sync_reset = "none";
// defparam \mem_pin[47]~I .operation_mode = "bidir";
// defparam \mem_pin[47]~I .output_async_reset = "none";
// defparam \mem_pin[47]~I .output_power_up = "low";
// defparam \mem_pin[47]~I .output_register_mode = "none";
// defparam \mem_pin[47]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \reg_wr~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000000000001),
	.combout(\reg_wr~combout ),
	.regout(),
	.padio(reg_wr));
// synopsys translate_off
// defparam \reg_wr~I .input_async_reset = "none";
// defparam \reg_wr~I .input_power_up = "low";
// defparam \reg_wr~I .input_register_mode = "none";
// defparam \reg_wr~I .input_sync_reset = "none";
// defparam \reg_wr~I .oe_async_reset = "none";
// defparam \reg_wr~I .oe_power_up = "low";
// defparam \reg_wr~I .oe_register_mode = "none";
// defparam \reg_wr~I .oe_sync_reset = "none";
// defparam \reg_wr~I .operation_mode = "input";
// defparam \reg_wr~I .output_async_reset = "none";
// defparam \reg_wr~I .output_power_up = "low";
// defparam \reg_wr~I .output_register_mode = "none";
// defparam \reg_wr~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \reg_addr[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000000000001),
	.combout(\reg_addr[3]~combout ),
	.regout(),
	.padio(reg_addr[3]));
// synopsys translate_off
// defparam \reg_addr[3]~I .input_async_reset = "none";
// defparam \reg_addr[3]~I .input_power_up = "low";
// defparam \reg_addr[3]~I .input_register_mode = "none";
// defparam \reg_addr[3]~I .input_sync_reset = "none";
// defparam \reg_addr[3]~I .oe_async_reset = "none";
// defparam \reg_addr[3]~I .oe_power_up = "low";
// defparam \reg_addr[3]~I .oe_register_mode = "none";
// defparam \reg_addr[3]~I .oe_sync_reset = "none";
// defparam \reg_addr[3]~I .operation_mode = "input";
// defparam \reg_addr[3]~I .output_async_reset = "none";
// defparam \reg_addr[3]~I .output_power_up = "low";
// defparam \reg_addr[3]~I .output_register_mode = "none";
// defparam \reg_addr[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \reg_addr[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000000000001),
	.combout(\reg_addr[2]~combout ),
	.regout(),
	.padio(reg_addr[2]));
// synopsys translate_off
// defparam \reg_addr[2]~I .input_async_reset = "none";
// defparam \reg_addr[2]~I .input_power_up = "low";
// defparam \reg_addr[2]~I .input_register_mode = "none";
// defparam \reg_addr[2]~I .input_sync_reset = "none";
// defparam \reg_addr[2]~I .oe_async_reset = "none";
// defparam \reg_addr[2]~I .oe_power_up = "low";
// defparam \reg_addr[2]~I .oe_register_mode = "none";
// defparam \reg_addr[2]~I .oe_sync_reset = "none";
// defparam \reg_addr[2]~I .operation_mode = "input";
// defparam \reg_addr[2]~I .output_async_reset = "none";
// defparam \reg_addr[2]~I .output_power_up = "low";
// defparam \reg_addr[2]~I .output_register_mode = "none";
// defparam \reg_addr[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \reg_data[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000000000001),
	.combout(\reg_data[3]~combout ),
	.regout(),
	.padio(reg_data[3]));
// synopsys translate_off
// defparam \reg_data[3]~I .input_async_reset = "none";
// defparam \reg_data[3]~I .input_power_up = "low";
// defparam \reg_data[3]~I .input_register_mode = "none";
// defparam \reg_data[3]~I .input_sync_reset = "none";
// defparam \reg_data[3]~I .oe_async_reset = "none";
// defparam \reg_data[3]~I .oe_power_up = "low";
// defparam \reg_data[3]~I .oe_register_mode = "none";
// defparam \reg_data[3]~I .oe_sync_reset = "none";
// defparam \reg_data[3]~I .operation_mode = "input";
// defparam \reg_data[3]~I .output_async_reset = "none";
// defparam \reg_data[3]~I .output_power_up = "low";
// defparam \reg_data[3]~I .output_register_mode = "none";
// defparam \reg_data[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \reg_addr[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000000000001),
	.combout(\reg_addr[4]~combout ),
	.regout(),
	.padio(reg_addr[4]));
// synopsys translate_off
// defparam \reg_addr[4]~I .input_async_reset = "none";
// defparam \reg_addr[4]~I .input_power_up = "low";
// defparam \reg_addr[4]~I .input_register_mode = "none";
// defparam \reg_addr[4]~I .input_sync_reset = "none";
// defparam \reg_addr[4]~I .oe_async_reset = "none";
// defparam \reg_addr[4]~I .oe_power_up = "low";
// defparam \reg_addr[4]~I .oe_register_mode = "none";
// defparam \reg_addr[4]~I .oe_sync_reset = "none";
// defparam \reg_addr[4]~I .operation_mode = "input";
// defparam \reg_addr[4]~I .output_async_reset = "none";
// defparam \reg_addr[4]~I .output_power_up = "low";
// defparam \reg_addr[4]~I .output_register_mode = "none";
// defparam \reg_addr[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \reg_data[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000000000001),
	.combout(\reg_data[4]~combout ),
	.regout(),
	.padio(reg_data[4]));
// synopsys translate_off
// defparam \reg_data[4]~I .input_async_reset = "none";
// defparam \reg_data[4]~I .input_power_up = "low";
// defparam \reg_data[4]~I .input_register_mode = "none";
// defparam \reg_data[4]~I .input_sync_reset = "none";
// defparam \reg_data[4]~I .oe_async_reset = "none";
// defparam \reg_data[4]~I .oe_power_up = "low";
// defparam \reg_data[4]~I .oe_register_mode = "none";
// defparam \reg_data[4]~I .oe_sync_reset = "none";
// defparam \reg_data[4]~I .operation_mode = "input";
// defparam \reg_data[4]~I .output_async_reset = "none";
// defparam \reg_data[4]~I .output_power_up = "low";
// defparam \reg_data[4]~I .output_register_mode = "none";
// defparam \reg_data[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \reg_addr[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000000000001),
	.combout(\reg_addr[5]~combout ),
	.regout(),
	.padio(reg_addr[5]));
// synopsys translate_off
// defparam \reg_addr[5]~I .input_async_reset = "none";
// defparam \reg_addr[5]~I .input_power_up = "low";
// defparam \reg_addr[5]~I .input_register_mode = "none";
// defparam \reg_addr[5]~I .input_sync_reset = "none";
// defparam \reg_addr[5]~I .oe_async_reset = "none";
// defparam \reg_addr[5]~I .oe_power_up = "low";
// defparam \reg_addr[5]~I .oe_register_mode = "none";
// defparam \reg_addr[5]~I .oe_sync_reset = "none";
// defparam \reg_addr[5]~I .operation_mode = "input";
// defparam \reg_addr[5]~I .output_async_reset = "none";
// defparam \reg_addr[5]~I .output_power_up = "low";
// defparam \reg_addr[5]~I .output_register_mode = "none";
// defparam \reg_addr[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X17_Y5_N2
cyclone_lcell \reg_data_decoder_en~0 (
// Equation(s):
// \reg_data_decoder_en~0_combout  = ((\reg_data[4]~combout ) # ((\reg_addr[4]~combout  & \reg_addr[5]~combout )))

	.clk(gnd),
	.dataa(\reg_addr[4]~combout ),
	.datab(vcc),
	.datac(\reg_data[4]~combout ),
	.datad(\reg_addr[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\reg_data_decoder_en~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \reg_data_decoder_en~0 .lut_mask = "faf0";
// defparam \reg_data_decoder_en~0 .operation_mode = "normal";
// defparam \reg_data_decoder_en~0 .output_mode = "comb_only";
// defparam \reg_data_decoder_en~0 .register_cascade_mode = "off";
// defparam \reg_data_decoder_en~0 .sum_lutc_input = "datac";
// defparam \reg_data_decoder_en~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_128,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \reg_data[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000000000001),
	.combout(\reg_data[2]~combout ),
	.regout(),
	.padio(reg_data[2]));
// synopsys translate_off
// defparam \reg_data[2]~I .input_async_reset = "none";
// defparam \reg_data[2]~I .input_power_up = "low";
// defparam \reg_data[2]~I .input_register_mode = "none";
// defparam \reg_data[2]~I .input_sync_reset = "none";
// defparam \reg_data[2]~I .oe_async_reset = "none";
// defparam \reg_data[2]~I .oe_power_up = "low";
// defparam \reg_data[2]~I .oe_register_mode = "none";
// defparam \reg_data[2]~I .oe_sync_reset = "none";
// defparam \reg_data[2]~I .operation_mode = "input";
// defparam \reg_data[2]~I .output_async_reset = "none";
// defparam \reg_data[2]~I .output_power_up = "low";
// defparam \reg_data[2]~I .output_register_mode = "none";
// defparam \reg_data[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \reg_data[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000000000001),
	.combout(\reg_data[1]~combout ),
	.regout(),
	.padio(reg_data[1]));
// synopsys translate_off
// defparam \reg_data[1]~I .input_async_reset = "none";
// defparam \reg_data[1]~I .input_power_up = "low";
// defparam \reg_data[1]~I .input_register_mode = "none";
// defparam \reg_data[1]~I .input_sync_reset = "none";
// defparam \reg_data[1]~I .oe_async_reset = "none";
// defparam \reg_data[1]~I .oe_power_up = "low";
// defparam \reg_data[1]~I .oe_register_mode = "none";
// defparam \reg_data[1]~I .oe_sync_reset = "none";
// defparam \reg_data[1]~I .operation_mode = "input";
// defparam \reg_data[1]~I .output_async_reset = "none";
// defparam \reg_data[1]~I .output_power_up = "low";
// defparam \reg_data[1]~I .output_register_mode = "none";
// defparam \reg_data[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X9_Y5_N2
cyclone_lcell \Equal50~0 (
// Equation(s):
// \Equal50~0_combout  = (!\reg_data[3]~combout  & (!\reg_data_decoder_en~0_combout  & (!\reg_data[2]~combout  & !\reg_data[1]~combout )))

	.clk(gnd),
	.dataa(\reg_data[3]~combout ),
	.datab(\reg_data_decoder_en~0_combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\reg_data[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal50~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Equal50~0 .lut_mask = "0001";
// defparam \Equal50~0 .operation_mode = "normal";
// defparam \Equal50~0 .output_mode = "comb_only";
// defparam \Equal50~0 .register_cascade_mode = "off";
// defparam \Equal50~0 .sum_lutc_input = "datac";
// defparam \Equal50~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_130,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \reg_data[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000000000001),
	.combout(\reg_data[0]~combout ),
	.regout(),
	.padio(reg_data[0]));
// synopsys translate_off
// defparam \reg_data[0]~I .input_async_reset = "none";
// defparam \reg_data[0]~I .input_power_up = "low";
// defparam \reg_data[0]~I .input_register_mode = "none";
// defparam \reg_data[0]~I .input_sync_reset = "none";
// defparam \reg_data[0]~I .oe_async_reset = "none";
// defparam \reg_data[0]~I .oe_power_up = "low";
// defparam \reg_data[0]~I .oe_register_mode = "none";
// defparam \reg_data[0]~I .oe_sync_reset = "none";
// defparam \reg_data[0]~I .operation_mode = "input";
// defparam \reg_data[0]~I .output_async_reset = "none";
// defparam \reg_data[0]~I .output_power_up = "low";
// defparam \reg_data[0]~I .output_register_mode = "none";
// defparam \reg_data[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X10_Y3_N3
cyclone_lcell \Equal50~1 (
// Equation(s):
// \Equal50~1_combout  = ((\Equal50~0_combout  & ((!\reg_data[0]~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal50~0_combout ),
	.datac(vcc),
	.datad(\reg_data[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal50~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001010));
// synopsys translate_off
// defparam \Equal50~1 .lut_mask = "00cc";
// defparam \Equal50~1 .operation_mode = "normal";
// defparam \Equal50~1 .output_mode = "comb_only";
// defparam \Equal50~1 .register_cascade_mode = "off";
// defparam \Equal50~1 .sum_lutc_input = "datac";
// defparam \Equal50~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N6
cyclone_lcell \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~14  = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[3]~regout  & (((B1_reg_num[2]) # (\mem_pin[24]~25 )))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[3]~regout  & (\mem_pin[16]~26  & (!B1_reg_num[2])))
// \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~14 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~1_combout , \reg_addr[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\mem_pin[16]~26 ),
	.datab(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datac(\reg_addr[2]~combout ),
	.datad(\mem_pin[24]~25 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~14 ),
	.regout(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[2] .lut_mask = "cec2";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y3_N8
cyclone_lcell \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~12  = (B1_reg_num[3] & (((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[2]~regout )))) # (!B1_reg_num[3] & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[2]~regout  & (\mem_pin[21]~21 )) # 
// (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[2]~regout  & ((\mem_pin[17]~22 )))))
// \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~12 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~1_combout , \reg_addr[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\mem_pin[21]~21 ),
	.datab(\mem_pin[17]~22 ),
	.datac(\reg_addr[3]~combout ),
	.datad(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~12 ),
	.regout(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[3] .lut_mask = "fa0c";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \reg_addr[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000000000001),
	.combout(\reg_addr[1]~combout ),
	.regout(),
	.padio(reg_addr[1]));
// synopsys translate_off
// defparam \reg_addr[1]~I .input_async_reset = "none";
// defparam \reg_addr[1]~I .input_power_up = "low";
// defparam \reg_addr[1]~I .input_register_mode = "none";
// defparam \reg_addr[1]~I .input_sync_reset = "none";
// defparam \reg_addr[1]~I .oe_async_reset = "none";
// defparam \reg_addr[1]~I .oe_power_up = "low";
// defparam \reg_addr[1]~I .oe_register_mode = "none";
// defparam \reg_addr[1]~I .oe_sync_reset = "none";
// defparam \reg_addr[1]~I .operation_mode = "input";
// defparam \reg_addr[1]~I .output_async_reset = "none";
// defparam \reg_addr[1]~I .output_power_up = "low";
// defparam \reg_addr[1]~I .output_register_mode = "none";
// defparam \reg_addr[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X3_Y3_N2
cyclone_lcell \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~4  = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout  & (((B1_reg_num[1])))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout  & ((B1_reg_num[1] & ((\mem_pin[34]~9 ))) # (!B1_reg_num[1] & (\mem_pin[32]~10 
// ))))
// \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~1_combout , \reg_addr[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\mem_pin[32]~10 ),
	.datab(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\reg_addr[1]~combout ),
	.datad(\mem_pin[34]~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~4 ),
	.regout(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1] .lut_mask = "f2c2";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \reg_addr[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000000000001),
	.combout(\reg_addr[0]~combout ),
	.regout(),
	.padio(reg_addr[0]));
// synopsys translate_off
// defparam \reg_addr[0]~I .input_async_reset = "none";
// defparam \reg_addr[0]~I .input_power_up = "low";
// defparam \reg_addr[0]~I .input_register_mode = "none";
// defparam \reg_addr[0]~I .input_sync_reset = "none";
// defparam \reg_addr[0]~I .oe_async_reset = "none";
// defparam \reg_addr[0]~I .oe_power_up = "low";
// defparam \reg_addr[0]~I .oe_register_mode = "none";
// defparam \reg_addr[0]~I .oe_sync_reset = "none";
// defparam \reg_addr[0]~I .operation_mode = "input";
// defparam \reg_addr[0]~I .output_async_reset = "none";
// defparam \reg_addr[0]~I .output_power_up = "low";
// defparam \reg_addr[0]~I .output_register_mode = "none";
// defparam \reg_addr[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X4_Y3_N5
cyclone_lcell \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~2  = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout  & (((B1_reg_num[0]) # (\mem_pin[42]~5 )))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[40]~6  & (!B1_reg_num[0])))
// \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~1_combout , \reg_addr[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\mem_pin[40]~6 ),
	.datab(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\reg_addr[0]~combout ),
	.datad(\mem_pin[42]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~2 ),
	.regout(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0] .lut_mask = "cec2";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y3_N0
cyclone_lcell \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~28 (
// Equation(s):
// \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~28_combout  = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout  & (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout )) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout  & 
// ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[14]~45 )) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[12]~46 )))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[14]~45 ),
	.datad(\mem_pin[12]~46 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~28 .lut_mask = "d9c8";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~28 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~28 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~28 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~28 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N8
cyclone_lcell \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~29 (
// Equation(s):
// \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~29_combout  = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~28_combout  & ((\mem_pin[15]~47 ))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~28_combout  & (\mem_pin[13]~44 
// )))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~28_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[13]~44 ),
	.datac(\mem_pin[15]~47 ),
	.datad(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~28_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~29 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~29 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~29 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~29 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~29 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N8
cyclone_lcell \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~21 (
// Equation(s):
// \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~21_combout  = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout  & (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout )) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[9]~33 )) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[8]~34 )))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[9]~33 ),
	.datad(\mem_pin[8]~34 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~21 .lut_mask = "d9c8";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~21 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~21 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~21 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~21 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N9
cyclone_lcell \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~22 (
// Equation(s):
// \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~22_combout  = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~21_combout  & (\mem_pin[11]~35 )) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~21_combout  & ((\mem_pin[10]~32 
// ))))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~21_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[11]~35 ),
	.datac(\mem_pin[10]~32 ),
	.datad(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~22 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~22 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~22 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~22 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~22 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N1
cyclone_lcell \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~25 (
// Equation(s):
// \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~25_combout  = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout  & (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout )) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[1]~41 )) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[0]~42 )))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[1]~41 ),
	.datad(\mem_pin[0]~42 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~25 .lut_mask = "d9c8";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~25 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~25 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~25 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~25 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N2
cyclone_lcell \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~26 (
// Equation(s):
// \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~26_combout  = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~25_combout  & ((\mem_pin[3]~43 ))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~25_combout  & (\mem_pin[2]~40 
// )))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~25_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[2]~40 ),
	.datac(\mem_pin[3]~43 ),
	.datad(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~26 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~26 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~26 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~26 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~26 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N0
cyclone_lcell \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~23 (
// Equation(s):
// \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~23_combout  = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout ) # ((\mem_pin[6]~37 )))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout  & 
// (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[4]~38 )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[4]~38 ),
	.datad(\mem_pin[6]~37 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~23 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~23 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~23 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~23 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~23 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N5
cyclone_lcell \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~24 (
// Equation(s):
// \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~24_combout  = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~23_combout  & (\mem_pin[7]~39 )) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~23_combout  & ((\mem_pin[5]~36 
// ))))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~23_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[7]~39 ),
	.datac(\mem_pin[5]~36 ),
	.datad(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~24 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~24 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~24 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~24 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~24 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N6
cyclone_lcell \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~27 (
// Equation(s):
// \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~27_combout  = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[3]~regout  & (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[2]~regout )) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[3]~regout  & 
// ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~24_combout ))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[2]~regout  & (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~26_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~26_combout ),
	.datad(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~27 .lut_mask = "dc98";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~27 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~27 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~27 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~27 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N7
cyclone_lcell \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~30 (
// Equation(s):
// \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~30_combout  = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~27_combout  & (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~29_combout )) # 
// (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~27_combout  & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~22_combout ))))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~27_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~29_combout ),
	.datac(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~22_combout ),
	.datad(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~30 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~30 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~30 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~30 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~30 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N5
cyclone_lcell \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~10_combout  = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[3]~regout )))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[2]~regout  & 
// ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[3]~regout  & ((\mem_pin[26]~17 ))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[3]~regout  & (\mem_pin[18]~18 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\mem_pin[18]~18 ),
	.datac(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datad(\mem_pin[26]~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~10 .lut_mask = "f4a4";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N6
cyclone_lcell \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~11 (
// Equation(s):
// \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~11_combout  = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~10_combout  & ((\mem_pin[30]~19 ))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~10_combout  & (\mem_pin[22]~16 
// )))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~10_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\mem_pin[22]~16 ),
	.datac(\mem_pin[30]~19 ),
	.datad(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~11 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~11 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~11 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~11 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~11 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N9
cyclone_lcell \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~13_combout  = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~12  & ((\mem_pin[29]~23 ))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~12  & (\mem_pin[25]~20 )))) # 
// (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~12 ))))

	.clk(gnd),
	.dataa(\mem_pin[25]~20 ),
	.datab(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datac(\mem_pin[29]~23 ),
	.datad(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~13 .lut_mask = "f388";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N1
cyclone_lcell \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~15_combout  = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~14  & ((\mem_pin[28]~27 ))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~14  & (\mem_pin[20]~24 )))) # 
// (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~14 ))))

	.clk(gnd),
	.dataa(\mem_pin[20]~24 ),
	.datab(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\mem_pin[28]~27 ),
	.datad(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~15 .lut_mask = "f388";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N2
cyclone_lcell \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~16_combout  = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout ) # ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~13_combout )))) # 
// (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout  & (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~13_combout ),
	.datad(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~16 .lut_mask = "b9a8";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N3
cyclone_lcell \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~17_combout  = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[2]~regout  & ((\mem_pin[23]~29 ) # ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[3]~regout )))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[2]~regout  & 
// (((!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[3]~regout  & \mem_pin[19]~30 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\mem_pin[23]~29 ),
	.datac(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datad(\mem_pin[19]~30 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~17 .lut_mask = "ada8";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N0
cyclone_lcell \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~18_combout  = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~17_combout  & ((\mem_pin[31]~31 ))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~17_combout  & (\mem_pin[27]~28 
// )))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[3]~regout  & (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~17_combout ))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~17_combout ),
	.datac(\mem_pin[27]~28 ),
	.datad(\mem_pin[31]~31 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~18 .lut_mask = "ec64";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N8
cyclone_lcell \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~19 (
// Equation(s):
// \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~19_combout  = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~16_combout  & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~18_combout ))) # 
// (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~16_combout  & (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~11_combout )))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~11_combout ),
	.datac(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~16_combout ),
	.datad(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~19 .lut_mask = "f858";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~19 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~19 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~19 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~19 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N4
cyclone_lcell \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~7_combout  = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout  & (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout )) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[45]~13 ))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[44]~14 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[44]~14 ),
	.datad(\mem_pin[45]~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~7 .lut_mask = "dc98";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N5
cyclone_lcell \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~8_combout  = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~7_combout  & ((\mem_pin[47]~15 ))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~7_combout  & (\mem_pin[46]~12 
// )))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~7_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[46]~12 ),
	.datac(\mem_pin[47]~15 ),
	.datad(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~8 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N6
cyclone_lcell \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~0_combout  = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout  & (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout )) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[37]~1 ))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[36]~2 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[36]~2 ),
	.datad(\mem_pin[37]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~0 .lut_mask = "dc98";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N0
cyclone_lcell \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~1_combout  = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~0_combout  & (\mem_pin[39]~3 )) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~0_combout  & ((\mem_pin[38]~0 ))))) 
// # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[39]~3 ),
	.datac(\mem_pin[38]~0 ),
	.datad(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~1 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N9
cyclone_lcell \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~5_combout  = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~4  & (((\mem_pin[35]~11 )) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout ))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~4  & 
// (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[33]~8 )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~4 ),
	.datab(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[33]~8 ),
	.datad(\mem_pin[35]~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~5 .lut_mask = "ea62";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N4
cyclone_lcell \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~3_combout  = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~2  & (\mem_pin[43]~7 )) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~2  & ((\mem_pin[41]~4 ))))) # 
// (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[43]~7 ),
	.datac(\mem_pin[41]~4 ),
	.datad(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~3 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N5
cyclone_lcell \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~6 (
// Equation(s):
// \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~6_combout  = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[2]~regout ) # ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~3_combout )))) # 
// (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[3]~regout  & (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[2]~regout  & (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~5_combout )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~5_combout ),
	.datad(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~6 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~6 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~6 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~6 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~6 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N6
cyclone_lcell \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~9_combout  = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~6_combout  & (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~8_combout )) # 
// (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~6_combout  & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~1_combout ))))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~6_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~8_combout ),
	.datac(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~1_combout ),
	.datad(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~9 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N3
cyclone_lcell \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~20  = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[5]~regout  & (((!B1_reg_num[4] & \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~9_combout )))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[5]~regout  & 
// (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~19_combout  & (B1_reg_num[4])))
// \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~20 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~1_combout , \reg_addr[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[5]~regout ),
	.datab(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~19_combout ),
	.datac(\reg_addr[4]~combout ),
	.datad(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~20 ),
	.regout(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[4] .lut_mask = "4a40";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y3_N4
cyclone_lcell \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[5] (
// Equation(s):
// \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~31  = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~20 ) # ((!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[4]~regout  & (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~30_combout  & !B1_reg_num[5])))
// \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[5]~regout  = DFFEAS(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~31 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~1_combout , \reg_addr[5]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[4]~regout ),
	.datab(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~30_combout ),
	.datac(\reg_addr[5]~combout ),
	.datad(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~20 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~31 ),
	.regout(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[5] .lut_mask = "ff04";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[5] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[5] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[5] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[5] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[5] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \data_dir~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000000000001),
	.combout(\data_dir~combout ),
	.regout(),
	.padio(data_dir));
// synopsys translate_off
// defparam \data_dir~I .input_async_reset = "none";
// defparam \data_dir~I .input_power_up = "low";
// defparam \data_dir~I .input_register_mode = "none";
// defparam \data_dir~I .input_sync_reset = "none";
// defparam \data_dir~I .oe_async_reset = "none";
// defparam \data_dir~I .oe_power_up = "low";
// defparam \data_dir~I .oe_register_mode = "none";
// defparam \data_dir~I .oe_sync_reset = "none";
// defparam \data_dir~I .operation_mode = "input";
// defparam \data_dir~I .output_async_reset = "none";
// defparam \data_dir~I .output_power_up = "low";
// defparam \data_dir~I .output_register_mode = "none";
// defparam \data_dir~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X10_Y3_N4
cyclone_lcell \Equal50~2 (
// Equation(s):
// \Equal50~2_combout  = ((\Equal50~0_combout  & ((\reg_data[0]~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal50~0_combout ),
	.datac(vcc),
	.datad(\reg_data[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal50~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001010));
// synopsys translate_off
// defparam \Equal50~2 .lut_mask = "cc00";
// defparam \Equal50~2 .operation_mode = "normal";
// defparam \Equal50~2 .output_mode = "comb_only";
// defparam \Equal50~2 .register_cascade_mode = "off";
// defparam \Equal50~2 .sum_lutc_input = "datac";
// defparam \Equal50~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y1_N5
cyclone_lcell \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~14  = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[3]~regout  & (((B2_reg_num[2]) # (\mem_pin[24]~25 )))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[3]~regout  & (\mem_pin[16]~26  & (!B2_reg_num[2])))
// \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~14 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~2_combout , \reg_addr[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\mem_pin[16]~26 ),
	.datab(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datac(\reg_addr[2]~combout ),
	.datad(\mem_pin[24]~25 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~14 ),
	.regout(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[2] .lut_mask = "cec2";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y1_N4
cyclone_lcell \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~12  = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[2]~regout  & (((B2_reg_num[3]) # (\mem_pin[21]~21 )))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[2]~regout  & (\mem_pin[17]~22  & (!B2_reg_num[3])))
// \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~12 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~2_combout , \reg_addr[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\mem_pin[17]~22 ),
	.datac(\reg_addr[3]~combout ),
	.datad(\mem_pin[21]~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~12 ),
	.regout(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[3] .lut_mask = "aea4";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y1_N5
cyclone_lcell \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~2  = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[42]~5 ) # ((B2_reg_num[0])))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout  & (((!B2_reg_num[0] & \mem_pin[40]~6 ))))
// \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~2_combout , \reg_addr[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\mem_pin[42]~5 ),
	.datab(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\reg_addr[0]~combout ),
	.datad(\mem_pin[40]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~2 ),
	.regout(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0] .lut_mask = "cbc8";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y1_N2
cyclone_lcell \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~4  = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout  & (((B2_reg_num[1])))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout  & ((B2_reg_num[1] & (\mem_pin[34]~9 )) # (!B2_reg_num[1] & ((\mem_pin[32]~10 
// )))))
// \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~2_combout , \reg_addr[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[34]~9 ),
	.datac(\reg_addr[1]~combout ),
	.datad(\mem_pin[32]~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~4 ),
	.regout(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1] .lut_mask = "e5e0";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y1_N3
cyclone_lcell \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~21 (
// Equation(s):
// \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~21_combout  = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout  & (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout )) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[9]~33 )) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[8]~34 )))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[9]~33 ),
	.datad(\mem_pin[8]~34 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~21 .lut_mask = "d9c8";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~21 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~21 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~21 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~21 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N0
cyclone_lcell \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~22 (
// Equation(s):
// \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~22_combout  = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~21_combout  & ((\mem_pin[11]~35 ))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~21_combout  & (\mem_pin[10]~32 
// )))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~21_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[10]~32 ),
	.datac(\mem_pin[11]~35 ),
	.datad(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~22 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~22 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~22 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~22 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~22 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N8
cyclone_lcell \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~28 (
// Equation(s):
// \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~28_combout  = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout ) # ((\mem_pin[14]~45 )))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout  & 
// (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[12]~46 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[14]~45 ),
	.datad(\mem_pin[12]~46 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~28 .lut_mask = "b9a8";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~28 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~28 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~28 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~28 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N9
cyclone_lcell \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~29 (
// Equation(s):
// \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~29_combout  = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~28_combout  & (\mem_pin[15]~47 )) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~28_combout  & ((\mem_pin[13]~44 
// ))))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~28_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[15]~47 ),
	.datab(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[13]~44 ),
	.datad(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~28_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~29 .lut_mask = "bbc0";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~29 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~29 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~29 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~29 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N1
cyclone_lcell \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~23 (
// Equation(s):
// \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~23_combout  = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout ) # ((\mem_pin[6]~37 )))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout  & 
// (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[4]~38 )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[4]~38 ),
	.datad(\mem_pin[6]~37 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~23 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~23 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~23 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~23 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~23 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N2
cyclone_lcell \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~24 (
// Equation(s):
// \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~24_combout  = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~23_combout  & (\mem_pin[7]~39 )) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~23_combout  & ((\mem_pin[5]~36 
// ))))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~23_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[7]~39 ),
	.datab(\mem_pin[5]~36 ),
	.datac(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datad(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~24 .lut_mask = "afc0";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~24 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~24 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~24 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~24 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N4
cyclone_lcell \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~25 (
// Equation(s):
// \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~25_combout  = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout  & (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout )) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[1]~41 )) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[0]~42 )))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[1]~41 ),
	.datad(\mem_pin[0]~42 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~25 .lut_mask = "d9c8";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~25 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~25 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~25 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~25 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N5
cyclone_lcell \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~26 (
// Equation(s):
// \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~26_combout  = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~25_combout  & ((\mem_pin[3]~43 ))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~25_combout  & (\mem_pin[2]~40 
// )))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~25_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[2]~40 ),
	.datac(\mem_pin[3]~43 ),
	.datad(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~26 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~26 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~26 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~26 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~26 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N6
cyclone_lcell \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~27 (
// Equation(s):
// \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~27_combout  = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[3]~regout  & (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[2]~regout )) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[3]~regout  & 
// ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[2]~regout  & (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~24_combout )) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~26_combout )))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~24_combout ),
	.datad(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~27 .lut_mask = "d9c8";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~27 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~27 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~27 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~27 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N7
cyclone_lcell \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~30 (
// Equation(s):
// \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~30_combout  = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~27_combout  & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~29_combout ))) # 
// (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~27_combout  & (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~22_combout )))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~27_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~22_combout ),
	.datac(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~29_combout ),
	.datad(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~30 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~30 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~30 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~30 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~30 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y1_N8
cyclone_lcell \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~13_combout  = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~12  & (\mem_pin[29]~23 )) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~12  & ((\mem_pin[25]~20 ))))) # 
// (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~12 ))))

	.clk(gnd),
	.dataa(\mem_pin[29]~23 ),
	.datab(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~12 ),
	.datad(\mem_pin[25]~20 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~13 .lut_mask = "bcb0";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y1_N6
cyclone_lcell \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~15_combout  = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~14  & ((\mem_pin[28]~27 ))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~14  & (\mem_pin[20]~24 )))) # 
// (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~14 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\mem_pin[20]~24 ),
	.datac(\mem_pin[28]~27 ),
	.datad(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~15 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y1_N9
cyclone_lcell \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~16_combout  = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout ) # ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~13_combout )))) # 
// (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout  & (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~13_combout ),
	.datad(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~16 .lut_mask = "b9a8";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N4
cyclone_lcell \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~17_combout  = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[3]~regout  & (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[2]~regout )) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[3]~regout  & 
// ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[2]~regout  & ((\mem_pin[23]~29 ))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[2]~regout  & (\mem_pin[19]~30 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\mem_pin[19]~30 ),
	.datad(\mem_pin[23]~29 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~17 .lut_mask = "dc98";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N5
cyclone_lcell \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~18_combout  = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~17_combout  & (\mem_pin[31]~31 )) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~17_combout  & ((\mem_pin[27]~28 
// ))))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~17_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[31]~31 ),
	.datac(\mem_pin[27]~28 ),
	.datad(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~18 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y1_N1
cyclone_lcell \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~10_combout  = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[2]~regout ) # (\mem_pin[26]~17 )))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[3]~regout  & 
// (\mem_pin[18]~18  & (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[2]~regout )))

	.clk(gnd),
	.dataa(\mem_pin[18]~18 ),
	.datab(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datad(\mem_pin[26]~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~10 .lut_mask = "cec2";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y1_N2
cyclone_lcell \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~11 (
// Equation(s):
// \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~11_combout  = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~10_combout  & (\mem_pin[30]~19 )) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~10_combout  & ((\mem_pin[22]~16 
// ))))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~10_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[30]~19 ),
	.datab(\mem_pin[22]~16 ),
	.datac(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datad(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~11 .lut_mask = "afc0";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~11 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~11 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~11 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~11 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N7
cyclone_lcell \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~19 (
// Equation(s):
// \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~19_combout  = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~16_combout  & (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~18_combout )) # 
// (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~16_combout  & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~11_combout ))))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout  & (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~16_combout ))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~16_combout ),
	.datac(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~18_combout ),
	.datad(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~19 .lut_mask = "e6c4";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~19 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~19 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~19 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~19 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N2
cyclone_lcell \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~0_combout  = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout ) # ((\mem_pin[37]~1 )))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout  & 
// (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[36]~2 )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[36]~2 ),
	.datad(\mem_pin[37]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~0 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N3
cyclone_lcell \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~1_combout  = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~0_combout  & ((\mem_pin[39]~3 ))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~0_combout  & (\mem_pin[38]~0 )))) 
// # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[38]~0 ),
	.datab(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~0_combout ),
	.datad(\mem_pin[39]~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~1 .lut_mask = "f838";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y1_N8
cyclone_lcell \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~7_combout  = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout  & (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout )) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[45]~13 ))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[44]~14 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[44]~14 ),
	.datad(\mem_pin[45]~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~7 .lut_mask = "dc98";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y1_N6
cyclone_lcell \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~8_combout  = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~7_combout  & ((\mem_pin[47]~15 ))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~7_combout  & (\mem_pin[46]~12 
// )))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~7_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[46]~12 ),
	.datac(\mem_pin[47]~15 ),
	.datad(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~8 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y1_N6
cyclone_lcell \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~3_combout  = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~2  & (\mem_pin[43]~7 )) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~2  & ((\mem_pin[41]~4 ))))) # 
// (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[43]~7 ),
	.datac(\mem_pin[41]~4 ),
	.datad(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~3 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N3
cyclone_lcell \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~5_combout  = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~4  & (\mem_pin[35]~11 )) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~4  & ((\mem_pin[33]~8 ))))) # 
// (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[35]~11 ),
	.datac(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~4 ),
	.datad(\mem_pin[33]~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~5 .lut_mask = "dad0";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N4
cyclone_lcell \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~6 (
// Equation(s):
// \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~6_combout  = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[2]~regout ) # ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~3_combout )))) # 
// (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[3]~regout  & (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~5_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~3_combout ),
	.datad(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~6 .lut_mask = "b9a8";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~6 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~6 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~6 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~6 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N5
cyclone_lcell \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~9_combout  = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~6_combout  & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~8_combout ))) # 
// (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~6_combout  & (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~1_combout )))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~6_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~1_combout ),
	.datab(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~8_combout ),
	.datad(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~9 .lut_mask = "f388";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N6
cyclone_lcell \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~20  = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[5]~regout  & (((!B2_reg_num[4] & \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~9_combout )))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[5]~regout  & 
// (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~19_combout  & (B2_reg_num[4])))
// \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~20 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~2_combout , \reg_addr[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[5]~regout ),
	.datab(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~19_combout ),
	.datac(\reg_addr[4]~combout ),
	.datad(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~20 ),
	.regout(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[4] .lut_mask = "4a40";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y1_N9
cyclone_lcell \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[5] (
// Equation(s):
// \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~31  = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~20 ) # ((!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[4]~regout  & (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~30_combout  & !B2_reg_num[5])))
// \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[5]~regout  = DFFEAS(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~31 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~2_combout , \reg_addr[5]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[4]~regout ),
	.datab(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~30_combout ),
	.datac(\reg_addr[5]~combout ),
	.datad(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~20 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~31 ),
	.regout(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[5] .lut_mask = "ff04";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[5] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[5] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[5] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[5] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N6
cyclone_lcell \Equal50~3 (
// Equation(s):
// \Equal50~3_combout  = (!\reg_data[3]~combout  & (!\reg_data_decoder_en~0_combout  & (!\reg_data[2]~combout  & \reg_data[1]~combout )))

	.clk(gnd),
	.dataa(\reg_data[3]~combout ),
	.datab(\reg_data_decoder_en~0_combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\reg_data[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal50~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Equal50~3 .lut_mask = "0100";
// defparam \Equal50~3 .operation_mode = "normal";
// defparam \Equal50~3 .output_mode = "comb_only";
// defparam \Equal50~3 .register_cascade_mode = "off";
// defparam \Equal50~3 .sum_lutc_input = "datac";
// defparam \Equal50~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N0
cyclone_lcell \Equal50~4 (
// Equation(s):
// \Equal50~4_combout  = (\Equal50~3_combout  & (((!\reg_data[0]~combout ))))

	.clk(gnd),
	.dataa(\Equal50~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\reg_data[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal50~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001001));
// synopsys translate_off
// defparam \Equal50~4 .lut_mask = "00aa";
// defparam \Equal50~4 .operation_mode = "normal";
// defparam \Equal50~4 .output_mode = "comb_only";
// defparam \Equal50~4 .register_cascade_mode = "off";
// defparam \Equal50~4 .sum_lutc_input = "datac";
// defparam \Equal50~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N6
cyclone_lcell \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~4  = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout  & (((B3_reg_num[1])))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout  & ((B3_reg_num[1] & (\mem_pin[34]~9 )) # (!B3_reg_num[1] & ((\mem_pin[32]~10 
// )))))
// \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~4_combout , \reg_addr[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\mem_pin[34]~9 ),
	.datab(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\reg_addr[1]~combout ),
	.datad(\mem_pin[32]~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~4 ),
	.regout(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1] .lut_mask = "e3e0";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y3_N3
cyclone_lcell \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~2  = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout  & (((B3_reg_num[0]) # (\mem_pin[42]~5 )))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[40]~6  & (!B3_reg_num[0])))
// \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~4_combout , \reg_addr[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\mem_pin[40]~6 ),
	.datab(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\reg_addr[0]~combout ),
	.datad(\mem_pin[42]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~2 ),
	.regout(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0] .lut_mask = "cec2";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y3_N0
cyclone_lcell \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~28 (
// Equation(s):
// \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~28_combout  = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout )))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout  & 
// ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[14]~45 )) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[12]~46 )))))

	.clk(gnd),
	.dataa(\mem_pin[14]~45 ),
	.datab(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datad(\mem_pin[12]~46 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~28 .lut_mask = "e3e0";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~28 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~28 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~28 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~28 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y3_N1
cyclone_lcell \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~29 (
// Equation(s):
// \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~29_combout  = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~28_combout  & (\mem_pin[15]~47 )) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~28_combout  & ((\mem_pin[13]~44 
// ))))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~28_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[15]~47 ),
	.datab(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[13]~44 ),
	.datad(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~28_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~29 .lut_mask = "bbc0";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~29 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~29 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~29 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~29 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N0
cyclone_lcell \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~14  = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[3]~regout  & (((B3_reg_num[2]) # (\mem_pin[24]~25 )))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[3]~regout  & (\mem_pin[16]~26  & (!B3_reg_num[2])))
// \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~14 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~4_combout , \reg_addr[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\mem_pin[16]~26 ),
	.datab(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datac(\reg_addr[2]~combout ),
	.datad(\mem_pin[24]~25 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~14 ),
	.regout(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[2] .lut_mask = "cec2";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y3_N3
cyclone_lcell \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~12  = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[2]~regout  & ((\mem_pin[21]~21 ) # ((B3_reg_num[3])))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[2]~regout  & (((!B3_reg_num[3] & \mem_pin[17]~22 ))))
// \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~12 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~4_combout , \reg_addr[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\mem_pin[21]~21 ),
	.datac(\reg_addr[3]~combout ),
	.datad(\mem_pin[17]~22 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~12 ),
	.regout(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[3] .lut_mask = "ada8";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y2_N2
cyclone_lcell \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~21 (
// Equation(s):
// \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~21_combout  = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout ) # ((\mem_pin[9]~33 )))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout  & 
// (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[8]~34 )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[8]~34 ),
	.datad(\mem_pin[9]~33 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~21 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~21 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~21 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~21 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~21 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y3_N2
cyclone_lcell \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~22 (
// Equation(s):
// \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~22_combout  = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~21_combout  & ((\mem_pin[11]~35 ))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~21_combout  & (\mem_pin[10]~32 
// )))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~21_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[10]~32 ),
	.datac(\mem_pin[11]~35 ),
	.datad(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~22 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~22 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~22 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~22 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~22 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y3_N6
cyclone_lcell \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~23 (
// Equation(s):
// \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~23_combout  = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout ) # (\mem_pin[6]~37 )))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout  & 
// (\mem_pin[4]~38  & (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[4]~38 ),
	.datac(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datad(\mem_pin[6]~37 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~23 .lut_mask = "aea4";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~23 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~23 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~23 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~23 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y3_N7
cyclone_lcell \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~24 (
// Equation(s):
// \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~24_combout  = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~23_combout  & ((\mem_pin[7]~39 ))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~23_combout  & (\mem_pin[5]~36 
// )))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~23_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[5]~36 ),
	.datab(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[7]~39 ),
	.datad(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~24 .lut_mask = "f388";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~24 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~24 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~24 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~24 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N5
cyclone_lcell \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~25 (
// Equation(s):
// \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~25_combout  = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout  & (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout )) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[1]~41 )) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[0]~42 )))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[1]~41 ),
	.datad(\mem_pin[0]~42 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~25 .lut_mask = "d9c8";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~25 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~25 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~25 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~25 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N6
cyclone_lcell \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~26 (
// Equation(s):
// \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~26_combout  = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~25_combout  & ((\mem_pin[3]~43 ))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~25_combout  & (\mem_pin[2]~40 
// )))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~25_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[2]~40 ),
	.datab(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[3]~43 ),
	.datad(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~26 .lut_mask = "f388";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~26 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~26 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~26 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~26 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y3_N8
cyclone_lcell \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~27 (
// Equation(s):
// \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~27_combout  = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[3]~regout ) # ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~24_combout )))) # 
// (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[2]~regout  & (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~26_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~24_combout ),
	.datad(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~27 .lut_mask = "b9a8";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~27 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~27 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~27 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~27 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y3_N9
cyclone_lcell \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~30 (
// Equation(s):
// \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~30_combout  = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~27_combout  & (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~29_combout )) # 
// (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~27_combout  & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~22_combout ))))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~27_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~29_combout ),
	.datab(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~22_combout ),
	.datad(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~30 .lut_mask = "bbc0";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~30 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~30 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~30 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~30 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N8
cyclone_lcell \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~7_combout  = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout  & (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout )) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[45]~13 )) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[44]~14 )))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[45]~13 ),
	.datad(\mem_pin[44]~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~7 .lut_mask = "d9c8";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N9
cyclone_lcell \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~8_combout  = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~7_combout  & ((\mem_pin[47]~15 ))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~7_combout  & (\mem_pin[46]~12 
// )))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~7_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[46]~12 ),
	.datab(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[47]~15 ),
	.datad(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~8 .lut_mask = "f388";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N1
cyclone_lcell \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~0_combout  = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout ) # ((\mem_pin[37]~1 )))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout  & 
// (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[36]~2 )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[36]~2 ),
	.datad(\mem_pin[37]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~0 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N2
cyclone_lcell \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~1_combout  = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~0_combout  & (\mem_pin[39]~3 )) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~0_combout  & ((\mem_pin[38]~0 ))))) 
// # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[39]~3 ),
	.datab(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[38]~0 ),
	.datad(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~1 .lut_mask = "bbc0";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N7
cyclone_lcell \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~5_combout  = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~4  & ((\mem_pin[35]~11 ))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~4  & (\mem_pin[33]~8 )))) # 
// (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\mem_pin[33]~8 ),
	.datab(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[35]~11 ),
	.datad(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~5 .lut_mask = "f388";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N4
cyclone_lcell \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~3_combout  = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~2  & (\mem_pin[43]~7 )) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~2  & ((\mem_pin[41]~4 ))))) # 
// (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[43]~7 ),
	.datac(\mem_pin[41]~4 ),
	.datad(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~3 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N3
cyclone_lcell \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~6 (
// Equation(s):
// \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~6_combout  = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[2]~regout  & (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[3]~regout )) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[2]~regout  & 
// ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~3_combout ))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[3]~regout  & (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~5_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~5_combout ),
	.datad(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~6 .lut_mask = "dc98";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~6 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~6 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~6 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~6 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N5
cyclone_lcell \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~9_combout  = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~6_combout  & (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~8_combout )) # 
// (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~6_combout  & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~1_combout ))))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~6_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~8_combout ),
	.datac(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~1_combout ),
	.datad(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~9 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y3_N3
cyclone_lcell \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~17_combout  = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[3]~regout ) # ((\mem_pin[23]~29 )))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[2]~regout  & 
// (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[3]~regout  & ((\mem_pin[19]~30 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datac(\mem_pin[23]~29 ),
	.datad(\mem_pin[19]~30 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~17 .lut_mask = "b9a8";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y3_N4
cyclone_lcell \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~18_combout  = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~17_combout  & ((\mem_pin[31]~31 ))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~17_combout  & (\mem_pin[27]~28 
// )))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~17_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[27]~28 ),
	.datab(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datac(\mem_pin[31]~31 ),
	.datad(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~18 .lut_mask = "f388";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N5
cyclone_lcell \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~10_combout  = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[2]~regout  & (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[3]~regout )) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[2]~regout  & 
// ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[3]~regout  & ((\mem_pin[26]~17 ))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[3]~regout  & (\mem_pin[18]~18 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datac(\mem_pin[18]~18 ),
	.datad(\mem_pin[26]~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~10 .lut_mask = "dc98";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N6
cyclone_lcell \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~11 (
// Equation(s):
// \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~11_combout  = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~10_combout  & (\mem_pin[30]~19 )) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~10_combout  & ((\mem_pin[22]~16 
// ))))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~10_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\mem_pin[30]~19 ),
	.datac(\mem_pin[22]~16 ),
	.datad(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~11 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~11 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~11 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~11 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~11 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N4
cyclone_lcell \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~13_combout  = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~12  & (\mem_pin[29]~23 )) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~12  & ((\mem_pin[25]~20 ))))) # 
// (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~12 ))))

	.clk(gnd),
	.dataa(\mem_pin[29]~23 ),
	.datab(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datac(\mem_pin[25]~20 ),
	.datad(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~13 .lut_mask = "bbc0";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N1
cyclone_lcell \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~15_combout  = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~14  & ((\mem_pin[28]~27 ))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~14  & (\mem_pin[20]~24 )))) # 
// (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~14 ))))

	.clk(gnd),
	.dataa(\mem_pin[20]~24 ),
	.datab(\mem_pin[28]~27 ),
	.datac(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datad(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~15 .lut_mask = "cfa0";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N2
cyclone_lcell \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~16_combout  = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout  & (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout )) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout  & (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~13_combout )) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~15_combout )))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~13_combout ),
	.datad(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~16 .lut_mask = "d9c8";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N0
cyclone_lcell \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~19 (
// Equation(s):
// \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~19_combout  = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~16_combout  & (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~18_combout )) # 
// (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~16_combout  & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~11_combout ))))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~18_combout ),
	.datac(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~11_combout ),
	.datad(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~19 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~19 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~19 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~19 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~19 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N1
cyclone_lcell \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~20  = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[5]~regout  & (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~9_combout  & (!B3_reg_num[4]))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[5]~regout  & (((B3_reg_num[4] & 
// \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~19_combout ))))
// \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~20 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~4_combout , \reg_addr[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[5]~regout ),
	.datab(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~9_combout ),
	.datac(\reg_addr[4]~combout ),
	.datad(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~20 ),
	.regout(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[4] .lut_mask = "5808";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y3_N4
cyclone_lcell \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[5] (
// Equation(s):
// \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~31  = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~20 ) # ((!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[4]~regout  & (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~30_combout  & !B3_reg_num[5])))
// \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[5]~regout  = DFFEAS(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~31 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~4_combout , \reg_addr[5]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[4]~regout ),
	.datab(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~30_combout ),
	.datac(\reg_addr[5]~combout ),
	.datad(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~20 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~31 ),
	.regout(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[5] .lut_mask = "ff04";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[5] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[5] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[5] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[5] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N8
cyclone_lcell \Equal50~5 (
// Equation(s):
// \Equal50~5_combout  = ((\reg_data[0]~combout  & ((\Equal50~3_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\reg_data[0]~combout ),
	.datac(vcc),
	.datad(\Equal50~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal50~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001010));
// synopsys translate_off
// defparam \Equal50~5 .lut_mask = "cc00";
// defparam \Equal50~5 .operation_mode = "normal";
// defparam \Equal50~5 .output_mode = "comb_only";
// defparam \Equal50~5 .register_cascade_mode = "off";
// defparam \Equal50~5 .sum_lutc_input = "datac";
// defparam \Equal50~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N1
cyclone_lcell \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~2  = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[42]~5 ) # ((B4_reg_num[0])))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout  & (((!B4_reg_num[0] & \mem_pin[40]~6 ))))
// \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~5_combout , \reg_addr[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[42]~5 ),
	.datac(\reg_addr[0]~combout ),
	.datad(\mem_pin[40]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~2 ),
	.regout(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0] .lut_mask = "ada8";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N9
cyclone_lcell \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~4  = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout  & (((B4_reg_num[1])))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout  & ((B4_reg_num[1] & ((\mem_pin[34]~9 ))) # (!B4_reg_num[1] & (\mem_pin[32]~10 
// ))))
// \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~5_combout , \reg_addr[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\mem_pin[32]~10 ),
	.datab(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\reg_addr[1]~combout ),
	.datad(\mem_pin[34]~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~4 ),
	.regout(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1] .lut_mask = "f2c2";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y1_N1
cyclone_lcell \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~21 (
// Equation(s):
// \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~21_combout  = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[9]~33 ) # ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout )))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout  & 
// (((!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout  & \mem_pin[8]~34 ))))

	.clk(gnd),
	.dataa(\mem_pin[9]~33 ),
	.datab(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datad(\mem_pin[8]~34 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~21 .lut_mask = "cbc8";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~21 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~21 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~21 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~21 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y1_N2
cyclone_lcell \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~22 (
// Equation(s):
// \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~22_combout  = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~21_combout  & ((\mem_pin[11]~35 ))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~21_combout  & (\mem_pin[10]~32 
// )))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~21_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[10]~32 ),
	.datab(\mem_pin[11]~35 ),
	.datac(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datad(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~22 .lut_mask = "cfa0";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~22 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~22 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~22 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~22 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N3
cyclone_lcell \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~14  = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[3]~regout  & (((B4_reg_num[2]) # (\mem_pin[24]~25 )))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[3]~regout  & (\mem_pin[16]~26  & (!B4_reg_num[2])))
// \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~14 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~5_combout , \reg_addr[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[16]~26 ),
	.datac(\reg_addr[2]~combout ),
	.datad(\mem_pin[24]~25 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~14 ),
	.regout(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[2] .lut_mask = "aea4";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N2
cyclone_lcell \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~12  = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[2]~regout  & (((B4_reg_num[3]) # (\mem_pin[21]~21 )))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[2]~regout  & (\mem_pin[17]~22  & (!B4_reg_num[3])))
// \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~12 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~5_combout , \reg_addr[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\mem_pin[17]~22 ),
	.datac(\reg_addr[3]~combout ),
	.datad(\mem_pin[21]~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~12 ),
	.regout(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[3] .lut_mask = "aea4";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y1_N8
cyclone_lcell \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~23 (
// Equation(s):
// \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~23_combout  = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout )))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout  & 
// ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[6]~37 ))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[4]~38 ))))

	.clk(gnd),
	.dataa(\mem_pin[4]~38 ),
	.datab(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datad(\mem_pin[6]~37 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~23 .lut_mask = "f2c2";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~23 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~23 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~23 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~23 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y1_N9
cyclone_lcell \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~24 (
// Equation(s):
// \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~24_combout  = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~23_combout  & (\mem_pin[7]~39 )) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~23_combout  & ((\mem_pin[5]~36 
// ))))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~23_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[7]~39 ),
	.datab(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[5]~36 ),
	.datad(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~24 .lut_mask = "bbc0";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~24 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~24 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~24 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~24 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y1_N0
cyclone_lcell \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~25 (
// Equation(s):
// \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~25_combout  = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout ) # (\mem_pin[1]~41 )))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout  & 
// (\mem_pin[0]~42  & (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout )))

	.clk(gnd),
	.dataa(\mem_pin[0]~42 ),
	.datab(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datad(\mem_pin[1]~41 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~25 .lut_mask = "cec2";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~25 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~25 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~25 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~25 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y1_N6
cyclone_lcell \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~26 (
// Equation(s):
// \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~26_combout  = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~25_combout  & ((\mem_pin[3]~43 ))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~25_combout  & (\mem_pin[2]~40 
// )))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~25_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[2]~40 ),
	.datab(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[3]~43 ),
	.datad(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~26 .lut_mask = "f388";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~26 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~26 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~26 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~26 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y1_N7
cyclone_lcell \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~27 (
// Equation(s):
// \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~27_combout  = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[3]~regout ) # ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~24_combout )))) # 
// (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[2]~regout  & (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~26_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~24_combout ),
	.datad(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~27 .lut_mask = "b9a8";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~27 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~27 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~27 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~27 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y1_N3
cyclone_lcell \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~28 (
// Equation(s):
// \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~28_combout  = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout ) # ((\mem_pin[14]~45 )))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout  & 
// (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[12]~46 )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[12]~46 ),
	.datad(\mem_pin[14]~45 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~28 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~28 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~28 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~28 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~28 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y1_N4
cyclone_lcell \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~29 (
// Equation(s):
// \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~29_combout  = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~28_combout  & (\mem_pin[15]~47 )) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~28_combout  & ((\mem_pin[13]~44 
// ))))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~28_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[15]~47 ),
	.datab(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[13]~44 ),
	.datad(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~28_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~29 .lut_mask = "bbc0";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~29 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~29 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~29 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~29 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y1_N5
cyclone_lcell \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~30 (
// Equation(s):
// \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~30_combout  = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~27_combout  & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~29_combout ))) # 
// (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~27_combout  & (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~22_combout )))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~27_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~22_combout ),
	.datab(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~27_combout ),
	.datad(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~30 .lut_mask = "f838";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~30 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~30 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~30 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~30 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N1
cyclone_lcell \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~17_combout  = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[3]~regout ) # (\mem_pin[23]~29 )))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[2]~regout  & 
// (\mem_pin[19]~30  & (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[3]~regout )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\mem_pin[19]~30 ),
	.datac(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datad(\mem_pin[23]~29 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~17 .lut_mask = "aea4";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N7
cyclone_lcell \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~18_combout  = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~17_combout  & ((\mem_pin[31]~31 ))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~17_combout  & (\mem_pin[27]~28 
// )))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~17_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[27]~28 ),
	.datab(\mem_pin[31]~31 ),
	.datac(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datad(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~18 .lut_mask = "cfa0";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N7
cyclone_lcell \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~13_combout  = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~12  & (\mem_pin[29]~23 )) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~12  & ((\mem_pin[25]~20 ))))) # 
// (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~12 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[29]~23 ),
	.datac(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~12 ),
	.datad(\mem_pin[25]~20 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~13 .lut_mask = "dad0";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N4
cyclone_lcell \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~15_combout  = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~14  & ((\mem_pin[28]~27 ))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~14  & (\mem_pin[20]~24 )))) # 
// (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~14 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\mem_pin[20]~24 ),
	.datac(\mem_pin[28]~27 ),
	.datad(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~15 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N8
cyclone_lcell \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~16_combout  = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout )))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout  & (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~13_combout )) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~15_combout )))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~13_combout ),
	.datab(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~15_combout ),
	.datad(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~16 .lut_mask = "ee30";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N5
cyclone_lcell \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~10_combout  = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[2]~regout ) # ((\mem_pin[26]~17 )))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[3]~regout  & 
// (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[2]~regout  & ((\mem_pin[18]~18 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\mem_pin[26]~17 ),
	.datad(\mem_pin[18]~18 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~10 .lut_mask = "b9a8";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N6
cyclone_lcell \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~11 (
// Equation(s):
// \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~11_combout  = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~10_combout  & (\mem_pin[30]~19 )) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~10_combout  & ((\mem_pin[22]~16 
// ))))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~10_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\mem_pin[30]~19 ),
	.datac(\mem_pin[22]~16 ),
	.datad(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~11 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~11 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~11 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~11 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~11 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N9
cyclone_lcell \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~19 (
// Equation(s):
// \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~19_combout  = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~16_combout  & (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~18_combout )) # 
// (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~16_combout  & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~11_combout ))))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~18_combout ),
	.datab(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~16_combout ),
	.datad(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~19 .lut_mask = "bcb0";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~19 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~19 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~19 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~19 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N3
cyclone_lcell \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~5_combout  = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~4  & (((\mem_pin[35]~11 )) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout ))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~4  & 
// (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[33]~8 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~4 ),
	.datab(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[35]~11 ),
	.datad(\mem_pin[33]~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~5 .lut_mask = "e6a2";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N2
cyclone_lcell \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~3_combout  = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~2  & (\mem_pin[43]~7 )) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~2  & ((\mem_pin[41]~4 ))))) # 
// (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[43]~7 ),
	.datac(\mem_pin[41]~4 ),
	.datad(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~3 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N4
cyclone_lcell \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~6 (
// Equation(s):
// \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~6_combout  = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[3]~regout )))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[2]~regout  & 
// ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~3_combout ))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[3]~regout  & (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~5_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~5_combout ),
	.datac(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datad(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~6 .lut_mask = "f4a4";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~6 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~6 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~6 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~6 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N5
cyclone_lcell \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~0_combout  = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout )))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[37]~1 ))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[36]~2 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[36]~2 ),
	.datac(\mem_pin[37]~1 ),
	.datad(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~0 .lut_mask = "fa44";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N6
cyclone_lcell \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~1_combout  = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~0_combout  & ((\mem_pin[39]~3 ))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~0_combout  & (\mem_pin[38]~0 )))) 
// # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[38]~0 ),
	.datac(\mem_pin[39]~3 ),
	.datad(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~1 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y4_N5
cyclone_lcell \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~7_combout  = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout  & (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout )) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[45]~13 )) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[44]~14 )))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[45]~13 ),
	.datad(\mem_pin[44]~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~7 .lut_mask = "d9c8";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N9
cyclone_lcell \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~8_combout  = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~7_combout  & ((\mem_pin[47]~15 ))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~7_combout  & (\mem_pin[46]~12 
// )))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~7_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[46]~12 ),
	.datac(\mem_pin[47]~15 ),
	.datad(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~8 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N5
cyclone_lcell \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~9_combout  = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~6_combout  & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~8_combout ))) # 
// (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~6_combout  & (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~1_combout )))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[2]~regout  & (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~6_combout ))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~6_combout ),
	.datac(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~1_combout ),
	.datad(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~9 .lut_mask = "ec64";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N6
cyclone_lcell \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~20  = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[5]~regout  & (((!B4_reg_num[4] & \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~9_combout )))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[5]~regout  & 
// (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~19_combout  & (B4_reg_num[4])))
// \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~20 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~5_combout , \reg_addr[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[5]~regout ),
	.datab(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~19_combout ),
	.datac(\reg_addr[4]~combout ),
	.datad(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~20 ),
	.regout(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[4] .lut_mask = "4a40";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N7
cyclone_lcell \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[5] (
// Equation(s):
// \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~31  = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~20 ) # ((!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[4]~regout  & (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~30_combout  & !B4_reg_num[5])))
// \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[5]~regout  = DFFEAS(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~31 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~5_combout , \reg_addr[5]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[4]~regout ),
	.datab(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~30_combout ),
	.datac(\reg_addr[5]~combout ),
	.datad(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~20 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~31 ),
	.regout(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[5] .lut_mask = "ff04";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[5] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[5] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[5] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[5] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y5_N3
cyclone_lcell \Equal50~6 (
// Equation(s):
// \Equal50~6_combout  = (!\reg_data_decoder_en~0_combout  & (!\reg_data[1]~combout  & (\reg_data[2]~combout  & !\reg_data[3]~combout )))

	.clk(gnd),
	.dataa(\reg_data_decoder_en~0_combout ),
	.datab(\reg_data[1]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\reg_data[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal50~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Equal50~6 .lut_mask = "0010";
// defparam \Equal50~6 .operation_mode = "normal";
// defparam \Equal50~6 .output_mode = "comb_only";
// defparam \Equal50~6 .register_cascade_mode = "off";
// defparam \Equal50~6 .sum_lutc_input = "datac";
// defparam \Equal50~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y5_N1
cyclone_lcell \Equal50~7 (
// Equation(s):
// \Equal50~7_combout  = ((!\reg_data[0]~combout  & ((\Equal50~6_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\reg_data[0]~combout ),
	.datac(vcc),
	.datad(\Equal50~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal50~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001010));
// synopsys translate_off
// defparam \Equal50~7 .lut_mask = "3300";
// defparam \Equal50~7 .operation_mode = "normal";
// defparam \Equal50~7 .output_mode = "comb_only";
// defparam \Equal50~7 .register_cascade_mode = "off";
// defparam \Equal50~7 .sum_lutc_input = "datac";
// defparam \Equal50~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y3_N5
cyclone_lcell \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~2  = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout  & (((B5_reg_num[0]) # (\mem_pin[42]~5 )))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[40]~6  & (!B5_reg_num[0])))
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~7_combout , \reg_addr[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\mem_pin[40]~6 ),
	.datab(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\reg_addr[0]~combout ),
	.datad(\mem_pin[42]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~2 ),
	.regout(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0] .lut_mask = "cec2";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N7
cyclone_lcell \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~4  = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout  & (((B5_reg_num[1])))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout  & ((B5_reg_num[1] & (\mem_pin[34]~9 )) # (!B5_reg_num[1] & ((\mem_pin[32]~10 
// )))))
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~7_combout , \reg_addr[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[34]~9 ),
	.datac(\reg_addr[1]~combout ),
	.datad(\mem_pin[32]~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~4 ),
	.regout(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1] .lut_mask = "e5e0";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N8
cyclone_lcell \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~21 (
// Equation(s):
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~21_combout  = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout )))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[9]~33 ))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[8]~34 ))))

	.clk(gnd),
	.dataa(\mem_pin[8]~34 ),
	.datab(\mem_pin[9]~33 ),
	.datac(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datad(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~21 .lut_mask = "fc0a";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~21 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~21 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~21 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~21 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N9
cyclone_lcell \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~22 (
// Equation(s):
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~22_combout  = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~21_combout  & (\mem_pin[11]~35 )) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~21_combout  & ((\mem_pin[10]~32 
// ))))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~21_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[11]~35 ),
	.datab(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[10]~32 ),
	.datad(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~22 .lut_mask = "bbc0";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~22 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~22 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~22 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~22 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N4
cyclone_lcell \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~14  = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[3]~regout  & (((B5_reg_num[2]) # (\mem_pin[24]~25 )))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[3]~regout  & (\mem_pin[16]~26  & (!B5_reg_num[2])))
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~14 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~7_combout , \reg_addr[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[16]~26 ),
	.datac(\reg_addr[2]~combout ),
	.datad(\mem_pin[24]~25 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~14 ),
	.regout(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[2] .lut_mask = "aea4";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y9_N1
cyclone_lcell \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~12  = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[2]~regout  & ((\mem_pin[21]~21 ) # ((B5_reg_num[3])))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[2]~regout  & (((!B5_reg_num[3] & \mem_pin[17]~22 ))))
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~12 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~7_combout , \reg_addr[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\mem_pin[21]~21 ),
	.datac(\reg_addr[3]~combout ),
	.datad(\mem_pin[17]~22 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~12 ),
	.regout(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[3] .lut_mask = "ada8";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y3_N6
cyclone_lcell \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~28 (
// Equation(s):
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~28_combout  = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout )))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout  & 
// ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[14]~45 ))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[12]~46 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[12]~46 ),
	.datac(\mem_pin[14]~45 ),
	.datad(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~28 .lut_mask = "fa44";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~28 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~28 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~28 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~28 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N7
cyclone_lcell \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~29 (
// Equation(s):
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~29_combout  = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~28_combout  & (\mem_pin[15]~47 )) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~28_combout  & ((\mem_pin[13]~44 
// ))))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~28_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[15]~47 ),
	.datac(\mem_pin[13]~44 ),
	.datad(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~28_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~29 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~29 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~29 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~29 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~29 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N1
cyclone_lcell \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~25 (
// Equation(s):
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~25_combout  = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout ) # ((\mem_pin[1]~41 )))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout  & 
// (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[0]~42 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[1]~41 ),
	.datad(\mem_pin[0]~42 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~25 .lut_mask = "b9a8";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~25 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~25 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~25 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~25 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N2
cyclone_lcell \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~26 (
// Equation(s):
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~26_combout  = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~25_combout  & ((\mem_pin[3]~43 ))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~25_combout  & (\mem_pin[2]~40 
// )))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~25_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[2]~40 ),
	.datab(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[3]~43 ),
	.datad(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~26 .lut_mask = "f388";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~26 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~26 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~26 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~26 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y3_N1
cyclone_lcell \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~23 (
// Equation(s):
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~23_combout  = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout  & (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout )) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout  & 
// ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[6]~37 )) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[4]~38 )))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[6]~37 ),
	.datad(\mem_pin[4]~38 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~23 .lut_mask = "d9c8";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~23 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~23 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~23 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~23 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y3_N2
cyclone_lcell \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~24 (
// Equation(s):
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~24_combout  = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~23_combout  & ((\mem_pin[7]~39 ))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~23_combout  & (\mem_pin[5]~36 
// )))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~23_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[5]~36 ),
	.datab(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[7]~39 ),
	.datad(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~24 .lut_mask = "f388";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~24 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~24 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~24 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~24 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N3
cyclone_lcell \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~27 (
// Equation(s):
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~27_combout  = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[3]~regout ) # ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~24_combout )))) # 
// (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[2]~regout  & (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[3]~regout  & (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~26_combout )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~26_combout ),
	.datad(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~27 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~27 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~27 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~27 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~27 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N4
cyclone_lcell \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~30 (
// Equation(s):
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~30_combout  = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~27_combout  & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~29_combout ))) # 
// (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~27_combout  & (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~22_combout )))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~27_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~22_combout ),
	.datab(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~29_combout ),
	.datad(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~30 .lut_mask = "f388";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~30 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~30 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~30 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~30 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y3_N7
cyclone_lcell \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~0_combout  = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[37]~1 ) # ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout )))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout  & 
// (((\mem_pin[36]~2  & !\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout ))))

	.clk(gnd),
	.dataa(\mem_pin[37]~1 ),
	.datab(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[36]~2 ),
	.datad(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~0 .lut_mask = "ccb8";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y3_N8
cyclone_lcell \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~1_combout  = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~0_combout  & (\mem_pin[39]~3 )) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~0_combout  & ((\mem_pin[38]~0 ))))) 
// # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[39]~3 ),
	.datab(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[38]~0 ),
	.datad(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~1 .lut_mask = "bbc0";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y3_N3
cyclone_lcell \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~7_combout  = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout ) # ((\mem_pin[45]~13 )))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout  & 
// (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[44]~14 )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[44]~14 ),
	.datad(\mem_pin[45]~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~7 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y3_N9
cyclone_lcell \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~8_combout  = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~7_combout  & (\mem_pin[47]~15 )) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~7_combout  & ((\mem_pin[46]~12 
// ))))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~7_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[47]~15 ),
	.datab(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[46]~12 ),
	.datad(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~8 .lut_mask = "bbc0";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N5
cyclone_lcell \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~5_combout  = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~4  & ((\mem_pin[35]~11 ) # ((!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout )))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~4  & (((\mem_pin[33]~8  & 
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~4 ),
	.datab(\mem_pin[35]~11 ),
	.datac(\mem_pin[33]~8 ),
	.datad(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~5 .lut_mask = "d8aa";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y3_N6
cyclone_lcell \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~3_combout  = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~2  & ((\mem_pin[43]~7 ))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~2  & (\mem_pin[41]~4 )))) # 
// (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\mem_pin[41]~4 ),
	.datab(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[43]~7 ),
	.datad(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~3 .lut_mask = "f388";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N3
cyclone_lcell \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~6 (
// Equation(s):
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~6_combout  = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[2]~regout ) # (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~3_combout )))) # 
// (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[3]~regout  & (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~5_combout  & (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[2]~regout )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~5_combout ),
	.datac(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datad(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~6 .lut_mask = "aea4";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~6 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~6 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~6 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~6 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N4
cyclone_lcell \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~9_combout  = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~6_combout  & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~8_combout ))) # 
// (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~6_combout  & (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~1_combout )))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~6_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~1_combout ),
	.datab(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~8_combout ),
	.datad(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~9 .lut_mask = "f388";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N9
cyclone_lcell \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~17_combout  = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[3]~regout  & (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[2]~regout )) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[3]~regout  & 
// ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[2]~regout  & (\mem_pin[23]~29 )) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[2]~regout  & ((\mem_pin[19]~30 )))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\mem_pin[23]~29 ),
	.datad(\mem_pin[19]~30 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~17 .lut_mask = "d9c8";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N0
cyclone_lcell \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~18_combout  = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~17_combout  & ((\mem_pin[31]~31 ))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~17_combout  & (\mem_pin[27]~28 
// )))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[3]~regout  & (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~17_combout ))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~17_combout ),
	.datac(\mem_pin[27]~28 ),
	.datad(\mem_pin[31]~31 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~18 .lut_mask = "ec64";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N2
cyclone_lcell \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~13_combout  = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~12  & ((\mem_pin[29]~23 ))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~12  & (\mem_pin[25]~20 )))) # 
// (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~12 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[25]~20 ),
	.datac(\mem_pin[29]~23 ),
	.datad(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~13 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N8
cyclone_lcell \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~15_combout  = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~14  & (\mem_pin[28]~27 )) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~14  & ((\mem_pin[20]~24 ))))) # 
// (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~14 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\mem_pin[28]~27 ),
	.datac(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~14 ),
	.datad(\mem_pin[20]~24 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~15 .lut_mask = "dad0";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N9
cyclone_lcell \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~16_combout  = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout ) # ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~13_combout )))) # 
// (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout  & (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~13_combout ),
	.datad(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~16 .lut_mask = "b9a8";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N5
cyclone_lcell \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~10_combout  = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[3]~regout  & ((\mem_pin[26]~17 ) # ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[2]~regout )))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[3]~regout  & 
// (((\mem_pin[18]~18  & !\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[2]~regout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[26]~17 ),
	.datac(\mem_pin[18]~18 ),
	.datad(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~10 .lut_mask = "aad8";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N6
cyclone_lcell \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~11 (
// Equation(s):
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~11_combout  = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~10_combout  & ((\mem_pin[30]~19 ))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~10_combout  & (\mem_pin[22]~16 
// )))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~10_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\mem_pin[22]~16 ),
	.datac(\mem_pin[30]~19 ),
	.datad(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~11 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~11 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~11 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~11 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~11 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N6
cyclone_lcell \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~19 (
// Equation(s):
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~19_combout  = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~16_combout  & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~18_combout ) # ((!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout )))) # 
// (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~16_combout  & (((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout  & \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~11_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~18_combout ),
	.datab(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~16_combout ),
	.datac(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datad(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~19 .lut_mask = "bc8c";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~19 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~19 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~19 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~19 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N1
cyclone_lcell \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~20  = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[5]~regout  & (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~9_combout  & (!B5_reg_num[4]))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[5]~regout  & (((B5_reg_num[4] & 
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~19_combout ))))
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~20 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~7_combout , \reg_addr[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[5]~regout ),
	.datab(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~9_combout ),
	.datac(\reg_addr[4]~combout ),
	.datad(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~20 ),
	.regout(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[4] .lut_mask = "5808";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N2
cyclone_lcell \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[5] (
// Equation(s):
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~31  = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~20 ) # ((!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[4]~regout  & (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~30_combout  & !B5_reg_num[5])))
// \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[5]~regout  = DFFEAS(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~31 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~7_combout , \reg_addr[5]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[4]~regout ),
	.datab(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~30_combout ),
	.datac(\reg_addr[5]~combout ),
	.datad(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~20 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~31 ),
	.regout(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[5] .lut_mask = "ff04";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[5] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[5] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[5] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[5] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y5_N4
cyclone_lcell \Equal50~8 (
// Equation(s):
// \Equal50~8_combout  = ((\Equal50~6_combout  & ((\reg_data[0]~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal50~6_combout ),
	.datac(vcc),
	.datad(\reg_data[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal50~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001010));
// synopsys translate_off
// defparam \Equal50~8 .lut_mask = "cc00";
// defparam \Equal50~8 .operation_mode = "normal";
// defparam \Equal50~8 .output_mode = "comb_only";
// defparam \Equal50~8 .register_cascade_mode = "off";
// defparam \Equal50~8 .sum_lutc_input = "datac";
// defparam \Equal50~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N1
cyclone_lcell \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~14  = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[3]~regout  & (((B6_reg_num[2]) # (\mem_pin[24]~25 )))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[3]~regout  & (\mem_pin[16]~26  & (!B6_reg_num[2])))
// \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~14 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~8_combout , \reg_addr[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[16]~26 ),
	.datac(\reg_addr[2]~combout ),
	.datad(\mem_pin[24]~25 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~14 ),
	.regout(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[2] .lut_mask = "aea4";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N6
cyclone_lcell \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~12  = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[2]~regout  & (((B6_reg_num[3]) # (\mem_pin[21]~21 )))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[2]~regout  & (\mem_pin[17]~22  & (!B6_reg_num[3])))
// \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~12 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~8_combout , \reg_addr[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\mem_pin[17]~22 ),
	.datac(\reg_addr[3]~combout ),
	.datad(\mem_pin[21]~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~12 ),
	.regout(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[3] .lut_mask = "aea4";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y1_N5
cyclone_lcell \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~4  = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout  & (((B6_reg_num[1])))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout  & ((B6_reg_num[1] & ((\mem_pin[34]~9 ))) # (!B6_reg_num[1] & (\mem_pin[32]~10 
// ))))
// \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~8_combout , \reg_addr[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[32]~10 ),
	.datac(\reg_addr[1]~combout ),
	.datad(\mem_pin[34]~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~4 ),
	.regout(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1] .lut_mask = "f4a4";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y1_N0
cyclone_lcell \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~2  = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout  & (((B6_reg_num[0]) # (\mem_pin[42]~5 )))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[40]~6  & (!B6_reg_num[0])))
// \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~8_combout , \reg_addr[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\mem_pin[40]~6 ),
	.datab(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\reg_addr[0]~combout ),
	.datad(\mem_pin[42]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~2 ),
	.regout(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0] .lut_mask = "cec2";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y1_N5
cyclone_lcell \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~28 (
// Equation(s):
// \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~28_combout  = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout )))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout  & 
// ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[14]~45 ))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[12]~46 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[12]~46 ),
	.datac(\mem_pin[14]~45 ),
	.datad(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~28 .lut_mask = "fa44";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~28 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~28 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~28 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~28 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N4
cyclone_lcell \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~29 (
// Equation(s):
// \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~29_combout  = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~28_combout  & (\mem_pin[15]~47 )) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~28_combout  & ((\mem_pin[13]~44 
// ))))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~28_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[15]~47 ),
	.datac(\mem_pin[13]~44 ),
	.datad(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~28_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~29 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~29 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~29 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~29 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~29 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N0
cyclone_lcell \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~21 (
// Equation(s):
// \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~21_combout  = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[9]~33 ) # ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout )))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout  & 
// (((\mem_pin[8]~34  & !\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout ))))

	.clk(gnd),
	.dataa(\mem_pin[9]~33 ),
	.datab(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[8]~34 ),
	.datad(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~21 .lut_mask = "ccb8";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~21 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~21 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~21 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~21 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N9
cyclone_lcell \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~22 (
// Equation(s):
// \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~22_combout  = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~21_combout  & (\mem_pin[11]~35 )) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~21_combout  & ((\mem_pin[10]~32 
// ))))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~21_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[11]~35 ),
	.datac(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~21_combout ),
	.datad(\mem_pin[10]~32 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~22 .lut_mask = "dad0";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~22 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~22 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~22 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~22 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y1_N4
cyclone_lcell \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~25 (
// Equation(s):
// \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~25_combout  = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout  & (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout )) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[1]~41 )) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[0]~42 )))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[1]~41 ),
	.datad(\mem_pin[0]~42 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~25 .lut_mask = "d9c8";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~25 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~25 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~25 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~25 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y1_N5
cyclone_lcell \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~26 (
// Equation(s):
// \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~26_combout  = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~25_combout  & ((\mem_pin[3]~43 ))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~25_combout  & (\mem_pin[2]~40 
// )))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~25_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[2]~40 ),
	.datac(\mem_pin[3]~43 ),
	.datad(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~26 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~26 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~26 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~26 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~26 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N3
cyclone_lcell \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~23 (
// Equation(s):
// \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~23_combout  = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout  & (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout )) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout  & 
// ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[6]~37 )) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[4]~38 )))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[6]~37 ),
	.datad(\mem_pin[4]~38 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~23 .lut_mask = "d9c8";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~23 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~23 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~23 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~23 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N0
cyclone_lcell \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~24 (
// Equation(s):
// \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~24_combout  = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~23_combout  & ((\mem_pin[7]~39 ))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~23_combout  & (\mem_pin[5]~36 
// )))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~23_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[5]~36 ),
	.datac(\mem_pin[7]~39 ),
	.datad(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~24 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~24 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~24 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~24 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~24 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N1
cyclone_lcell \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~27 (
// Equation(s):
// \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~27_combout  = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[3]~regout  & (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[2]~regout )) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[3]~regout  & 
// ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~24_combout ))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[2]~regout  & (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~26_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~26_combout ),
	.datad(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~27 .lut_mask = "dc98";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~27 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~27 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~27 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~27 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N2
cyclone_lcell \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~30 (
// Equation(s):
// \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~30_combout  = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~27_combout  & (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~29_combout )) # 
// (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~27_combout  & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~22_combout ))))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~27_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~29_combout ),
	.datac(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~22_combout ),
	.datad(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~30 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~30 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~30 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~30 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~30 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N4
cyclone_lcell \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~10_combout  = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[2]~regout ) # (\mem_pin[26]~17 )))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[3]~regout  & 
// (\mem_pin[18]~18  & (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[2]~regout )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[18]~18 ),
	.datac(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datad(\mem_pin[26]~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~10 .lut_mask = "aea4";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N5
cyclone_lcell \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~11 (
// Equation(s):
// \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~11_combout  = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~10_combout  & (\mem_pin[30]~19 )) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~10_combout  & ((\mem_pin[22]~16 
// ))))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~10_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\mem_pin[30]~19 ),
	.datac(\mem_pin[22]~16 ),
	.datad(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~11 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~11 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~11 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~11 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~11 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N7
cyclone_lcell \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~17_combout  = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[3]~regout  & (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[2]~regout )) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[3]~regout  & 
// ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[2]~regout  & ((\mem_pin[23]~29 ))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[2]~regout  & (\mem_pin[19]~30 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\mem_pin[19]~30 ),
	.datad(\mem_pin[23]~29 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~17 .lut_mask = "dc98";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N8
cyclone_lcell \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~18_combout  = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~17_combout  & (\mem_pin[31]~31 )) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~17_combout  & ((\mem_pin[27]~28 
// ))))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~17_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[31]~31 ),
	.datac(\mem_pin[27]~28 ),
	.datad(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~18 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N2
cyclone_lcell \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~15_combout  = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~14  & ((\mem_pin[28]~27 ))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~14  & (\mem_pin[20]~24 )))) # 
// (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~14 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\mem_pin[20]~24 ),
	.datac(\mem_pin[28]~27 ),
	.datad(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~15 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N8
cyclone_lcell \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~13_combout  = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~12  & (\mem_pin[29]~23 )) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~12  & ((\mem_pin[25]~20 ))))) # 
// (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~12 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[29]~23 ),
	.datac(\mem_pin[25]~20 ),
	.datad(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~13 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N9
cyclone_lcell \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~16_combout  = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout  & (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout )) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~13_combout ))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout  & (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~15_combout ),
	.datad(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~16 .lut_mask = "dc98";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N4
cyclone_lcell \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~19 (
// Equation(s):
// \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~19_combout  = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~16_combout  & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~18_combout ))) # 
// (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~16_combout  & (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~11_combout )))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~11_combout ),
	.datac(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~18_combout ),
	.datad(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~19 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~19 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~19 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~19 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~19 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N8
cyclone_lcell \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~0_combout  = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout ) # ((\mem_pin[37]~1 )))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout  & 
// (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[36]~2 )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[36]~2 ),
	.datad(\mem_pin[37]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~0 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N9
cyclone_lcell \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~1_combout  = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~0_combout  & ((\mem_pin[39]~3 ))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~0_combout  & (\mem_pin[38]~0 )))) 
// # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[38]~0 ),
	.datab(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[39]~3 ),
	.datad(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~1 .lut_mask = "f388";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y1_N6
cyclone_lcell \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~7_combout  = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout  & (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout )) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[45]~13 ))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[44]~14 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[44]~14 ),
	.datad(\mem_pin[45]~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~7 .lut_mask = "dc98";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y1_N7
cyclone_lcell \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~8_combout  = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~7_combout  & (\mem_pin[47]~15 )) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~7_combout  & ((\mem_pin[46]~12 
// ))))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~7_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[47]~15 ),
	.datac(\mem_pin[46]~12 ),
	.datad(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~8 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N1
cyclone_lcell \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~3_combout  = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~2  & ((\mem_pin[43]~7 ))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~2  & (\mem_pin[41]~4 )))) # 
// (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[41]~4 ),
	.datac(\mem_pin[43]~7 ),
	.datad(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~3 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N0
cyclone_lcell \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~5_combout  = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~4  & (\mem_pin[35]~11 )) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~4  & ((\mem_pin[33]~8 ))))) # 
// (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[35]~11 ),
	.datac(\mem_pin[33]~8 ),
	.datad(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~5 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N1
cyclone_lcell \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~6 (
// Equation(s):
// \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~6_combout  = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[2]~regout ) # ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~3_combout )))) # 
// (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[3]~regout  & (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~5_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~3_combout ),
	.datad(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~6 .lut_mask = "b9a8";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~6 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~6 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~6 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~6 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N2
cyclone_lcell \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~9_combout  = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~6_combout  & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~8_combout ))) # 
// (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~6_combout  & (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~1_combout )))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~6_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~1_combout ),
	.datab(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~8_combout ),
	.datac(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datad(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~9 .lut_mask = "cfa0";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N3
cyclone_lcell \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~20  = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[5]~regout  & (((!B6_reg_num[4] & \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~9_combout )))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[5]~regout  & 
// (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~19_combout  & (B6_reg_num[4])))
// \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~20 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~8_combout , \reg_addr[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[5]~regout ),
	.datab(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~19_combout ),
	.datac(\reg_addr[4]~combout ),
	.datad(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~20 ),
	.regout(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[4] .lut_mask = "4a40";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y1_N7
cyclone_lcell \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[5] (
// Equation(s):
// \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~31  = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~20 ) # ((!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[4]~regout  & (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~30_combout  & !B6_reg_num[5])))
// \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[5]~regout  = DFFEAS(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~31 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~8_combout , \reg_addr[5]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[4]~regout ),
	.datab(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~30_combout ),
	.datac(\reg_addr[5]~combout ),
	.datad(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~20 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~31 ),
	.regout(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[5] .lut_mask = "ff04";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[5] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[5] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[5] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[5] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N9
cyclone_lcell \Equal50~9 (
// Equation(s):
// \Equal50~9_combout  = (!\reg_data[3]~combout  & (!\reg_data_decoder_en~0_combout  & (\reg_data[2]~combout  & \reg_data[1]~combout )))

	.clk(gnd),
	.dataa(\reg_data[3]~combout ),
	.datab(\reg_data_decoder_en~0_combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\reg_data[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal50~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Equal50~9 .lut_mask = "1000";
// defparam \Equal50~9 .operation_mode = "normal";
// defparam \Equal50~9 .output_mode = "comb_only";
// defparam \Equal50~9 .register_cascade_mode = "off";
// defparam \Equal50~9 .sum_lutc_input = "datac";
// defparam \Equal50~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N5
cyclone_lcell \Equal50~10 (
// Equation(s):
// \Equal50~10_combout  = (((\Equal50~9_combout  & !\reg_data[0]~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal50~9_combout ),
	.datad(\reg_data[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal50~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \Equal50~10 .lut_mask = "00f0";
// defparam \Equal50~10 .operation_mode = "normal";
// defparam \Equal50~10 .output_mode = "comb_only";
// defparam \Equal50~10 .register_cascade_mode = "off";
// defparam \Equal50~10 .sum_lutc_input = "datac";
// defparam \Equal50~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N3
cyclone_lcell \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~14  = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[3]~regout  & (((B7_reg_num[2]) # (\mem_pin[24]~25 )))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[3]~regout  & (\mem_pin[16]~26  & (!B7_reg_num[2])))
// \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~14 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~10_combout , \reg_addr[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\mem_pin[16]~26 ),
	.datab(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datac(\reg_addr[2]~combout ),
	.datad(\mem_pin[24]~25 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~14 ),
	.regout(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[2] .lut_mask = "cec2";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y5_N0
cyclone_lcell \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~12  = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[2]~regout  & (((B7_reg_num[3]) # (\mem_pin[21]~21 )))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[2]~regout  & (\mem_pin[17]~22  & (!B7_reg_num[3])))
// \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~12 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~10_combout , \reg_addr[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\mem_pin[17]~22 ),
	.datab(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\reg_addr[3]~combout ),
	.datad(\mem_pin[21]~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~12 ),
	.regout(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[3] .lut_mask = "cec2";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y2_N2
cyclone_lcell \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~4  = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout  & (((B7_reg_num[1])))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout  & ((B7_reg_num[1] & (\mem_pin[34]~9 )) # (!B7_reg_num[1] & ((\mem_pin[32]~10 
// )))))
// \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~10_combout , \reg_addr[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[34]~9 ),
	.datac(\reg_addr[1]~combout ),
	.datad(\mem_pin[32]~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~4 ),
	.regout(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1] .lut_mask = "e5e0";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y2_N8
cyclone_lcell \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~2  = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[42]~5 ) # ((B7_reg_num[0])))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout  & (((!B7_reg_num[0] & \mem_pin[40]~6 ))))
// \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~10_combout , \reg_addr[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[42]~5 ),
	.datac(\reg_addr[0]~combout ),
	.datad(\mem_pin[40]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~2 ),
	.regout(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0] .lut_mask = "ada8";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y2_N6
cyclone_lcell \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~28 (
// Equation(s):
// \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~28_combout  = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout  & (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout )) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout  & 
// ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[14]~45 ))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[12]~46 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[12]~46 ),
	.datad(\mem_pin[14]~45 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~28 .lut_mask = "dc98";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~28 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~28 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~28 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~28 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y2_N5
cyclone_lcell \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~29 (
// Equation(s):
// \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~29_combout  = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~28_combout  & (\mem_pin[15]~47 )) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~28_combout  & ((\mem_pin[13]~44 
// ))))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~28_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[15]~47 ),
	.datac(\mem_pin[13]~44 ),
	.datad(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~28_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~29 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~29 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~29 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~29 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~29 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y2_N1
cyclone_lcell \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~21 (
// Equation(s):
// \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~21_combout  = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout ) # ((\mem_pin[9]~33 )))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout  & 
// (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[8]~34 )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[8]~34 ),
	.datad(\mem_pin[9]~33 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~21 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~21 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~21 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~21 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~21 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y2_N2
cyclone_lcell \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~22 (
// Equation(s):
// \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~22_combout  = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~21_combout  & (\mem_pin[11]~35 )) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~21_combout  & ((\mem_pin[10]~32 
// ))))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~21_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[11]~35 ),
	.datac(\mem_pin[10]~32 ),
	.datad(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~22 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~22 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~22 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~22 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~22 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N2
cyclone_lcell \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~25 (
// Equation(s):
// \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~25_combout  = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout  & (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout )) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[1]~41 )) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[0]~42 )))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[1]~41 ),
	.datad(\mem_pin[0]~42 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~25 .lut_mask = "d9c8";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~25 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~25 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~25 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~25 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N3
cyclone_lcell \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~26 (
// Equation(s):
// \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~26_combout  = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~25_combout  & (\mem_pin[3]~43 )) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~25_combout  & ((\mem_pin[2]~40 
// ))))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~25_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[3]~43 ),
	.datac(\mem_pin[2]~40 ),
	.datad(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~26 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~26 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~26 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~26 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~26 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y2_N4
cyclone_lcell \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~23 (
// Equation(s):
// \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~23_combout  = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout  & (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout )) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout  & 
// ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[6]~37 ))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[4]~38 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[4]~38 ),
	.datad(\mem_pin[6]~37 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~23 .lut_mask = "dc98";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~23 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~23 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~23 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~23 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y2_N7
cyclone_lcell \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~24 (
// Equation(s):
// \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~24_combout  = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~23_combout  & (\mem_pin[7]~39 )) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~23_combout  & ((\mem_pin[5]~36 
// ))))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~23_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[7]~39 ),
	.datac(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~23_combout ),
	.datad(\mem_pin[5]~36 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~24 .lut_mask = "dad0";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~24 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~24 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~24 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~24 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y2_N8
cyclone_lcell \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~27 (
// Equation(s):
// \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~27_combout  = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[3]~regout  & (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[2]~regout )) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[3]~regout  & 
// ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~24_combout ))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[2]~regout  & (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~26_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~26_combout ),
	.datad(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~27 .lut_mask = "dc98";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~27 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~27 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~27 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~27 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y2_N9
cyclone_lcell \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~30 (
// Equation(s):
// \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~30_combout  = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~27_combout  & (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~29_combout )) # 
// (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~27_combout  & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~22_combout ))))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~27_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~29_combout ),
	.datac(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~22_combout ),
	.datad(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~30 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~30 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~30 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~30 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~30 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N4
cyclone_lcell \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~15_combout  = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~14  & ((\mem_pin[28]~27 ))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~14  & (\mem_pin[20]~24 )))) # 
// (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~14 ))))

	.clk(gnd),
	.dataa(\mem_pin[20]~24 ),
	.datab(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\mem_pin[28]~27 ),
	.datad(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~15 .lut_mask = "f388";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N1
cyclone_lcell \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~13_combout  = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~12  & ((\mem_pin[29]~23 ))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~12  & (\mem_pin[25]~20 )))) # 
// (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~12 ))))

	.clk(gnd),
	.dataa(\mem_pin[25]~20 ),
	.datab(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datac(\mem_pin[29]~23 ),
	.datad(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~13 .lut_mask = "f388";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N2
cyclone_lcell \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~16_combout  = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout  & (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout )) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~13_combout ))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout  & (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~15_combout ),
	.datad(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~16 .lut_mask = "dc98";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N7
cyclone_lcell \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~10_combout  = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[3]~regout )))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[2]~regout  & 
// ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[3]~regout  & (\mem_pin[26]~17 )) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[3]~regout  & ((\mem_pin[18]~18 )))))

	.clk(gnd),
	.dataa(\mem_pin[26]~17 ),
	.datab(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\mem_pin[18]~18 ),
	.datad(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~10 .lut_mask = "ee30";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N9
cyclone_lcell \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~11 (
// Equation(s):
// \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~11_combout  = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~10_combout  & (\mem_pin[30]~19 )) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~10_combout  & ((\mem_pin[22]~16 
// ))))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~10_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[30]~19 ),
	.datab(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~10_combout ),
	.datad(\mem_pin[22]~16 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~11 .lut_mask = "bcb0";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~11 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~11 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~11 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~11 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N6
cyclone_lcell \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~17_combout  = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[3]~regout ) # ((\mem_pin[23]~29 )))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[2]~regout  & 
// (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[3]~regout  & ((\mem_pin[19]~30 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datac(\mem_pin[23]~29 ),
	.datad(\mem_pin[19]~30 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~17 .lut_mask = "b9a8";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N7
cyclone_lcell \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~18_combout  = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~17_combout  & (\mem_pin[31]~31 )) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~17_combout  & ((\mem_pin[27]~28 
// ))))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~17_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[31]~31 ),
	.datab(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datac(\mem_pin[27]~28 ),
	.datad(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~18 .lut_mask = "bbc0";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N8
cyclone_lcell \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~19 (
// Equation(s):
// \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~19_combout  = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~16_combout  & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~18_combout ))) # 
// (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~16_combout  & (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~11_combout )))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout  & (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~16_combout ))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~16_combout ),
	.datac(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~11_combout ),
	.datad(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~19 .lut_mask = "ec64";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~19 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~19 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~19 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~19 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N3
cyclone_lcell \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~0_combout  = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout ) # (\mem_pin[37]~1 )))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout  & 
// (\mem_pin[36]~2  & (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout )))

	.clk(gnd),
	.dataa(\mem_pin[36]~2 ),
	.datab(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datad(\mem_pin[37]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~0 .lut_mask = "cec2";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N4
cyclone_lcell \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~1_combout  = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~0_combout  & ((\mem_pin[39]~3 ))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~0_combout  & (\mem_pin[38]~0 )))) 
// # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[38]~0 ),
	.datab(\mem_pin[39]~3 ),
	.datac(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datad(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~1 .lut_mask = "cfa0";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y2_N5
cyclone_lcell \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~7_combout  = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout  & (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout )) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[45]~13 ))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[44]~14 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[44]~14 ),
	.datad(\mem_pin[45]~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~7 .lut_mask = "dc98";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y2_N2
cyclone_lcell \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~8_combout  = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~7_combout  & ((\mem_pin[47]~15 ))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~7_combout  & (\mem_pin[46]~12 
// )))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout  & (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~7_combout ))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~7_combout ),
	.datac(\mem_pin[46]~12 ),
	.datad(\mem_pin[47]~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~8 .lut_mask = "ec64";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N7
cyclone_lcell \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~5_combout  = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~4  & ((\mem_pin[35]~11 ))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~4  & (\mem_pin[33]~8 )))) # 
// (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[33]~8 ),
	.datac(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~4 ),
	.datad(\mem_pin[35]~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~5 .lut_mask = "f858";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N9
cyclone_lcell \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~3_combout  = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~2  & (\mem_pin[43]~7 )) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~2  & ((\mem_pin[41]~4 ))))) # 
// (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\mem_pin[43]~7 ),
	.datab(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[41]~4 ),
	.datad(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~3 .lut_mask = "bbc0";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N4
cyclone_lcell \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~6 (
// Equation(s):
// \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~6_combout  = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[2]~regout  & (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[3]~regout )) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[2]~regout  & 
// ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~3_combout ))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[3]~regout  & (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~5_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~5_combout ),
	.datad(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~6 .lut_mask = "dc98";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~6 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~6 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~6 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~6 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N5
cyclone_lcell \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~9_combout  = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~6_combout  & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~8_combout ))) # 
// (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~6_combout  & (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~1_combout )))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~6_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~1_combout ),
	.datac(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~8_combout ),
	.datad(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~9 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N6
cyclone_lcell \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~20  = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[5]~regout  & (((!B7_reg_num[4] & \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~9_combout )))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[5]~regout  & 
// (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~19_combout  & (B7_reg_num[4])))
// \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~20 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~10_combout , \reg_addr[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[5]~regout ),
	.datab(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~19_combout ),
	.datac(\reg_addr[4]~combout ),
	.datad(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~20 ),
	.regout(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[4] .lut_mask = "4a40";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y2_N9
cyclone_lcell \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[5] (
// Equation(s):
// \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~31  = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~20 ) # ((!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[4]~regout  & (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~30_combout  & !B7_reg_num[5])))
// \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[5]~regout  = DFFEAS(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~31 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~10_combout , \reg_addr[5]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[4]~regout ),
	.datab(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~30_combout ),
	.datac(\reg_addr[5]~combout ),
	.datad(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~20 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~31 ),
	.regout(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[5] .lut_mask = "ff04";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[5] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[5] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[5] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[5] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N3
cyclone_lcell \Equal50~11 (
// Equation(s):
// \Equal50~11_combout  = (((\Equal50~9_combout  & \reg_data[0]~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal50~9_combout ),
	.datad(\reg_data[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal50~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \Equal50~11 .lut_mask = "f000";
// defparam \Equal50~11 .operation_mode = "normal";
// defparam \Equal50~11 .output_mode = "comb_only";
// defparam \Equal50~11 .register_cascade_mode = "off";
// defparam \Equal50~11 .sum_lutc_input = "datac";
// defparam \Equal50~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y2_N9
cyclone_lcell \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~14  = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[3]~regout  & (((B8_reg_num[2]) # (\mem_pin[24]~25 )))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[3]~regout  & (\mem_pin[16]~26  & (!B8_reg_num[2])))
// \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~14 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~11_combout , \reg_addr[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[16]~26 ),
	.datac(\reg_addr[2]~combout ),
	.datad(\mem_pin[24]~25 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~14 ),
	.regout(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[2] .lut_mask = "aea4";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y2_N5
cyclone_lcell \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~12  = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[2]~regout  & (((B8_reg_num[3]) # (\mem_pin[21]~21 )))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[2]~regout  & (\mem_pin[17]~22  & (!B8_reg_num[3])))
// \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~12 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~11_combout , \reg_addr[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\mem_pin[17]~22 ),
	.datab(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\reg_addr[3]~combout ),
	.datad(\mem_pin[21]~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~12 ),
	.regout(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[3] .lut_mask = "cec2";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y2_N0
cyclone_lcell \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~2  = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[42]~5 ) # ((B8_reg_num[0])))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout  & (((!B8_reg_num[0] & \mem_pin[40]~6 ))))
// \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~11_combout , \reg_addr[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\mem_pin[42]~5 ),
	.datab(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\reg_addr[0]~combout ),
	.datad(\mem_pin[40]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~2 ),
	.regout(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0] .lut_mask = "cbc8";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y2_N2
cyclone_lcell \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~4  = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout  & (((B8_reg_num[1])))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout  & ((B8_reg_num[1] & (\mem_pin[34]~9 )) # (!B8_reg_num[1] & ((\mem_pin[32]~10 
// )))))
// \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~11_combout , \reg_addr[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\mem_pin[34]~9 ),
	.datab(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\reg_addr[1]~combout ),
	.datad(\mem_pin[32]~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~4 ),
	.regout(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1] .lut_mask = "e3e0";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y2_N7
cyclone_lcell \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~21 (
// Equation(s):
// \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~21_combout  = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout ) # ((\mem_pin[9]~33 )))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout  & 
// (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[8]~34 )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[8]~34 ),
	.datad(\mem_pin[9]~33 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~21 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~21 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~21 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~21 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~21 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N0
cyclone_lcell \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~22 (
// Equation(s):
// \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~22_combout  = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~21_combout  & (\mem_pin[11]~35 )) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~21_combout  & ((\mem_pin[10]~32 
// ))))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~21_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[11]~35 ),
	.datab(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[10]~32 ),
	.datad(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~22 .lut_mask = "bbc0";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~22 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~22 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~22 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~22 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N3
cyclone_lcell \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~28 (
// Equation(s):
// \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~28_combout  = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout )))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout  & 
// ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[14]~45 )) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[12]~46 )))))

	.clk(gnd),
	.dataa(\mem_pin[14]~45 ),
	.datab(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datad(\mem_pin[12]~46 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~28 .lut_mask = "e3e0";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~28 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~28 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~28 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~28 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N4
cyclone_lcell \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~29 (
// Equation(s):
// \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~29_combout  = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~28_combout  & ((\mem_pin[15]~47 ))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~28_combout  & (\mem_pin[13]~44 
// )))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~28_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[13]~44 ),
	.datab(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[15]~47 ),
	.datad(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~28_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~29 .lut_mask = "f388";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~29 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~29 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~29 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~29 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y2_N2
cyclone_lcell \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~25 (
// Equation(s):
// \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~25_combout  = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout ) # ((\mem_pin[1]~41 )))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout  & 
// (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[0]~42 )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[0]~42 ),
	.datad(\mem_pin[1]~41 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~25 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~25 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~25 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~25 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~25 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y2_N3
cyclone_lcell \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~26 (
// Equation(s):
// \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~26_combout  = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~25_combout  & (\mem_pin[3]~43 )) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~25_combout  & ((\mem_pin[2]~40 
// ))))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~25_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[3]~43 ),
	.datab(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[2]~40 ),
	.datad(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~26 .lut_mask = "bbc0";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~26 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~26 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~26 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~26 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N3
cyclone_lcell \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~23 (
// Equation(s):
// \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~23_combout  = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout  & (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout )) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout  & 
// ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[6]~37 )) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[4]~38 )))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[6]~37 ),
	.datad(\mem_pin[4]~38 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~23 .lut_mask = "d9c8";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~23 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~23 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~23 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~23 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N7
cyclone_lcell \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~24 (
// Equation(s):
// \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~24_combout  = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~23_combout  & (\mem_pin[7]~39 )) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~23_combout  & ((\mem_pin[5]~36 
// ))))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~23_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[7]~39 ),
	.datac(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~23_combout ),
	.datad(\mem_pin[5]~36 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~24 .lut_mask = "dad0";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~24 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~24 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~24 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~24 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N8
cyclone_lcell \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~27 (
// Equation(s):
// \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~27_combout  = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[3]~regout ) # ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~24_combout )))) # 
// (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[2]~regout  & (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[3]~regout  & (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~26_combout )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~26_combout ),
	.datad(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~27 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~27 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~27 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~27 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~27 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N9
cyclone_lcell \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~30 (
// Equation(s):
// \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~30_combout  = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~27_combout  & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~29_combout ))) # 
// (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~27_combout  & (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~22_combout )))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~27_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~22_combout ),
	.datac(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~29_combout ),
	.datad(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~30 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~30 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~30 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~30 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~30 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N5
cyclone_lcell \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~17_combout  = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[3]~regout ) # (\mem_pin[23]~29 )))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[2]~regout  & 
// (\mem_pin[19]~30  & (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[3]~regout )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\mem_pin[19]~30 ),
	.datac(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datad(\mem_pin[23]~29 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~17 .lut_mask = "aea4";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N6
cyclone_lcell \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~18_combout  = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~17_combout  & ((\mem_pin[31]~31 ))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~17_combout  & (\mem_pin[27]~28 
// )))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~17_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[27]~28 ),
	.datab(\mem_pin[31]~31 ),
	.datac(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datad(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~18 .lut_mask = "cfa0";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y2_N2
cyclone_lcell \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~10_combout  = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[2]~regout ) # ((\mem_pin[26]~17 )))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[3]~regout  & 
// (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[2]~regout  & (\mem_pin[18]~18 )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\mem_pin[18]~18 ),
	.datad(\mem_pin[26]~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~10 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y2_N3
cyclone_lcell \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~11 (
// Equation(s):
// \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~11_combout  = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~10_combout  & (\mem_pin[30]~19 )) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~10_combout  & ((\mem_pin[22]~16 
// ))))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~10_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[30]~19 ),
	.datab(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\mem_pin[22]~16 ),
	.datad(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~11 .lut_mask = "bbc0";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~11 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~11 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~11 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~11 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y2_N8
cyclone_lcell \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~15_combout  = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~14  & ((\mem_pin[28]~27 ))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~14  & (\mem_pin[20]~24 )))) # 
// (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~14 ))))

	.clk(gnd),
	.dataa(\mem_pin[20]~24 ),
	.datab(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~14 ),
	.datad(\mem_pin[28]~27 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~15 .lut_mask = "f838";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y2_N6
cyclone_lcell \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~13_combout  = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~12  & ((\mem_pin[29]~23 ))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~12  & (\mem_pin[25]~20 )))) # 
// (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~12 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[25]~20 ),
	.datac(\mem_pin[29]~23 ),
	.datad(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~13 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y2_N4
cyclone_lcell \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~16_combout  = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout  & (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout )) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~13_combout ))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout  & (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~15_combout ),
	.datad(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~16 .lut_mask = "dc98";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N0
cyclone_lcell \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~19 (
// Equation(s):
// \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~19_combout  = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~16_combout  & (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~18_combout )) # 
// (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~16_combout  & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~11_combout ))))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~18_combout ),
	.datab(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~11_combout ),
	.datad(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~19 .lut_mask = "bbc0";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~19 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~19 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~19 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~19 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y2_N3
cyclone_lcell \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~7_combout  = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout ) # ((\mem_pin[45]~13 )))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout  & 
// (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[44]~14 )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[44]~14 ),
	.datad(\mem_pin[45]~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~7 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y2_N4
cyclone_lcell \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~8_combout  = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~7_combout  & ((\mem_pin[47]~15 ))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~7_combout  & (\mem_pin[46]~12 
// )))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~7_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[46]~12 ),
	.datab(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[47]~15 ),
	.datad(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~8 .lut_mask = "f388";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N0
cyclone_lcell \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~0_combout  = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout ) # ((\mem_pin[37]~1 )))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout  & 
// (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[36]~2 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[37]~1 ),
	.datad(\mem_pin[36]~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~0 .lut_mask = "b9a8";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N9
cyclone_lcell \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~1_combout  = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~0_combout  & (\mem_pin[39]~3 )) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~0_combout  & ((\mem_pin[38]~0 ))))) 
// # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[39]~3 ),
	.datab(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[38]~0 ),
	.datad(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~1 .lut_mask = "bbc0";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N1
cyclone_lcell \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~3_combout  = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~2  & (\mem_pin[43]~7 )) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~2  & ((\mem_pin[41]~4 ))))) # 
// (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\mem_pin[43]~7 ),
	.datab(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[41]~4 ),
	.datad(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~3 .lut_mask = "bbc0";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N5
cyclone_lcell \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~5_combout  = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~4  & (((\mem_pin[35]~11 ) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout )))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~4  & (\mem_pin[33]~8  & 
// ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout ))))

	.clk(gnd),
	.dataa(\mem_pin[33]~8 ),
	.datab(\mem_pin[35]~11 ),
	.datac(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~4 ),
	.datad(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~5 .lut_mask = "caf0";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N6
cyclone_lcell \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~6 (
// Equation(s):
// \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~6_combout  = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[2]~regout ) # ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~3_combout )))) # 
// (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[3]~regout  & (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~5_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~3_combout ),
	.datad(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~6 .lut_mask = "b9a8";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~6 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~6 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~6 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~6 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N7
cyclone_lcell \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~9_combout  = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~6_combout  & (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~8_combout )) # 
// (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~6_combout  & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~1_combout ))))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~6_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~8_combout ),
	.datab(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~1_combout ),
	.datad(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~9 .lut_mask = "bbc0";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N8
cyclone_lcell \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~20  = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[5]~regout  & (((!B8_reg_num[4] & \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~9_combout )))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[5]~regout  & 
// (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~19_combout  & (B8_reg_num[4])))
// \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~20 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~11_combout , \reg_addr[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[5]~regout ),
	.datab(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~19_combout ),
	.datac(\reg_addr[4]~combout ),
	.datad(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~20 ),
	.regout(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[4] .lut_mask = "4a40";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y2_N9
cyclone_lcell \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[5] (
// Equation(s):
// \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~31  = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~20 ) # ((!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[4]~regout  & (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~30_combout  & !B8_reg_num[5])))
// \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[5]~regout  = DFFEAS(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~31 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~11_combout , \reg_addr[5]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[4]~regout ),
	.datab(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~30_combout ),
	.datac(\reg_addr[5]~combout ),
	.datad(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~20 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~31 ),
	.regout(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[5] .lut_mask = "ff04";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[5] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[5] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[5] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[5] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y5_N9
cyclone_lcell \Equal50~12 (
// Equation(s):
// \Equal50~12_combout  = (!\reg_data_decoder_en~0_combout  & (!\reg_data[1]~combout  & (!\reg_data[2]~combout  & \reg_data[3]~combout )))

	.clk(gnd),
	.dataa(\reg_data_decoder_en~0_combout ),
	.datab(\reg_data[1]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\reg_data[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal50~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Equal50~12 .lut_mask = "0100";
// defparam \Equal50~12 .operation_mode = "normal";
// defparam \Equal50~12 .output_mode = "comb_only";
// defparam \Equal50~12 .register_cascade_mode = "off";
// defparam \Equal50~12 .sum_lutc_input = "datac";
// defparam \Equal50~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N9
cyclone_lcell \Equal50~13 (
// Equation(s):
// \Equal50~13_combout  = ((!\reg_data[0]~combout  & ((\Equal50~12_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\reg_data[0]~combout ),
	.datac(vcc),
	.datad(\Equal50~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal50~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001010));
// synopsys translate_off
// defparam \Equal50~13 .lut_mask = "3300";
// defparam \Equal50~13 .operation_mode = "normal";
// defparam \Equal50~13 .output_mode = "comb_only";
// defparam \Equal50~13 .register_cascade_mode = "off";
// defparam \Equal50~13 .sum_lutc_input = "datac";
// defparam \Equal50~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N4
cyclone_lcell \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~14  = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[3]~regout  & (((B9_reg_num[2]) # (\mem_pin[24]~25 )))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[3]~regout  & (\mem_pin[16]~26  & (!B9_reg_num[2])))
// \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~14 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~13_combout , \reg_addr[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[16]~26 ),
	.datac(\reg_addr[2]~combout ),
	.datad(\mem_pin[24]~25 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~14 ),
	.regout(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[2] .lut_mask = "aea4";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y5_N8
cyclone_lcell \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~12  = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[2]~regout  & (((B9_reg_num[3]) # (\mem_pin[21]~21 )))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[2]~regout  & (\mem_pin[17]~22  & (!B9_reg_num[3])))
// \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~12 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~13_combout , \reg_addr[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\mem_pin[17]~22 ),
	.datab(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\reg_addr[3]~combout ),
	.datad(\mem_pin[21]~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~12 ),
	.regout(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[3] .lut_mask = "cec2";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y1_N1
cyclone_lcell \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~2  = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout  & (((B9_reg_num[0]) # (\mem_pin[42]~5 )))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[40]~6  & (!B9_reg_num[0])))
// \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~13_combout , \reg_addr[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\mem_pin[40]~6 ),
	.datab(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\reg_addr[0]~combout ),
	.datad(\mem_pin[42]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~2 ),
	.regout(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0] .lut_mask = "cec2";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N3
cyclone_lcell \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~4  = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout  & (((B9_reg_num[1])))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout  & ((B9_reg_num[1] & ((\mem_pin[34]~9 ))) # (!B9_reg_num[1] & (\mem_pin[32]~10 
// ))))
// \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~13_combout , \reg_addr[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[32]~10 ),
	.datac(\reg_addr[1]~combout ),
	.datad(\mem_pin[34]~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~4 ),
	.regout(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1] .lut_mask = "f4a4";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y3_N3
cyclone_lcell \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~21 (
// Equation(s):
// \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~21_combout  = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout  & (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout )) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[9]~33 ))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[8]~34 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[8]~34 ),
	.datad(\mem_pin[9]~33 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~21 .lut_mask = "dc98";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~21 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~21 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~21 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~21 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N0
cyclone_lcell \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~22 (
// Equation(s):
// \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~22_combout  = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~21_combout  & (\mem_pin[11]~35 )) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~21_combout  & ((\mem_pin[10]~32 
// ))))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~21_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[11]~35 ),
	.datac(\mem_pin[10]~32 ),
	.datad(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~22 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~22 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~22 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~22 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~22 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N5
cyclone_lcell \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~23 (
// Equation(s):
// \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~23_combout  = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout ) # ((\mem_pin[6]~37 )))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout  & 
// (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[4]~38 )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[4]~38 ),
	.datad(\mem_pin[6]~37 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~23 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~23 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~23 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~23 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~23 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N0
cyclone_lcell \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~24 (
// Equation(s):
// \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~24_combout  = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~23_combout  & (\mem_pin[7]~39 )) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~23_combout  & ((\mem_pin[5]~36 
// ))))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~23_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[7]~39 ),
	.datab(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[5]~36 ),
	.datad(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~24 .lut_mask = "bbc0";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~24 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~24 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~24 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~24 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N1
cyclone_lcell \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~25 (
// Equation(s):
// \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~25_combout  = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout  & (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout )) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[1]~41 )) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[0]~42 )))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[1]~41 ),
	.datad(\mem_pin[0]~42 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~25 .lut_mask = "d9c8";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~25 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~25 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~25 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~25 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N6
cyclone_lcell \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~26 (
// Equation(s):
// \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~26_combout  = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~25_combout  & ((\mem_pin[3]~43 ))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~25_combout  & (\mem_pin[2]~40 
// )))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~25_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[2]~40 ),
	.datac(\mem_pin[3]~43 ),
	.datad(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~26 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~26 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~26 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~26 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~26 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N7
cyclone_lcell \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~27 (
// Equation(s):
// \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~27_combout  = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~24_combout ) # ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[3]~regout )))) # 
// (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[2]~regout  & (((!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[3]~regout  & \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~26_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~24_combout ),
	.datac(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datad(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~27 .lut_mask = "ada8";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~27 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~27 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~27 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~27 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N3
cyclone_lcell \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~28 (
// Equation(s):
// \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~28_combout  = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout )))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout  & 
// ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[14]~45 ))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[12]~46 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[12]~46 ),
	.datac(\mem_pin[14]~45 ),
	.datad(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~28 .lut_mask = "fa44";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~28 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~28 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~28 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~28 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N4
cyclone_lcell \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~29 (
// Equation(s):
// \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~29_combout  = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~28_combout  & ((\mem_pin[15]~47 ))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~28_combout  & (\mem_pin[13]~44 
// )))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~28_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[13]~44 ),
	.datab(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[15]~47 ),
	.datad(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~28_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~29 .lut_mask = "f388";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~29 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~29 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~29 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~29 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N5
cyclone_lcell \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~30 (
// Equation(s):
// \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~30_combout  = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~27_combout  & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~29_combout ))) # 
// (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~27_combout  & (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~22_combout )))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~27_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~22_combout ),
	.datac(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~27_combout ),
	.datad(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~30 .lut_mask = "f858";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~30 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~30 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~30 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~30 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N3
cyclone_lcell \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~0_combout  = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout ) # ((\mem_pin[37]~1 )))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout  & 
// (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[36]~2 )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[36]~2 ),
	.datad(\mem_pin[37]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~0 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N4
cyclone_lcell \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~1_combout  = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~0_combout  & ((\mem_pin[39]~3 ))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~0_combout  & (\mem_pin[38]~0 )))) 
// # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[38]~0 ),
	.datab(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[39]~3 ),
	.datad(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~1 .lut_mask = "f388";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y1_N3
cyclone_lcell \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~7_combout  = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout  & (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout )) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[45]~13 ))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[44]~14 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[44]~14 ),
	.datad(\mem_pin[45]~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~7 .lut_mask = "dc98";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y1_N0
cyclone_lcell \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~8_combout  = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~7_combout  & (\mem_pin[47]~15 )) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~7_combout  & ((\mem_pin[46]~12 
// ))))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~7_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[47]~15 ),
	.datac(\mem_pin[46]~12 ),
	.datad(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~8 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N2
cyclone_lcell \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~3_combout  = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~2  & ((\mem_pin[43]~7 ))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~2  & (\mem_pin[41]~4 )))) # 
// (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[41]~4 ),
	.datac(\mem_pin[43]~7 ),
	.datad(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~3 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N4
cyclone_lcell \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~5_combout  = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~4  & ((\mem_pin[35]~11 ))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~4  & (\mem_pin[33]~8 )))) # 
// (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[33]~8 ),
	.datac(\mem_pin[35]~11 ),
	.datad(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~5 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N5
cyclone_lcell \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~6 (
// Equation(s):
// \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~6_combout  = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[2]~regout ) # ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~3_combout )))) # 
// (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[3]~regout  & (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~5_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~3_combout ),
	.datad(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~6 .lut_mask = "b9a8";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~6 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~6 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~6 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~6 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N0
cyclone_lcell \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~9_combout  = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~6_combout  & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~8_combout ))) # 
// (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~6_combout  & (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~1_combout )))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~6_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~1_combout ),
	.datac(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~8_combout ),
	.datad(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~9 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N1
cyclone_lcell \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~10_combout  = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[2]~regout ) # (\mem_pin[26]~17 )))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[3]~regout  & 
// (\mem_pin[18]~18  & (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[2]~regout )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[18]~18 ),
	.datac(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datad(\mem_pin[26]~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~10 .lut_mask = "aea4";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N2
cyclone_lcell \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~11 (
// Equation(s):
// \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~11_combout  = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~10_combout  & (\mem_pin[30]~19 )) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~10_combout  & ((\mem_pin[22]~16 
// ))))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~10_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[30]~19 ),
	.datab(\mem_pin[22]~16 ),
	.datac(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datad(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~11 .lut_mask = "afc0";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~11 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~11 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~11 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~11 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N8
cyclone_lcell \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~17_combout  = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[3]~regout ) # ((\mem_pin[23]~29 )))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[2]~regout  & 
// (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[3]~regout  & (\mem_pin[19]~30 )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datac(\mem_pin[19]~30 ),
	.datad(\mem_pin[23]~29 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~17 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N9
cyclone_lcell \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~18_combout  = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~17_combout  & (\mem_pin[31]~31 )) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~17_combout  & ((\mem_pin[27]~28 
// ))))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~17_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[31]~31 ),
	.datac(\mem_pin[27]~28 ),
	.datad(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~18 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N9
cyclone_lcell \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~13_combout  = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~12  & ((\mem_pin[29]~23 ))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~12  & (\mem_pin[25]~20 )))) # 
// (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~12 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[25]~20 ),
	.datac(\mem_pin[29]~23 ),
	.datad(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~13 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N5
cyclone_lcell \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~15_combout  = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~14  & ((\mem_pin[28]~27 ))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~14  & (\mem_pin[20]~24 )))) # 
// (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~14 ))))

	.clk(gnd),
	.dataa(\mem_pin[20]~24 ),
	.datab(\mem_pin[28]~27 ),
	.datac(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datad(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~15 .lut_mask = "cfa0";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N6
cyclone_lcell \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~16_combout  = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout  & (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout )) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout  & (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~13_combout )) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~15_combout )))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~13_combout ),
	.datad(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~16 .lut_mask = "d9c8";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N7
cyclone_lcell \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~19 (
// Equation(s):
// \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~19_combout  = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~16_combout  & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~18_combout ))) # 
// (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~16_combout  & (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~11_combout )))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~11_combout ),
	.datac(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~18_combout ),
	.datad(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~19 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~19 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~19 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~19 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~19 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N8
cyclone_lcell \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~20  = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[5]~regout  & (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~9_combout  & (!B9_reg_num[4]))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[5]~regout  & (((B9_reg_num[4] & 
// \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~19_combout ))))
// \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~20 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~13_combout , \reg_addr[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[5]~regout ),
	.datab(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~9_combout ),
	.datac(\reg_addr[4]~combout ),
	.datad(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~20 ),
	.regout(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[4] .lut_mask = "5808";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N9
cyclone_lcell \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[5] (
// Equation(s):
// \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~31  = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~20 ) # ((!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[4]~regout  & (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~30_combout  & !B9_reg_num[5])))
// \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[5]~regout  = DFFEAS(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~31 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~13_combout , \reg_addr[5]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[4]~regout ),
	.datab(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~30_combout ),
	.datac(\reg_addr[5]~combout ),
	.datad(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~20 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~31 ),
	.regout(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[5] .lut_mask = "ff04";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[5] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[5] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[5] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[5] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N8
cyclone_lcell \Equal50~14 (
// Equation(s):
// \Equal50~14_combout  = ((\reg_data[0]~combout  & ((\Equal50~12_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\reg_data[0]~combout ),
	.datac(vcc),
	.datad(\Equal50~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal50~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001010));
// synopsys translate_off
// defparam \Equal50~14 .lut_mask = "cc00";
// defparam \Equal50~14 .operation_mode = "normal";
// defparam \Equal50~14 .output_mode = "comb_only";
// defparam \Equal50~14 .register_cascade_mode = "off";
// defparam \Equal50~14 .sum_lutc_input = "datac";
// defparam \Equal50~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
cyclone_lcell \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~14  = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[3]~regout  & (((B10_reg_num[2]) # (\mem_pin[24]~25 )))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[3]~regout  & (\mem_pin[16]~26  & (!B10_reg_num[2])))
// \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~14 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~14_combout , \reg_addr[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[16]~26 ),
	.datac(\reg_addr[2]~combout ),
	.datad(\mem_pin[24]~25 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~14 ),
	.regout(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[2] .lut_mask = "aea4";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N1
cyclone_lcell \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~12  = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[2]~regout  & (((B10_reg_num[3]) # (\mem_pin[21]~21 )))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[2]~regout  & (\mem_pin[17]~22  & (!B10_reg_num[3])))
// \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~12 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~14_combout , \reg_addr[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\mem_pin[17]~22 ),
	.datac(\reg_addr[3]~combout ),
	.datad(\mem_pin[21]~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~12 ),
	.regout(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[3] .lut_mask = "aea4";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N1
cyclone_lcell \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~2  = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[42]~5 ) # ((B10_reg_num[0])))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout  & (((!B10_reg_num[0] & \mem_pin[40]~6 ))))
// \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~14_combout , \reg_addr[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\mem_pin[42]~5 ),
	.datab(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\reg_addr[0]~combout ),
	.datad(\mem_pin[40]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~2 ),
	.regout(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0] .lut_mask = "cbc8";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N2
cyclone_lcell \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~4  = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout  & (((B10_reg_num[1])))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout  & ((B10_reg_num[1] & (\mem_pin[34]~9 )) # (!B10_reg_num[1] & ((\mem_pin[32]~10 
// )))))
// \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~14_combout , \reg_addr[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\mem_pin[34]~9 ),
	.datab(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\reg_addr[1]~combout ),
	.datad(\mem_pin[32]~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~4 ),
	.regout(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1] .lut_mask = "e3e0";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N5
cyclone_lcell \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~21 (
// Equation(s):
// \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~21_combout  = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout ) # ((\mem_pin[9]~33 )))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout  & 
// (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[8]~34 )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[8]~34 ),
	.datad(\mem_pin[9]~33 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~21 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~21 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~21 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~21 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~21 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N5
cyclone_lcell \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~22 (
// Equation(s):
// \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~22_combout  = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~21_combout  & (\mem_pin[11]~35 )) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~21_combout  & ((\mem_pin[10]~32 
// ))))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~21_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[11]~35 ),
	.datac(\mem_pin[10]~32 ),
	.datad(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~22 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~22 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~22 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~22 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~22 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N1
cyclone_lcell \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~28 (
// Equation(s):
// \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~28_combout  = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout ) # ((\mem_pin[14]~45 )))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout  & 
// (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[12]~46 )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[12]~46 ),
	.datad(\mem_pin[14]~45 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~28 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~28 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~28 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~28 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~28 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N2
cyclone_lcell \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~29 (
// Equation(s):
// \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~29_combout  = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~28_combout  & ((\mem_pin[15]~47 ))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~28_combout  & (\mem_pin[13]~44 
// )))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~28_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[13]~44 ),
	.datab(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[15]~47 ),
	.datad(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~28_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~29 .lut_mask = "f388";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~29 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~29 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~29 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~29 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y4_N8
cyclone_lcell \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~25 (
// Equation(s):
// \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~25_combout  = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout  & (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout )) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[1]~41 )) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[0]~42 )))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[1]~41 ),
	.datad(\mem_pin[0]~42 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~25 .lut_mask = "d9c8";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~25 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~25 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~25 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~25 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N3
cyclone_lcell \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~26 (
// Equation(s):
// \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~26_combout  = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~25_combout  & (\mem_pin[3]~43 )) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~25_combout  & ((\mem_pin[2]~40 
// ))))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~25_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[3]~43 ),
	.datab(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[2]~40 ),
	.datad(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~26 .lut_mask = "bbc0";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~26 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~26 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~26 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~26 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N6
cyclone_lcell \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~23 (
// Equation(s):
// \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~23_combout  = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout ) # ((\mem_pin[6]~37 )))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout  & 
// (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[4]~38 )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[4]~38 ),
	.datad(\mem_pin[6]~37 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~23 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~23 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~23 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~23 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~23 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N7
cyclone_lcell \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~24 (
// Equation(s):
// \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~24_combout  = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~23_combout  & ((\mem_pin[7]~39 ))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~23_combout  & (\mem_pin[5]~36 
// )))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~23_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[5]~36 ),
	.datac(\mem_pin[7]~39 ),
	.datad(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~24 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~24 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~24 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~24 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~24 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N8
cyclone_lcell \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~27 (
// Equation(s):
// \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~27_combout  = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[3]~regout  & (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[2]~regout )) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[3]~regout  & 
// ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~24_combout ))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[2]~regout  & (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~26_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~26_combout ),
	.datad(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~27 .lut_mask = "dc98";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~27 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~27 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~27 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~27 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N9
cyclone_lcell \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~30 (
// Equation(s):
// \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~30_combout  = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~27_combout  & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~29_combout ))) # 
// (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~27_combout  & (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~22_combout )))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~27_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~22_combout ),
	.datac(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~29_combout ),
	.datad(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~30 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~30 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~30 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~30 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~30 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N6
cyclone_lcell \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~0_combout  = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout ) # ((\mem_pin[37]~1 )))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout  & 
// (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[36]~2 )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[36]~2 ),
	.datad(\mem_pin[37]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~0 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N7
cyclone_lcell \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~1_combout  = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~0_combout  & ((\mem_pin[39]~3 ))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~0_combout  & (\mem_pin[38]~0 )))) 
// # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[38]~0 ),
	.datab(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[39]~3 ),
	.datad(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~1 .lut_mask = "f388";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y4_N3
cyclone_lcell \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~7_combout  = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout  & (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout )) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[45]~13 )) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[44]~14 )))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[45]~13 ),
	.datad(\mem_pin[44]~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~7 .lut_mask = "d9c8";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y4_N4
cyclone_lcell \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~8_combout  = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~7_combout  & ((\mem_pin[47]~15 ))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~7_combout  & (\mem_pin[46]~12 
// )))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~7_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[46]~12 ),
	.datac(\mem_pin[47]~15 ),
	.datad(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~8 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N2
cyclone_lcell \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~3_combout  = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~2  & (\mem_pin[43]~7 )) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~2  & ((\mem_pin[41]~4 ))))) # 
// (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[43]~7 ),
	.datac(\mem_pin[41]~4 ),
	.datad(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~3 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N3
cyclone_lcell \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~5_combout  = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~4  & ((\mem_pin[35]~11 ))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~4  & (\mem_pin[33]~8 )))) # 
// (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[33]~8 ),
	.datac(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~4 ),
	.datad(\mem_pin[35]~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~5 .lut_mask = "f858";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N4
cyclone_lcell \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~6 (
// Equation(s):
// \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~6_combout  = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~3_combout ) # ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[2]~regout )))) # 
// (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[3]~regout  & (((!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[2]~regout  & \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~5_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~3_combout ),
	.datac(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datad(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~6 .lut_mask = "ada8";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~6 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~6 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~6 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~6 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N5
cyclone_lcell \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~9_combout  = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~6_combout  & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~8_combout ))) # 
// (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~6_combout  & (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~1_combout )))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~6_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~1_combout ),
	.datac(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~8_combout ),
	.datad(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~9 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N3
cyclone_lcell \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~17_combout  = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[3]~regout  & (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[2]~regout )) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[3]~regout  & 
// ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[2]~regout  & ((\mem_pin[23]~29 ))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[2]~regout  & (\mem_pin[19]~30 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\mem_pin[19]~30 ),
	.datad(\mem_pin[23]~29 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~17 .lut_mask = "dc98";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N4
cyclone_lcell \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~18_combout  = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~17_combout  & ((\mem_pin[31]~31 ))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~17_combout  & (\mem_pin[27]~28 
// )))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~17_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[27]~28 ),
	.datac(\mem_pin[31]~31 ),
	.datad(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~18 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N0
cyclone_lcell \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~10_combout  = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[2]~regout ) # ((\mem_pin[26]~17 )))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[3]~regout  & 
// (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[2]~regout  & ((\mem_pin[18]~18 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\mem_pin[26]~17 ),
	.datad(\mem_pin[18]~18 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~10 .lut_mask = "b9a8";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N9
cyclone_lcell \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~11 (
// Equation(s):
// \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~11_combout  = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~10_combout  & (\mem_pin[30]~19 )) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~10_combout  & ((\mem_pin[22]~16 
// ))))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~10_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\mem_pin[30]~19 ),
	.datac(\mem_pin[22]~16 ),
	.datad(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~11 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~11 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~11 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~11 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~11 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
cyclone_lcell \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~13_combout  = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~12  & ((\mem_pin[29]~23 ))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~12  & (\mem_pin[25]~20 )))) # 
// (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~12 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[25]~20 ),
	.datac(\mem_pin[29]~23 ),
	.datad(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~13 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N3
cyclone_lcell \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~15_combout  = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~14  & ((\mem_pin[28]~27 ))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~14  & (\mem_pin[20]~24 )))) # 
// (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~14 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\mem_pin[20]~24 ),
	.datac(\mem_pin[28]~27 ),
	.datad(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~15 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N4
cyclone_lcell \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~16_combout  = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout ) # ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~13_combout )))) # 
// (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout  & (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~13_combout ),
	.datad(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~16 .lut_mask = "b9a8";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N6
cyclone_lcell \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~19 (
// Equation(s):
// \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~19_combout  = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~16_combout  & (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~18_combout )) # 
// (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~16_combout  & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~11_combout ))))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~18_combout ),
	.datac(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~11_combout ),
	.datad(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~19 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~19 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~19 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~19 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~19 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N7
cyclone_lcell \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~20  = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[5]~regout  & (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~9_combout  & (!B10_reg_num[4]))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[5]~regout  & (((B10_reg_num[4] & 
// \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~19_combout ))))
// \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~20 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~14_combout , \reg_addr[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[5]~regout ),
	.datab(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~9_combout ),
	.datac(\reg_addr[4]~combout ),
	.datad(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~20 ),
	.regout(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[4] .lut_mask = "5808";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N8
cyclone_lcell \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[5] (
// Equation(s):
// \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~31  = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~20 ) # ((!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[4]~regout  & (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~30_combout  & !B10_reg_num[5])))
// \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[5]~regout  = DFFEAS(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~31 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~14_combout , \reg_addr[5]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[4]~regout ),
	.datab(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~30_combout ),
	.datac(\reg_addr[5]~combout ),
	.datad(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~20 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~31 ),
	.regout(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[5] .lut_mask = "ff04";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[5] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[5] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[5] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[5] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y5_N6
cyclone_lcell \Equal50~15 (
// Equation(s):
// \Equal50~15_combout  = (!\reg_data_decoder_en~0_combout  & (\reg_data[1]~combout  & (!\reg_data[2]~combout  & \reg_data[3]~combout )))

	.clk(gnd),
	.dataa(\reg_data_decoder_en~0_combout ),
	.datab(\reg_data[1]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\reg_data[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal50~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Equal50~15 .lut_mask = "0400";
// defparam \Equal50~15 .operation_mode = "normal";
// defparam \Equal50~15 .output_mode = "comb_only";
// defparam \Equal50~15 .register_cascade_mode = "off";
// defparam \Equal50~15 .sum_lutc_input = "datac";
// defparam \Equal50~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y5_N8
cyclone_lcell \Equal50~16 (
// Equation(s):
// \Equal50~16_combout  = ((!\reg_data[0]~combout  & ((\Equal50~15_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\reg_data[0]~combout ),
	.datac(vcc),
	.datad(\Equal50~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal50~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001010));
// synopsys translate_off
// defparam \Equal50~16 .lut_mask = "3300";
// defparam \Equal50~16 .operation_mode = "normal";
// defparam \Equal50~16 .output_mode = "comb_only";
// defparam \Equal50~16 .register_cascade_mode = "off";
// defparam \Equal50~16 .sum_lutc_input = "datac";
// defparam \Equal50~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N3
cyclone_lcell \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~14  = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[3]~regout  & ((\mem_pin[24]~25 ) # ((B11_reg_num[2])))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[3]~regout  & (((!B11_reg_num[2] & \mem_pin[16]~26 ))))
// \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~14 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~16_combout , \reg_addr[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[24]~25 ),
	.datac(\reg_addr[2]~combout ),
	.datad(\mem_pin[16]~26 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~14 ),
	.regout(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[2] .lut_mask = "ada8";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N7
cyclone_lcell \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~12  = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[2]~regout  & (((B11_reg_num[3]) # (\mem_pin[21]~21 )))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[2]~regout  & (\mem_pin[17]~22  & (!B11_reg_num[3])))
// \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~12 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~16_combout , \reg_addr[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\mem_pin[17]~22 ),
	.datac(\reg_addr[3]~combout ),
	.datad(\mem_pin[21]~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~12 ),
	.regout(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[3] .lut_mask = "aea4";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N1
cyclone_lcell \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~4  = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout  & (((B11_reg_num[1])))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout  & ((B11_reg_num[1] & (\mem_pin[34]~9 )) # (!B11_reg_num[1] & 
// ((\mem_pin[32]~10 )))))
// \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~16_combout , \reg_addr[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[34]~9 ),
	.datac(\reg_addr[1]~combout ),
	.datad(\mem_pin[32]~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~4 ),
	.regout(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1] .lut_mask = "e5e0";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y1_N6
cyclone_lcell \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~2  = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout  & (((B11_reg_num[0]) # (\mem_pin[42]~5 )))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[40]~6  & (!B11_reg_num[0])))
// \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~16_combout , \reg_addr[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[40]~6 ),
	.datac(\reg_addr[0]~combout ),
	.datad(\mem_pin[42]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~2 ),
	.regout(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0] .lut_mask = "aea4";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y1_N0
cyclone_lcell \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~28 (
// Equation(s):
// \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~28_combout  = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout  & (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout )) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout  & 
// ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[14]~45 ))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[12]~46 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[12]~46 ),
	.datad(\mem_pin[14]~45 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~28 .lut_mask = "dc98";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~28 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~28 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~28 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~28 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N1
cyclone_lcell \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~29 (
// Equation(s):
// \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~29_combout  = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~28_combout  & ((\mem_pin[15]~47 ))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~28_combout  & 
// (\mem_pin[13]~44 )))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~28_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[13]~44 ),
	.datac(\mem_pin[15]~47 ),
	.datad(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~28_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~29 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~29 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~29 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~29 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~29 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N1
cyclone_lcell \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~21 (
// Equation(s):
// \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~21_combout  = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout )))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[9]~33 ))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[8]~34 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[8]~34 ),
	.datac(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datad(\mem_pin[9]~33 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~21 .lut_mask = "f4a4";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~21 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~21 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~21 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~21 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N4
cyclone_lcell \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~22 (
// Equation(s):
// \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~22_combout  = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~21_combout  & ((\mem_pin[11]~35 ))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~21_combout  & 
// (\mem_pin[10]~32 )))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~21_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[10]~32 ),
	.datac(\mem_pin[11]~35 ),
	.datad(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~22 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~22 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~22 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~22 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~22 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N6
cyclone_lcell \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~23 (
// Equation(s):
// \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~23_combout  = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout ) # (\mem_pin[6]~37 )))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout  & 
// (\mem_pin[4]~38  & (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[4]~38 ),
	.datac(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datad(\mem_pin[6]~37 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~23 .lut_mask = "aea4";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~23 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~23 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~23 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~23 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N7
cyclone_lcell \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~24 (
// Equation(s):
// \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~24_combout  = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~23_combout  & (\mem_pin[7]~39 )) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~23_combout  & 
// ((\mem_pin[5]~36 ))))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~23_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[7]~39 ),
	.datab(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[5]~36 ),
	.datad(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~24 .lut_mask = "bbc0";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~24 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~24 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~24 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~24 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N8
cyclone_lcell \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~25 (
// Equation(s):
// \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~25_combout  = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout )))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[1]~41 ))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[0]~42 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[0]~42 ),
	.datac(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datad(\mem_pin[1]~41 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~25 .lut_mask = "f4a4";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~25 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~25 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~25 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~25 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N2
cyclone_lcell \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~26 (
// Equation(s):
// \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~26_combout  = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~25_combout  & (\mem_pin[3]~43 )) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~25_combout  & 
// ((\mem_pin[2]~40 ))))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout  & (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~25_combout ))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~25_combout ),
	.datac(\mem_pin[3]~43 ),
	.datad(\mem_pin[2]~40 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~26 .lut_mask = "e6c4";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~26 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~26 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~26 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~26 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N3
cyclone_lcell \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~27 (
// Equation(s):
// \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~27_combout  = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[3]~regout ) # ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~24_combout )))) # 
// (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[2]~regout  & (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~26_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~24_combout ),
	.datad(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~27 .lut_mask = "b9a8";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~27 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~27 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~27 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~27 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y5_N5
cyclone_lcell \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~30 (
// Equation(s):
// \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~30_combout  = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~27_combout  & (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~29_combout )) # 
// (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~27_combout  & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~22_combout ))))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~27_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~29_combout ),
	.datac(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~22_combout ),
	.datad(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~30 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~30 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~30 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~30 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~30 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N4
cyclone_lcell \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~0_combout  = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout ) # ((\mem_pin[37]~1 )))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout  & 
// (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[36]~2 )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[36]~2 ),
	.datad(\mem_pin[37]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~0 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N5
cyclone_lcell \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~1_combout  = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~0_combout  & ((\mem_pin[39]~3 ))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~0_combout  & (\mem_pin[38]~0 
// )))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[38]~0 ),
	.datac(\mem_pin[39]~3 ),
	.datad(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~1 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y1_N1
cyclone_lcell \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~7_combout  = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout  & (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout )) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[45]~13 ))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[44]~14 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[44]~14 ),
	.datad(\mem_pin[45]~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~7 .lut_mask = "dc98";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y1_N2
cyclone_lcell \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~8_combout  = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~7_combout  & (\mem_pin[47]~15 )) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~7_combout  & ((\mem_pin[46]~12 
// ))))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~7_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[47]~15 ),
	.datac(\mem_pin[46]~12 ),
	.datad(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~8 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N7
cyclone_lcell \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~3_combout  = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~2  & ((\mem_pin[43]~7 ))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~2  & (\mem_pin[41]~4 )))) # 
// (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[41]~4 ),
	.datac(\mem_pin[43]~7 ),
	.datad(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~3 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N2
cyclone_lcell \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~5_combout  = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~4  & ((\mem_pin[35]~11 ))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~4  & (\mem_pin[33]~8 )))) # 
// (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[33]~8 ),
	.datac(\mem_pin[35]~11 ),
	.datad(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~5 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N3
cyclone_lcell \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~6 (
// Equation(s):
// \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~6_combout  = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[2]~regout ) # ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~3_combout )))) # 
// (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[3]~regout  & (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~5_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~3_combout ),
	.datad(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~6 .lut_mask = "b9a8";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~6 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~6 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~6 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~6 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N0
cyclone_lcell \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~9_combout  = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~6_combout  & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~8_combout ))) # 
// (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~6_combout  & (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~1_combout )))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~6_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~1_combout ),
	.datac(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~8_combout ),
	.datad(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~9 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N6
cyclone_lcell \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~17_combout  = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[3]~regout ) # ((\mem_pin[23]~29 )))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[2]~regout  & 
// (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[3]~regout  & (\mem_pin[19]~30 )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datac(\mem_pin[19]~30 ),
	.datad(\mem_pin[23]~29 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~17 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N7
cyclone_lcell \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~18_combout  = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~17_combout  & ((\mem_pin[31]~31 ))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~17_combout  & 
// (\mem_pin[27]~28 )))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~17_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[27]~28 ),
	.datab(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datac(\mem_pin[31]~31 ),
	.datad(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~18 .lut_mask = "f388";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N0
cyclone_lcell \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~10_combout  = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[2]~regout ) # (\mem_pin[26]~17 )))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[3]~regout  & 
// (\mem_pin[18]~18  & (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[2]~regout )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[18]~18 ),
	.datac(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datad(\mem_pin[26]~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~10 .lut_mask = "aea4";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N1
cyclone_lcell \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~11 (
// Equation(s):
// \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~11_combout  = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~10_combout  & (\mem_pin[30]~19 )) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~10_combout  & 
// ((\mem_pin[22]~16 ))))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~10_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\mem_pin[30]~19 ),
	.datac(\mem_pin[22]~16 ),
	.datad(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~11 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~11 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~11 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~11 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~11 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N2
cyclone_lcell \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~15_combout  = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~14  & (\mem_pin[28]~27 )) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~14  & ((\mem_pin[20]~24 ))))) # 
// (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~14 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\mem_pin[28]~27 ),
	.datac(\mem_pin[20]~24 ),
	.datad(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~15 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N8
cyclone_lcell \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~13_combout  = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~12  & ((\mem_pin[29]~23 ))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~12  & (\mem_pin[25]~20 )))) # 
// (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~12 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[25]~20 ),
	.datac(\mem_pin[29]~23 ),
	.datad(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~13 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N9
cyclone_lcell \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~16_combout  = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout  & (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout )) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~13_combout ))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout  & (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~15_combout ),
	.datad(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~16 .lut_mask = "dc98";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N5
cyclone_lcell \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~19 (
// Equation(s):
// \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~19_combout  = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~16_combout  & (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~18_combout )) # 
// (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~16_combout  & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~11_combout ))))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~18_combout ),
	.datac(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~11_combout ),
	.datad(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~19 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~19 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~19 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~19 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~19 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
cyclone_lcell \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~20  = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[5]~regout  & (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~9_combout  & (!B11_reg_num[4]))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[5]~regout  & (((B11_reg_num[4] & 
// \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~19_combout ))))
// \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~20 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~16_combout , \reg_addr[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[5]~regout ),
	.datab(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~9_combout ),
	.datac(\reg_addr[4]~combout ),
	.datad(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~20 ),
	.regout(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[4] .lut_mask = "5808";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y5_N7
cyclone_lcell \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[5] (
// Equation(s):
// \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~31  = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~20 ) # ((!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[4]~regout  & (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~30_combout  & !B11_reg_num[5])))
// \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[5]~regout  = DFFEAS(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~31 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~16_combout , \reg_addr[5]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[4]~regout ),
	.datab(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~30_combout ),
	.datac(\reg_addr[5]~combout ),
	.datad(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~20 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~31 ),
	.regout(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[5] .lut_mask = "ff04";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[5] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[5] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[5] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[5] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y4_N2
cyclone_lcell \Equal50~17 (
// Equation(s):
// \Equal50~17_combout  = ((\Equal50~15_combout  & (\reg_data[0]~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal50~15_combout ),
	.datac(\reg_data[0]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal50~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000110));
// synopsys translate_off
// defparam \Equal50~17 .lut_mask = "c0c0";
// defparam \Equal50~17 .operation_mode = "normal";
// defparam \Equal50~17 .output_mode = "comb_only";
// defparam \Equal50~17 .register_cascade_mode = "off";
// defparam \Equal50~17 .sum_lutc_input = "datac";
// defparam \Equal50~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N5
cyclone_lcell \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~2  = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[42]~5 ) # ((B12_reg_num[0])))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout  & (((!B12_reg_num[0] & \mem_pin[40]~6 ))))
// \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~17_combout , \reg_addr[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\mem_pin[42]~5 ),
	.datab(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\reg_addr[0]~combout ),
	.datad(\mem_pin[40]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~2 ),
	.regout(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0] .lut_mask = "cbc8";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N2
cyclone_lcell \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~4  = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout  & (((B12_reg_num[1])))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout  & ((B12_reg_num[1] & (\mem_pin[34]~9 )) # (!B12_reg_num[1] & 
// ((\mem_pin[32]~10 )))))
// \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~17_combout , \reg_addr[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[34]~9 ),
	.datac(\reg_addr[1]~combout ),
	.datad(\mem_pin[32]~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~4 ),
	.regout(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1] .lut_mask = "e5e0";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N7
cyclone_lcell \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~21 (
// Equation(s):
// \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~21_combout  = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout  & (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout )) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[9]~33 ))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[8]~34 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[8]~34 ),
	.datad(\mem_pin[9]~33 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~21 .lut_mask = "dc98";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~21 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~21 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~21 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~21 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N9
cyclone_lcell \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~22 (
// Equation(s):
// \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~22_combout  = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~21_combout  & (\mem_pin[11]~35 )) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~21_combout  & 
// ((\mem_pin[10]~32 ))))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~21_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[11]~35 ),
	.datac(\mem_pin[10]~32 ),
	.datad(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~22 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~22 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~22 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~22 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~22 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N8
cyclone_lcell \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~14  = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[3]~regout  & (((B12_reg_num[2]) # (\mem_pin[24]~25 )))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[3]~regout  & (\mem_pin[16]~26  & (!B12_reg_num[2])))
// \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~14 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~17_combout , \reg_addr[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[16]~26 ),
	.datac(\reg_addr[2]~combout ),
	.datad(\mem_pin[24]~25 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~14 ),
	.regout(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[2] .lut_mask = "aea4";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y4_N2
cyclone_lcell \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~12  = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[2]~regout  & ((\mem_pin[21]~21 ) # ((B12_reg_num[3])))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[2]~regout  & (((!B12_reg_num[3] & \mem_pin[17]~22 ))))
// \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~12 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~17_combout , \reg_addr[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\mem_pin[21]~21 ),
	.datac(\reg_addr[3]~combout ),
	.datad(\mem_pin[17]~22 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~12 ),
	.regout(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[3] .lut_mask = "ada8";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N5
cyclone_lcell \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~28 (
// Equation(s):
// \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~28_combout  = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout  & (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout )) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout  & 
// ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[14]~45 ))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[12]~46 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[12]~46 ),
	.datad(\mem_pin[14]~45 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~28 .lut_mask = "dc98";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~28 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~28 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~28 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~28 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
cyclone_lcell \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~29 (
// Equation(s):
// \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~29_combout  = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~28_combout  & ((\mem_pin[15]~47 ))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~28_combout  & 
// (\mem_pin[13]~44 )))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout  & (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~28_combout ))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~28_combout ),
	.datac(\mem_pin[13]~44 ),
	.datad(\mem_pin[15]~47 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~29 .lut_mask = "ec64";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~29 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~29 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~29 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~29 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
cyclone_lcell \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~23 (
// Equation(s):
// \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~23_combout  = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout  & (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout )) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout  & 
// ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[6]~37 ))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[4]~38 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[4]~38 ),
	.datad(\mem_pin[6]~37 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~23 .lut_mask = "dc98";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~23 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~23 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~23 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~23 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
cyclone_lcell \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~24 (
// Equation(s):
// \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~24_combout  = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~23_combout  & ((\mem_pin[7]~39 ))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~23_combout  & 
// (\mem_pin[5]~36 )))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~23_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[5]~36 ),
	.datac(\mem_pin[7]~39 ),
	.datad(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~24 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~24 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~24 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~24 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~24 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y4_N2
cyclone_lcell \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~25 (
// Equation(s):
// \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~25_combout  = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout  & (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout )) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[1]~41 )) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[0]~42 )))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[1]~41 ),
	.datad(\mem_pin[0]~42 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~25 .lut_mask = "d9c8";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~25 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~25 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~25 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~25 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N4
cyclone_lcell \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~26 (
// Equation(s):
// \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~26_combout  = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~25_combout  & (\mem_pin[3]~43 )) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~25_combout  & 
// ((\mem_pin[2]~40 ))))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~25_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[3]~43 ),
	.datac(\mem_pin[2]~40 ),
	.datad(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~26 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~26 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~26 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~26 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~26 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
cyclone_lcell \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~27 (
// Equation(s):
// \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~27_combout  = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[3]~regout ) # ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~24_combout )))) # 
// (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[2]~regout  & (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~26_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~24_combout ),
	.datad(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~27 .lut_mask = "b9a8";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~27 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~27 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~27 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~27 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
cyclone_lcell \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~30 (
// Equation(s):
// \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~30_combout  = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~27_combout  & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~29_combout ))) # 
// (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~27_combout  & (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~22_combout )))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~27_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~22_combout ),
	.datab(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~29_combout ),
	.datad(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~30 .lut_mask = "f388";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~30 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~30 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~30 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~30 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N7
cyclone_lcell \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~10_combout  = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[2]~regout ) # (\mem_pin[26]~17 )))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[3]~regout  & 
// (\mem_pin[18]~18  & (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[2]~regout )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[18]~18 ),
	.datac(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datad(\mem_pin[26]~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~10 .lut_mask = "aea4";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N4
cyclone_lcell \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~11 (
// Equation(s):
// \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~11_combout  = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~10_combout  & (\mem_pin[30]~19 )) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~10_combout  & 
// ((\mem_pin[22]~16 ))))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~10_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\mem_pin[30]~19 ),
	.datac(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~10_combout ),
	.datad(\mem_pin[22]~16 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~11 .lut_mask = "dad0";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~11 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~11 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~11 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~11 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
cyclone_lcell \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~17_combout  = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[2]~regout  & ((\mem_pin[23]~29 ) # ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[3]~regout )))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[2]~regout  & 
// (((\mem_pin[19]~30  & !\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[3]~regout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\mem_pin[23]~29 ),
	.datac(\mem_pin[19]~30 ),
	.datad(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~17 .lut_mask = "aad8";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N0
cyclone_lcell \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~18_combout  = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~17_combout  & (\mem_pin[31]~31 )) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~17_combout  & 
// ((\mem_pin[27]~28 ))))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~17_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[31]~31 ),
	.datab(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datac(\mem_pin[27]~28 ),
	.datad(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~18 .lut_mask = "bbc0";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N3
cyclone_lcell \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~13_combout  = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~12  & ((\mem_pin[29]~23 ))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~12  & (\mem_pin[25]~20 )))) # 
// (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~12 ))))

	.clk(gnd),
	.dataa(\mem_pin[25]~20 ),
	.datab(\mem_pin[29]~23 ),
	.datac(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datad(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~13 .lut_mask = "cfa0";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N9
cyclone_lcell \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~15_combout  = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~14  & ((\mem_pin[28]~27 ))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~14  & (\mem_pin[20]~24 )))) # 
// (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~14 ))))

	.clk(gnd),
	.dataa(\mem_pin[20]~24 ),
	.datab(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\mem_pin[28]~27 ),
	.datad(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~15 .lut_mask = "f388";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N1
cyclone_lcell \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~16_combout  = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout ) # ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~13_combout )))) # 
// (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout  & (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~13_combout ),
	.datad(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~16 .lut_mask = "b9a8";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N0
cyclone_lcell \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~19 (
// Equation(s):
// \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~19_combout  = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~16_combout  & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~18_combout ))) # 
// (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~16_combout  & (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~11_combout )))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~11_combout ),
	.datac(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~18_combout ),
	.datad(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~19 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~19 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~19 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~19 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~19 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N7
cyclone_lcell \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~7_combout  = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout ) # ((\mem_pin[45]~13 )))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout  & 
// (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[44]~14 )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[44]~14 ),
	.datad(\mem_pin[45]~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~7 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N8
cyclone_lcell \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~8_combout  = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~7_combout  & ((\mem_pin[47]~15 ))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~7_combout  & 
// (\mem_pin[46]~12 )))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~7_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[46]~12 ),
	.datac(\mem_pin[47]~15 ),
	.datad(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~8 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N0
cyclone_lcell \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~0_combout  = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout ) # ((\mem_pin[37]~1 )))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout  & 
// (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[36]~2 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[37]~1 ),
	.datad(\mem_pin[36]~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~0 .lut_mask = "b9a8";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N9
cyclone_lcell \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~1_combout  = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~0_combout  & (\mem_pin[39]~3 )) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~0_combout  & ((\mem_pin[38]~0 
// ))))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[39]~3 ),
	.datab(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[38]~0 ),
	.datad(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~1 .lut_mask = "bbc0";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N6
cyclone_lcell \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~3_combout  = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~2  & ((\mem_pin[43]~7 ))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~2  & (\mem_pin[41]~4 )))) # 
// (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[41]~4 ),
	.datac(\mem_pin[43]~7 ),
	.datad(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~3 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
cyclone_lcell \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~5_combout  = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~4  & (\mem_pin[35]~11 )) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~4  & ((\mem_pin[33]~8 ))))) # 
// (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[35]~11 ),
	.datac(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~4 ),
	.datad(\mem_pin[33]~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~5 .lut_mask = "dad0";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
cyclone_lcell \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~6 (
// Equation(s):
// \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~6_combout  = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[2]~regout  & (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[3]~regout )) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[2]~regout  & 
// ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[3]~regout  & (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~3_combout )) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~5_combout )))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~3_combout ),
	.datad(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~6 .lut_mask = "d9c8";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~6 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~6 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~6 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~6 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
cyclone_lcell \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~9_combout  = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~6_combout  & (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~8_combout )) # 
// (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~6_combout  & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~1_combout ))))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~6_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~8_combout ),
	.datac(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~1_combout ),
	.datad(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~9 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
cyclone_lcell \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~20  = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[5]~regout  & (((!B12_reg_num[4] & \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~9_combout )))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[5]~regout  & 
// (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~19_combout  & (B12_reg_num[4])))
// \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~20 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~17_combout , \reg_addr[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[5]~regout ),
	.datab(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~19_combout ),
	.datac(\reg_addr[4]~combout ),
	.datad(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~20 ),
	.regout(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[4] .lut_mask = "4a40";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N9
cyclone_lcell \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[5] (
// Equation(s):
// \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~31  = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~20 ) # ((!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[4]~regout  & (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~30_combout  & !B12_reg_num[5])))
// \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[5]~regout  = DFFEAS(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~31 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~17_combout , \reg_addr[5]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[4]~regout ),
	.datab(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~30_combout ),
	.datac(\reg_addr[5]~combout ),
	.datad(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~20 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~31 ),
	.regout(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[5] .lut_mask = "ff04";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[5] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[5] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[5] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[5] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y2_N8
cyclone_lcell \Equal50~18 (
// Equation(s):
// \Equal50~18_combout  = (\reg_data[2]~combout  & (\reg_data[3]~combout  & (!\reg_data[1]~combout  & !\reg_data_decoder_en~0_combout )))

	.clk(gnd),
	.dataa(\reg_data[2]~combout ),
	.datab(\reg_data[3]~combout ),
	.datac(\reg_data[1]~combout ),
	.datad(\reg_data_decoder_en~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal50~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Equal50~18 .lut_mask = "0008";
// defparam \Equal50~18 .operation_mode = "normal";
// defparam \Equal50~18 .output_mode = "comb_only";
// defparam \Equal50~18 .register_cascade_mode = "off";
// defparam \Equal50~18 .sum_lutc_input = "datac";
// defparam \Equal50~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N4
cyclone_lcell \Equal50~19 (
// Equation(s):
// \Equal50~19_combout  = ((!\reg_data[0]~combout  & (\Equal50~18_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\reg_data[0]~combout ),
	.datac(\Equal50~18_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal50~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000110));
// synopsys translate_off
// defparam \Equal50~19 .lut_mask = "3030";
// defparam \Equal50~19 .operation_mode = "normal";
// defparam \Equal50~19 .output_mode = "comb_only";
// defparam \Equal50~19 .register_cascade_mode = "off";
// defparam \Equal50~19 .sum_lutc_input = "datac";
// defparam \Equal50~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N5
cyclone_lcell \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~14  = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[3]~regout  & ((\mem_pin[24]~25 ) # ((B13_reg_num[2])))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[3]~regout  & (((!B13_reg_num[2] & \mem_pin[16]~26 ))))
// \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~14 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~19_combout , \reg_addr[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[24]~25 ),
	.datac(\reg_addr[2]~combout ),
	.datad(\mem_pin[16]~26 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~19_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~14 ),
	.regout(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[2] .lut_mask = "ada8";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y9_N3
cyclone_lcell \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~12  = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[2]~regout  & ((\mem_pin[21]~21 ) # ((B13_reg_num[3])))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[2]~regout  & (((!B13_reg_num[3] & \mem_pin[17]~22 ))))
// \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~12 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~19_combout , \reg_addr[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\mem_pin[21]~21 ),
	.datac(\reg_addr[3]~combout ),
	.datad(\mem_pin[17]~22 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~19_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~12 ),
	.regout(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[3] .lut_mask = "ada8";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y2_N6
cyclone_lcell \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~2  = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout  & (((B13_reg_num[0]) # (\mem_pin[42]~5 )))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[40]~6  & (!B13_reg_num[0])))
// \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~19_combout , \reg_addr[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\mem_pin[40]~6 ),
	.datab(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\reg_addr[0]~combout ),
	.datad(\mem_pin[42]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~19_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~2 ),
	.regout(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0] .lut_mask = "cec2";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N4
cyclone_lcell \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~4  = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout  & (((B13_reg_num[1])))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout  & ((B13_reg_num[1] & ((\mem_pin[34]~9 ))) # (!B13_reg_num[1] & 
// (\mem_pin[32]~10 ))))
// \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~19_combout , \reg_addr[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[32]~10 ),
	.datac(\reg_addr[1]~combout ),
	.datad(\mem_pin[34]~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~19_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~4 ),
	.regout(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1] .lut_mask = "f4a4";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N3
cyclone_lcell \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~21 (
// Equation(s):
// \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~21_combout  = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout  & (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout )) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[9]~33 ))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[8]~34 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[8]~34 ),
	.datad(\mem_pin[9]~33 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~21 .lut_mask = "dc98";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~21 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~21 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~21 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~21 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N6
cyclone_lcell \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~22 (
// Equation(s):
// \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~22_combout  = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~21_combout  & ((\mem_pin[11]~35 ))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~21_combout  & 
// (\mem_pin[10]~32 )))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout  & (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~21_combout ))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~21_combout ),
	.datac(\mem_pin[10]~32 ),
	.datad(\mem_pin[11]~35 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~22 .lut_mask = "ec64";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~22 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~22 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~22 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~22 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N9
cyclone_lcell \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~28 (
// Equation(s):
// \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~28_combout  = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[14]~45 ) # ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout )))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout  & 
// (((!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout  & \mem_pin[12]~46 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[14]~45 ),
	.datac(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datad(\mem_pin[12]~46 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~28 .lut_mask = "ada8";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~28 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~28 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~28 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~28 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N9
cyclone_lcell \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~29 (
// Equation(s):
// \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~29_combout  = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~28_combout  & (\mem_pin[15]~47 )) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~28_combout  & 
// ((\mem_pin[13]~44 ))))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~28_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[15]~47 ),
	.datac(\mem_pin[13]~44 ),
	.datad(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~28_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~29 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~29 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~29 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~29 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~29 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N1
cyclone_lcell \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~23 (
// Equation(s):
// \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~23_combout  = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout  & (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout )) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout  & 
// ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[6]~37 )) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[4]~38 )))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[6]~37 ),
	.datad(\mem_pin[4]~38 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~23 .lut_mask = "d9c8";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~23 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~23 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~23 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~23 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N7
cyclone_lcell \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~24 (
// Equation(s):
// \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~24_combout  = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~23_combout  & ((\mem_pin[7]~39 ))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~23_combout  & 
// (\mem_pin[5]~36 )))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~23_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[5]~36 ),
	.datac(\mem_pin[7]~39 ),
	.datad(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~24 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~24 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~24 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~24 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~24 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N7
cyclone_lcell \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~25 (
// Equation(s):
// \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~25_combout  = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout ) # ((\mem_pin[1]~41 )))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout  & 
// (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[0]~42 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[1]~41 ),
	.datad(\mem_pin[0]~42 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~25 .lut_mask = "b9a8";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~25 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~25 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~25 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~25 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N8
cyclone_lcell \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~26 (
// Equation(s):
// \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~26_combout  = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~25_combout  & (\mem_pin[3]~43 )) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~25_combout  & 
// ((\mem_pin[2]~40 ))))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~25_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[3]~43 ),
	.datab(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[2]~40 ),
	.datad(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~26 .lut_mask = "bbc0";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~26 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~26 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~26 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~26 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N3
cyclone_lcell \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~27 (
// Equation(s):
// \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~27_combout  = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[3]~regout  & (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[2]~regout )) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[3]~regout  & 
// ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[2]~regout  & (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~24_combout )) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~26_combout )))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~24_combout ),
	.datad(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~27 .lut_mask = "d9c8";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~27 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~27 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~27 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~27 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N4
cyclone_lcell \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~30 (
// Equation(s):
// \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~30_combout  = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~27_combout  & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~29_combout ))) # 
// (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~27_combout  & (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~22_combout )))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~27_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~22_combout ),
	.datac(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~29_combout ),
	.datad(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~30 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~30 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~30 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~30 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~30 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N5
cyclone_lcell \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~0_combout  = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout  & (((\mem_pin[37]~1 ) # (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout )))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout  & 
// (\mem_pin[36]~2  & ((!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[36]~2 ),
	.datac(\mem_pin[37]~1 ),
	.datad(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~0 .lut_mask = "aae4";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N4
cyclone_lcell \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~1_combout  = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~0_combout  & (\mem_pin[39]~3 )) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~0_combout  & ((\mem_pin[38]~0 
// ))))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[39]~3 ),
	.datab(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[38]~0 ),
	.datad(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~1 .lut_mask = "bbc0";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y1_N9
cyclone_lcell \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~7_combout  = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout ) # ((\mem_pin[45]~13 )))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout  & 
// (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[44]~14 )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[44]~14 ),
	.datad(\mem_pin[45]~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~7 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y1_N2
cyclone_lcell \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~8_combout  = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~7_combout  & ((\mem_pin[47]~15 ))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~7_combout  & 
// (\mem_pin[46]~12 )))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~7_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[46]~12 ),
	.datac(\mem_pin[47]~15 ),
	.datad(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~8 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N2
cyclone_lcell \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~3_combout  = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~2  & (\mem_pin[43]~7 )) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~2  & ((\mem_pin[41]~4 ))))) # 
// (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[43]~7 ),
	.datac(\mem_pin[41]~4 ),
	.datad(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~3 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N5
cyclone_lcell \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~5_combout  = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~4  & ((\mem_pin[35]~11 ))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~4  & (\mem_pin[33]~8 )))) # 
// (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[33]~8 ),
	.datac(\mem_pin[35]~11 ),
	.datad(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~5 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N6
cyclone_lcell \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~6 (
// Equation(s):
// \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~6_combout  = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[2]~regout  & (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[3]~regout )) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[2]~regout  & 
// ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[3]~regout  & (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~3_combout )) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~5_combout )))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~3_combout ),
	.datad(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~6 .lut_mask = "d9c8";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~6 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~6 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~6 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~6 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N0
cyclone_lcell \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~9_combout  = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~6_combout  & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~8_combout ))) # 
// (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~6_combout  & (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~1_combout )))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~6_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~1_combout ),
	.datab(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~8_combout ),
	.datad(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~9 .lut_mask = "f388";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N8
cyclone_lcell \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~10_combout  = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[3]~regout  & ((\mem_pin[26]~17 ) # ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[2]~regout )))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[3]~regout  & 
// (((!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[2]~regout  & \mem_pin[18]~18 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[26]~17 ),
	.datac(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datad(\mem_pin[18]~18 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~10 .lut_mask = "ada8";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N7
cyclone_lcell \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~11 (
// Equation(s):
// \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~11_combout  = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~10_combout  & (\mem_pin[30]~19 )) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~10_combout  & 
// ((\mem_pin[22]~16 ))))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~10_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\mem_pin[30]~19 ),
	.datac(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~10_combout ),
	.datad(\mem_pin[22]~16 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~11 .lut_mask = "dad0";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~11 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~11 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~11 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~11 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N7
cyclone_lcell \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~17_combout  = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[3]~regout ) # ((\mem_pin[23]~29 )))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[2]~regout  & 
// (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[3]~regout  & ((\mem_pin[19]~30 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datac(\mem_pin[23]~29 ),
	.datad(\mem_pin[19]~30 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~17 .lut_mask = "b9a8";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N4
cyclone_lcell \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~18_combout  = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~17_combout  & (\mem_pin[31]~31 )) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~17_combout  & 
// ((\mem_pin[27]~28 ))))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~17_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[31]~31 ),
	.datab(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~17_combout ),
	.datad(\mem_pin[27]~28 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~18 .lut_mask = "bcb0";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N9
cyclone_lcell \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~15_combout  = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~14  & ((\mem_pin[28]~27 ))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~14  & (\mem_pin[20]~24 )))) # 
// (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~14 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\mem_pin[20]~24 ),
	.datac(\mem_pin[28]~27 ),
	.datad(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~15 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N1
cyclone_lcell \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~13_combout  = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~12  & (\mem_pin[29]~23 )) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~12  & ((\mem_pin[25]~20 ))))) # 
// (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~12 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[29]~23 ),
	.datac(\mem_pin[25]~20 ),
	.datad(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~13 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N2
cyclone_lcell \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~16_combout  = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout ) # ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~13_combout )))) # 
// (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout  & (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout  & (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~15_combout )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~15_combout ),
	.datad(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~16 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N1
cyclone_lcell \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~19 (
// Equation(s):
// \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~19_combout  = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~16_combout  & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~18_combout ))) # 
// (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~16_combout  & (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~11_combout )))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~11_combout ),
	.datab(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~18_combout ),
	.datad(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~19 .lut_mask = "f388";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~19 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~19 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~19 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~19 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N8
cyclone_lcell \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~20  = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[5]~regout  & (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~9_combout  & (!B13_reg_num[4]))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[5]~regout  & (((B13_reg_num[4] & 
// \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~19_combout ))))
// \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~20 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~19_combout , \reg_addr[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[5]~regout ),
	.datab(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~9_combout ),
	.datac(\reg_addr[4]~combout ),
	.datad(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~19_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~20 ),
	.regout(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[4] .lut_mask = "5808";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N9
cyclone_lcell \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[5] (
// Equation(s):
// \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~31  = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~20 ) # ((!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[4]~regout  & (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~30_combout  & !B13_reg_num[5])))
// \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[5]~regout  = DFFEAS(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~31 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~19_combout , \reg_addr[5]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[4]~regout ),
	.datab(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~30_combout ),
	.datac(\reg_addr[5]~combout ),
	.datad(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~20 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~19_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~31 ),
	.regout(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[5] .lut_mask = "ff04";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[5] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[5] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[5] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[5] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y2_N9
cyclone_lcell \Equal50~20 (
// Equation(s):
// \Equal50~20_combout  = (((\reg_data[0]~combout  & \Equal50~18_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reg_data[0]~combout ),
	.datad(\Equal50~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal50~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \Equal50~20 .lut_mask = "f000";
// defparam \Equal50~20 .operation_mode = "normal";
// defparam \Equal50~20 .output_mode = "comb_only";
// defparam \Equal50~20 .register_cascade_mode = "off";
// defparam \Equal50~20 .sum_lutc_input = "datac";
// defparam \Equal50~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N6
cyclone_lcell \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~4  = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]~regout  & (((B14_reg_num[1])))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]~regout  & ((B14_reg_num[1] & (\mem_pin[34]~9 )) # (!B14_reg_num[1] & 
// ((\mem_pin[32]~10 )))))
// \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~20_combout , \reg_addr[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[34]~9 ),
	.datac(\reg_addr[1]~combout ),
	.datad(\mem_pin[32]~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~20_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~4 ),
	.regout(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1] .lut_mask = "e5e0";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y3_N7
cyclone_lcell \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~2  = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout  & (((B14_reg_num[0]) # (\mem_pin[42]~5 )))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[40]~6  & (!B14_reg_num[0])))
// \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~20_combout , \reg_addr[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\mem_pin[40]~6 ),
	.datab(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\reg_addr[0]~combout ),
	.datad(\mem_pin[42]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~20_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~2 ),
	.regout(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0] .lut_mask = "cec2";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y3_N8
cyclone_lcell \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~28 (
// Equation(s):
// \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~28_combout  = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]~regout  & (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout )) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]~regout  & 
// ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[14]~45 )) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[12]~46 )))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[14]~45 ),
	.datad(\mem_pin[12]~46 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~28 .lut_mask = "d9c8";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~28 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~28 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~28 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~28 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y3_N9
cyclone_lcell \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~29 (
// Equation(s):
// \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~29_combout  = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~28_combout  & (\mem_pin[15]~47 )) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~28_combout  & 
// ((\mem_pin[13]~44 ))))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~28_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[15]~47 ),
	.datac(\mem_pin[13]~44 ),
	.datad(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~28_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~29 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~29 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~29 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~29 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~29 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y11_N5
cyclone_lcell \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~12  = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[2]~regout  & ((\mem_pin[21]~21 ) # ((B14_reg_num[3])))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[2]~regout  & (((!B14_reg_num[3] & \mem_pin[17]~22 ))))
// \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~12 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~20_combout , \reg_addr[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\mem_pin[21]~21 ),
	.datab(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\reg_addr[3]~combout ),
	.datad(\mem_pin[17]~22 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~20_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~12 ),
	.regout(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[3] .lut_mask = "cbc8";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y11_N8
cyclone_lcell \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~14  = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[3]~regout  & (((B14_reg_num[2]) # (\mem_pin[24]~25 )))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[3]~regout  & (\mem_pin[16]~26  & (!B14_reg_num[2])))
// \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~14 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~20_combout , \reg_addr[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[16]~26 ),
	.datac(\reg_addr[2]~combout ),
	.datad(\mem_pin[24]~25 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~20_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~14 ),
	.regout(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[2] .lut_mask = "aea4";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y3_N1
cyclone_lcell \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~25 (
// Equation(s):
// \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~25_combout  = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[1]~41 ) # ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout )))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]~regout  & 
// (((!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout  & \mem_pin[0]~42 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[1]~41 ),
	.datac(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datad(\mem_pin[0]~42 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~25 .lut_mask = "ada8";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~25 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~25 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~25 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~25 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y3_N2
cyclone_lcell \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~26 (
// Equation(s):
// \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~26_combout  = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~25_combout  & (\mem_pin[3]~43 )) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~25_combout  & 
// ((\mem_pin[2]~40 ))))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~25_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[3]~43 ),
	.datac(\mem_pin[2]~40 ),
	.datad(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~26 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~26 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~26 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~26 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~26 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y3_N7
cyclone_lcell \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~23 (
// Equation(s):
// \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~23_combout  = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]~regout  & (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout )) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]~regout  & 
// ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[6]~37 ))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[4]~38 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[4]~38 ),
	.datad(\mem_pin[6]~37 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~23 .lut_mask = "dc98";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~23 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~23 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~23 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~23 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y3_N3
cyclone_lcell \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~24 (
// Equation(s):
// \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~24_combout  = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~23_combout  & (\mem_pin[7]~39 )) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~23_combout  & 
// ((\mem_pin[5]~36 ))))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~23_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[7]~39 ),
	.datac(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~23_combout ),
	.datad(\mem_pin[5]~36 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~24 .lut_mask = "dad0";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~24 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~24 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~24 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~24 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y3_N4
cyclone_lcell \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~27 (
// Equation(s):
// \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~27_combout  = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[3]~regout ) # ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~24_combout )))) # 
// (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[2]~regout  & (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[3]~regout  & (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~26_combout )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~26_combout ),
	.datad(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~27 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~27 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~27 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~27 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~27 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y3_N5
cyclone_lcell \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~21 (
// Equation(s):
// \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~21_combout  = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout ) # ((\mem_pin[9]~33 )))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]~regout  & 
// (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[8]~34 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[9]~33 ),
	.datad(\mem_pin[8]~34 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~21 .lut_mask = "b9a8";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~21 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~21 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~21 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~21 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y3_N6
cyclone_lcell \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~22 (
// Equation(s):
// \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~22_combout  = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~21_combout  & ((\mem_pin[11]~35 ))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~21_combout  & 
// (\mem_pin[10]~32 )))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~21_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[10]~32 ),
	.datac(\mem_pin[11]~35 ),
	.datad(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~22 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~22 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~22 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~22 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~22 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y3_N0
cyclone_lcell \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~30 (
// Equation(s):
// \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~30_combout  = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~27_combout  & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~29_combout ) # ((!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[3]~regout )))) # 
// (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~27_combout  & (((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[3]~regout  & \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~22_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~29_combout ),
	.datab(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~27_combout ),
	.datac(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datad(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~22_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~30 .lut_mask = "bc8c";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~30 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~30 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~30 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~30 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N1
cyclone_lcell \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~0_combout  = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout ) # ((\mem_pin[37]~1 )))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]~regout  & 
// (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[36]~2 )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[36]~2 ),
	.datad(\mem_pin[37]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~0 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N2
cyclone_lcell \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~1_combout  = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~0_combout  & (\mem_pin[39]~3 )) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~0_combout  & ((\mem_pin[38]~0 
// ))))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[39]~3 ),
	.datab(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[38]~0 ),
	.datad(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~1 .lut_mask = "bbc0";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y3_N0
cyclone_lcell \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~7_combout  = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout ) # ((\mem_pin[45]~13 )))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]~regout  & 
// (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[44]~14 )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[44]~14 ),
	.datad(\mem_pin[45]~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~7 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y3_N7
cyclone_lcell \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~8_combout  = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~7_combout  & ((\mem_pin[47]~15 ))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~7_combout  & 
// (\mem_pin[46]~12 )))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~7_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[46]~12 ),
	.datab(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[47]~15 ),
	.datad(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~8 .lut_mask = "f388";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N2
cyclone_lcell \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~5_combout  = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~4  & ((\mem_pin[35]~11 ))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~4  & (\mem_pin[33]~8 )))) # 
// (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[33]~8 ),
	.datac(\mem_pin[35]~11 ),
	.datad(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~5 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N8
cyclone_lcell \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~3_combout  = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~2  & (\mem_pin[43]~7 )) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~2  & ((\mem_pin[41]~4 ))))) # 
// (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[43]~7 ),
	.datac(\mem_pin[41]~4 ),
	.datad(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~3 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N4
cyclone_lcell \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~6 (
// Equation(s):
// \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~6_combout  = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[2]~regout ) # ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~3_combout )))) # 
// (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[3]~regout  & (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[2]~regout  & (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~5_combout )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~5_combout ),
	.datad(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~6 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~6 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~6 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~6 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~6 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N5
cyclone_lcell \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~9_combout  = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~6_combout  & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~8_combout ))) # 
// (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~6_combout  & (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~1_combout )))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~6_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~1_combout ),
	.datab(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~8_combout ),
	.datad(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~9 .lut_mask = "f388";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N2
cyclone_lcell \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~17_combout  = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[3]~regout ) # (\mem_pin[23]~29 )))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[2]~regout  & 
// (\mem_pin[19]~30  & (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[3]~regout )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\mem_pin[19]~30 ),
	.datac(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datad(\mem_pin[23]~29 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~17 .lut_mask = "aea4";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N3
cyclone_lcell \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~18_combout  = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~17_combout  & ((\mem_pin[31]~31 ))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~17_combout  & 
// (\mem_pin[27]~28 )))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~17_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[27]~28 ),
	.datac(\mem_pin[31]~31 ),
	.datad(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~18 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y11_N0
cyclone_lcell \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~10_combout  = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[2]~regout ) # ((\mem_pin[26]~17 )))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[3]~regout  & 
// (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[2]~regout  & (\mem_pin[18]~18 )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\mem_pin[18]~18 ),
	.datad(\mem_pin[26]~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~10 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y11_N1
cyclone_lcell \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~11 (
// Equation(s):
// \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~11_combout  = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~10_combout  & (\mem_pin[30]~19 )) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~10_combout  & 
// ((\mem_pin[22]~16 ))))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~10_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[30]~19 ),
	.datab(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\mem_pin[22]~16 ),
	.datad(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~11 .lut_mask = "bbc0";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~11 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~11 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~11 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~11 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y11_N9
cyclone_lcell \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~15_combout  = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~14  & ((\mem_pin[28]~27 ))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~14  & (\mem_pin[20]~24 )))) # 
// (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~14 ))))

	.clk(gnd),
	.dataa(\mem_pin[20]~24 ),
	.datab(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\mem_pin[28]~27 ),
	.datad(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~15 .lut_mask = "f388";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y11_N6
cyclone_lcell \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~13_combout  = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~12  & (\mem_pin[29]~23 )) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~12  & ((\mem_pin[25]~20 ))))) # 
// (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~12 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[29]~23 ),
	.datac(\mem_pin[25]~20 ),
	.datad(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~13 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y11_N7
cyclone_lcell \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~16_combout  = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout ) # ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~13_combout )))) # 
// (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]~regout  & (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout  & (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~15_combout )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~15_combout ),
	.datad(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~16 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N7
cyclone_lcell \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~19 (
// Equation(s):
// \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~19_combout  = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~16_combout  & (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~18_combout )) # 
// (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~16_combout  & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~11_combout ))))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~18_combout ),
	.datac(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~11_combout ),
	.datad(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~19 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~19 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~19 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~19 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~19 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N8
cyclone_lcell \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~20  = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[5]~regout  & (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~9_combout  & (!B14_reg_num[4]))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[5]~regout  & (((B14_reg_num[4] & 
// \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~19_combout ))))
// \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~20 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~20_combout , \reg_addr[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[5]~regout ),
	.datab(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~9_combout ),
	.datac(\reg_addr[4]~combout ),
	.datad(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~20_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~20 ),
	.regout(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[4] .lut_mask = "5808";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y3_N8
cyclone_lcell \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[5] (
// Equation(s):
// \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~31  = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~20 ) # ((!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[4]~regout  & (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~30_combout  & !B14_reg_num[5])))
// \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[5]~regout  = DFFEAS(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~31 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~20_combout , \reg_addr[5]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[4]~regout ),
	.datab(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~30_combout ),
	.datac(\reg_addr[5]~combout ),
	.datad(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~20 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~20_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~31 ),
	.regout(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[5] .lut_mask = "ff04";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[5] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[5] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[5] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[5] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y2_N5
cyclone_lcell \Equal50~21 (
// Equation(s):
// \Equal50~21_combout  = (\reg_data[2]~combout  & (\reg_data[3]~combout  & (\reg_data[1]~combout  & !\reg_data_decoder_en~0_combout )))

	.clk(gnd),
	.dataa(\reg_data[2]~combout ),
	.datab(\reg_data[3]~combout ),
	.datac(\reg_data[1]~combout ),
	.datad(\reg_data_decoder_en~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal50~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Equal50~21 .lut_mask = "0080";
// defparam \Equal50~21 .operation_mode = "normal";
// defparam \Equal50~21 .output_mode = "comb_only";
// defparam \Equal50~21 .register_cascade_mode = "off";
// defparam \Equal50~21 .sum_lutc_input = "datac";
// defparam \Equal50~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N3
cyclone_lcell \Equal50~22 (
// Equation(s):
// \Equal50~22_combout  = ((!\reg_data[0]~combout  & ((\Equal50~21_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\reg_data[0]~combout ),
	.datac(vcc),
	.datad(\Equal50~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal50~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001010));
// synopsys translate_off
// defparam \Equal50~22 .lut_mask = "3300";
// defparam \Equal50~22 .operation_mode = "normal";
// defparam \Equal50~22 .output_mode = "comb_only";
// defparam \Equal50~22 .register_cascade_mode = "off";
// defparam \Equal50~22 .sum_lutc_input = "datac";
// defparam \Equal50~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y3_N4
cyclone_lcell \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~14  = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[3]~regout  & ((\mem_pin[24]~25 ) # ((B15_reg_num[2])))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[3]~regout  & (((!B15_reg_num[2] & \mem_pin[16]~26 ))))
// \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~14 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~22_combout , \reg_addr[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[24]~25 ),
	.datac(\reg_addr[2]~combout ),
	.datad(\mem_pin[16]~26 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~22_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~14 ),
	.regout(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[2] .lut_mask = "ada8";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y3_N9
cyclone_lcell \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~12  = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[2]~regout  & ((\mem_pin[21]~21 ) # ((B15_reg_num[3])))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[2]~regout  & (((!B15_reg_num[3] & \mem_pin[17]~22 ))))
// \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~12 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~22_combout , \reg_addr[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\mem_pin[21]~21 ),
	.datac(\reg_addr[3]~combout ),
	.datad(\mem_pin[17]~22 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~22_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~12 ),
	.regout(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[3] .lut_mask = "ada8";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y2_N1
cyclone_lcell \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~2  = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[42]~5 ) # ((B15_reg_num[0])))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout  & (((!B15_reg_num[0] & \mem_pin[40]~6 ))))
// \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~22_combout , \reg_addr[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[42]~5 ),
	.datac(\reg_addr[0]~combout ),
	.datad(\mem_pin[40]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~22_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~2 ),
	.regout(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0] .lut_mask = "ada8";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y2_N6
cyclone_lcell \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~4  = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]~regout  & (((B15_reg_num[1])))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]~regout  & ((B15_reg_num[1] & ((\mem_pin[34]~9 ))) # (!B15_reg_num[1] & 
// (\mem_pin[32]~10 ))))
// \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~22_combout , \reg_addr[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\mem_pin[32]~10 ),
	.datab(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\reg_addr[1]~combout ),
	.datad(\mem_pin[34]~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~22_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~4 ),
	.regout(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1] .lut_mask = "f2c2";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y2_N8
cyclone_lcell \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~21 (
// Equation(s):
// \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~21_combout  = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout ) # ((\mem_pin[9]~33 )))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]~regout  & 
// (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[8]~34 )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[8]~34 ),
	.datad(\mem_pin[9]~33 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~21 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~21 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~21 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~21 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~21 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N9
cyclone_lcell \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~22 (
// Equation(s):
// \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~22_combout  = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~21_combout  & ((\mem_pin[11]~35 ))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~21_combout  & 
// (\mem_pin[10]~32 )))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~21_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[10]~32 ),
	.datab(\mem_pin[11]~35 ),
	.datac(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datad(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~22 .lut_mask = "cfa0";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~22 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~22 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~22 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~22 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N1
cyclone_lcell \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~28 (
// Equation(s):
// \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~28_combout  = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout )))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]~regout  & 
// ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[14]~45 )) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[12]~46 )))))

	.clk(gnd),
	.dataa(\mem_pin[14]~45 ),
	.datab(\mem_pin[12]~46 ),
	.datac(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datad(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~28 .lut_mask = "fa0c";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~28 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~28 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~28 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~28 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N7
cyclone_lcell \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~29 (
// Equation(s):
// \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~29_combout  = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~28_combout  & ((\mem_pin[15]~47 ))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~28_combout  & 
// (\mem_pin[13]~44 )))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~28_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[13]~44 ),
	.datac(\mem_pin[15]~47 ),
	.datad(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~28_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~29 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~29 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~29 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~29 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~29 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N5
cyclone_lcell \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~23 (
// Equation(s):
// \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~23_combout  = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]~regout ) # ((\mem_pin[6]~37 )))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout  & 
// (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[4]~38 )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[4]~38 ),
	.datad(\mem_pin[6]~37 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~23 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~23 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~23 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~23 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~23 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N4
cyclone_lcell \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~24 (
// Equation(s):
// \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~24_combout  = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~23_combout  & ((\mem_pin[7]~39 ))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~23_combout  & 
// (\mem_pin[5]~36 )))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~23_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[5]~36 ),
	.datac(\mem_pin[7]~39 ),
	.datad(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~24 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~24 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~24 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~24 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~24 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N3
cyclone_lcell \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~25 (
// Equation(s):
// \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~25_combout  = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout ) # ((\mem_pin[1]~41 )))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]~regout  & 
// (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[0]~42 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[1]~41 ),
	.datad(\mem_pin[0]~42 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~25 .lut_mask = "b9a8";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~25 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~25 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~25 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~25 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N5
cyclone_lcell \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~26 (
// Equation(s):
// \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~26_combout  = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~25_combout  & ((\mem_pin[3]~43 ))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~25_combout  & 
// (\mem_pin[2]~40 )))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~25_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[2]~40 ),
	.datac(\mem_pin[3]~43 ),
	.datad(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~26 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~26 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~26 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~26 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~26 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N0
cyclone_lcell \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~27 (
// Equation(s):
// \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~27_combout  = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[3]~regout  & (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[2]~regout )) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[3]~regout  & 
// ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[2]~regout  & (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~24_combout )) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~26_combout )))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~24_combout ),
	.datad(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~27 .lut_mask = "d9c8";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~27 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~27 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~27 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~27 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N9
cyclone_lcell \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~30 (
// Equation(s):
// \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~30_combout  = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~27_combout  & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~29_combout ))) # 
// (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~27_combout  & (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~22_combout )))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~27_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~22_combout ),
	.datac(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~29_combout ),
	.datad(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~30 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~30 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~30 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~30 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~30 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N5
cyclone_lcell \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~0_combout  = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout ) # ((\mem_pin[37]~1 )))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]~regout  & 
// (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[36]~2 )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[36]~2 ),
	.datad(\mem_pin[37]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~0 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N0
cyclone_lcell \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~1_combout  = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~0_combout  & (\mem_pin[39]~3 )) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~0_combout  & ((\mem_pin[38]~0 
// ))))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[39]~3 ),
	.datab(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[38]~0 ),
	.datad(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~1 .lut_mask = "bbc0";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y2_N0
cyclone_lcell \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~7_combout  = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout ) # ((\mem_pin[45]~13 )))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]~regout  & 
// (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[44]~14 )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[44]~14 ),
	.datad(\mem_pin[45]~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~7 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y2_N1
cyclone_lcell \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~8_combout  = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~7_combout  & ((\mem_pin[47]~15 ))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~7_combout  & 
// (\mem_pin[46]~12 )))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~7_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[46]~12 ),
	.datac(\mem_pin[47]~15 ),
	.datad(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~8 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N7
cyclone_lcell \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~5_combout  = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~4  & ((\mem_pin[35]~11 ))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~4  & (\mem_pin[33]~8 )))) # 
// (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\mem_pin[33]~8 ),
	.datab(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[35]~11 ),
	.datad(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~5 .lut_mask = "f388";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N7
cyclone_lcell \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~3_combout  = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~2  & (\mem_pin[43]~7 )) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~2  & ((\mem_pin[41]~4 ))))) # 
// (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[43]~7 ),
	.datac(\mem_pin[41]~4 ),
	.datad(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~3 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N5
cyclone_lcell \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~6 (
// Equation(s):
// \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~6_combout  = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[2]~regout ) # ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~3_combout )))) # 
// (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[3]~regout  & (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[2]~regout  & (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~5_combout )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~5_combout ),
	.datad(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~6 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~6 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~6 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~6 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~6 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N0
cyclone_lcell \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~9_combout  = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~6_combout  & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~8_combout ))) # 
// (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~6_combout  & (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~1_combout )))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~6_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~1_combout ),
	.datab(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~8_combout ),
	.datad(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~9 .lut_mask = "f388";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N6
cyclone_lcell \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~17_combout  = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[3]~regout  & (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[2]~regout )) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[3]~regout  & 
// ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[2]~regout  & ((\mem_pin[23]~29 ))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[2]~regout  & (\mem_pin[19]~30 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\mem_pin[19]~30 ),
	.datad(\mem_pin[23]~29 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~17 .lut_mask = "dc98";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N8
cyclone_lcell \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~18_combout  = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~17_combout  & ((\mem_pin[31]~31 ))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~17_combout  & 
// (\mem_pin[27]~28 )))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~17_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[27]~28 ),
	.datab(\mem_pin[31]~31 ),
	.datac(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datad(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~18 .lut_mask = "cfa0";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y3_N1
cyclone_lcell \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~10_combout  = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[2]~regout  & (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[3]~regout )) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[2]~regout  & 
// ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[3]~regout  & ((\mem_pin[26]~17 ))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[3]~regout  & (\mem_pin[18]~18 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datac(\mem_pin[18]~18 ),
	.datad(\mem_pin[26]~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~10 .lut_mask = "dc98";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y3_N2
cyclone_lcell \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~11 (
// Equation(s):
// \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~11_combout  = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~10_combout  & (\mem_pin[30]~19 )) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~10_combout  & 
// ((\mem_pin[22]~16 ))))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~10_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[30]~19 ),
	.datab(\mem_pin[22]~16 ),
	.datac(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datad(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~11 .lut_mask = "afc0";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~11 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~11 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~11 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~11 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y3_N8
cyclone_lcell \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~13_combout  = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~12  & (\mem_pin[29]~23 )) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~12  & ((\mem_pin[25]~20 ))))) # 
// (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~12 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[29]~23 ),
	.datac(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~12 ),
	.datad(\mem_pin[25]~20 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~13 .lut_mask = "dad0";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y3_N5
cyclone_lcell \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~15_combout  = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~14  & ((\mem_pin[28]~27 ))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~14  & (\mem_pin[20]~24 )))) # 
// (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~14 ))))

	.clk(gnd),
	.dataa(\mem_pin[20]~24 ),
	.datab(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\mem_pin[28]~27 ),
	.datad(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~15 .lut_mask = "f388";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y3_N6
cyclone_lcell \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~16_combout  = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout ) # ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~13_combout )))) # 
// (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]~regout  & (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~13_combout ),
	.datad(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~16 .lut_mask = "b9a8";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N1
cyclone_lcell \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~19 (
// Equation(s):
// \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~19_combout  = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~16_combout  & (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~18_combout )) # 
// (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~16_combout  & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~11_combout ))))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~18_combout ),
	.datab(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~11_combout ),
	.datad(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~19 .lut_mask = "bbc0";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~19 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~19 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~19 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~19 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N8
cyclone_lcell \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~20  = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[5]~regout  & (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~9_combout  & (!B15_reg_num[4]))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[5]~regout  & (((B15_reg_num[4] & 
// \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~19_combout ))))
// \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~20 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~22_combout , \reg_addr[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[5]~regout ),
	.datab(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~9_combout ),
	.datac(\reg_addr[4]~combout ),
	.datad(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~22_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~20 ),
	.regout(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[4] .lut_mask = "5808";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y2_N9
cyclone_lcell \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[5] (
// Equation(s):
// \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~31  = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~20 ) # ((!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[4]~regout  & (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~30_combout  & !B15_reg_num[5])))
// \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[5]~regout  = DFFEAS(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~31 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~22_combout , \reg_addr[5]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[4]~regout ),
	.datab(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~30_combout ),
	.datac(\reg_addr[5]~combout ),
	.datad(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~20 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~22_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~31 ),
	.regout(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[5] .lut_mask = "ff04";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[5] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[5] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[5] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[5] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y2_N6
cyclone_lcell \Equal50~23 (
// Equation(s):
// \Equal50~23_combout  = ((\reg_data[0]~combout  & ((\Equal50~21_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\reg_data[0]~combout ),
	.datac(vcc),
	.datad(\Equal50~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal50~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001010));
// synopsys translate_off
// defparam \Equal50~23 .lut_mask = "cc00";
// defparam \Equal50~23 .operation_mode = "normal";
// defparam \Equal50~23 .output_mode = "comb_only";
// defparam \Equal50~23 .register_cascade_mode = "off";
// defparam \Equal50~23 .sum_lutc_input = "datac";
// defparam \Equal50~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N6
cyclone_lcell \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~14  = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[3]~regout  & ((\mem_pin[24]~25 ) # ((B16_reg_num[2])))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[3]~regout  & (((!B16_reg_num[2] & \mem_pin[16]~26 ))))
// \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~14 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~23_combout , \reg_addr[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[24]~25 ),
	.datac(\reg_addr[2]~combout ),
	.datad(\mem_pin[16]~26 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~23_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~14 ),
	.regout(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[2] .lut_mask = "ada8";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y10_N1
cyclone_lcell \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~12  = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[2]~regout  & ((\mem_pin[21]~21 ) # ((B16_reg_num[3])))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[2]~regout  & (((!B16_reg_num[3] & \mem_pin[17]~22 ))))
// \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~12 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~23_combout , \reg_addr[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\mem_pin[21]~21 ),
	.datac(\reg_addr[3]~combout ),
	.datad(\mem_pin[17]~22 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~23_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~12 ),
	.regout(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[3] .lut_mask = "ada8";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y2_N1
cyclone_lcell \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~4  = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout  & (((B16_reg_num[1])))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout  & ((B16_reg_num[1] & ((\mem_pin[34]~9 ))) # (!B16_reg_num[1] & 
// (\mem_pin[32]~10 ))))
// \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~23_combout , \reg_addr[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[32]~10 ),
	.datac(\reg_addr[1]~combout ),
	.datad(\mem_pin[34]~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~23_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~4 ),
	.regout(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1] .lut_mask = "f4a4";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y2_N0
cyclone_lcell \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~2  = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[42]~5 ) # ((B16_reg_num[0])))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout  & (((!B16_reg_num[0] & \mem_pin[40]~6 ))))
// \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~23_combout , \reg_addr[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[42]~5 ),
	.datac(\reg_addr[0]~combout ),
	.datad(\mem_pin[40]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~23_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~2 ),
	.regout(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0] .lut_mask = "ada8";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y2_N1
cyclone_lcell \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~28 (
// Equation(s):
// \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~28_combout  = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout )))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout  & 
// ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[14]~45 ))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[12]~46 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[12]~46 ),
	.datac(\mem_pin[14]~45 ),
	.datad(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~28 .lut_mask = "fa44";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~28 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~28 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~28 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~28 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y2_N4
cyclone_lcell \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~29 (
// Equation(s):
// \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~29_combout  = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~28_combout  & ((\mem_pin[15]~47 ))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~28_combout  & 
// (\mem_pin[13]~44 )))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~28_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[13]~44 ),
	.datac(\mem_pin[15]~47 ),
	.datad(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~28_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~29 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~29 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~29 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~29 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~29 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N6
cyclone_lcell \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~21 (
// Equation(s):
// \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~21_combout  = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout )))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[9]~33 ))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[8]~34 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[8]~34 ),
	.datac(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datad(\mem_pin[9]~33 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~21 .lut_mask = "f4a4";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~21 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~21 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~21 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~21 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y2_N2
cyclone_lcell \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~22 (
// Equation(s):
// \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~22_combout  = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~21_combout  & ((\mem_pin[11]~35 ))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~21_combout  & 
// (\mem_pin[10]~32 )))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~21_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[10]~32 ),
	.datac(\mem_pin[11]~35 ),
	.datad(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~22 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~22 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~22 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~22 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~22 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y2_N6
cyclone_lcell \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~23 (
// Equation(s):
// \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~23_combout  = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout )))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout  & 
// ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[6]~37 )) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[4]~38 )))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[6]~37 ),
	.datac(\mem_pin[4]~38 ),
	.datad(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~23 .lut_mask = "ee50";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~23 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~23 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~23 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~23 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y2_N8
cyclone_lcell \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~24 (
// Equation(s):
// \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~24_combout  = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~23_combout  & (\mem_pin[7]~39 )) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~23_combout  & 
// ((\mem_pin[5]~36 ))))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~23_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[7]~39 ),
	.datac(\mem_pin[5]~36 ),
	.datad(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~24 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~24 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~24 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~24 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~24 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y2_N0
cyclone_lcell \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~25 (
// Equation(s):
// \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~25_combout  = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout  & (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout )) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[1]~41 ))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[0]~42 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[0]~42 ),
	.datad(\mem_pin[1]~41 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~25 .lut_mask = "dc98";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~25 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~25 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~25 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~25 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y2_N7
cyclone_lcell \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~26 (
// Equation(s):
// \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~26_combout  = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~25_combout  & (\mem_pin[3]~43 )) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~25_combout  & 
// ((\mem_pin[2]~40 ))))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~25_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[3]~43 ),
	.datac(\mem_pin[2]~40 ),
	.datad(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~26 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~26 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~26 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~26 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~26 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y2_N5
cyclone_lcell \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~27 (
// Equation(s):
// \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~27_combout  = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[2]~regout )))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[3]~regout  & 
// ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[2]~regout  & (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~24_combout )) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~26_combout )))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~24_combout ),
	.datac(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datad(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~27 .lut_mask = "e5e0";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~27 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~27 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~27 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~27 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y2_N7
cyclone_lcell \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~30 (
// Equation(s):
// \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~30_combout  = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~27_combout  & (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~29_combout )) # 
// (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~27_combout  & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~22_combout ))))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~27_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~29_combout ),
	.datac(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~22_combout ),
	.datad(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~30 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~30 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~30 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~30 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~30 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y2_N5
cyclone_lcell \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~7_combout  = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout  & (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout )) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[45]~13 ))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[44]~14 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[44]~14 ),
	.datad(\mem_pin[45]~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~7 .lut_mask = "dc98";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y2_N6
cyclone_lcell \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~8_combout  = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~7_combout  & ((\mem_pin[47]~15 ))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~7_combout  & 
// (\mem_pin[46]~12 )))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~7_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[46]~12 ),
	.datac(\mem_pin[47]~15 ),
	.datad(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~8 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N5
cyclone_lcell \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~0_combout  = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout )))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[37]~1 ))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[36]~2 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[36]~2 ),
	.datac(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datad(\mem_pin[37]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~0 .lut_mask = "f4a4";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N6
cyclone_lcell \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~1_combout  = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~0_combout  & (\mem_pin[39]~3 )) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~0_combout  & ((\mem_pin[38]~0 
// ))))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[39]~3 ),
	.datac(\mem_pin[38]~0 ),
	.datad(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~1 .lut_mask = "dda0";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N2
cyclone_lcell \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~5_combout  = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~4  & ((\mem_pin[35]~11 ))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~4  & (\mem_pin[33]~8 )))) # 
// (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[33]~8 ),
	.datac(\mem_pin[35]~11 ),
	.datad(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~5 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N2
cyclone_lcell \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~3_combout  = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~2  & (\mem_pin[43]~7 )) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~2  & ((\mem_pin[41]~4 ))))) # 
// (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout  & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\mem_pin[43]~7 ),
	.datab(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[41]~4 ),
	.datad(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~3 .lut_mask = "bbc0";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N4
cyclone_lcell \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~6 (
// Equation(s):
// \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~6_combout  = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[2]~regout ) # ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~3_combout )))) # 
// (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[3]~regout  & (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[2]~regout  & (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~5_combout )))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~5_combout ),
	.datad(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~6 .lut_mask = "ba98";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~6 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~6 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~6 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~6 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N5
cyclone_lcell \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~9_combout  = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~6_combout  & (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~8_combout )) # 
// (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~6_combout  & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~1_combout ))))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~6_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~8_combout ),
	.datab(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~1_combout ),
	.datad(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~9 .lut_mask = "bbc0";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N3
cyclone_lcell \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~10_combout  = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[2]~regout ) # ((\mem_pin[26]~17 )))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[3]~regout  & 
// (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[2]~regout  & ((\mem_pin[18]~18 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datac(\mem_pin[26]~17 ),
	.datad(\mem_pin[18]~18 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~10 .lut_mask = "b9a8";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N9
cyclone_lcell \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~11 (
// Equation(s):
// \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~11_combout  = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~10_combout  & ((\mem_pin[30]~19 ))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~10_combout  & 
// (\mem_pin[22]~16 )))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~10_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\mem_pin[22]~16 ),
	.datac(\mem_pin[30]~19 ),
	.datad(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~11 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~11 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~11 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~11 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~11 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y2_N3
cyclone_lcell \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~17_combout  = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[2]~regout )))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[3]~regout  & 
// ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[2]~regout  & ((\mem_pin[23]~29 ))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[2]~regout  & (\mem_pin[19]~30 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[19]~30 ),
	.datac(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datad(\mem_pin[23]~29 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~17 .lut_mask = "f4a4";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y2_N0
cyclone_lcell \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~18_combout  = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~17_combout  & ((\mem_pin[31]~31 ))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~17_combout  & 
// (\mem_pin[27]~28 )))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~17_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[27]~28 ),
	.datac(\mem_pin[31]~31 ),
	.datad(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~18 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N2
cyclone_lcell \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~13_combout  = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[3]~regout  & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~12  & ((\mem_pin[29]~23 ))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~12  & (\mem_pin[25]~20 )))) # 
// (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[3]~regout  & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~12 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[25]~20 ),
	.datac(\mem_pin[29]~23 ),
	.datad(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~13 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N7
cyclone_lcell \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~15_combout  = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[2]~regout  & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~14  & ((\mem_pin[28]~27 ))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~14  & (\mem_pin[20]~24 )))) # 
// (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[2]~regout  & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~14 ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[2]~regout ),
	.datab(\mem_pin[20]~24 ),
	.datac(\mem_pin[28]~27 ),
	.datad(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~15 .lut_mask = "f588";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N8
cyclone_lcell \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~16_combout  = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout  & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout ) # ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~13_combout )))) # 
// (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout  & (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~13_combout ),
	.datad(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~16 .lut_mask = "b9a8";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N7
cyclone_lcell \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~19 (
// Equation(s):
// \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~19_combout  = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout  & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~16_combout  & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~18_combout ))) # 
// (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~16_combout  & (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~11_combout )))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout  & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~11_combout ),
	.datab(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]~regout ),
	.datac(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~18_combout ),
	.datad(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~19 .lut_mask = "f388";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~19 .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~19 .output_mode = "comb_only";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~19 .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~19 .sum_lutc_input = "datac";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N8
cyclone_lcell \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~20  = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[5]~regout  & (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~9_combout  & (!B16_reg_num[4]))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[5]~regout  & (((B16_reg_num[4] & 
// \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~19_combout ))))
// \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~20 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~23_combout , \reg_addr[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[5]~regout ),
	.datab(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~9_combout ),
	.datac(\reg_addr[4]~combout ),
	.datad(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~23_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~20 ),
	.regout(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[4] .lut_mask = "5808";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y2_N9
cyclone_lcell \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[5] (
// Equation(s):
// \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~31  = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~20 ) # ((!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[4]~regout  & (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~30_combout  & !B16_reg_num[5])))
// \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[5]~regout  = DFFEAS(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~31 , GLOBAL(\reg_wr~combout ), VCC, , \Equal50~23_combout , \reg_addr[5]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[4]~regout ),
	.datab(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~30_combout ),
	.datac(\reg_addr[5]~combout ),
	.datad(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~20 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal50~23_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~31 ),
	.regout(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[5] .lut_mask = "ff04";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[5] .operation_mode = "normal";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[5] .output_mode = "reg_and_comb";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[5] .register_cascade_mode = "off";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[5] .sum_lutc_input = "qfbk";
// defparam \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[5] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \ctl_fx[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000000000001),
	.combout(\ctl_fx[3]~combout ),
	.regout(),
	.padio(ctl_fx[3]));
// synopsys translate_off
// defparam \ctl_fx[3]~I .input_async_reset = "none";
// defparam \ctl_fx[3]~I .input_power_up = "low";
// defparam \ctl_fx[3]~I .input_register_mode = "none";
// defparam \ctl_fx[3]~I .input_sync_reset = "none";
// defparam \ctl_fx[3]~I .oe_async_reset = "none";
// defparam \ctl_fx[3]~I .oe_power_up = "low";
// defparam \ctl_fx[3]~I .oe_register_mode = "none";
// defparam \ctl_fx[3]~I .oe_sync_reset = "none";
// defparam \ctl_fx[3]~I .operation_mode = "input";
// defparam \ctl_fx[3]~I .output_async_reset = "none";
// defparam \ctl_fx[3]~I .output_power_up = "low";
// defparam \ctl_fx[3]~I .output_register_mode = "none";
// defparam \ctl_fx[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \addr_fx[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000000000001),
	.combout(\addr_fx[1]~combout ),
	.regout(),
	.padio(addr_fx[1]));
// synopsys translate_off
// defparam \addr_fx[1]~I .input_async_reset = "none";
// defparam \addr_fx[1]~I .input_power_up = "low";
// defparam \addr_fx[1]~I .input_register_mode = "none";
// defparam \addr_fx[1]~I .input_sync_reset = "none";
// defparam \addr_fx[1]~I .oe_async_reset = "none";
// defparam \addr_fx[1]~I .oe_power_up = "low";
// defparam \addr_fx[1]~I .oe_register_mode = "none";
// defparam \addr_fx[1]~I .oe_sync_reset = "none";
// defparam \addr_fx[1]~I .operation_mode = "input";
// defparam \addr_fx[1]~I .output_async_reset = "none";
// defparam \addr_fx[1]~I .output_power_up = "low";
// defparam \addr_fx[1]~I .output_register_mode = "none";
// defparam \addr_fx[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \addr_fx[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000000000001),
	.combout(\addr_fx[0]~combout ),
	.regout(),
	.padio(addr_fx[0]));
// synopsys translate_off
// defparam \addr_fx[0]~I .input_async_reset = "none";
// defparam \addr_fx[0]~I .input_power_up = "low";
// defparam \addr_fx[0]~I .input_register_mode = "none";
// defparam \addr_fx[0]~I .input_sync_reset = "none";
// defparam \addr_fx[0]~I .oe_async_reset = "none";
// defparam \addr_fx[0]~I .oe_power_up = "low";
// defparam \addr_fx[0]~I .oe_register_mode = "none";
// defparam \addr_fx[0]~I .oe_sync_reset = "none";
// defparam \addr_fx[0]~I .operation_mode = "input";
// defparam \addr_fx[0]~I .output_async_reset = "none";
// defparam \addr_fx[0]~I .output_power_up = "low";
// defparam \addr_fx[0]~I .output_register_mode = "none";
// defparam \addr_fx[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X24_Y7_N2
cyclone_lcell \Equal0~55 (
// Equation(s):
// \Equal0~55_combout  = (!\reg_addr[4]~combout  & (!\reg_addr[5]~combout  & (!\reg_addr[3]~combout  & !\reg_addr[2]~combout )))

	.clk(gnd),
	.dataa(\reg_addr[4]~combout ),
	.datab(\reg_addr[5]~combout ),
	.datac(\reg_addr[3]~combout ),
	.datad(\reg_addr[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~55_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Equal0~55 .lut_mask = "0001";
// defparam \Equal0~55 .operation_mode = "normal";
// defparam \Equal0~55 .output_mode = "comb_only";
// defparam \Equal0~55 .register_cascade_mode = "off";
// defparam \Equal0~55 .sum_lutc_input = "datac";
// defparam \Equal0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y10_N9
cyclone_lcell \Equal0~58 (
// Equation(s):
// \Equal0~58_combout  = ((\Equal0~55_combout  & (!\reg_addr[0]~combout  & !\reg_addr[1]~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal0~55_combout ),
	.datac(\reg_addr[0]~combout ),
	.datad(\reg_addr[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~58_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \Equal0~58 .lut_mask = "000c";
// defparam \Equal0~58 .operation_mode = "normal";
// defparam \Equal0~58 .output_mode = "comb_only";
// defparam \Equal0~58 .register_cascade_mode = "off";
// defparam \Equal0~58 .sum_lutc_input = "datac";
// defparam \Equal0~58 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y12_N2
cyclone_lcell \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[2]~regout  & (((C1_reg_num[0])))) # (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[2]~regout  & ((C1_reg_num[0] & (\addr_fx[1]~combout )) # (!C1_reg_num[0] & ((\addr_fx[0]~combout )))))
// \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~58_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\addr_fx[1]~combout ),
	.datab(\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~58_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[0] .lut_mask = "e3e0";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_111,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \addr_fx[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000000000001),
	.combout(\addr_fx[3]~combout ),
	.regout(),
	.padio(addr_fx[3]));
// synopsys translate_off
// defparam \addr_fx[3]~I .input_async_reset = "none";
// defparam \addr_fx[3]~I .input_power_up = "low";
// defparam \addr_fx[3]~I .input_register_mode = "none";
// defparam \addr_fx[3]~I .input_sync_reset = "none";
// defparam \addr_fx[3]~I .oe_async_reset = "none";
// defparam \addr_fx[3]~I .oe_power_up = "low";
// defparam \addr_fx[3]~I .oe_register_mode = "none";
// defparam \addr_fx[3]~I .oe_sync_reset = "none";
// defparam \addr_fx[3]~I .operation_mode = "input";
// defparam \addr_fx[3]~I .output_async_reset = "none";
// defparam \addr_fx[3]~I .output_power_up = "low";
// defparam \addr_fx[3]~I .output_register_mode = "none";
// defparam \addr_fx[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \addr_fx[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000000000001),
	.combout(\addr_fx[2]~combout ),
	.regout(),
	.padio(addr_fx[2]));
// synopsys translate_off
// defparam \addr_fx[2]~I .input_async_reset = "none";
// defparam \addr_fx[2]~I .input_power_up = "low";
// defparam \addr_fx[2]~I .input_register_mode = "none";
// defparam \addr_fx[2]~I .input_sync_reset = "none";
// defparam \addr_fx[2]~I .oe_async_reset = "none";
// defparam \addr_fx[2]~I .oe_power_up = "low";
// defparam \addr_fx[2]~I .oe_register_mode = "none";
// defparam \addr_fx[2]~I .oe_sync_reset = "none";
// defparam \addr_fx[2]~I .operation_mode = "input";
// defparam \addr_fx[2]~I .output_async_reset = "none";
// defparam \addr_fx[2]~I .output_power_up = "low";
// defparam \addr_fx[2]~I .output_register_mode = "none";
// defparam \addr_fx[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X24_Y12_N5
cyclone_lcell \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[3]~combout ) # ((C1_reg_num[2])))) # (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[0]~regout  & (((!C1_reg_num[2] & \addr_fx[2]~combout ))))
// \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~58_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\addr_fx[3]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~58_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[2] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \ctl_fx[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000000000001),
	.combout(\ctl_fx[4]~combout ),
	.regout(),
	.padio(ctl_fx[4]));
// synopsys translate_off
// defparam \ctl_fx[4]~I .input_async_reset = "none";
// defparam \ctl_fx[4]~I .input_power_up = "low";
// defparam \ctl_fx[4]~I .input_register_mode = "none";
// defparam \ctl_fx[4]~I .input_sync_reset = "none";
// defparam \ctl_fx[4]~I .oe_async_reset = "none";
// defparam \ctl_fx[4]~I .oe_power_up = "low";
// defparam \ctl_fx[4]~I .oe_register_mode = "none";
// defparam \ctl_fx[4]~I .oe_sync_reset = "none";
// defparam \ctl_fx[4]~I .operation_mode = "input";
// defparam \ctl_fx[4]~I .output_async_reset = "none";
// defparam \ctl_fx[4]~I .output_power_up = "low";
// defparam \ctl_fx[4]~I .output_register_mode = "none";
// defparam \ctl_fx[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \addr_fx[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000000000001),
	.combout(\addr_fx[8]~combout ),
	.regout(),
	.padio(addr_fx[8]));
// synopsys translate_off
// defparam \addr_fx[8]~I .input_async_reset = "none";
// defparam \addr_fx[8]~I .input_power_up = "low";
// defparam \addr_fx[8]~I .input_register_mode = "none";
// defparam \addr_fx[8]~I .input_sync_reset = "none";
// defparam \addr_fx[8]~I .oe_async_reset = "none";
// defparam \addr_fx[8]~I .oe_power_up = "low";
// defparam \addr_fx[8]~I .oe_register_mode = "none";
// defparam \addr_fx[8]~I .oe_sync_reset = "none";
// defparam \addr_fx[8]~I .operation_mode = "input";
// defparam \addr_fx[8]~I .output_async_reset = "none";
// defparam \addr_fx[8]~I .output_power_up = "low";
// defparam \addr_fx[8]~I .output_register_mode = "none";
// defparam \addr_fx[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_123,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \ctl_fx[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000000000001),
	.combout(\ctl_fx[0]~combout ),
	.regout(),
	.padio(ctl_fx[0]));
// synopsys translate_off
// defparam \ctl_fx[0]~I .input_async_reset = "none";
// defparam \ctl_fx[0]~I .input_power_up = "low";
// defparam \ctl_fx[0]~I .input_register_mode = "none";
// defparam \ctl_fx[0]~I .input_sync_reset = "none";
// defparam \ctl_fx[0]~I .oe_async_reset = "none";
// defparam \ctl_fx[0]~I .oe_power_up = "low";
// defparam \ctl_fx[0]~I .oe_register_mode = "none";
// defparam \ctl_fx[0]~I .oe_sync_reset = "none";
// defparam \ctl_fx[0]~I .operation_mode = "input";
// defparam \ctl_fx[0]~I .output_async_reset = "none";
// defparam \ctl_fx[0]~I .output_power_up = "low";
// defparam \ctl_fx[0]~I .output_register_mode = "none";
// defparam \ctl_fx[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X24_Y13_N4
cyclone_lcell \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[0]~regout  & (((\ctl_fx[0]~combout ) # (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[2]~regout )))) # (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[0]~regout  & (\addr_fx[8]~combout  & 
// ((!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[2]~regout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\addr_fx[8]~combout ),
	.datac(\ctl_fx[0]~combout ),
	.datad(\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~0 .lut_mask = "aae4";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y13_N5
cyclone_lcell \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[4]~combout ))) # (!\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[3]~combout )))) # 
// (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\ctl_fx[3]~combout ),
	.datab(\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\ctl_fx[4]~combout ),
	.datad(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~1 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y12_N1
cyclone_lcell \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[5]~5 ) # ((C1_reg_num[1])))) # (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[0]~regout  & (((!C1_reg_num[1] & \data_fx[4]~4 ))))
// \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~58_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[5]~5 ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[4]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~58_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[1] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_107,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \addr_fx[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000000000001),
	.combout(\addr_fx[7]~combout ),
	.regout(),
	.padio(addr_fx[7]));
// synopsys translate_off
// defparam \addr_fx[7]~I .input_async_reset = "none";
// defparam \addr_fx[7]~I .input_power_up = "low";
// defparam \addr_fx[7]~I .input_register_mode = "none";
// defparam \addr_fx[7]~I .input_sync_reset = "none";
// defparam \addr_fx[7]~I .oe_async_reset = "none";
// defparam \addr_fx[7]~I .oe_power_up = "low";
// defparam \addr_fx[7]~I .oe_register_mode = "none";
// defparam \addr_fx[7]~I .oe_sync_reset = "none";
// defparam \addr_fx[7]~I .operation_mode = "input";
// defparam \addr_fx[7]~I .output_async_reset = "none";
// defparam \addr_fx[7]~I .output_power_up = "low";
// defparam \addr_fx[7]~I .output_register_mode = "none";
// defparam \addr_fx[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_108,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \addr_fx[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000000000001),
	.combout(\addr_fx[6]~combout ),
	.regout(),
	.padio(addr_fx[6]));
// synopsys translate_off
// defparam \addr_fx[6]~I .input_async_reset = "none";
// defparam \addr_fx[6]~I .input_power_up = "low";
// defparam \addr_fx[6]~I .input_register_mode = "none";
// defparam \addr_fx[6]~I .input_sync_reset = "none";
// defparam \addr_fx[6]~I .oe_async_reset = "none";
// defparam \addr_fx[6]~I .oe_power_up = "low";
// defparam \addr_fx[6]~I .oe_register_mode = "none";
// defparam \addr_fx[6]~I .oe_sync_reset = "none";
// defparam \addr_fx[6]~I .operation_mode = "input";
// defparam \addr_fx[6]~I .output_async_reset = "none";
// defparam \addr_fx[6]~I .output_power_up = "low";
// defparam \addr_fx[6]~I .output_register_mode = "none";
// defparam \addr_fx[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X24_Y12_N0
cyclone_lcell \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~2  & (\addr_fx[7]~combout )) # (!\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~2  & ((\addr_fx[6]~combout ))))) # 
// (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~2 ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~2 ),
	.datac(\addr_fx[7]~combout ),
	.datad(\addr_fx[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~3 .lut_mask = "e6c4";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_110,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \addr_fx[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000000000001),
	.combout(\addr_fx[4]~combout ),
	.regout(),
	.padio(addr_fx[4]));
// synopsys translate_off
// defparam \addr_fx[4]~I .input_async_reset = "none";
// defparam \addr_fx[4]~I .input_power_up = "low";
// defparam \addr_fx[4]~I .input_register_mode = "none";
// defparam \addr_fx[4]~I .input_sync_reset = "none";
// defparam \addr_fx[4]~I .oe_async_reset = "none";
// defparam \addr_fx[4]~I .oe_power_up = "low";
// defparam \addr_fx[4]~I .oe_register_mode = "none";
// defparam \addr_fx[4]~I .oe_sync_reset = "none";
// defparam \addr_fx[4]~I .operation_mode = "input";
// defparam \addr_fx[4]~I .output_async_reset = "none";
// defparam \addr_fx[4]~I .output_power_up = "low";
// defparam \addr_fx[4]~I .output_register_mode = "none";
// defparam \addr_fx[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_109,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \addr_fx[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000000000001),
	.combout(\addr_fx[5]~combout ),
	.regout(),
	.padio(addr_fx[5]));
// synopsys translate_off
// defparam \addr_fx[5]~I .input_async_reset = "none";
// defparam \addr_fx[5]~I .input_power_up = "low";
// defparam \addr_fx[5]~I .input_register_mode = "none";
// defparam \addr_fx[5]~I .input_sync_reset = "none";
// defparam \addr_fx[5]~I .oe_async_reset = "none";
// defparam \addr_fx[5]~I .oe_power_up = "low";
// defparam \addr_fx[5]~I .oe_register_mode = "none";
// defparam \addr_fx[5]~I .oe_sync_reset = "none";
// defparam \addr_fx[5]~I .operation_mode = "input";
// defparam \addr_fx[5]~I .output_async_reset = "none";
// defparam \addr_fx[5]~I .output_power_up = "low";
// defparam \addr_fx[5]~I .output_register_mode = "none";
// defparam \addr_fx[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X25_Y12_N3
cyclone_lcell \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~4  & ((\addr_fx[5]~combout ))) # (!\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~4  & (\addr_fx[4]~combout )))) # 
// (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[4]~combout ),
	.datac(\addr_fx[5]~combout ),
	.datad(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~5 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y12_N4
cyclone_lcell \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~3_combout ) # ((C1_reg_num[3])))) # (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[1]~regout  & (((!C1_reg_num[3] & 
// \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~5_combout ))))
// \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~58_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~3_combout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~58_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[3] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \ctl_fx[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000000000001),
	.combout(\ctl_fx[2]~combout ),
	.regout(),
	.padio(ctl_fx[2]));
// synopsys translate_off
// defparam \ctl_fx[2]~I .input_async_reset = "none";
// defparam \ctl_fx[2]~I .input_power_up = "low";
// defparam \ctl_fx[2]~I .input_register_mode = "none";
// defparam \ctl_fx[2]~I .input_sync_reset = "none";
// defparam \ctl_fx[2]~I .oe_async_reset = "none";
// defparam \ctl_fx[2]~I .oe_power_up = "low";
// defparam \ctl_fx[2]~I .oe_register_mode = "none";
// defparam \ctl_fx[2]~I .oe_sync_reset = "none";
// defparam \ctl_fx[2]~I .operation_mode = "input";
// defparam \ctl_fx[2]~I .output_async_reset = "none";
// defparam \ctl_fx[2]~I .output_power_up = "low";
// defparam \ctl_fx[2]~I .output_register_mode = "none";
// defparam \ctl_fx[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \ctl_fx[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000000000001),
	.combout(\ctl_fx[1]~combout ),
	.regout(),
	.padio(ctl_fx[1]));
// synopsys translate_off
// defparam \ctl_fx[1]~I .input_async_reset = "none";
// defparam \ctl_fx[1]~I .input_power_up = "low";
// defparam \ctl_fx[1]~I .input_register_mode = "none";
// defparam \ctl_fx[1]~I .input_sync_reset = "none";
// defparam \ctl_fx[1]~I .oe_async_reset = "none";
// defparam \ctl_fx[1]~I .oe_power_up = "low";
// defparam \ctl_fx[1]~I .oe_register_mode = "none";
// defparam \ctl_fx[1]~I .oe_sync_reset = "none";
// defparam \ctl_fx[1]~I .operation_mode = "input";
// defparam \ctl_fx[1]~I .output_async_reset = "none";
// defparam \ctl_fx[1]~I .output_power_up = "low";
// defparam \ctl_fx[1]~I .output_register_mode = "none";
// defparam \ctl_fx[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X25_Y12_N6
cyclone_lcell \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[0]~regout  & 
// (\ctl_fx[2]~combout )) # (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[0]~regout  & ((\ctl_fx[1]~combout )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\ctl_fx[2]~combout ),
	.datac(\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\ctl_fx[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~7 .lut_mask = "e5e0";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y12_N8
cyclone_lcell \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~6  & ((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~7_combout ))) # (!\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~6  & (\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~1_combout 
// )))) # (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~1_combout ),
	.datab(\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~6 ),
	.datad(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~8 .lut_mask = "f838";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y12_N7
cyclone_lcell \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[0]~regout ) # ((\data_fx[14]~14 )))) # (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[1]~regout  & 
// (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[12]~12 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[14]~14 ),
	.datad(\data_fx[12]~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~16 .lut_mask = "b9a8";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y12_N8
cyclone_lcell \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[15]~15 ))) # (!\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~16_combout  & (\data_fx[13]~13 )))) # 
// (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\data_fx[13]~13 ),
	.datab(\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[15]~15 ),
	.datad(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~17 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y9_N8
cyclone_lcell \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[9]~9 
// )) # (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[8]~8 )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[9]~9 ),
	.datac(\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\data_fx[8]~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~9 .lut_mask = "e5e0";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y9_N9
cyclone_lcell \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~9_combout  & (\data_fx[11]~11 )) # (!\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[10]~10 ))))) # 
// (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~9_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[11]~11 ),
	.datac(\data_fx[10]~10 ),
	.datad(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~10 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y12_N2
cyclone_lcell \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~11  & (\data_fx[7]~7 )) # (!\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~11  & ((\data_fx[6]~6 ))))) # (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[1]~regout 
//  & (((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~11 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[7]~7 ),
	.datac(\data_fx[6]~6 ),
	.datad(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~12 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y12_N3
cyclone_lcell \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[1]~1 ) # ((\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[1]~regout )))) # (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[0]~regout  & 
// (((!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[1]~regout  & \data_fx[0]~0 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[1]~1 ),
	.datac(\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[1]~regout ),
	.datad(\data_fx[0]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~13 .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y12_N6
cyclone_lcell \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[3]~3 ))) # (!\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~13_combout  & (\data_fx[2]~2 )))) # 
// (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[2]~2 ),
	.datac(\data_fx[3]~3 ),
	.datad(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~14 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y12_N7
cyclone_lcell \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[3]~regout  & (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[2]~regout )) # (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[2]~regout  & 
// (\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~12_combout )) # (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~14_combout )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~12_combout ),
	.datad(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~15 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y12_N5
cyclone_lcell \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~15_combout  & (\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~17_combout )) # (!\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~15_combout  & 
// ((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~10_combout ))))) # (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~17_combout ),
	.datab(\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~10_combout ),
	.datad(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~18 .lut_mask = "bbc0";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y12_N7
cyclone_lcell \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~19  = ((C1_reg_num[4] & (\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~8_combout )) # (!C1_reg_num[4] & ((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~18_combout ))))
// \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~58_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~8_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~58_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[4] .lut_mask = "cfc0";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \reg_data[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000000000001),
	.combout(\reg_data[5]~combout ),
	.regout(),
	.padio(reg_data[5]));
// synopsys translate_off
// defparam \reg_data[5]~I .input_async_reset = "none";
// defparam \reg_data[5]~I .input_power_up = "low";
// defparam \reg_data[5]~I .input_register_mode = "none";
// defparam \reg_data[5]~I .input_sync_reset = "none";
// defparam \reg_data[5]~I .oe_async_reset = "none";
// defparam \reg_data[5]~I .oe_power_up = "low";
// defparam \reg_data[5]~I .oe_register_mode = "none";
// defparam \reg_data[5]~I .oe_sync_reset = "none";
// defparam \reg_data[5]~I .operation_mode = "input";
// defparam \reg_data[5]~I .output_async_reset = "none";
// defparam \reg_data[5]~I .output_power_up = "low";
// defparam \reg_data[5]~I .output_register_mode = "none";
// defparam \reg_data[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X25_Y11_N4
cyclone_lcell \GEN_MEM_MUX:0:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:0:MEM_MUX_X|mem_mux_oe~0  = ((C1_reg_en & ((\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[4]~regout ) # (GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[4]~regout ),
	.datab(vcc),
	.datac(\reg_data[5]~combout ),
	.datad(\data_dir~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~58_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:0:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:0:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101001));
// synopsys translate_off
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|reg_en .lut_mask = "f0a0";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:0:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y7_N5
cyclone_lcell \Equal0~57 (
// Equation(s):
// \Equal0~57_combout  = (!\reg_addr[1]~combout  & (((\Equal0~55_combout  & \reg_addr[0]~combout ))))

	.clk(gnd),
	.dataa(\reg_addr[1]~combout ),
	.datab(vcc),
	.datac(\Equal0~55_combout ),
	.datad(\reg_addr[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~57_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \Equal0~57 .lut_mask = "5000";
// defparam \Equal0~57 .operation_mode = "normal";
// defparam \Equal0~57 .output_mode = "comb_only";
// defparam \Equal0~57 .register_cascade_mode = "off";
// defparam \Equal0~57 .sum_lutc_input = "datac";
// defparam \Equal0~57 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y8_N3
cyclone_lcell \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[3]~combout ) # ((C2_reg_num[2])))) # (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[0]~regout  & (((!C2_reg_num[2] & \addr_fx[2]~combout ))))
// \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~57_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\addr_fx[3]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~57_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[2] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y7_N7
cyclone_lcell \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[2]~regout  & (((C2_reg_num[0])))) # (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[2]~regout  & ((C2_reg_num[0] & (\addr_fx[1]~combout )) # (!C2_reg_num[0] & ((\addr_fx[0]~combout )))))
// \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~57_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[1]~combout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~57_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[0] .lut_mask = "e5e0";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y7_N5
cyclone_lcell \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[5]~5 ) # ((C2_reg_num[1])))) # (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[0]~regout  & (((!C2_reg_num[1] & \data_fx[4]~4 ))))
// \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~57_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[5]~5 ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[4]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~57_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[1] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y8_N4
cyclone_lcell \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~2  & ((\addr_fx[7]~combout ))) # (!\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~2  & (\addr_fx[6]~combout )))) # 
// (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[6]~combout ),
	.datac(\addr_fx[7]~combout ),
	.datad(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~3 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y7_N8
cyclone_lcell \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~4  & (\addr_fx[5]~combout )) # (!\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~4  & ((\addr_fx[4]~combout ))))) # 
// (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[5]~combout ),
	.datac(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~4 ),
	.datad(\addr_fx[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~5 .lut_mask = "dad0";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y7_N9
cyclone_lcell \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~3_combout ) # ((C2_reg_num[3])))) # (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[1]~regout  & (((!C2_reg_num[3] & 
// \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~5_combout ))))
// \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~57_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~3_combout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~57_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[3] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y8_N6
cyclone_lcell \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[0]~regout  & 
// ((\ctl_fx[2]~combout ))) # (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[0]~regout  & (\ctl_fx[1]~combout ))))

	.clk(gnd),
	.dataa(\ctl_fx[1]~combout ),
	.datab(\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\ctl_fx[2]~combout ),
	.datad(\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~7 .lut_mask = "fc22";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y8_N1
cyclone_lcell \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[2]~regout ) # ((\ctl_fx[0]~combout )))) # (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[2]~regout  & ((\addr_fx[8]~combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\ctl_fx[0]~combout ),
	.datad(\addr_fx[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~0 .lut_mask = "b9a8";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y7_N7
cyclone_lcell \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[4]~combout )) # (!\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[3]~combout ))))) # 
// (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\ctl_fx[4]~combout ),
	.datac(\ctl_fx[3]~combout ),
	.datad(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~1 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y7_N5
cyclone_lcell \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~6  & (\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~7_combout )) # (!\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~6  & ((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~1_combout 
// ))))) # (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~7_combout ),
	.datac(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~6 ),
	.datad(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~8 .lut_mask = "dad0";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y5_N3
cyclone_lcell \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[0]~regout ) # ((\data_fx[14]~14 )))) # (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[1]~regout  & 
// (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[12]~12 )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[12]~12 ),
	.datad(\data_fx[14]~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~16 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y5_N4
cyclone_lcell \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~16_combout  & (\data_fx[15]~15 )) # (!\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[13]~13 ))))) # 
// (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\data_fx[15]~15 ),
	.datab(\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[13]~13 ),
	.datad(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~17 .lut_mask = "bbc0";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y7_N3
cyclone_lcell \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[1]~regout ) # ((\data_fx[9]~9 )))) # (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[0]~regout  & (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[1]~regout  
// & (\data_fx[8]~8 )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[8]~8 ),
	.datad(\data_fx[9]~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~9 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y7_N4
cyclone_lcell \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[11]~11 ))) # (!\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~9_combout  & (\data_fx[10]~10 )))) # 
// (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~9_combout ))))

	.clk(gnd),
	.dataa(\data_fx[10]~10 ),
	.datab(\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[11]~11 ),
	.datad(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~10 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y7_N0
cyclone_lcell \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[1]~regout ) # ((\data_fx[1]~1 )))) # (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[0]~regout  & (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[1]~regout 
//  & ((\data_fx[0]~0 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[1]~1 ),
	.datad(\data_fx[0]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~13 .lut_mask = "b9a8";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y7_N9
cyclone_lcell \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[3]~3 ))) # (!\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~13_combout  & (\data_fx[2]~2 )))) # 
// (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\data_fx[2]~2 ),
	.datab(\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[3]~3 ),
	.datad(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~14 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y7_N6
cyclone_lcell \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~11  & (\data_fx[7]~7 )) # (!\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~11  & ((\data_fx[6]~6 ))))) # (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[1]~regout 
//  & (((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~11 ))))

	.clk(gnd),
	.dataa(\data_fx[7]~7 ),
	.datab(\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[6]~6 ),
	.datad(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~12 .lut_mask = "bbc0";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y7_N0
cyclone_lcell \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[2]~regout )))) # (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[2]~regout  & 
// ((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~12_combout ))) # (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~14_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~14_combout ),
	.datac(\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~15 .lut_mask = "f4a4";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y7_N1
cyclone_lcell \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~15_combout  & (\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~17_combout )) # (!\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~15_combout  & 
// ((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~10_combout ))))) # (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~17_combout ),
	.datac(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~10_combout ),
	.datad(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~18 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y7_N6
cyclone_lcell \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~19  = ((C2_reg_num[4] & (\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~8_combout )) # (!C2_reg_num[4] & ((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~18_combout ))))
// \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~57_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~8_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~57_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[4] .lut_mask = "cfc0";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y7_N4
cyclone_lcell \GEN_MEM_MUX:1:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:1:MEM_MUX_X|mem_mux_oe~0  = ((C2_reg_en & ((\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[4]~regout ) # (GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[4]~regout ),
	.datab(vcc),
	.datac(\reg_data[5]~combout ),
	.datad(\data_dir~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~57_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:1:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:1:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101001));
// synopsys translate_off
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|reg_en .lut_mask = "f0a0";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:1:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y7_N3
cyclone_lcell \Equal0~56 (
// Equation(s):
// \Equal0~56_combout  = (\reg_addr[1]~combout  & (((\Equal0~55_combout  & !\reg_addr[0]~combout ))))

	.clk(gnd),
	.dataa(\reg_addr[1]~combout ),
	.datab(vcc),
	.datac(\Equal0~55_combout ),
	.datad(\reg_addr[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~56_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \Equal0~56 .lut_mask = "00a0";
// defparam \Equal0~56 .operation_mode = "normal";
// defparam \Equal0~56 .output_mode = "comb_only";
// defparam \Equal0~56 .register_cascade_mode = "off";
// defparam \Equal0~56 .sum_lutc_input = "datac";
// defparam \Equal0~56 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y4_N8
cyclone_lcell \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[3]~combout ) # ((C3_reg_num[2])))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[0]~regout  & (((!C3_reg_num[2] & \addr_fx[2]~combout ))))
// \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~56_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\addr_fx[3]~combout ),
	.datab(\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~56_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[2] .lut_mask = "cbc8";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y4_N7
cyclone_lcell \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[2]~regout  & (((C3_reg_num[0])))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[2]~regout  & ((C3_reg_num[0] & ((\addr_fx[1]~combout ))) # (!C3_reg_num[0] & (\addr_fx[0]~combout ))))
// \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~56_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\addr_fx[0]~combout ),
	.datab(\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~56_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[0] .lut_mask = "f2c2";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y4_N6
cyclone_lcell \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[5]~5 ) # ((C3_reg_num[1])))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[0]~regout  & (((!C3_reg_num[1] & \data_fx[4]~4 ))))
// \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~56_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[5]~5 ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[4]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~56_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[1] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y4_N2
cyclone_lcell \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~4  & (((\addr_fx[5]~combout )) # (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[2]~regout ))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~4  & (\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[2]~regout  & 
// (\addr_fx[4]~combout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~4 ),
	.datab(\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\addr_fx[4]~combout ),
	.datad(\addr_fx[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~5 .lut_mask = "ea62";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y4_N9
cyclone_lcell \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~2  & ((\addr_fx[7]~combout ))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~2  & (\addr_fx[6]~combout )))) # 
// (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\addr_fx[6]~combout ),
	.datab(\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\addr_fx[7]~combout ),
	.datad(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~3 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y4_N8
cyclone_lcell \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[1]~regout  & (((C3_reg_num[3]) # (\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~3_combout )))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~5_combout  & 
// (!C3_reg_num[3])))
// \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~56_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~5_combout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~56_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[3] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y5_N0
cyclone_lcell \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[2]~regout ) # ((\ctl_fx[2]~combout )))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[2]~regout  & ((\ctl_fx[1]~combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\ctl_fx[2]~combout ),
	.datad(\ctl_fx[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~7 .lut_mask = "b9a8";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y5_N3
cyclone_lcell \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[2]~regout ) # ((\ctl_fx[0]~combout )))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[2]~regout  & (\addr_fx[8]~combout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\addr_fx[8]~combout ),
	.datad(\ctl_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~0 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y5_N4
cyclone_lcell \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[4]~combout ))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[3]~combout )))) # 
// (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\ctl_fx[3]~combout ),
	.datab(\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\ctl_fx[4]~combout ),
	.datad(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~1 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y4_N5
cyclone_lcell \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~6  & (\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~7_combout )) # (!\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~6  & ((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~1_combout 
// ))))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~7_combout ),
	.datac(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~6 ),
	.datad(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~8 .lut_mask = "dad0";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y8_N0
cyclone_lcell \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[9]~9 
// )) # (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[8]~8 )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[9]~9 ),
	.datac(\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\data_fx[8]~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~9 .lut_mask = "e5e0";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y8_N4
cyclone_lcell \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[11]~11 ))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~9_combout  & (\data_fx[10]~10 )))) # 
// (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~9_combout ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~9_combout ),
	.datac(\data_fx[10]~10 ),
	.datad(\data_fx[11]~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~10 .lut_mask = "ec64";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y8_N6
cyclone_lcell \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[1]~regout )))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[1]~regout  & 
// (\data_fx[14]~14 )) # (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[1]~regout  & ((\data_fx[12]~12 )))))

	.clk(gnd),
	.dataa(\data_fx[14]~14 ),
	.datab(\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[1]~regout ),
	.datad(\data_fx[12]~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~16 .lut_mask = "e3e0";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y8_N2
cyclone_lcell \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~16_combout  & (\data_fx[15]~15 )) # (!\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[13]~13 ))))) # 
// (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\data_fx[15]~15 ),
	.datab(\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[13]~13 ),
	.datad(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~17 .lut_mask = "bbc0";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y4_N9
cyclone_lcell \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~11  & ((\data_fx[7]~7 ))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~11  & (\data_fx[6]~6 )))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[1]~regout 
//  & (((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~11 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[6]~6 ),
	.datac(\data_fx[7]~7 ),
	.datad(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~12 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y11_N7
cyclone_lcell \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[1]~1 
// ))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[0]~0 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[0]~0 ),
	.datac(\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\data_fx[1]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~13 .lut_mask = "f4a4";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y11_N8
cyclone_lcell \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~13_combout  & (\data_fx[3]~3 )) # (!\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[2]~2 ))))) # 
// (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[3]~3 ),
	.datac(\data_fx[2]~2 ),
	.datad(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~14 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y4_N2
cyclone_lcell \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[3]~regout ) # ((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~12_combout )))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[2]~regout  & 
// (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~14_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~12_combout ),
	.datad(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~15 .lut_mask = "b9a8";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y4_N3
cyclone_lcell \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~15_combout  & ((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~17_combout ))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~15_combout  & 
// (\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~10_combout )))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~10_combout ),
	.datab(\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~17_combout ),
	.datad(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~18 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y4_N4
cyclone_lcell \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~19  = ((C3_reg_num[4] & (\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~8_combout )) # (!C3_reg_num[4] & ((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~18_combout ))))
// \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~56_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~8_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~56_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[4] .lut_mask = "cfc0";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y4_N4
cyclone_lcell \GEN_MEM_MUX:2:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:2:MEM_MUX_X|mem_mux_oe~0  = ((C3_reg_en & ((\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[4]~regout ) # (GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[4]~regout ),
	.datac(\reg_data[5]~combout ),
	.datad(\data_dir~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~56_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:2:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:2:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|reg_en .lut_mask = "f0c0";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:2:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y10_N0
cyclone_lcell \Equal0~59 (
// Equation(s):
// \Equal0~59_combout  = ((\Equal0~55_combout  & (\reg_addr[0]~combout  & \reg_addr[1]~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal0~55_combout ),
	.datac(\reg_addr[0]~combout ),
	.datad(\reg_addr[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~59_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \Equal0~59 .lut_mask = "c000";
// defparam \Equal0~59 .operation_mode = "normal";
// defparam \Equal0~59 .output_mode = "comb_only";
// defparam \Equal0~59 .register_cascade_mode = "off";
// defparam \Equal0~59 .sum_lutc_input = "datac";
// defparam \Equal0~59 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y10_N3
cyclone_lcell \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[3]~combout ) # ((C4_reg_num[2])))) # (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[0]~regout  & (((!C4_reg_num[2] & \addr_fx[2]~combout ))))
// \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~59_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\addr_fx[3]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~59_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[2] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y8_N4
cyclone_lcell \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[2]~regout  & (((C4_reg_num[0])))) # (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[2]~regout  & ((C4_reg_num[0] & (\addr_fx[1]~combout )) # (!C4_reg_num[0] & ((\addr_fx[0]~combout )))))
// \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~59_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\addr_fx[1]~combout ),
	.datab(\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~59_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[0] .lut_mask = "e3e0";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N9
cyclone_lcell \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[5]~5 ) # ((C4_reg_num[1])))) # (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[0]~regout  & (((!C4_reg_num[1] & \data_fx[4]~4 ))))
// \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~59_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[5]~5 ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[4]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~59_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[1] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y8_N0
cyclone_lcell \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~4  & ((\addr_fx[5]~combout ))) # (!\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~4  & (\addr_fx[4]~combout )))) # 
// (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\addr_fx[4]~combout ),
	.datab(\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~4 ),
	.datad(\addr_fx[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~5 .lut_mask = "f838";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y10_N6
cyclone_lcell \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~2  & (\addr_fx[7]~combout )) # (!\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~2  & ((\addr_fx[6]~combout ))))) # 
// (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\addr_fx[7]~combout ),
	.datab(\addr_fx[6]~combout ),
	.datac(\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~3 .lut_mask = "afc0";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y8_N3
cyclone_lcell \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[1]~regout  & (((C4_reg_num[3]) # (\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~3_combout )))) # (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~5_combout  & 
// (!C4_reg_num[3])))
// \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~59_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~5_combout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~59_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[3] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y9_N8
cyclone_lcell \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[9]~9 )) # 
// (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[8]~8 )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[9]~9 ),
	.datad(\data_fx[8]~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~9 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y9_N9
cyclone_lcell \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[11]~11 ))) # (!\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~9_combout  & (\data_fx[10]~10 )))) # 
// (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~9_combout ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~9_combout ),
	.datac(\data_fx[10]~10 ),
	.datad(\data_fx[11]~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~10 .lut_mask = "ec64";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y9_N0
cyclone_lcell \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[0]~regout  & (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[1]~regout )) # (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[1]~regout  & ((\data_fx[14]~14 
// ))) # (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[1]~regout  & (\data_fx[12]~12 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[12]~12 ),
	.datad(\data_fx[14]~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~16 .lut_mask = "dc98";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y9_N1
cyclone_lcell \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[15]~15 ) # ((!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~16_combout  & (((\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[0]~regout 
//  & \data_fx[13]~13 ))))

	.clk(gnd),
	.dataa(\data_fx[15]~15 ),
	.datab(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~16_combout ),
	.datac(\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\data_fx[13]~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~17 .lut_mask = "bc8c";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N3
cyclone_lcell \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~11  & (\data_fx[7]~7 )) # (!\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~11  & ((\data_fx[6]~6 ))))) # (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[1]~regout 
//  & (((\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~11 ))))

	.clk(gnd),
	.dataa(\data_fx[7]~7 ),
	.datab(\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~11 ),
	.datad(\data_fx[6]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~12 .lut_mask = "bcb0";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N8
cyclone_lcell \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[1]~regout ) # ((\data_fx[1]~1 )))) # (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[0]~regout  & (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[1]~regout 
//  & (\data_fx[0]~0 )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[0]~0 ),
	.datad(\data_fx[1]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~13 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y8_N5
cyclone_lcell \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[3]~3 ))) # (!\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~13_combout  & (\data_fx[2]~2 )))) # 
// (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[2]~2 ),
	.datac(\data_fx[3]~3 ),
	.datad(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~14 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y8_N6
cyclone_lcell \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[3]~regout  & (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[2]~regout )) # (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[2]~regout  & 
// (\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~12_combout )) # (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~14_combout )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~12_combout ),
	.datad(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~15 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y8_N7
cyclone_lcell \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~15_combout  & ((\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~17_combout ))) # (!\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~15_combout  & 
// (\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~10_combout )))) # (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~10_combout ),
	.datac(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~17_combout ),
	.datad(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~18 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y9_N8
cyclone_lcell \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[0]~regout  & ((\ctl_fx[2]~combout 
// ))) # (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[0]~regout  & (\ctl_fx[1]~combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\ctl_fx[1]~combout ),
	.datad(\ctl_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~7 .lut_mask = "dc98";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y9_N7
cyclone_lcell \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[0]~regout  & (\ctl_fx[0]~combout 
// )) # (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[8]~combout )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\ctl_fx[0]~combout ),
	.datad(\addr_fx[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~0 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y9_N4
cyclone_lcell \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[4]~combout )) # (!\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[3]~combout ))))) # 
// (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\ctl_fx[4]~combout ),
	.datac(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~0_combout ),
	.datad(\ctl_fx[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~1 .lut_mask = "dad0";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y8_N8
cyclone_lcell \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~6  & (\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~7_combout )) # (!\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~6  & ((\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~1_combout 
// ))))) # (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~7_combout ),
	.datac(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~1_combout ),
	.datad(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~8 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y8_N2
cyclone_lcell \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~19  = (C4_reg_num[4] & (((\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~8_combout )))) # (!C4_reg_num[4] & (\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~18_combout ))
// \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~59_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~18_combout ),
	.datab(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~8_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~59_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000100011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[4] .lut_mask = "caca";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y1_N9
cyclone_lcell \GEN_MEM_MUX:3:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:3:MEM_MUX_X|mem_mux_oe~0  = ((C4_reg_en & ((\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[4]~regout ) # (GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[4]~regout ),
	.datac(\reg_data[5]~combout ),
	.datad(\data_dir~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~59_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:3:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:3:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|reg_en .lut_mask = "f0c0";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:3:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y7_N0
cyclone_lcell \Equal0~50 (
// Equation(s):
// \Equal0~50_combout  = (!\reg_addr[4]~combout  & (!\reg_addr[5]~combout  & (!\reg_addr[3]~combout  & \reg_addr[2]~combout )))

	.clk(gnd),
	.dataa(\reg_addr[4]~combout ),
	.datab(\reg_addr[5]~combout ),
	.datac(\reg_addr[3]~combout ),
	.datad(\reg_addr[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~50_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Equal0~50 .lut_mask = "0100";
// defparam \Equal0~50 .operation_mode = "normal";
// defparam \Equal0~50 .output_mode = "comb_only";
// defparam \Equal0~50 .register_cascade_mode = "off";
// defparam \Equal0~50 .sum_lutc_input = "datac";
// defparam \Equal0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y7_N4
cyclone_lcell \Equal0~53 (
// Equation(s):
// \Equal0~53_combout  = (!\reg_addr[1]~combout  & (\Equal0~50_combout  & ((!\reg_addr[0]~combout ))))

	.clk(gnd),
	.dataa(\reg_addr[1]~combout ),
	.datab(\Equal0~50_combout ),
	.datac(vcc),
	.datad(\reg_addr[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~53_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001011));
// synopsys translate_off
// defparam \Equal0~53 .lut_mask = "0044";
// defparam \Equal0~53 .operation_mode = "normal";
// defparam \Equal0~53 .output_mode = "comb_only";
// defparam \Equal0~53 .register_cascade_mode = "off";
// defparam \Equal0~53 .sum_lutc_input = "datac";
// defparam \Equal0~53 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y13_N3
cyclone_lcell \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[0]~regout  & (((C5_reg_num[2]) # (\addr_fx[3]~combout )))) # (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[0]~regout  & (\addr_fx[2]~combout  & (!C5_reg_num[2])))
// \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~53_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\addr_fx[2]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~53_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[2] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y13_N1
cyclone_lcell \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[2]~regout  & (((C5_reg_num[0])))) # (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[2]~regout  & ((C5_reg_num[0] & (\addr_fx[1]~combout )) # (!C5_reg_num[0] & ((\addr_fx[0]~combout )))))
// \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~53_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\addr_fx[1]~combout ),
	.datab(\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~53_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[0] .lut_mask = "e3e0";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y13_N6
cyclone_lcell \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[5]~5 ) # ((C5_reg_num[1])))) # (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[0]~regout  & (((!C5_reg_num[1] & \data_fx[4]~4 ))))
// \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~53_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[5]~5 ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[4]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~53_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[1] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y10_N7
cyclone_lcell \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[9]~9 
// )) # (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[8]~8 )))))

	.clk(gnd),
	.dataa(\data_fx[9]~9 ),
	.datab(\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\data_fx[8]~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~9 .lut_mask = "e3e0";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y10_N4
cyclone_lcell \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~9_combout  & (((\data_fx[11]~11 )) # (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[1]~regout ))) # (!\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~9_combout  & (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[1]~regout  & 
// ((\data_fx[10]~10 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~9_combout ),
	.datab(\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[11]~11 ),
	.datad(\data_fx[10]~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~10 .lut_mask = "e6a2";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y13_N1
cyclone_lcell \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~4  & (\addr_fx[5]~combout )) # (!\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~4  & ((\addr_fx[4]~combout ))))) # 
// (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[5]~combout ),
	.datac(\addr_fx[4]~combout ),
	.datad(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~5 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y13_N8
cyclone_lcell \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~2  & ((\addr_fx[7]~combout ))) # (!\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~2  & (\addr_fx[6]~combout )))) # 
// (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[6]~combout ),
	.datac(\addr_fx[7]~combout ),
	.datad(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~3 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y13_N9
cyclone_lcell \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[1]~regout  & (((C5_reg_num[3]) # (\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~3_combout )))) # (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~5_combout  & 
// (!C5_reg_num[3])))
// \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~53_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~5_combout ),
	.datab(\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~53_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[3] .lut_mask = "cec2";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y6_N0
cyclone_lcell \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[0]~regout  & (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[1]~regout )) # (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[1]~regout  & (\data_fx[14]~14 )) 
// # (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[1]~regout  & ((\data_fx[12]~12 )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[14]~14 ),
	.datad(\data_fx[12]~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~16 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y6_N5
cyclone_lcell \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~16_combout  & (\data_fx[15]~15 )) # (!\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[13]~13 ))))) # 
// (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[0]~regout  & (\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~16_combout ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~16_combout ),
	.datac(\data_fx[15]~15 ),
	.datad(\data_fx[13]~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~17 .lut_mask = "e6c4";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y13_N3
cyclone_lcell \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[1]~1 
// ))) # (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[0]~0 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[0]~0 ),
	.datac(\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\data_fx[1]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~13 .lut_mask = "f4a4";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y13_N4
cyclone_lcell \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[3]~3 ))) # (!\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~13_combout  & (\data_fx[2]~2 )))) # 
// (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[2]~2 ),
	.datac(\data_fx[3]~3 ),
	.datad(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~14 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y13_N5
cyclone_lcell \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~11  & (\data_fx[7]~7 )) # (!\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~11  & ((\data_fx[6]~6 ))))) # (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[1]~regout 
//  & (((\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~11 ))))

	.clk(gnd),
	.dataa(\data_fx[7]~7 ),
	.datab(\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[6]~6 ),
	.datad(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~12 .lut_mask = "bbc0";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y13_N2
cyclone_lcell \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[3]~regout ) # ((\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~12_combout )))) # (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[2]~regout  & 
// (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[3]~regout  & (\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~14_combout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~14_combout ),
	.datad(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~15 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y13_N3
cyclone_lcell \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~15_combout  & ((\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~17_combout ))) # (!\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~15_combout  & 
// (\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~10_combout )))) # (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~10_combout ),
	.datab(\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~17_combout ),
	.datad(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~18 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y13_N7
cyclone_lcell \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[0]~regout  & (((\ctl_fx[2]~combout ) # (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[2]~regout )))) # (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[0]~regout  & (\ctl_fx[1]~combout  & 
// ((!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[2]~regout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\ctl_fx[1]~combout ),
	.datac(\ctl_fx[2]~combout ),
	.datad(\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~7 .lut_mask = "aae4";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y13_N8
cyclone_lcell \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[2]~regout ) # ((\ctl_fx[0]~combout )))) # (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[2]~regout  & ((\addr_fx[8]~combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\ctl_fx[0]~combout ),
	.datad(\addr_fx[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~0 .lut_mask = "b9a8";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y13_N9
cyclone_lcell \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[4]~combout ))) # (!\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[3]~combout )))) # 
// (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\ctl_fx[3]~combout ),
	.datab(\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\ctl_fx[4]~combout ),
	.datad(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~1 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y13_N6
cyclone_lcell \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~6  & (\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~7_combout )) # (!\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~6  & ((\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~1_combout 
// ))))) # (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~7_combout ),
	.datab(\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~6 ),
	.datad(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~8 .lut_mask = "bcb0";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y13_N7
cyclone_lcell \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~19  = ((C5_reg_num[4] & ((\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~8_combout ))) # (!C5_reg_num[4] & (\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~18_combout )))
// \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~53_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~18_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~53_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[4] .lut_mask = "fc0c";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y1_N6
cyclone_lcell \GEN_MEM_MUX:4:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:4:MEM_MUX_X|mem_mux_oe~0  = ((C5_reg_en & ((\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[4]~regout ) # (GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[4]~regout ),
	.datac(\reg_data[5]~combout ),
	.datad(\data_dir~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~53_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:4:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:4:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|reg_en .lut_mask = "f0c0";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:4:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y7_N5
cyclone_lcell \Equal0~51 (
// Equation(s):
// \Equal0~51_combout  = (\reg_addr[0]~combout  & (\Equal0~50_combout  & (!\reg_addr[1]~combout )))

	.clk(gnd),
	.dataa(\reg_addr[0]~combout ),
	.datab(\Equal0~50_combout ),
	.datac(\reg_addr[1]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~51_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \Equal0~51 .lut_mask = "0808";
// defparam \Equal0~51 .operation_mode = "normal";
// defparam \Equal0~51 .output_mode = "comb_only";
// defparam \Equal0~51 .register_cascade_mode = "off";
// defparam \Equal0~51 .sum_lutc_input = "datac";
// defparam \Equal0~51 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y9_N4
cyclone_lcell \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[3]~combout ) # ((C6_reg_num[2])))) # (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[0]~regout  & (((!C6_reg_num[2] & \addr_fx[2]~combout ))))
// \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~51_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\addr_fx[3]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~51_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[2] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y7_N8
cyclone_lcell \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[2]~regout  & (((C6_reg_num[0])))) # (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[2]~regout  & ((C6_reg_num[0] & ((\addr_fx[1]~combout ))) # (!C6_reg_num[0] & (\addr_fx[0]~combout ))))
// \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~51_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\addr_fx[0]~combout ),
	.datab(\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~51_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[0] .lut_mask = "f2c2";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y7_N1
cyclone_lcell \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[5]~5 ) # ((C6_reg_num[1])))) # (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[0]~regout  & (((!C6_reg_num[1] & \data_fx[4]~4 ))))
// \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~51_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[5]~5 ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[4]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~51_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[1] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y7_N3
cyclone_lcell \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~4  & (\addr_fx[5]~combout )) # (!\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~4  & ((\addr_fx[4]~combout ))))) # 
// (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[5]~combout ),
	.datac(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~4 ),
	.datad(\addr_fx[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~5 .lut_mask = "dad0";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y9_N8
cyclone_lcell \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~2  & (((\addr_fx[7]~combout ) # (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[2]~regout )))) # (!\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~2  & (\addr_fx[6]~combout  & 
// (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[2]~regout )))

	.clk(gnd),
	.dataa(\addr_fx[6]~combout ),
	.datab(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~2 ),
	.datac(\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\addr_fx[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~3 .lut_mask = "ec2c";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y7_N4
cyclone_lcell \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[1]~regout  & (((C6_reg_num[3]) # (\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~3_combout )))) # (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~5_combout  & 
// (!C6_reg_num[3])))
// \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~51_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~5_combout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~51_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[3] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y9_N9
cyclone_lcell \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[2]~regout ) # (\ctl_fx[2]~combout )))) # (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[0]~regout  & (\ctl_fx[1]~combout  & 
// (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[2]~regout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\ctl_fx[1]~combout ),
	.datac(\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\ctl_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~7 .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y9_N5
cyclone_lcell \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[0]~regout  & ((\ctl_fx[0]~combout ) # ((\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[2]~regout )))) # (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[0]~regout  & 
// (((!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[2]~regout  & \addr_fx[8]~combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\ctl_fx[0]~combout ),
	.datac(\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\addr_fx[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~0 .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y9_N2
cyclone_lcell \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[4]~combout ))) # (!\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[3]~combout )))) # 
// (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\ctl_fx[3]~combout ),
	.datab(\ctl_fx[4]~combout ),
	.datac(\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~1 .lut_mask = "cfa0";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y7_N5
cyclone_lcell \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~6  & (\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~7_combout )) # (!\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~6  & ((\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~1_combout 
// ))))) # (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[3]~regout  & (\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~6 ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~6 ),
	.datac(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~7_combout ),
	.datad(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~8 .lut_mask = "e6c4";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y7_N7
cyclone_lcell \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[1]~regout ) # ((\data_fx[9]~9 )))) # (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[0]~regout  & (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[1]~regout  
// & (\data_fx[8]~8 )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[8]~8 ),
	.datad(\data_fx[9]~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~9 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y7_N8
cyclone_lcell \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~9_combout  & (\data_fx[11]~11 )) # (!\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[10]~10 ))))) # 
// (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~9_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[11]~11 ),
	.datac(\data_fx[10]~10 ),
	.datad(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~10 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y7_N2
cyclone_lcell \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~11  & ((\data_fx[7]~7 ))) # (!\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~11  & (\data_fx[6]~6 )))) # (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[1]~regout 
//  & (((\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~11 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[6]~6 ),
	.datac(\data_fx[7]~7 ),
	.datad(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~12 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y11_N0
cyclone_lcell \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[1]~regout ) # ((\data_fx[1]~1 )))) # (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[0]~regout  & (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[1]~regout 
//  & ((\data_fx[0]~0 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[1]~1 ),
	.datad(\data_fx[0]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~13 .lut_mask = "b9a8";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y7_N1
cyclone_lcell \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~13_combout  & (\data_fx[3]~3 )) # (!\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[2]~2 ))))) # 
// (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[3]~3 ),
	.datac(\data_fx[2]~2 ),
	.datad(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~14 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y7_N2
cyclone_lcell \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[2]~regout )))) # (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[2]~regout  & 
// (\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~12_combout )) # (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~14_combout )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~12_combout ),
	.datac(\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~15 .lut_mask = "e5e0";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y5_N5
cyclone_lcell \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[0]~regout  & (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[1]~regout )) # (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[1]~regout  & (\data_fx[14]~14 )) 
// # (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[1]~regout  & ((\data_fx[12]~12 )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[14]~14 ),
	.datad(\data_fx[12]~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~16 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y5_N6
cyclone_lcell \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[15]~15 ))) # (!\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~16_combout  & (\data_fx[13]~13 )))) # 
// (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[13]~13 ),
	.datac(\data_fx[15]~15 ),
	.datad(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~17 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y7_N6
cyclone_lcell \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~15_combout  & ((\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~17_combout ))) # (!\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~15_combout  & 
// (\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~10_combout )))) # (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~10_combout ),
	.datac(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~15_combout ),
	.datad(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~18 .lut_mask = "f858";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y7_N9
cyclone_lcell \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~19  = ((C6_reg_num[4] & (\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~8_combout )) # (!C6_reg_num[4] & ((\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~18_combout ))))
// \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~51_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~8_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~51_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[4] .lut_mask = "cfc0";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y7_N4
cyclone_lcell \GEN_MEM_MUX:5:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:5:MEM_MUX_X|mem_mux_oe~0  = ((C6_reg_en & ((\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[4]~regout ) # (GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[4]~regout ),
	.datac(\reg_data[5]~combout ),
	.datad(\data_dir~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~51_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:5:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:5:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|reg_en .lut_mask = "f0c0";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:5:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y7_N8
cyclone_lcell \Equal0~52 (
// Equation(s):
// \Equal0~52_combout  = (!\reg_addr[0]~combout  & (\Equal0~50_combout  & (\reg_addr[1]~combout )))

	.clk(gnd),
	.dataa(\reg_addr[0]~combout ),
	.datab(\Equal0~50_combout ),
	.datac(\reg_addr[1]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~52_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \Equal0~52 .lut_mask = "4040";
// defparam \Equal0~52 .operation_mode = "normal";
// defparam \Equal0~52 .output_mode = "comb_only";
// defparam \Equal0~52 .register_cascade_mode = "off";
// defparam \Equal0~52 .sum_lutc_input = "datac";
// defparam \Equal0~52 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y12_N9
cyclone_lcell \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[2]~regout  & (((C7_reg_num[0])))) # (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[2]~regout  & ((C7_reg_num[0] & (\addr_fx[1]~combout )) # (!C7_reg_num[0] & ((\addr_fx[0]~combout )))))
// \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~52_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\addr_fx[1]~combout ),
	.datab(\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~52_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[0] .lut_mask = "e3e0";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y12_N2
cyclone_lcell \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~2  = (C7_reg_num[2] & (((\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[0]~regout )))) # (!C7_reg_num[2] & ((\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[0]~regout  & (\addr_fx[3]~combout )) # (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[0]~regout  & 
// ((\addr_fx[2]~combout )))))
// \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~52_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\addr_fx[3]~combout ),
	.datab(\addr_fx[2]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~52_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[2] .lut_mask = "fa0c";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y12_N6
cyclone_lcell \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~4  & (((\addr_fx[5]~combout )) # (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[2]~regout ))) # (!\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~4  & (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[2]~regout  & 
// (\addr_fx[4]~combout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~4 ),
	.datab(\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\addr_fx[4]~combout ),
	.datad(\addr_fx[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~5 .lut_mask = "ea62";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y12_N1
cyclone_lcell \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~11  = (C7_reg_num[1] & (((\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[0]~regout )))) # (!C7_reg_num[1] & ((\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[5]~5 )) # (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[4]~4 
// )))))
// \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~52_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\data_fx[5]~5 ),
	.datab(\data_fx[4]~4 ),
	.datac(\reg_data[1]~combout ),
	.datad(\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~52_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[1] .lut_mask = "fa0c";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y12_N4
cyclone_lcell \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~2  & ((\addr_fx[7]~combout ))) # (!\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~2  & (\addr_fx[6]~combout )))) # 
// (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[6]~combout ),
	.datac(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~2 ),
	.datad(\addr_fx[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~3 .lut_mask = "f858";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y12_N7
cyclone_lcell \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[1]~regout  & (((C7_reg_num[3]) # (\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~3_combout )))) # (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~5_combout  & 
// (!C7_reg_num[3])))
// \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~52_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~5_combout ),
	.datab(\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~52_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[3] .lut_mask = "cec2";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y12_N0
cyclone_lcell \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[0]~regout  & ((\ctl_fx[0]~combout ) # ((\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[2]~regout )))) # (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[0]~regout  & 
// (((!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[2]~regout  & \addr_fx[8]~combout ))))

	.clk(gnd),
	.dataa(\ctl_fx[0]~combout ),
	.datab(\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\addr_fx[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~0 .lut_mask = "cbc8";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y12_N9
cyclone_lcell \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[4]~combout )) # (!\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[3]~combout ))))) # 
// (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\ctl_fx[4]~combout ),
	.datac(\ctl_fx[3]~combout ),
	.datad(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~1 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y12_N5
cyclone_lcell \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[0]~regout  & (\ctl_fx[2]~combout 
// )) # (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[0]~regout  & ((\ctl_fx[1]~combout )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\ctl_fx[2]~combout ),
	.datad(\ctl_fx[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~7 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y12_N8
cyclone_lcell \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~6  & ((\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~7_combout ))) # (!\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~6  & (\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~1_combout 
// )))) # (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~1_combout ),
	.datac(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~7_combout ),
	.datad(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~8 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y12_N2
cyclone_lcell \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[0]~regout ) # ((\data_fx[14]~14 )))) # (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[1]~regout  & 
// (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[12]~12 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[14]~14 ),
	.datad(\data_fx[12]~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~16 .lut_mask = "b9a8";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y12_N3
cyclone_lcell \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[15]~15 ))) # (!\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~16_combout  & (\data_fx[13]~13 )))) # 
// (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\data_fx[13]~13 ),
	.datab(\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[15]~15 ),
	.datad(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~17 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y12_N5
cyclone_lcell \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[9]~9 ))) 
// # (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[8]~8 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[8]~8 ),
	.datad(\data_fx[9]~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~9 .lut_mask = "dc98";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y12_N6
cyclone_lcell \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[11]~11 ))) # (!\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~9_combout  & (\data_fx[10]~10 )))) # 
// (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~9_combout ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~9_combout ),
	.datac(\data_fx[10]~10 ),
	.datad(\data_fx[11]~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~10 .lut_mask = "ec64";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y12_N4
cyclone_lcell \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[1]~regout ) # ((\data_fx[1]~1 )))) # (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[0]~regout  & (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[1]~regout 
//  & (\data_fx[0]~0 )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[0]~0 ),
	.datad(\data_fx[1]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~13 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y12_N5
cyclone_lcell \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~13_combout  & (\data_fx[3]~3 )) # (!\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[2]~2 ))))) # 
// (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\data_fx[3]~3 ),
	.datab(\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~13_combout ),
	.datad(\data_fx[2]~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~14 .lut_mask = "bcb0";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y12_N1
cyclone_lcell \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~11  & ((\data_fx[7]~7 ))) # (!\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~11  & (\data_fx[6]~6 )))) # (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[1]~regout 
//  & (((\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~11 ))))

	.clk(gnd),
	.dataa(\data_fx[6]~6 ),
	.datab(\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[7]~7 ),
	.datad(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~12 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y12_N2
cyclone_lcell \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[3]~regout  & (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[2]~regout )) # (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[2]~regout  & 
// ((\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~12_combout ))) # (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~14_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~14_combout ),
	.datad(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~15 .lut_mask = "dc98";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y12_N3
cyclone_lcell \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~15_combout  & (\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~17_combout )) # (!\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~15_combout  & 
// ((\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~10_combout ))))) # (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~17_combout ),
	.datac(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~10_combout ),
	.datad(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~18 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y12_N5
cyclone_lcell \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~19  = ((C7_reg_num[4] & (\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~8_combout )) # (!C7_reg_num[4] & ((\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~18_combout ))))
// \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~52_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~8_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~52_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[4] .lut_mask = "cfc0";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y2_N4
cyclone_lcell \GEN_MEM_MUX:6:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:6:MEM_MUX_X|mem_mux_oe~0  = ((C7_reg_en & ((\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[4]~regout ) # (GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[4]~regout ),
	.datac(\reg_data[5]~combout ),
	.datad(\data_dir~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~52_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:6:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:6:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|reg_en .lut_mask = "f0c0";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:6:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y7_N9
cyclone_lcell \Equal0~54 (
// Equation(s):
// \Equal0~54_combout  = (\reg_addr[1]~combout  & (\Equal0~50_combout  & ((\reg_addr[0]~combout ))))

	.clk(gnd),
	.dataa(\reg_addr[1]~combout ),
	.datab(\Equal0~50_combout ),
	.datac(vcc),
	.datad(\reg_addr[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~54_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001011));
// synopsys translate_off
// defparam \Equal0~54 .lut_mask = "8800";
// defparam \Equal0~54 .operation_mode = "normal";
// defparam \Equal0~54 .output_mode = "comb_only";
// defparam \Equal0~54 .register_cascade_mode = "off";
// defparam \Equal0~54 .sum_lutc_input = "datac";
// defparam \Equal0~54 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y6_N3
cyclone_lcell \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[3]~combout ) # ((C8_reg_num[2])))) # (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[0]~regout  & (((!C8_reg_num[2] & \addr_fx[2]~combout ))))
// \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~54_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\addr_fx[3]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~54_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[2] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y6_N4
cyclone_lcell \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[2]~regout  & (((C8_reg_num[0])))) # (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[2]~regout  & ((C8_reg_num[0] & (\addr_fx[1]~combout )) # (!C8_reg_num[0] & ((\addr_fx[0]~combout )))))
// \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~54_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\addr_fx[1]~combout ),
	.datab(\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~54_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[0] .lut_mask = "e3e0";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y13_N9
cyclone_lcell \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[0]~regout  & (((C8_reg_num[1]) # (\data_fx[5]~5 )))) # (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[4]~4  & (!C8_reg_num[1])))
// \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~54_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\data_fx[4]~4 ),
	.datab(\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[5]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~54_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[1] .lut_mask = "cec2";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y6_N4
cyclone_lcell \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~2  & (\addr_fx[7]~combout )) # (!\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~2  & ((\addr_fx[6]~combout ))))) # 
// (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\addr_fx[7]~combout ),
	.datab(\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\addr_fx[6]~combout ),
	.datad(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~3 .lut_mask = "bbc0";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N5
cyclone_lcell \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~4  & ((\addr_fx[5]~combout ))) # (!\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~4  & (\addr_fx[4]~combout )))) # 
// (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\addr_fx[4]~combout ),
	.datab(\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\addr_fx[5]~combout ),
	.datad(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~5 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N7
cyclone_lcell \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~3_combout ) # ((C8_reg_num[3])))) # (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[1]~regout  & (((!C8_reg_num[3] & 
// \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~5_combout ))))
// \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~54_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~3_combout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~54_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[3] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y6_N0
cyclone_lcell \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[0]~regout  & 
// (\ctl_fx[2]~combout )) # (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[0]~regout  & ((\ctl_fx[1]~combout )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\ctl_fx[2]~combout ),
	.datac(\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\ctl_fx[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~7 .lut_mask = "e5e0";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y6_N6
cyclone_lcell \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[0]~regout  & (\ctl_fx[0]~combout 
// )) # (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[8]~combout )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\ctl_fx[0]~combout ),
	.datad(\addr_fx[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~0 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y6_N1
cyclone_lcell \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[4]~combout ))) # (!\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[3]~combout )))) # 
// (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\ctl_fx[3]~combout ),
	.datab(\ctl_fx[4]~combout ),
	.datac(\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~1 .lut_mask = "cfa0";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N8
cyclone_lcell \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~6  & (\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~7_combout )) # (!\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~6  & ((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~1_combout 
// ))))) # (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~7_combout ),
	.datac(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~1_combout ),
	.datad(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~8 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N3
cyclone_lcell \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[0]~regout ) # ((\data_fx[14]~14 )))) # (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[1]~regout  & 
// (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[12]~12 )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[12]~12 ),
	.datad(\data_fx[14]~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~16 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N4
cyclone_lcell \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[15]~15 ))) # (!\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~16_combout  & (\data_fx[13]~13 )))) # 
// (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\data_fx[13]~13 ),
	.datab(\data_fx[15]~15 ),
	.datac(\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~17 .lut_mask = "cfa0";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N6
cyclone_lcell \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[9]~9 
// )) # (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[8]~8 )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[9]~9 ),
	.datac(\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\data_fx[8]~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~9 .lut_mask = "e5e0";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N7
cyclone_lcell \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[11]~11 ))) # (!\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~9_combout  & (\data_fx[10]~10 )))) # 
// (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~9_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[10]~10 ),
	.datac(\data_fx[11]~11 ),
	.datad(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~10 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y11_N6
cyclone_lcell \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[1]~1 ))) 
// # (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[0]~0 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[0]~0 ),
	.datad(\data_fx[1]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~13 .lut_mask = "dc98";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y11_N7
cyclone_lcell \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~13_combout  & (\data_fx[3]~3 )) # (!\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[2]~2 ))))) # 
// (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[3]~3 ),
	.datac(\data_fx[2]~2 ),
	.datad(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~14 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y13_N2
cyclone_lcell \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~11  & (((\data_fx[7]~7 ) # (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[1]~regout )))) # (!\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~11  & (\data_fx[6]~6  & (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[1]~regout 
// )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~11 ),
	.datab(\data_fx[6]~6 ),
	.datac(\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[1]~regout ),
	.datad(\data_fx[7]~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~12 .lut_mask = "ea4a";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N2
cyclone_lcell \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[3]~regout  & (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[2]~regout )) # (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[2]~regout  & 
// ((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~12_combout ))) # (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~14_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~14_combout ),
	.datad(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~15 .lut_mask = "dc98";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N3
cyclone_lcell \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~15_combout  & (\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~17_combout )) # (!\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~15_combout  & 
// ((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~10_combout ))))) # (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~17_combout ),
	.datac(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~10_combout ),
	.datad(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~18 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N9
cyclone_lcell \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~19  = ((C8_reg_num[4] & (\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~8_combout )) # (!C8_reg_num[4] & ((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~18_combout ))))
// \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~54_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~8_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~54_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[4] .lut_mask = "cfc0";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y1_N8
cyclone_lcell \GEN_MEM_MUX:7:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:7:MEM_MUX_X|mem_mux_oe~0  = ((C8_reg_en & ((\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[4]~regout ) # (GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[4]~regout ),
	.datac(\reg_data[5]~combout ),
	.datad(\data_dir~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~54_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:7:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:7:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|reg_en .lut_mask = "f0c0";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:7:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N2
cyclone_lcell \Equal0~45 (
// Equation(s):
// \Equal0~45_combout  = (\reg_addr[3]~combout  & (!\reg_addr[4]~combout  & (!\reg_addr[5]~combout  & !\reg_addr[2]~combout )))

	.clk(gnd),
	.dataa(\reg_addr[3]~combout ),
	.datab(\reg_addr[4]~combout ),
	.datac(\reg_addr[5]~combout ),
	.datad(\reg_addr[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~45_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Equal0~45 .lut_mask = "0002";
// defparam \Equal0~45 .operation_mode = "normal";
// defparam \Equal0~45 .output_mode = "comb_only";
// defparam \Equal0~45 .register_cascade_mode = "off";
// defparam \Equal0~45 .sum_lutc_input = "datac";
// defparam \Equal0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N6
cyclone_lcell \Equal0~48 (
// Equation(s):
// \Equal0~48_combout  = (\Equal0~45_combout  & (!\reg_addr[1]~combout  & (!\reg_addr[0]~combout )))

	.clk(gnd),
	.dataa(\Equal0~45_combout ),
	.datab(\reg_addr[1]~combout ),
	.datac(\reg_addr[0]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~48_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \Equal0~48 .lut_mask = "0202";
// defparam \Equal0~48 .operation_mode = "normal";
// defparam \Equal0~48 .output_mode = "comb_only";
// defparam \Equal0~48 .register_cascade_mode = "off";
// defparam \Equal0~48 .sum_lutc_input = "datac";
// defparam \Equal0~48 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y12_N8
cyclone_lcell \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[0]~regout  & (((C9_reg_num[2]) # (\addr_fx[3]~combout )))) # (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[0]~regout  & (\addr_fx[2]~combout  & (!C9_reg_num[2])))
// \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~48_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\addr_fx[2]~combout ),
	.datab(\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~48_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[2] .lut_mask = "cec2";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y12_N5
cyclone_lcell \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[2]~regout  & (((C9_reg_num[0])))) # (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[2]~regout  & ((C9_reg_num[0] & (\addr_fx[1]~combout )) # (!C9_reg_num[0] & ((\addr_fx[0]~combout )))))
// \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~48_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[1]~combout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~48_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[0] .lut_mask = "e5e0";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y12_N6
cyclone_lcell \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[0]~regout  & (((C9_reg_num[1]) # (\data_fx[5]~5 )))) # (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[4]~4  & (!C9_reg_num[1])))
// \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~48_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\data_fx[4]~4 ),
	.datab(\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[5]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~48_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[1] .lut_mask = "cec2";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y12_N9
cyclone_lcell \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~2  & (\addr_fx[7]~combout )) # (!\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~2  & ((\addr_fx[6]~combout ))))) # 
// (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\addr_fx[7]~combout ),
	.datab(\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\addr_fx[6]~combout ),
	.datad(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~3 .lut_mask = "bbc0";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y12_N6
cyclone_lcell \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~4  & (\addr_fx[5]~combout )) # (!\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~4  & ((\addr_fx[4]~combout ))))) # 
// (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\addr_fx[5]~combout ),
	.datab(\addr_fx[4]~combout ),
	.datac(\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~5 .lut_mask = "afc0";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y12_N7
cyclone_lcell \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~3_combout ) # ((C9_reg_num[3])))) # (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[1]~regout  & (((!C9_reg_num[3] & 
// \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~5_combout ))))
// \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~48_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~3_combout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~48_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[3] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y12_N0
cyclone_lcell \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[2]~regout ) # (\ctl_fx[2]~combout )))) # (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[0]~regout  & (\ctl_fx[1]~combout  & 
// (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[2]~regout )))

	.clk(gnd),
	.dataa(\ctl_fx[1]~combout ),
	.datab(\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\ctl_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~7 .lut_mask = "cec2";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y10_N6
cyclone_lcell \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[0]~regout  & (\ctl_fx[0]~combout 
// )) # (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[8]~combout )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\ctl_fx[0]~combout ),
	.datad(\addr_fx[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~0 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y10_N7
cyclone_lcell \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[4]~combout ))) # (!\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[3]~combout )))) # 
// (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\ctl_fx[3]~combout ),
	.datac(\ctl_fx[4]~combout ),
	.datad(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~1 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y12_N8
cyclone_lcell \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~6  & (\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~7_combout )) # (!\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~6  & ((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~1_combout 
// ))))) # (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~7_combout ),
	.datac(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~6 ),
	.datad(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~8 .lut_mask = "dad0";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y9_N0
cyclone_lcell \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[9]~9 )) # 
// (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[8]~8 )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[9]~9 ),
	.datad(\data_fx[8]~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~9 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y9_N1
cyclone_lcell \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~9_combout  & (\data_fx[11]~11 )) # (!\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[10]~10 ))))) # 
// (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~9_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[11]~11 ),
	.datac(\data_fx[10]~10 ),
	.datad(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~10 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y12_N7
cyclone_lcell \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~11  & ((\data_fx[7]~7 ))) # (!\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~11  & (\data_fx[6]~6 )))) # (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[1]~regout 
//  & (((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~11 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[6]~6 ),
	.datac(\data_fx[7]~7 ),
	.datad(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~12 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y12_N4
cyclone_lcell \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[1]~1 )) # 
// (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[0]~0 )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[1]~1 ),
	.datad(\data_fx[0]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~13 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y12_N5
cyclone_lcell \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~13_combout  & (\data_fx[3]~3 )) # (!\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[2]~2 ))))) # 
// (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[3]~3 ),
	.datac(\data_fx[2]~2 ),
	.datad(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~14 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y12_N0
cyclone_lcell \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[3]~regout  & (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[2]~regout )) # (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[2]~regout  & 
// (\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~12_combout )) # (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~14_combout )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~12_combout ),
	.datad(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~15 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y5_N2
cyclone_lcell \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[0]~regout  & (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[1]~regout )) # (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[1]~regout  & ((\data_fx[14]~14 
// ))) # (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[1]~regout  & (\data_fx[12]~12 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[12]~12 ),
	.datad(\data_fx[14]~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~16 .lut_mask = "dc98";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y5_N9
cyclone_lcell \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[15]~15 ))) # (!\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~16_combout  & (\data_fx[13]~13 )))) # 
// (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[13]~13 ),
	.datac(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~16_combout ),
	.datad(\data_fx[15]~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~17 .lut_mask = "f858";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y12_N3
cyclone_lcell \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~15_combout  & ((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~17_combout ))) # (!\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~15_combout  & 
// (\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~10_combout )))) # (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~10_combout ),
	.datac(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~15_combout ),
	.datad(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~18 .lut_mask = "f858";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y12_N2
cyclone_lcell \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~19  = ((C9_reg_num[4] & (\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~8_combout )) # (!C9_reg_num[4] & ((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~18_combout ))))
// \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~48_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~8_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~48_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[4] .lut_mask = "cfc0";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N0
cyclone_lcell \GEN_MEM_MUX:8:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:8:MEM_MUX_X|mem_mux_oe~0  = ((C9_reg_en & ((GLOBAL(\data_dir~combout )) # (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[4]~regout ))))

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\data_dir~combout ),
	.datac(\reg_data[5]~combout ),
	.datad(\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~48_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:8:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:8:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|reg_en .lut_mask = "f0c0";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:8:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N4
cyclone_lcell \Equal0~47 (
// Equation(s):
// \Equal0~47_combout  = (\Equal0~45_combout  & (!\reg_addr[1]~combout  & (\reg_addr[0]~combout )))

	.clk(gnd),
	.dataa(\Equal0~45_combout ),
	.datab(\reg_addr[1]~combout ),
	.datac(\reg_addr[0]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \Equal0~47 .lut_mask = "2020";
// defparam \Equal0~47 .operation_mode = "normal";
// defparam \Equal0~47 .output_mode = "comb_only";
// defparam \Equal0~47 .register_cascade_mode = "off";
// defparam \Equal0~47 .sum_lutc_input = "datac";
// defparam \Equal0~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N2
cyclone_lcell \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[0]~regout  & (((C10_reg_num[2]) # (\addr_fx[3]~combout )))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[0]~regout  & (\addr_fx[2]~combout  & (!C10_reg_num[2])))
// \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~47_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\addr_fx[2]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~47_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[2] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N5
cyclone_lcell \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[2]~regout  & (((C10_reg_num[0])))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[2]~regout  & ((C10_reg_num[0] & (\addr_fx[1]~combout )) # (!C10_reg_num[0] & ((\addr_fx[0]~combout )))))
// \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~47_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\addr_fx[1]~combout ),
	.datab(\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~47_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[0] .lut_mask = "e3e0";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N8
cyclone_lcell \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[0]~regout  & (((C10_reg_num[1]) # (\data_fx[5]~5 )))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[4]~4  & (!C10_reg_num[1])))
// \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~47_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\data_fx[4]~4 ),
	.datab(\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[5]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~47_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[1] .lut_mask = "cec2";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N3
cyclone_lcell \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~2  & (\addr_fx[7]~combout )) # (!\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~2  & ((\addr_fx[6]~combout ))))) # 
// (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\addr_fx[7]~combout ),
	.datab(\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~2 ),
	.datad(\addr_fx[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~3 .lut_mask = "bcb0";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N6
cyclone_lcell \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~4  & (\addr_fx[5]~combout )) # (!\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~4  & ((\addr_fx[4]~combout ))))) # 
// (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\addr_fx[5]~combout ),
	.datab(\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\addr_fx[4]~combout ),
	.datad(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~5 .lut_mask = "bbc0";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N7
cyclone_lcell \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~3_combout ) # ((C10_reg_num[3])))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[1]~regout  & (((!C10_reg_num[3] & 
// \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~5_combout ))))
// \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~47_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~3_combout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~47_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[3] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y8_N4
cyclone_lcell \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[1]~regout )))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[1]~regout  & 
// ((\data_fx[14]~14 ))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[1]~regout  & (\data_fx[12]~12 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[12]~12 ),
	.datac(\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[1]~regout ),
	.datad(\data_fx[14]~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~16 .lut_mask = "f4a4";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y8_N5
cyclone_lcell \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[15]~15 ))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~16_combout  & (\data_fx[13]~13 )))) # 
// (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[13]~13 ),
	.datac(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~16_combout ),
	.datad(\data_fx[15]~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~17 .lut_mask = "f858";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y8_N8
cyclone_lcell \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[9]~9 
// )) # (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[8]~8 )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[9]~9 ),
	.datac(\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\data_fx[8]~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~9 .lut_mask = "e5e0";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y8_N2
cyclone_lcell \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[11]~11 ))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~9_combout  & (\data_fx[10]~10 )))) # 
// (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~9_combout ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~9_combout ),
	.datac(\data_fx[10]~10 ),
	.datad(\data_fx[11]~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~10 .lut_mask = "ec64";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N9
cyclone_lcell \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~11  & ((\data_fx[7]~7 ))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~11  & (\data_fx[6]~6 )))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[1]~regout 
//  & (((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~11 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[6]~6 ),
	.datac(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~11 ),
	.datad(\data_fx[7]~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~12 .lut_mask = "f858";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y12_N0
cyclone_lcell \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[1]~regout ) # ((\data_fx[1]~1 )))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[0]~regout  & (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[1]~regout 
//  & ((\data_fx[0]~0 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[1]~1 ),
	.datad(\data_fx[0]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~13 .lut_mask = "b9a8";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y12_N7
cyclone_lcell \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[3]~3 ))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~13_combout  & (\data_fx[2]~2 )))) # 
// (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\data_fx[2]~2 ),
	.datab(\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[3]~3 ),
	.datad(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~14 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N1
cyclone_lcell \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[3]~regout  & (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[2]~regout )) # (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[2]~regout  & 
// (\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~12_combout )) # (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~14_combout )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~12_combout ),
	.datad(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~15 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N2
cyclone_lcell \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~15_combout  & (\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~17_combout )) # (!\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~15_combout  & 
// ((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~10_combout ))))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~17_combout ),
	.datac(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~10_combout ),
	.datad(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~18 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N4
cyclone_lcell \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[0]~regout  & 
// ((\ctl_fx[2]~combout ))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[0]~regout  & (\ctl_fx[1]~combout ))))

	.clk(gnd),
	.dataa(\ctl_fx[1]~combout ),
	.datab(\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\ctl_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~7 .lut_mask = "f2c2";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y9_N0
cyclone_lcell \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[2]~regout ) # ((\ctl_fx[0]~combout )))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[2]~regout  & ((\addr_fx[8]~combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\ctl_fx[0]~combout ),
	.datad(\addr_fx[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~0 .lut_mask = "b9a8";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y9_N1
cyclone_lcell \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[4]~combout ))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[3]~combout )))) # 
// (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\ctl_fx[3]~combout ),
	.datab(\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\ctl_fx[4]~combout ),
	.datad(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~1 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N8
cyclone_lcell \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~6  & (\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~7_combout )) # (!\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~6  & ((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~1_combout 
// ))))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~7_combout ),
	.datac(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~1_combout ),
	.datad(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~8 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N9
cyclone_lcell \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~19  = ((C10_reg_num[4] & ((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~8_combout ))) # (!C10_reg_num[4] & (\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~18_combout )))
// \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~47_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~18_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~47_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[4] .lut_mask = "fc0c";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N5
cyclone_lcell \GEN_MEM_MUX:9:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:9:MEM_MUX_X|mem_mux_oe~0  = ((C10_reg_en & ((GLOBAL(\data_dir~combout )) # (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[4]~regout ))))

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\data_dir~combout ),
	.datac(\reg_data[5]~combout ),
	.datad(\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~47_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:9:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:9:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|reg_en .lut_mask = "f0c0";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:9:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N7
cyclone_lcell \Equal0~46 (
// Equation(s):
// \Equal0~46_combout  = (\Equal0~45_combout  & (\reg_addr[1]~combout  & (!\reg_addr[0]~combout )))

	.clk(gnd),
	.dataa(\Equal0~45_combout ),
	.datab(\reg_addr[1]~combout ),
	.datac(\reg_addr[0]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~46_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \Equal0~46 .lut_mask = "0808";
// defparam \Equal0~46 .operation_mode = "normal";
// defparam \Equal0~46 .output_mode = "comb_only";
// defparam \Equal0~46 .register_cascade_mode = "off";
// defparam \Equal0~46 .sum_lutc_input = "datac";
// defparam \Equal0~46 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y4_N0
cyclone_lcell \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[0]~regout  & (((C11_reg_num[2]) # (\addr_fx[3]~combout )))) # (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[0]~regout  & (\addr_fx[2]~combout  & (!C11_reg_num[2])))
// \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~46_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\addr_fx[2]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~46_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[2] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y4_N8
cyclone_lcell \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[2]~regout  & (((C11_reg_num[0])))) # (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[2]~regout  & ((C11_reg_num[0] & ((\addr_fx[1]~combout ))) # (!C11_reg_num[0] & (\addr_fx[0]~combout ))))
// \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~46_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\addr_fx[0]~combout ),
	.datab(\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~46_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[0] .lut_mask = "f2c2";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y4_N3
cyclone_lcell \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[5]~5 ) # ((C11_reg_num[1])))) # (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[0]~regout  & (((!C11_reg_num[1] & \data_fx[4]~4 ))))
// \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~46_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[5]~5 ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[4]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~46_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[1] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y4_N9
cyclone_lcell \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~4  & (\addr_fx[5]~combout )) # (!\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~4  & ((\addr_fx[4]~combout ))))) # 
// (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[5]~combout ),
	.datac(\addr_fx[4]~combout ),
	.datad(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~5 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y4_N1
cyclone_lcell \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~2  & (\addr_fx[7]~combout )) # (!\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~2  & ((\addr_fx[6]~combout ))))) # 
// (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\addr_fx[7]~combout ),
	.datab(\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\addr_fx[6]~combout ),
	.datad(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~3 .lut_mask = "bbc0";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y4_N9
cyclone_lcell \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[1]~regout  & (((C11_reg_num[3]) # (\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~3_combout )))) # (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~5_combout  & 
// (!C11_reg_num[3])))
// \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~46_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~5_combout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~46_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[3] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y9_N8
cyclone_lcell \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[0]~regout  & 
// (\ctl_fx[2]~combout )) # (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[0]~regout  & ((\ctl_fx[1]~combout )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\ctl_fx[2]~combout ),
	.datad(\ctl_fx[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~7 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y9_N3
cyclone_lcell \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[0]~regout  & 
// ((\ctl_fx[0]~combout ))) # (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[0]~regout  & (\addr_fx[8]~combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\addr_fx[8]~combout ),
	.datad(\ctl_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~0 .lut_mask = "dc98";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y9_N2
cyclone_lcell \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[4]~combout )) # (!\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[3]~combout ))))) # 
// (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\ctl_fx[4]~combout ),
	.datac(\ctl_fx[3]~combout ),
	.datad(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~1 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y4_N0
cyclone_lcell \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~6  & ((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~7_combout ) # ((!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[3]~regout )))) # (!\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~6  & 
// (((\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[3]~regout  & \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~1_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~6 ),
	.datab(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~7_combout ),
	.datac(\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[3]~regout ),
	.datad(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~8 .lut_mask = "da8a";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N0
cyclone_lcell \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[0]~regout  & 
// ((\data_fx[9]~9 ))) # (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[8]~8 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[8]~8 ),
	.datac(\data_fx[9]~9 ),
	.datad(\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~9 .lut_mask = "fa44";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N4
cyclone_lcell \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[11]~11 ))) # (!\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~9_combout  & (\data_fx[10]~10 )))) # 
// (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~9_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[10]~10 ),
	.datac(\data_fx[11]~11 ),
	.datad(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~10 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N7
cyclone_lcell \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[0]~regout ) # ((\data_fx[14]~14 )))) # (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[1]~regout  & 
// (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[12]~12 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[14]~14 ),
	.datad(\data_fx[12]~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~16 .lut_mask = "b9a8";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N2
cyclone_lcell \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~16_combout  & (\data_fx[15]~15 )) # (!\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[13]~13 ))))) # 
// (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\data_fx[15]~15 ),
	.datab(\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~16_combout ),
	.datad(\data_fx[13]~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~17 .lut_mask = "bcb0";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y4_N4
cyclone_lcell \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~11  & (\data_fx[7]~7 )) # (!\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~11  & ((\data_fx[6]~6 ))))) # 
// (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~11 ))))

	.clk(gnd),
	.dataa(\data_fx[7]~7 ),
	.datab(\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[6]~6 ),
	.datad(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~12 .lut_mask = "bbc0";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y11_N5
cyclone_lcell \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[1]~regout ) # ((\data_fx[1]~1 )))) # (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[1]~regout  & (\data_fx[0]~0 )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[0]~0 ),
	.datad(\data_fx[1]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~13 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y11_N3
cyclone_lcell \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~13_combout  & (\data_fx[3]~3 )) # (!\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[2]~2 ))))) # 
// (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\data_fx[3]~3 ),
	.datab(\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[2]~2 ),
	.datad(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~14 .lut_mask = "bbc0";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y4_N5
cyclone_lcell \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[3]~regout ) # ((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~12_combout )))) # (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[2]~regout  & 
// (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~14_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~12_combout ),
	.datad(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~15 .lut_mask = "b9a8";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y4_N1
cyclone_lcell \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~15_combout  & ((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~17_combout ))) # (!\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~15_combout  & 
// (\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~10_combout )))) # (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~10_combout ),
	.datab(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~17_combout ),
	.datac(\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[3]~regout ),
	.datad(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~18 .lut_mask = "cfa0";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y4_N2
cyclone_lcell \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~19  = ((C11_reg_num[4] & (\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~8_combout )) # (!C11_reg_num[4] & ((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~18_combout ))))
// \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~46_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~8_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~46_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[4] .lut_mask = "cfc0";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N1
cyclone_lcell \GEN_MEM_MUX:10:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:10:MEM_MUX_X|mem_mux_oe~0  = ((C11_reg_en & ((\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[4]~regout ) # (GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[4]~regout ),
	.datac(\reg_data[5]~combout ),
	.datad(\data_dir~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~46_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:10:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:10:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|reg_en .lut_mask = "f0c0";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:10:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N1
cyclone_lcell \Equal0~49 (
// Equation(s):
// \Equal0~49_combout  = (\Equal0~45_combout  & (\reg_addr[1]~combout  & (\reg_addr[0]~combout )))

	.clk(gnd),
	.dataa(\Equal0~45_combout ),
	.datab(\reg_addr[1]~combout ),
	.datac(\reg_addr[0]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~49_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \Equal0~49 .lut_mask = "8080";
// defparam \Equal0~49 .operation_mode = "normal";
// defparam \Equal0~49 .output_mode = "comb_only";
// defparam \Equal0~49 .register_cascade_mode = "off";
// defparam \Equal0~49 .sum_lutc_input = "datac";
// defparam \Equal0~49 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y12_N6
cyclone_lcell \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[2]~regout  & (((C12_reg_num[0])))) # (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[2]~regout  & ((C12_reg_num[0] & (\addr_fx[1]~combout )) # (!C12_reg_num[0] & ((\addr_fx[0]~combout )))))
// \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~49_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\addr_fx[1]~combout ),
	.datab(\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~49_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[0] .lut_mask = "e3e0";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y12_N6
cyclone_lcell \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[0]~regout  & (((C12_reg_num[2]) # (\addr_fx[3]~combout )))) # (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[0]~regout  & (\addr_fx[2]~combout  & (!C12_reg_num[2])))
// \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~49_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\addr_fx[2]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~49_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[2] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y12_N9
cyclone_lcell \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[0]~regout  & 
// (\ctl_fx[2]~combout )) # (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[0]~regout  & ((\ctl_fx[1]~combout )))))

	.clk(gnd),
	.dataa(\ctl_fx[2]~combout ),
	.datab(\ctl_fx[1]~combout ),
	.datac(\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~7 .lut_mask = "fa0c";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y12_N5
cyclone_lcell \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[5]~5 ) # ((C12_reg_num[1])))) # (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[0]~regout  & (((!C12_reg_num[1] & \data_fx[4]~4 ))))
// \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~49_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[5]~5 ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[4]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~49_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[1] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y12_N0
cyclone_lcell \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~2  & (\addr_fx[7]~combout )) # (!\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~2  & ((\addr_fx[6]~combout ))))) # 
// (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[7]~combout ),
	.datac(\addr_fx[6]~combout ),
	.datad(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~3 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y12_N7
cyclone_lcell \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~4  & ((\addr_fx[5]~combout ))) # (!\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~4  & (\addr_fx[4]~combout )))) # 
// (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\addr_fx[4]~combout ),
	.datab(\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\addr_fx[5]~combout ),
	.datad(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~5 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y12_N8
cyclone_lcell \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~3_combout ) # ((C12_reg_num[3])))) # (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[1]~regout  & (((!C12_reg_num[3] & 
// \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~5_combout ))))
// \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~49_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~3_combout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~49_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[3] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y12_N1
cyclone_lcell \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[0]~regout  & 
// (\ctl_fx[0]~combout )) # (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[8]~combout )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\ctl_fx[0]~combout ),
	.datac(\addr_fx[8]~combout ),
	.datad(\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~0 .lut_mask = "ee50";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y12_N2
cyclone_lcell \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[4]~combout ))) # (!\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[3]~combout )))) # 
// (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\ctl_fx[3]~combout ),
	.datac(\ctl_fx[4]~combout ),
	.datad(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~1 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y12_N5
cyclone_lcell \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~6  & (\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~7_combout )) # (!\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~6  & 
// ((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~1_combout ))))) # (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~7_combout ),
	.datab(\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~1_combout ),
	.datad(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~8 .lut_mask = "bbc0";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N8
cyclone_lcell \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[0]~regout  & (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[1]~regout )) # (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[1]~regout  & 
// ((\data_fx[14]~14 ))) # (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[1]~regout  & (\data_fx[12]~12 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[12]~12 ),
	.datad(\data_fx[14]~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~16 .lut_mask = "dc98";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N5
cyclone_lcell \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~16_combout  & (\data_fx[15]~15 )) # (!\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[13]~13 ))))) # 
// (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[0]~regout  & (\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~16_combout ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~16_combout ),
	.datac(\data_fx[15]~15 ),
	.datad(\data_fx[13]~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~17 .lut_mask = "e6c4";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N3
cyclone_lcell \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[1]~regout ) # ((\data_fx[9]~9 )))) # (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[1]~regout  & ((\data_fx[8]~8 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[9]~9 ),
	.datad(\data_fx[8]~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~9 .lut_mask = "b9a8";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N4
cyclone_lcell \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~9_combout  & (\data_fx[11]~11 )) # (!\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[10]~10 ))))) # 
// (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~9_combout ))))

	.clk(gnd),
	.dataa(\data_fx[11]~11 ),
	.datab(\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[10]~10 ),
	.datad(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~10 .lut_mask = "bbc0";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y12_N8
cyclone_lcell \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~11  & (\data_fx[7]~7 )) # (!\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~11  & ((\data_fx[6]~6 ))))) # 
// (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~11 ))))

	.clk(gnd),
	.dataa(\data_fx[7]~7 ),
	.datab(\data_fx[6]~6 ),
	.datac(\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[1]~regout ),
	.datad(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~12 .lut_mask = "afc0";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y13_N6
cyclone_lcell \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[1]~1 ) # ((\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[1]~regout )))) # (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[0]~regout  & 
// (((!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[1]~regout  & \data_fx[0]~0 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[1]~1 ),
	.datac(\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[1]~regout ),
	.datad(\data_fx[0]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~13 .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y13_N7
cyclone_lcell \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[3]~3 ))) # (!\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~13_combout  & (\data_fx[2]~2 )))) # 
// (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[2]~2 ),
	.datac(\data_fx[3]~3 ),
	.datad(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~14 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y12_N0
cyclone_lcell \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[2]~regout )))) # (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[2]~regout  & 
// (\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~12_combout )) # (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~14_combout )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~12_combout ),
	.datab(\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~15 .lut_mask = "e3e0";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y12_N1
cyclone_lcell \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~15_combout  & (\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~17_combout )) # (!\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~15_combout  & 
// ((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~10_combout ))))) # (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~17_combout ),
	.datab(\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~10_combout ),
	.datad(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~18 .lut_mask = "bbc0";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y12_N2
cyclone_lcell \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~19  = ((C12_reg_num[4] & (\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~8_combout )) # (!C12_reg_num[4] & ((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~18_combout ))))
// \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~49_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~8_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~49_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[4] .lut_mask = "cfc0";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N0
cyclone_lcell \GEN_MEM_MUX:11:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:11:MEM_MUX_X|mem_mux_oe~0  = ((C12_reg_en & ((GLOBAL(\data_dir~combout )) # (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[4]~regout ))))

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\data_dir~combout ),
	.datac(\reg_data[5]~combout ),
	.datad(\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~49_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:11:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:11:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|reg_en .lut_mask = "f0c0";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:11:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N9
cyclone_lcell \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (\reg_addr[3]~combout  & (!\reg_addr[4]~combout  & (!\reg_addr[5]~combout  & \reg_addr[2]~combout )))

	.clk(gnd),
	.dataa(\reg_addr[3]~combout ),
	.datab(\reg_addr[4]~combout ),
	.datac(\reg_addr[5]~combout ),
	.datad(\reg_addr[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Equal0~0 .lut_mask = "0200";
// defparam \Equal0~0 .operation_mode = "normal";
// defparam \Equal0~0 .output_mode = "comb_only";
// defparam \Equal0~0 .register_cascade_mode = "off";
// defparam \Equal0~0 .sum_lutc_input = "datac";
// defparam \Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N5
cyclone_lcell \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!\reg_addr[1]~combout  & (((\Equal0~0_combout  & !\reg_addr[0]~combout ))))

	.clk(gnd),
	.dataa(\reg_addr[1]~combout ),
	.datab(vcc),
	.datac(\Equal0~0_combout ),
	.datad(\reg_addr[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \Equal0~1 .lut_mask = "0050";
// defparam \Equal0~1 .operation_mode = "normal";
// defparam \Equal0~1 .output_mode = "comb_only";
// defparam \Equal0~1 .register_cascade_mode = "off";
// defparam \Equal0~1 .sum_lutc_input = "datac";
// defparam \Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y13_N6
cyclone_lcell \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[3]~combout ) # ((C13_reg_num[2])))) # (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[0]~regout  & (((!C13_reg_num[2] & \addr_fx[2]~combout ))))
// \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~1_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\addr_fx[3]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[2] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y13_N8
cyclone_lcell \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[2]~regout  & (((C13_reg_num[0])))) # (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[2]~regout  & ((C13_reg_num[0] & ((\addr_fx[1]~combout ))) # (!C13_reg_num[0] & (\addr_fx[0]~combout ))))
// \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~1_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\addr_fx[0]~combout ),
	.datab(\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[0] .lut_mask = "f2c2";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y10_N6
cyclone_lcell \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[5]~5 ) # ((C13_reg_num[1])))) # (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[0]~regout  & (((!C13_reg_num[1] & \data_fx[4]~4 ))))
// \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~1_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[5]~5 ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[4]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[1] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y13_N4
cyclone_lcell \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~2  & (\addr_fx[7]~combout )) # (!\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~2  & ((\addr_fx[6]~combout ))))) # 
// (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\addr_fx[7]~combout ),
	.datab(\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\addr_fx[6]~combout ),
	.datad(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~3 .lut_mask = "bbc0";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y13_N0
cyclone_lcell \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~4  & ((\addr_fx[5]~combout ))) # (!\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~4  & (\addr_fx[4]~combout )))) # 
// (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\addr_fx[4]~combout ),
	.datab(\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~4 ),
	.datad(\addr_fx[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~5 .lut_mask = "f838";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y13_N1
cyclone_lcell \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~3_combout ) # ((C13_reg_num[3])))) # (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[1]~regout  & (((!C13_reg_num[3] & 
// \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~5_combout ))))
// \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~1_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~3_combout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[3] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y10_N7
cyclone_lcell \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~11  & ((\data_fx[7]~7 ))) # (!\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~11  & (\data_fx[6]~6 )))) # 
// (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~11 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[6]~6 ),
	.datac(\data_fx[7]~7 ),
	.datad(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~12 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y10_N5
cyclone_lcell \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[0]~regout  & 
// ((\data_fx[1]~1 ))) # (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[0]~0 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[0]~0 ),
	.datac(\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\data_fx[1]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~13 .lut_mask = "f4a4";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y10_N2
cyclone_lcell \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[3]~3 ))) # (!\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~13_combout  & (\data_fx[2]~2 )))) # 
// (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[2]~2 ),
	.datac(\data_fx[3]~3 ),
	.datad(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~14 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y10_N3
cyclone_lcell \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[3]~regout  & (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[2]~regout )) # (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[2]~regout  & 
// (\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~12_combout )) # (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~14_combout )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~12_combout ),
	.datad(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~15 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y10_N3
cyclone_lcell \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[9]~9 
// )) # (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[8]~8 )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[9]~9 ),
	.datad(\data_fx[8]~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~9 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y10_N0
cyclone_lcell \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~9_combout  & (\data_fx[11]~11 )) # (!\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[10]~10 ))))) # 
// (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~9_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[11]~11 ),
	.datac(\data_fx[10]~10 ),
	.datad(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~10 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y10_N1
cyclone_lcell \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[0]~regout ) # ((\data_fx[14]~14 )))) # (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[1]~regout  & 
// (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[12]~12 )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[12]~12 ),
	.datad(\data_fx[14]~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~16 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y10_N6
cyclone_lcell \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~16_combout  & (\data_fx[15]~15 )) # (!\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[13]~13 ))))) # 
// (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\data_fx[15]~15 ),
	.datab(\data_fx[13]~13 ),
	.datac(\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~17 .lut_mask = "afc0";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y10_N0
cyclone_lcell \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~15_combout  & ((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~17_combout ))) # (!\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~15_combout  & 
// (\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~10_combout )))) # (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[3]~regout  & (\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~15_combout ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~15_combout ),
	.datac(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~10_combout ),
	.datad(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~18 .lut_mask = "ec64";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y10_N5
cyclone_lcell \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[0]~regout  & 
// ((\ctl_fx[0]~combout ))) # (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[0]~regout  & (\addr_fx[8]~combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\addr_fx[8]~combout ),
	.datad(\ctl_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~0 .lut_mask = "dc98";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y10_N3
cyclone_lcell \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[4]~combout )) # (!\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[3]~combout ))))) # 
// (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\ctl_fx[4]~combout ),
	.datac(\ctl_fx[3]~combout ),
	.datad(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~1 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y10_N2
cyclone_lcell \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[0]~regout  & 
// ((\ctl_fx[2]~combout ))) # (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[0]~regout  & (\ctl_fx[1]~combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\ctl_fx[1]~combout ),
	.datad(\ctl_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~7 .lut_mask = "dc98";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y10_N8
cyclone_lcell \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~6  & ((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~7_combout ))) # (!\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~6  & 
// (\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~1_combout )))) # (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[3]~regout  & (\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~6 ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~6 ),
	.datac(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~1_combout ),
	.datad(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~8 .lut_mask = "ec64";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y10_N9
cyclone_lcell \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~19  = ((C13_reg_num[4] & ((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~8_combout ))) # (!C13_reg_num[4] & (\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~18_combout )))
// \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~1_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~18_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[4] .lut_mask = "fc0c";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N8
cyclone_lcell \GEN_MEM_MUX:12:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:12:MEM_MUX_X|mem_mux_oe~0  = ((C13_reg_en & ((GLOBAL(\data_dir~combout )) # (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[4]~regout ))))

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\data_dir~combout ),
	.datac(\reg_data[5]~combout ),
	.datad(\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:12:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:12:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|reg_en .lut_mask = "f0c0";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:12:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N3
cyclone_lcell \Equal0~60 (
// Equation(s):
// \Equal0~60_combout  = (!\reg_addr[1]~combout  & (((\Equal0~0_combout  & \reg_addr[0]~combout ))))

	.clk(gnd),
	.dataa(\reg_addr[1]~combout ),
	.datab(vcc),
	.datac(\Equal0~0_combout ),
	.datad(\reg_addr[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~60_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \Equal0~60 .lut_mask = "5000";
// defparam \Equal0~60 .operation_mode = "normal";
// defparam \Equal0~60 .output_mode = "comb_only";
// defparam \Equal0~60 .register_cascade_mode = "off";
// defparam \Equal0~60 .sum_lutc_input = "datac";
// defparam \Equal0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y11_N3
cyclone_lcell \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[2]~regout  & (((C14_reg_num[0])))) # (!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[2]~regout  & ((C14_reg_num[0] & ((\addr_fx[1]~combout ))) # (!C14_reg_num[0] & (\addr_fx[0]~combout ))))
// \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~60_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[0]~combout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~60_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[0] .lut_mask = "f4a4";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y11_N4
cyclone_lcell \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[0]~regout  & (((C14_reg_num[2]) # (\addr_fx[3]~combout )))) # (!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[0]~regout  & (\addr_fx[2]~combout  & (!C14_reg_num[2])))
// \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~60_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\addr_fx[2]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~60_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[2] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y11_N5
cyclone_lcell \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[0]~regout  & ((\ctl_fx[0]~combout ) # ((\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[2]~regout )))) # (!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[0]~regout  & 
// (((!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[2]~regout  & \addr_fx[8]~combout ))))

	.clk(gnd),
	.dataa(\ctl_fx[0]~combout ),
	.datab(\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\addr_fx[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~0 .lut_mask = "cbc8";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y11_N7
cyclone_lcell \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[4]~combout )) # (!\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[3]~combout ))))) # 
// (!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\ctl_fx[4]~combout ),
	.datac(\ctl_fx[3]~combout ),
	.datad(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~1 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y11_N0
cyclone_lcell \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[0]~regout  & ((\ctl_fx[2]~combout ) # ((\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[2]~regout )))) # (!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[0]~regout  & 
// (((!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[2]~regout  & \ctl_fx[1]~combout ))))

	.clk(gnd),
	.dataa(\ctl_fx[2]~combout ),
	.datab(\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\ctl_fx[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~7 .lut_mask = "cbc8";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y11_N2
cyclone_lcell \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[0]~regout  & (((C14_reg_num[1]) # (\data_fx[5]~5 )))) # (!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[4]~4  & (!C14_reg_num[1])))
// \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~60_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[4]~4 ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[5]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~60_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[1] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y11_N9
cyclone_lcell \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~4  & ((\addr_fx[5]~combout ))) # (!\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~4  & (\addr_fx[4]~combout )))) # 
// (!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[4]~combout ),
	.datac(\addr_fx[5]~combout ),
	.datad(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~5 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y11_N5
cyclone_lcell \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~2  & ((\addr_fx[7]~combout ) # ((!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[2]~regout )))) # (!\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~2  & (((\addr_fx[6]~combout  & 
// \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[2]~regout ))))

	.clk(gnd),
	.dataa(\addr_fx[7]~combout ),
	.datab(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~2 ),
	.datac(\addr_fx[6]~combout ),
	.datad(\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~3 .lut_mask = "b8cc";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y11_N9
cyclone_lcell \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[1]~regout  & (((C14_reg_num[3]) # (\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~3_combout )))) # (!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~5_combout  & 
// (!C14_reg_num[3])))
// \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~60_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~5_combout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~60_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[3] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y11_N8
cyclone_lcell \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~6  & ((\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~7_combout ))) # (!\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~6  & 
// (\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~1_combout )))) # (!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~1_combout ),
	.datab(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~7_combout ),
	.datac(\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[3]~regout ),
	.datad(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~8 .lut_mask = "cfa0";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y9_N5
cyclone_lcell \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[0]~regout ) # ((\data_fx[14]~14 )))) # (!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[1]~regout  & 
// (!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[12]~12 )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[12]~12 ),
	.datad(\data_fx[14]~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~16 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y9_N3
cyclone_lcell \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[15]~15 ) # ((!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~16_combout  & 
// (((\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[0]~regout  & \data_fx[13]~13 ))))

	.clk(gnd),
	.dataa(\data_fx[15]~15 ),
	.datab(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~16_combout ),
	.datac(\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\data_fx[13]~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~17 .lut_mask = "bc8c";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y11_N8
cyclone_lcell \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~11  & (((\data_fx[7]~7 )) # (!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[1]~regout ))) # (!\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~11  & (\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[1]~regout  & 
// ((\data_fx[6]~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~11 ),
	.datab(\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[7]~7 ),
	.datad(\data_fx[6]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~12 .lut_mask = "e6a2";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y11_N3
cyclone_lcell \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[1]~regout ) # (\data_fx[1]~1 )))) # (!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[0]~0  & 
// (!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[1]~regout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[0]~0 ),
	.datac(\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[1]~regout ),
	.datad(\data_fx[1]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~13 .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y11_N6
cyclone_lcell \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[3]~3 ))) # (!\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~13_combout  & (\data_fx[2]~2 )))) # 
// (!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[2]~2 ),
	.datac(\data_fx[3]~3 ),
	.datad(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~14 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y11_N7
cyclone_lcell \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~12_combout ) # ((\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[3]~regout )))) # (!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[2]~regout  & 
// (((!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[3]~regout  & \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~14_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~12_combout ),
	.datac(\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[3]~regout ),
	.datad(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~15 .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y9_N6
cyclone_lcell \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[9]~9 
// )) # (!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[8]~8 )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[9]~9 ),
	.datad(\data_fx[8]~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~9 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y9_N7
cyclone_lcell \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[11]~11 ))) # (!\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~9_combout  & (\data_fx[10]~10 )))) # 
// (!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~9_combout ))))

	.clk(gnd),
	.dataa(\data_fx[10]~10 ),
	.datab(\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[11]~11 ),
	.datad(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~10 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y11_N1
cyclone_lcell \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~15_combout  & ((\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~17_combout ) # ((!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[3]~regout )))) # (!\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~15_combout  & 
// (((\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[3]~regout  & \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~10_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~17_combout ),
	.datab(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~15_combout ),
	.datac(\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[3]~regout ),
	.datad(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~18 .lut_mask = "bc8c";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y11_N6
cyclone_lcell \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~19  = ((C14_reg_num[4] & (\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~8_combout )) # (!C14_reg_num[4] & ((\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~18_combout ))))
// \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~60_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~8_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~60_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[4] .lut_mask = "cfc0";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y1_N2
cyclone_lcell \GEN_MEM_MUX:13:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:13:MEM_MUX_X|mem_mux_oe~0  = ((C14_reg_en & ((\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[4]~regout ) # (GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[4]~regout ),
	.datab(vcc),
	.datac(\reg_data[5]~combout ),
	.datad(\data_dir~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~60_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:13:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:13:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101001));
// synopsys translate_off
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|reg_en .lut_mask = "f0a0";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:13:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N1
cyclone_lcell \Equal0~61 (
// Equation(s):
// \Equal0~61_combout  = (\reg_addr[1]~combout  & (((\Equal0~0_combout  & !\reg_addr[0]~combout ))))

	.clk(gnd),
	.dataa(\reg_addr[1]~combout ),
	.datab(vcc),
	.datac(\Equal0~0_combout ),
	.datad(\reg_addr[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~61_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \Equal0~61 .lut_mask = "00a0";
// defparam \Equal0~61 .operation_mode = "normal";
// defparam \Equal0~61 .output_mode = "comb_only";
// defparam \Equal0~61 .register_cascade_mode = "off";
// defparam \Equal0~61 .sum_lutc_input = "datac";
// defparam \Equal0~61 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y13_N4
cyclone_lcell \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[3]~combout ) # ((C15_reg_num[2])))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[0]~regout  & (((!C15_reg_num[2] & \addr_fx[2]~combout ))))
// \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~61_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\addr_fx[3]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~61_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[2] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y13_N2
cyclone_lcell \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[2]~regout  & (((C15_reg_num[0])))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[2]~regout  & ((C15_reg_num[0] & ((\addr_fx[1]~combout ))) # (!C15_reg_num[0] & (\addr_fx[0]~combout ))))
// \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~61_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\addr_fx[0]~combout ),
	.datab(\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~61_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[0] .lut_mask = "f2c2";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y13_N6
cyclone_lcell \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[2]~regout ) # (\ctl_fx[2]~combout )))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[0]~regout  & (\ctl_fx[1]~combout  & 
// (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[2]~regout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\ctl_fx[1]~combout ),
	.datac(\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\ctl_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~7 .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y13_N7
cyclone_lcell \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[0]~regout  & (((C15_reg_num[1]) # (\data_fx[5]~5 )))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[4]~4  & (!C15_reg_num[1])))
// \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~61_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[4]~4 ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[5]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~61_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[1] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y13_N8
cyclone_lcell \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~4  & ((\addr_fx[5]~combout ))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~4  & (\addr_fx[4]~combout )))) # 
// (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[4]~combout ),
	.datac(\addr_fx[5]~combout ),
	.datad(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~5 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y13_N4
cyclone_lcell \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~2  & ((\addr_fx[7]~combout ))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~2  & (\addr_fx[6]~combout )))) # 
// (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~2 ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~2 ),
	.datac(\addr_fx[6]~combout ),
	.datad(\addr_fx[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~3 .lut_mask = "ec64";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y13_N5
cyclone_lcell \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[1]~regout  & (((C15_reg_num[3]) # (\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~3_combout )))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~5_combout  & 
// (!C15_reg_num[3])))
// \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~61_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~5_combout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~61_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[3] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y13_N9
cyclone_lcell \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[2]~regout ) # ((\ctl_fx[0]~combout )))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[2]~regout  & (\addr_fx[8]~combout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\addr_fx[8]~combout ),
	.datad(\ctl_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~0 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y13_N5
cyclone_lcell \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[4]~combout ))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[3]~combout )))) # 
// (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\ctl_fx[3]~combout ),
	.datac(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~0_combout ),
	.datad(\ctl_fx[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~1 .lut_mask = "f858";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y13_N3
cyclone_lcell \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~6  & (\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~7_combout )) # (!\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~6  & 
// ((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~1_combout ))))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~7_combout ),
	.datab(\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~1_combout ),
	.datad(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~8 .lut_mask = "bbc0";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y9_N8
cyclone_lcell \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[1]~regout ) # ((\data_fx[9]~9 )))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[1]~regout  & ((\data_fx[8]~8 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[9]~9 ),
	.datad(\data_fx[8]~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~9 .lut_mask = "b9a8";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y9_N9
cyclone_lcell \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[11]~11 ))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~9_combout  & (\data_fx[10]~10 )))) # 
// (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~9_combout ))))

	.clk(gnd),
	.dataa(\data_fx[10]~10 ),
	.datab(\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[11]~11 ),
	.datad(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~10 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y9_N2
cyclone_lcell \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[0]~regout  & (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[1]~regout )) # (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[1]~regout  & 
// ((\data_fx[14]~14 ))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[1]~regout  & (\data_fx[12]~12 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[12]~12 ),
	.datad(\data_fx[14]~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~16 .lut_mask = "dc98";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y9_N4
cyclone_lcell \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[15]~15 ))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~16_combout  & (\data_fx[13]~13 )))) # 
// (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[13]~13 ),
	.datac(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~16_combout ),
	.datad(\data_fx[15]~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~17 .lut_mask = "f858";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y13_N8
cyclone_lcell \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~11  & ((\data_fx[7]~7 ))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~11  & (\data_fx[6]~6 )))) # 
// (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~11 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[6]~6 ),
	.datac(\data_fx[7]~7 ),
	.datad(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~12 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y13_N0
cyclone_lcell \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[1]~regout ) # ((\data_fx[1]~1 )))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[1]~regout  & (\data_fx[0]~0 )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[0]~0 ),
	.datad(\data_fx[1]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~13 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y13_N1
cyclone_lcell \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[3]~3 ))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~13_combout  & (\data_fx[2]~2 )))) # 
// (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~13_combout ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~13_combout ),
	.datac(\data_fx[2]~2 ),
	.datad(\data_fx[3]~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~14 .lut_mask = "ec64";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y13_N0
cyclone_lcell \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[2]~regout )))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[2]~regout  & 
// (\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~12_combout )) # (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~14_combout )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~12_combout ),
	.datab(\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~15 .lut_mask = "e3e0";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y13_N1
cyclone_lcell \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~15_combout  & ((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~17_combout ))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~15_combout  & 
// (\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~10_combout )))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~10_combout ),
	.datac(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~17_combout ),
	.datad(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~18 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y13_N2
cyclone_lcell \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~19  = ((C15_reg_num[4] & (\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~8_combout )) # (!C15_reg_num[4] & ((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~18_combout ))))
// \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~61_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~8_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~61_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[4] .lut_mask = "cfc0";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y3_N4
cyclone_lcell \GEN_MEM_MUX:14:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:14:MEM_MUX_X|mem_mux_oe~0  = ((C15_reg_en & ((\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[4]~regout ) # (GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[4]~regout ),
	.datac(\reg_data[5]~combout ),
	.datad(\data_dir~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~61_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:14:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:14:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|reg_en .lut_mask = "f0c0";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:14:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N7
cyclone_lcell \Equal0~62 (
// Equation(s):
// \Equal0~62_combout  = (\reg_addr[1]~combout  & (((\Equal0~0_combout  & \reg_addr[0]~combout ))))

	.clk(gnd),
	.dataa(\reg_addr[1]~combout ),
	.datab(vcc),
	.datac(\Equal0~0_combout ),
	.datad(\reg_addr[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~62_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \Equal0~62 .lut_mask = "a000";
// defparam \Equal0~62 .operation_mode = "normal";
// defparam \Equal0~62 .output_mode = "comb_only";
// defparam \Equal0~62 .register_cascade_mode = "off";
// defparam \Equal0~62 .sum_lutc_input = "datac";
// defparam \Equal0~62 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y9_N6
cyclone_lcell \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[3]~combout ) # ((C16_reg_num[2])))) # (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[0]~regout  & (((!C16_reg_num[2] & \addr_fx[2]~combout ))))
// \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~62_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\addr_fx[3]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~62_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[2] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y9_N9
cyclone_lcell \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[2]~regout  & (((C16_reg_num[0])))) # (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[2]~regout  & ((C16_reg_num[0] & ((\addr_fx[1]~combout ))) # (!C16_reg_num[0] & (\addr_fx[0]~combout ))))
// \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~62_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\addr_fx[0]~combout ),
	.datab(\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~62_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[0] .lut_mask = "f2c2";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y10_N8
cyclone_lcell \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[5]~5 ) # ((C16_reg_num[1])))) # (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[0]~regout  & (((!C16_reg_num[1] & \data_fx[4]~4 ))))
// \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~62_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[5]~5 ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[4]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~62_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[1] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y9_N8
cyclone_lcell \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~4  & (((\addr_fx[5]~combout )) # (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[2]~regout ))) # (!\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~4  & (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[2]~regout  & 
// (\addr_fx[4]~combout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~4 ),
	.datab(\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\addr_fx[4]~combout ),
	.datad(\addr_fx[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~5 .lut_mask = "ea62";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y9_N7
cyclone_lcell \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~2  & (\addr_fx[7]~combout )) # (!\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~2  & ((\addr_fx[6]~combout ))))) # 
// (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[7]~combout ),
	.datac(\addr_fx[6]~combout ),
	.datad(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~3 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y9_N3
cyclone_lcell \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[1]~regout  & (((C16_reg_num[3]) # (\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~3_combout )))) # (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~5_combout  & 
// (!C16_reg_num[3])))
// \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~62_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~5_combout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~62_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[3] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y9_N9
cyclone_lcell \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[0]~regout  & 
// ((\ctl_fx[2]~combout ))) # (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[0]~regout  & (\ctl_fx[1]~combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\ctl_fx[1]~combout ),
	.datad(\ctl_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~7 .lut_mask = "dc98";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y9_N7
cyclone_lcell \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[0]~regout  & ((\ctl_fx[0]~combout ) # ((\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[2]~regout )))) # (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[0]~regout  & (((\addr_fx[8]~combout  & 
// !\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[2]~regout ))))

	.clk(gnd),
	.dataa(\ctl_fx[0]~combout ),
	.datab(\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\addr_fx[8]~combout ),
	.datad(\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~0 .lut_mask = "ccb8";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y9_N0
cyclone_lcell \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~0_combout  & (((\ctl_fx[4]~combout ) # (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[2]~regout )))) # (!\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[3]~combout  & 
// ((\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[2]~regout ))))

	.clk(gnd),
	.dataa(\ctl_fx[3]~combout ),
	.datab(\ctl_fx[4]~combout ),
	.datac(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~0_combout ),
	.datad(\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~1 .lut_mask = "caf0";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y9_N4
cyclone_lcell \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~6  & (\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~7_combout )) # (!\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~6  & 
// ((\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~1_combout ))))) # (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~7_combout ),
	.datac(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~1_combout ),
	.datad(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~8 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y10_N4
cyclone_lcell \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[0]~regout  & (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[1]~regout )) # (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[1]~regout  & 
// ((\data_fx[14]~14 ))) # (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[1]~regout  & (\data_fx[12]~12 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[12]~12 ),
	.datad(\data_fx[14]~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~16 .lut_mask = "dc98";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y10_N7
cyclone_lcell \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[15]~15 ))) # (!\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~16_combout  & (\data_fx[13]~13 )))) # 
// (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[13]~13 ),
	.datac(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~16_combout ),
	.datad(\data_fx[15]~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~17 .lut_mask = "f858";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y9_N2
cyclone_lcell \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[1]~regout ) # ((\data_fx[9]~9 )))) # (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[1]~regout  & (\data_fx[8]~8 )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[8]~8 ),
	.datad(\data_fx[9]~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~9 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y9_N6
cyclone_lcell \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~9_combout  & (((\data_fx[11]~11 )) # (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[1]~regout ))) # (!\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~9_combout  & 
// (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[1]~regout  & (\data_fx[10]~10 )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~9_combout ),
	.datab(\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[10]~10 ),
	.datad(\data_fx[11]~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~10 .lut_mask = "ea62";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y9_N2
cyclone_lcell \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~11  & ((\data_fx[7]~7 ))) # (!\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~11  & (\data_fx[6]~6 )))) # 
// (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~11 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[6]~6 ),
	.datac(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~11 ),
	.datad(\data_fx[7]~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~12 .lut_mask = "f858";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y12_N3
cyclone_lcell \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[1]~regout ) # ((\data_fx[1]~1 )))) # (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[1]~regout  & ((\data_fx[0]~0 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[1]~1 ),
	.datad(\data_fx[0]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~13 .lut_mask = "b9a8";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y12_N4
cyclone_lcell \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[3]~3 ))) # (!\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~13_combout  & (\data_fx[2]~2 )))) # 
// (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\data_fx[2]~2 ),
	.datab(\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[3]~3 ),
	.datad(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~14 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y9_N5
cyclone_lcell \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[3]~regout  & (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[2]~regout )) # (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[2]~regout  & 
// (\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~12_combout )) # (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~14_combout )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~12_combout ),
	.datad(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~15 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y9_N6
cyclone_lcell \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~15_combout  & (\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~17_combout )) # (!\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~15_combout  & 
// ((\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~10_combout ))))) # (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~17_combout ),
	.datab(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~10_combout ),
	.datac(\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[3]~regout ),
	.datad(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~18 .lut_mask = "afc0";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y9_N7
cyclone_lcell \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~19  = ((C16_reg_num[4] & (\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~8_combout )) # (!C16_reg_num[4] & ((\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~18_combout ))))
// \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~62_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~8_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~62_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[4] .lut_mask = "cfc0";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N6
cyclone_lcell \GEN_MEM_MUX:15:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:15:MEM_MUX_X|mem_mux_oe~0  = ((C16_reg_en & ((GLOBAL(\data_dir~combout )) # (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[4]~regout ))))

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\data_dir~combout ),
	.datac(\reg_data[5]~combout ),
	.datad(\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~62_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:15:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:15:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|reg_en .lut_mask = "f0c0";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:15:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y9_N8
cyclone_lcell \Equal0~29 (
// Equation(s):
// \Equal0~29_combout  = (!\reg_addr[3]~combout  & (!\reg_addr[5]~combout  & (!\reg_addr[2]~combout  & \reg_addr[4]~combout )))

	.clk(gnd),
	.dataa(\reg_addr[3]~combout ),
	.datab(\reg_addr[5]~combout ),
	.datac(\reg_addr[2]~combout ),
	.datad(\reg_addr[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Equal0~29 .lut_mask = "0100";
// defparam \Equal0~29 .operation_mode = "normal";
// defparam \Equal0~29 .output_mode = "comb_only";
// defparam \Equal0~29 .register_cascade_mode = "off";
// defparam \Equal0~29 .sum_lutc_input = "datac";
// defparam \Equal0~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N6
cyclone_lcell \Equal0~39 (
// Equation(s):
// \Equal0~39_combout  = (!\reg_addr[0]~combout  & (((\Equal0~29_combout  & !\reg_addr[1]~combout ))))

	.clk(gnd),
	.dataa(\reg_addr[0]~combout ),
	.datab(vcc),
	.datac(\Equal0~29_combout ),
	.datad(\reg_addr[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~39_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \Equal0~39 .lut_mask = "0050";
// defparam \Equal0~39 .operation_mode = "normal";
// defparam \Equal0~39 .output_mode = "comb_only";
// defparam \Equal0~39 .register_cascade_mode = "off";
// defparam \Equal0~39 .sum_lutc_input = "datac";
// defparam \Equal0~39 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y11_N2
cyclone_lcell \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[2]~regout  & (((C17_reg_num[0])))) # (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[2]~regout  & ((C17_reg_num[0] & (\addr_fx[1]~combout )) # (!C17_reg_num[0] & ((\addr_fx[0]~combout )))))
// \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~39_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[1]~combout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~39_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[0] .lut_mask = "e5e0";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y11_N7
cyclone_lcell \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[3]~combout ) # ((C17_reg_num[2])))) # (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[0]~regout  & (((!C17_reg_num[2] & \addr_fx[2]~combout ))))
// \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~39_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\addr_fx[3]~combout ),
	.datab(\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~39_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[2] .lut_mask = "cbc8";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y11_N8
cyclone_lcell \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~2  & ((\addr_fx[7]~combout ))) # (!\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~2  & (\addr_fx[6]~combout )))) # 
// (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[6]~combout ),
	.datac(\addr_fx[7]~combout ),
	.datad(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~3 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y11_N1
cyclone_lcell \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[5]~5 ) # ((C17_reg_num[1])))) # (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[0]~regout  & (((!C17_reg_num[1] & \data_fx[4]~4 ))))
// \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~39_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[5]~5 ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[4]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~39_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[1] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y11_N3
cyclone_lcell \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~4  & (\addr_fx[5]~combout )) # (!\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~4  & ((\addr_fx[4]~combout ))))) # 
// (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[5]~combout ),
	.datac(\addr_fx[4]~combout ),
	.datad(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~5 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y11_N1
cyclone_lcell \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~3_combout ) # ((C17_reg_num[3])))) # (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[1]~regout  & (((!C17_reg_num[3] & 
// \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~5_combout ))))
// \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~39_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~3_combout ),
	.datab(\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~39_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[3] .lut_mask = "cbc8";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y11_N0
cyclone_lcell \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[0]~regout  & 
// (\ctl_fx[2]~combout )) # (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[0]~regout  & ((\ctl_fx[1]~combout )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\ctl_fx[2]~combout ),
	.datac(\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\ctl_fx[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~7 .lut_mask = "e5e0";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y11_N5
cyclone_lcell \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[0]~regout  & 
// (\ctl_fx[0]~combout )) # (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[8]~combout )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\ctl_fx[0]~combout ),
	.datad(\addr_fx[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~0 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y11_N6
cyclone_lcell \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[4]~combout )) # (!\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[3]~combout ))))) # 
// (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\ctl_fx[4]~combout ),
	.datac(\ctl_fx[3]~combout ),
	.datad(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~1 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y11_N8
cyclone_lcell \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~6  & (\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~7_combout )) # (!\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~6  & 
// ((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~1_combout ))))) # (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~7_combout ),
	.datac(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~6 ),
	.datad(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~8 .lut_mask = "dad0";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y13_N4
cyclone_lcell \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[1]~1 ) # ((\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[1]~regout )))) # (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[0]~regout  & (((\data_fx[0]~0  & 
// !\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[1]~regout ))))

	.clk(gnd),
	.dataa(\data_fx[1]~1 ),
	.datab(\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[0]~0 ),
	.datad(\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~13 .lut_mask = "ccb8";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y13_N8
cyclone_lcell \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~13_combout  & (\data_fx[3]~3 )) # (!\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[2]~2 ))))) # 
// (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[3]~3 ),
	.datac(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~13_combout ),
	.datad(\data_fx[2]~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~14 .lut_mask = "dad0";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y11_N9
cyclone_lcell \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~11  & ((\data_fx[7]~7 ))) # (!\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~11  & (\data_fx[6]~6 )))) # 
// (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~11 ))))

	.clk(gnd),
	.dataa(\data_fx[6]~6 ),
	.datab(\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[7]~7 ),
	.datad(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~12 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y11_N4
cyclone_lcell \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[2]~regout )))) # (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[2]~regout  & 
// ((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~12_combout ))) # (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~14_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~14_combout ),
	.datac(\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~15 .lut_mask = "f4a4";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y11_N3
cyclone_lcell \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[1]~regout ) # ((\data_fx[9]~9 )))) # (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[1]~regout  & (\data_fx[8]~8 )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[8]~8 ),
	.datad(\data_fx[9]~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~9 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y11_N4
cyclone_lcell \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[11]~11 ))) # (!\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~9_combout  & (\data_fx[10]~10 )))) # 
// (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~9_combout ))))

	.clk(gnd),
	.dataa(\data_fx[10]~10 ),
	.datab(\data_fx[11]~11 ),
	.datac(\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[1]~regout ),
	.datad(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~10 .lut_mask = "cfa0";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y3_N2
cyclone_lcell \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[0]~regout  & (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[1]~regout )) # (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[1]~regout  & 
// (\data_fx[14]~14 )) # (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[1]~regout  & ((\data_fx[12]~12 )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[14]~14 ),
	.datad(\data_fx[12]~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~16 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y3_N3
cyclone_lcell \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~16_combout  & (\data_fx[15]~15 )) # (!\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[13]~13 ))))) # 
// (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[15]~15 ),
	.datac(\data_fx[13]~13 ),
	.datad(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~17 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y11_N5
cyclone_lcell \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~15_combout  & ((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~17_combout ))) # (!\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~15_combout  & 
// (\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~10_combout )))) # (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[3]~regout  & (\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~15_combout ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~15_combout ),
	.datac(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~10_combout ),
	.datad(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~18 .lut_mask = "ec64";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y11_N6
cyclone_lcell \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~19  = ((C17_reg_num[4] & (\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~8_combout )) # (!C17_reg_num[4] & ((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~18_combout ))))
// \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~39_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~8_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~39_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[4] .lut_mask = "cfc0";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y11_N3
cyclone_lcell \GEN_MEM_MUX:16:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:16:MEM_MUX_X|mem_mux_oe~0  = ((C17_reg_en & ((\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[4]~regout ) # (GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[4]~regout ),
	.datab(vcc),
	.datac(\reg_data[5]~combout ),
	.datad(\data_dir~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~39_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:16:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:16:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101001));
// synopsys translate_off
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|reg_en .lut_mask = "f0a0";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:16:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y9_N5
cyclone_lcell \Equal0~35 (
// Equation(s):
// \Equal0~35_combout  = (\reg_addr[0]~combout  & (((\Equal0~29_combout  & !\reg_addr[1]~combout ))))

	.clk(gnd),
	.dataa(\reg_addr[0]~combout ),
	.datab(vcc),
	.datac(\Equal0~29_combout ),
	.datad(\reg_addr[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \Equal0~35 .lut_mask = "00a0";
// defparam \Equal0~35 .operation_mode = "normal";
// defparam \Equal0~35 .output_mode = "comb_only";
// defparam \Equal0~35 .register_cascade_mode = "off";
// defparam \Equal0~35 .sum_lutc_input = "datac";
// defparam \Equal0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y12_N4
cyclone_lcell \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[0]~regout  & (((C18_reg_num[2]) # (\addr_fx[3]~combout )))) # (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[0]~regout  & (\addr_fx[2]~combout  & (!C18_reg_num[2])))
// \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~35_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\addr_fx[2]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~35_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[2] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y12_N9
cyclone_lcell \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[2]~regout  & (((C18_reg_num[0])))) # (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[2]~regout  & ((C18_reg_num[0] & (\addr_fx[1]~combout )) # (!C18_reg_num[0] & ((\addr_fx[0]~combout )))))
// \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~35_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[1]~combout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~35_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[0] .lut_mask = "e5e0";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y12_N6
cyclone_lcell \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[5]~5 ) # ((C18_reg_num[1])))) # (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[0]~regout  & (((!C18_reg_num[1] & \data_fx[4]~4 ))))
// \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~35_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\data_fx[5]~5 ),
	.datab(\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[4]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~35_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[1] .lut_mask = "cbc8";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y12_N5
cyclone_lcell \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~4  & ((\addr_fx[5]~combout ))) # (!\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~4  & (\addr_fx[4]~combout )))) # 
// (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[4]~combout ),
	.datac(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~4 ),
	.datad(\addr_fx[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~5 .lut_mask = "f858";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y12_N7
cyclone_lcell \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~2  & ((\addr_fx[7]~combout ))) # (!\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~2  & (\addr_fx[6]~combout )))) # 
// (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~2 ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~2 ),
	.datac(\addr_fx[6]~combout ),
	.datad(\addr_fx[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~3 .lut_mask = "ec64";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y12_N2
cyclone_lcell \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[1]~regout  & (((C18_reg_num[3]) # (\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~3_combout )))) # (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~5_combout  & 
// (!C18_reg_num[3])))
// \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~35_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~5_combout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~35_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[3] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y12_N7
cyclone_lcell \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[0]~regout  & 
// ((\ctl_fx[2]~combout ))) # (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[0]~regout  & (\ctl_fx[1]~combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\ctl_fx[1]~combout ),
	.datad(\ctl_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~7 .lut_mask = "dc98";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N7
cyclone_lcell \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[2]~regout ) # ((\ctl_fx[0]~combout )))) # (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[2]~regout  & (\addr_fx[8]~combout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\addr_fx[8]~combout ),
	.datad(\ctl_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~0 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N1
cyclone_lcell \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[4]~combout )) # (!\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[3]~combout ))))) # 
// (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\ctl_fx[4]~combout ),
	.datab(\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~0_combout ),
	.datad(\ctl_fx[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~1 .lut_mask = "bcb0";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y12_N3
cyclone_lcell \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~6  & (\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~7_combout )) # (!\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~6  & 
// ((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~1_combout ))))) # (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~7_combout ),
	.datac(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~1_combout ),
	.datad(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~8 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y12_N8
cyclone_lcell \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~11  & ((\data_fx[7]~7 ))) # (!\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~11  & (\data_fx[6]~6 )))) # 
// (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~11 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[6]~6 ),
	.datac(\data_fx[7]~7 ),
	.datad(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~12 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y12_N2
cyclone_lcell \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[0]~regout  & 
// ((\data_fx[1]~1 ))) # (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[0]~0 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[0]~0 ),
	.datad(\data_fx[1]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~13 .lut_mask = "dc98";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y12_N4
cyclone_lcell \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~13_combout  & (\data_fx[3]~3 )) # (!\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[2]~2 ))))) # 
// (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[3]~3 ),
	.datac(\data_fx[2]~2 ),
	.datad(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~14 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y12_N4
cyclone_lcell \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[2]~regout )))) # (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[2]~regout  & 
// (\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~12_combout )) # (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~14_combout )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~12_combout ),
	.datac(\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~15 .lut_mask = "e5e0";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y12_N3
cyclone_lcell \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[9]~9 ) # ((\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[1]~regout )))) # (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[0]~regout  & 
// (((!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[1]~regout  & \data_fx[8]~8 ))))

	.clk(gnd),
	.dataa(\data_fx[9]~9 ),
	.datab(\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[1]~regout ),
	.datad(\data_fx[8]~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~9 .lut_mask = "cbc8";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y12_N8
cyclone_lcell \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~9_combout  & (\data_fx[11]~11 )) # (!\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[10]~10 ))))) # 
// (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~9_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[11]~11 ),
	.datac(\data_fx[10]~10 ),
	.datad(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~10 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y6_N6
cyclone_lcell \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[0]~regout ) # ((\data_fx[14]~14 )))) # (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[1]~regout  & 
// (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[12]~12 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[14]~14 ),
	.datad(\data_fx[12]~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~16 .lut_mask = "b9a8";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y6_N7
cyclone_lcell \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[15]~15 ))) # (!\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~16_combout  & (\data_fx[13]~13 )))) # 
// (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\data_fx[13]~13 ),
	.datab(\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[15]~15 ),
	.datad(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~17 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y12_N6
cyclone_lcell \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~15_combout  & ((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~17_combout ))) # (!\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~15_combout  & 
// (\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~10_combout )))) # (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[3]~regout  & (\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~15_combout ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~15_combout ),
	.datac(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~10_combout ),
	.datad(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~18 .lut_mask = "ec64";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y12_N7
cyclone_lcell \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~19  = ((C18_reg_num[4] & (\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~8_combout )) # (!C18_reg_num[4] & ((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~18_combout ))))
// \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~35_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~8_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~35_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[4] .lut_mask = "cfc0";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y12_N7
cyclone_lcell \GEN_MEM_MUX:17:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:17:MEM_MUX_X|mem_mux_oe~0  = ((C18_reg_en & ((\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[4]~regout ) # (GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[4]~regout ),
	.datac(\reg_data[5]~combout ),
	.datad(\data_dir~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~35_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:17:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:17:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|reg_en .lut_mask = "f0c0";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:17:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y9_N1
cyclone_lcell \Equal0~30 (
// Equation(s):
// \Equal0~30_combout  = (!\reg_addr[0]~combout  & (((\Equal0~29_combout  & \reg_addr[1]~combout ))))

	.clk(gnd),
	.dataa(\reg_addr[0]~combout ),
	.datab(vcc),
	.datac(\Equal0~29_combout ),
	.datad(\reg_addr[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \Equal0~30 .lut_mask = "5000";
// defparam \Equal0~30 .operation_mode = "normal";
// defparam \Equal0~30 .output_mode = "comb_only";
// defparam \Equal0~30 .register_cascade_mode = "off";
// defparam \Equal0~30 .sum_lutc_input = "datac";
// defparam \Equal0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y7_N5
cyclone_lcell \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[2]~regout  & (((C19_reg_num[0])))) # (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[2]~regout  & ((C19_reg_num[0] & (\addr_fx[1]~combout )) # (!C19_reg_num[0] & ((\addr_fx[0]~combout )))))
// \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~30_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[1]~combout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~30_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[0] .lut_mask = "e5e0";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y7_N0
cyclone_lcell \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[3]~combout ) # ((C19_reg_num[2])))) # (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[0]~regout  & (((!C19_reg_num[2] & \addr_fx[2]~combout ))))
// \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~30_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\addr_fx[3]~combout ),
	.datab(\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~30_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[2] .lut_mask = "cbc8";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y7_N8
cyclone_lcell \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~4  & (\addr_fx[5]~combout )) # (!\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~4  & ((\addr_fx[4]~combout ))))) # 
// (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~4 ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~4 ),
	.datac(\addr_fx[5]~combout ),
	.datad(\addr_fx[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~5 .lut_mask = "e6c4";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N3
cyclone_lcell \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[5]~5 ) # ((C19_reg_num[1])))) # (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[0]~regout  & (((!C19_reg_num[1] & \data_fx[4]~4 ))))
// \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~30_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[5]~5 ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[4]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~30_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[1] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y7_N1
cyclone_lcell \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~2  & ((\addr_fx[7]~combout ))) # (!\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~2  & (\addr_fx[6]~combout )))) # 
// (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[6]~combout ),
	.datac(\addr_fx[7]~combout ),
	.datad(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~3 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y7_N5
cyclone_lcell \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[1]~regout  & (((C19_reg_num[3]) # (\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~3_combout )))) # (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~5_combout  & 
// (!C19_reg_num[3])))
// \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~30_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~5_combout ),
	.datab(\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~30_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[3] .lut_mask = "cec2";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y7_N7
cyclone_lcell \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[1]~regout ) # (\data_fx[9]~9 )))) # (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[8]~8  & 
// (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[1]~regout )))

	.clk(gnd),
	.dataa(\data_fx[8]~8 ),
	.datab(\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[1]~regout ),
	.datad(\data_fx[9]~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~9 .lut_mask = "cec2";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y7_N8
cyclone_lcell \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[11]~11 ))) # (!\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~9_combout  & (\data_fx[10]~10 )))) # 
// (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~9_combout ))))

	.clk(gnd),
	.dataa(\data_fx[10]~10 ),
	.datab(\data_fx[11]~11 ),
	.datac(\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[1]~regout ),
	.datad(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~10 .lut_mask = "cfa0";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y3_N1
cyclone_lcell \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[0]~regout ) # ((\data_fx[14]~14 )))) # (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[1]~regout  & 
// (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[12]~12 )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[12]~12 ),
	.datad(\data_fx[14]~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~16 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y3_N2
cyclone_lcell \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[15]~15 ))) # (!\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~16_combout  & (\data_fx[13]~13 )))) # 
// (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\data_fx[13]~13 ),
	.datab(\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[15]~15 ),
	.datad(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~17 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N8
cyclone_lcell \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~11  & ((\data_fx[7]~7 ))) # (!\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~11  & (\data_fx[6]~6 )))) # 
// (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~11 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[6]~6 ),
	.datac(\data_fx[7]~7 ),
	.datad(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~12 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y7_N0
cyclone_lcell \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[1]~regout ) # ((\data_fx[1]~1 )))) # (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[1]~regout  & (\data_fx[0]~0 )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[0]~0 ),
	.datad(\data_fx[1]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~13 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y7_N1
cyclone_lcell \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~13_combout  & (\data_fx[3]~3 )) # (!\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[2]~2 ))))) # 
// (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\data_fx[3]~3 ),
	.datab(\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[2]~2 ),
	.datad(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~14 .lut_mask = "bbc0";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y7_N2
cyclone_lcell \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[3]~regout  & (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[2]~regout )) # (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[2]~regout  & 
// (\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~12_combout )) # (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~14_combout )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~12_combout ),
	.datad(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~15 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y7_N3
cyclone_lcell \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~15_combout  & ((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~17_combout ))) # (!\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~15_combout  & 
// (\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~10_combout )))) # (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~10_combout ),
	.datac(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~17_combout ),
	.datad(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~18 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y7_N4
cyclone_lcell \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[2]~regout ) # ((\ctl_fx[2]~combout )))) # (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[2]~regout  & (\ctl_fx[1]~combout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\ctl_fx[1]~combout ),
	.datad(\ctl_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~7 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y10_N3
cyclone_lcell \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[0]~regout  & 
// (\ctl_fx[0]~combout )) # (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[8]~combout )))))

	.clk(gnd),
	.dataa(\ctl_fx[0]~combout ),
	.datab(\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\addr_fx[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~0 .lut_mask = "e3e0";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y10_N4
cyclone_lcell \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[4]~combout )) # (!\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[3]~combout ))))) # 
// (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\ctl_fx[4]~combout ),
	.datab(\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\ctl_fx[3]~combout ),
	.datad(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~1 .lut_mask = "bbc0";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y7_N8
cyclone_lcell \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~6  & (\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~7_combout )) # (!\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~6  & 
// ((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~1_combout ))))) # (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[3]~regout  & (\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~6 ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~6 ),
	.datac(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~7_combout ),
	.datad(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~8 .lut_mask = "e6c4";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y7_N9
cyclone_lcell \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~19  = ((C19_reg_num[4] & ((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~8_combout ))) # (!C19_reg_num[4] & (\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~18_combout )))
// \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~30_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~18_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~30_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[4] .lut_mask = "fc0c";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y9_N8
cyclone_lcell \GEN_MEM_MUX:18:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:18:MEM_MUX_X|mem_mux_oe~0  = ((C19_reg_en & ((\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[4]~regout ) # (GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[4]~regout ),
	.datab(vcc),
	.datac(\reg_data[5]~combout ),
	.datad(\data_dir~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~30_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:18:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:18:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101001));
// synopsys translate_off
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|reg_en .lut_mask = "f0a0";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:18:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y9_N3
cyclone_lcell \Equal0~43 (
// Equation(s):
// \Equal0~43_combout  = (\reg_addr[0]~combout  & (((\Equal0~29_combout  & \reg_addr[1]~combout ))))

	.clk(gnd),
	.dataa(\reg_addr[0]~combout ),
	.datab(vcc),
	.datac(\Equal0~29_combout ),
	.datad(\reg_addr[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~43_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \Equal0~43 .lut_mask = "a000";
// defparam \Equal0~43 .operation_mode = "normal";
// defparam \Equal0~43 .output_mode = "comb_only";
// defparam \Equal0~43 .register_cascade_mode = "off";
// defparam \Equal0~43 .sum_lutc_input = "datac";
// defparam \Equal0~43 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y13_N6
cyclone_lcell \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~2  = (C20_reg_num[2] & (((\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[0]~regout )))) # (!C20_reg_num[2] & ((\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[3]~combout ))) # (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[0]~regout  & 
// (\addr_fx[2]~combout ))))
// \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~43_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\addr_fx[2]~combout ),
	.datab(\addr_fx[3]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~43_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[2] .lut_mask = "fc0a";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y13_N7
cyclone_lcell \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[2]~regout  & (((C20_reg_num[0])))) # (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[2]~regout  & ((C20_reg_num[0] & (\addr_fx[1]~combout )) # (!C20_reg_num[0] & ((\addr_fx[0]~combout )))))
// \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~43_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[1]~combout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~43_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[0] .lut_mask = "e5e0";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y13_N4
cyclone_lcell \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[0]~regout  & (((C20_reg_num[1]) # (\data_fx[5]~5 )))) # (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[4]~4  & (!C20_reg_num[1])))
// \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~43_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\data_fx[4]~4 ),
	.datab(\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[5]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~43_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[1] .lut_mask = "cec2";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y13_N7
cyclone_lcell \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~2  & (\addr_fx[7]~combout )) # (!\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~2  & ((\addr_fx[6]~combout ))))) # 
// (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[7]~combout ),
	.datac(\addr_fx[6]~combout ),
	.datad(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~3 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y13_N8
cyclone_lcell \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~4  & (\addr_fx[5]~combout )) # (!\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~4  & ((\addr_fx[4]~combout ))))) # 
// (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[5]~combout ),
	.datac(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~4 ),
	.datad(\addr_fx[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~5 .lut_mask = "dad0";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y13_N2
cyclone_lcell \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~3_combout ) # ((C20_reg_num[3])))) # (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[1]~regout  & (((!C20_reg_num[3] & 
// \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~5_combout ))))
// \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~43_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~3_combout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~43_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[3] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y11_N7
cyclone_lcell \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[9]~9 
// ))) # (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[8]~8 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[8]~8 ),
	.datad(\data_fx[9]~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~9 .lut_mask = "dc98";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y11_N3
cyclone_lcell \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~9_combout  & (\data_fx[11]~11 )) # (!\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[10]~10 ))))) # 
// (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~9_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[11]~11 ),
	.datac(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~9_combout ),
	.datad(\data_fx[10]~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~10 .lut_mask = "dad0";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y5_N0
cyclone_lcell \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[0]~regout  & (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[1]~regout )) # (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[1]~regout  & 
// ((\data_fx[14]~14 ))) # (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[1]~regout  & (\data_fx[12]~12 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[12]~12 ),
	.datad(\data_fx[14]~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~16 .lut_mask = "dc98";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y5_N3
cyclone_lcell \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~16_combout  & (\data_fx[15]~15 )) # (!\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[13]~13 ))))) # 
// (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[0]~regout  & (\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~16_combout ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~16_combout ),
	.datac(\data_fx[15]~15 ),
	.datad(\data_fx[13]~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~17 .lut_mask = "e6c4";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y13_N5
cyclone_lcell \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~11  & ((\data_fx[7]~7 ))) # (!\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~11  & (\data_fx[6]~6 )))) # 
// (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~11 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[6]~6 ),
	.datac(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~11 ),
	.datad(\data_fx[7]~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~12 .lut_mask = "f858";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y11_N6
cyclone_lcell \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[1]~1 
// )) # (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[0]~0 )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[1]~1 ),
	.datad(\data_fx[0]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~13 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y11_N8
cyclone_lcell \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[3]~3 ))) # (!\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~13_combout  & (\data_fx[2]~2 )))) # 
// (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[2]~2 ),
	.datac(\data_fx[3]~3 ),
	.datad(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~14 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y13_N3
cyclone_lcell \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~12_combout ) # ((\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[3]~regout )))) # (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[2]~regout  & 
// (((!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[3]~regout  & \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~14_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~12_combout ),
	.datac(\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[3]~regout ),
	.datad(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~15 .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y13_N4
cyclone_lcell \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~15_combout  & ((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~17_combout ))) # (!\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~15_combout  & 
// (\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~10_combout )))) # (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~10_combout ),
	.datac(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~17_combout ),
	.datad(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~18 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y13_N5
cyclone_lcell \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[0]~regout  & 
// ((\ctl_fx[2]~combout ))) # (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[0]~regout  & (\ctl_fx[1]~combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\ctl_fx[1]~combout ),
	.datac(\ctl_fx[2]~combout ),
	.datad(\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~7 .lut_mask = "fa44";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y9_N5
cyclone_lcell \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[2]~regout ) # ((\ctl_fx[0]~combout )))) # (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[2]~regout  & (\addr_fx[8]~combout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\addr_fx[8]~combout ),
	.datad(\ctl_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~0 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y9_N6
cyclone_lcell \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[4]~combout ))) # (!\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[3]~combout )))) # 
// (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\ctl_fx[3]~combout ),
	.datab(\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\ctl_fx[4]~combout ),
	.datad(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~1 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y13_N6
cyclone_lcell \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~6  & (\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~7_combout )) # (!\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~6  & 
// ((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~1_combout ))))) # (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~7_combout ),
	.datac(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~6 ),
	.datad(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~8 .lut_mask = "dad0";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y13_N9
cyclone_lcell \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~19  = ((C20_reg_num[4] & ((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~8_combout ))) # (!C20_reg_num[4] & (\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~18_combout )))
// \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~43_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~18_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~43_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[4] .lut_mask = "fc0c";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y13_N1
cyclone_lcell \GEN_MEM_MUX:19:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:19:MEM_MUX_X|mem_mux_oe~0  = ((C20_reg_en & ((\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[4]~regout ) # (GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[4]~regout ),
	.datab(vcc),
	.datac(\reg_data[5]~combout ),
	.datad(\data_dir~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~43_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:19:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:19:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101001));
// synopsys translate_off
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|reg_en .lut_mask = "f0a0";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:19:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y10_N9
cyclone_lcell \Equal0~25 (
// Equation(s):
// \Equal0~25_combout  = (\reg_addr[2]~combout  & (!\reg_addr[3]~combout  & (!\reg_addr[5]~combout  & \reg_addr[4]~combout )))

	.clk(gnd),
	.dataa(\reg_addr[2]~combout ),
	.datab(\reg_addr[3]~combout ),
	.datac(\reg_addr[5]~combout ),
	.datad(\reg_addr[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Equal0~25 .lut_mask = "0200";
// defparam \Equal0~25 .operation_mode = "normal";
// defparam \Equal0~25 .output_mode = "comb_only";
// defparam \Equal0~25 .register_cascade_mode = "off";
// defparam \Equal0~25 .sum_lutc_input = "datac";
// defparam \Equal0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y10_N2
cyclone_lcell \Equal0~37 (
// Equation(s):
// \Equal0~37_combout  = ((\Equal0~25_combout  & (!\reg_addr[0]~combout  & !\reg_addr[1]~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal0~25_combout ),
	.datac(\reg_addr[0]~combout ),
	.datad(\reg_addr[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \Equal0~37 .lut_mask = "000c";
// defparam \Equal0~37 .operation_mode = "normal";
// defparam \Equal0~37 .output_mode = "comb_only";
// defparam \Equal0~37 .register_cascade_mode = "off";
// defparam \Equal0~37 .sum_lutc_input = "datac";
// defparam \Equal0~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y10_N2
cyclone_lcell \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[2]~regout  & (((C21_reg_num[0])))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[2]~regout  & ((C21_reg_num[0] & ((\addr_fx[1]~combout ))) # (!C21_reg_num[0] & (\addr_fx[0]~combout ))))
// \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~37_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\addr_fx[0]~combout ),
	.datab(\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~37_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[0] .lut_mask = "f2c2";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y10_N2
cyclone_lcell \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[3]~combout ) # ((C21_reg_num[2])))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[0]~regout  & (((!C21_reg_num[2] & \addr_fx[2]~combout ))))
// \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~37_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\addr_fx[3]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~37_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[2] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y10_N9
cyclone_lcell \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[0]~regout  & 
// ((\ctl_fx[2]~combout ))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[0]~regout  & (\ctl_fx[1]~combout ))))

	.clk(gnd),
	.dataa(\ctl_fx[1]~combout ),
	.datab(\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\ctl_fx[2]~combout ),
	.datad(\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~7 .lut_mask = "fc22";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y10_N6
cyclone_lcell \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[5]~5 ) # ((C21_reg_num[1])))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[0]~regout  & (((!C21_reg_num[1] & \data_fx[4]~4 ))))
// \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~37_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[5]~5 ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[4]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~37_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[1] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y10_N5
cyclone_lcell \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~4  & (((\addr_fx[5]~combout )) # (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[2]~regout ))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~4  & (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[2]~regout  & 
// (\addr_fx[4]~combout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~4 ),
	.datab(\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\addr_fx[4]~combout ),
	.datad(\addr_fx[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~5 .lut_mask = "ea62";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y10_N9
cyclone_lcell \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~2  & (((\addr_fx[7]~combout ) # (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[2]~regout )))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~2  & (\addr_fx[6]~combout  & 
// (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[2]~regout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~2 ),
	.datab(\addr_fx[6]~combout ),
	.datac(\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\addr_fx[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~3 .lut_mask = "ea4a";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y10_N2
cyclone_lcell \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[1]~regout  & (((C21_reg_num[3]) # (\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~3_combout )))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~5_combout  & 
// (!C21_reg_num[3])))
// \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~37_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~5_combout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~37_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[3] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y13_N2
cyclone_lcell \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[0]~regout  & ((\ctl_fx[0]~combout ) # ((\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[2]~regout )))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[0]~regout  & 
// (((!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[2]~regout  & \addr_fx[8]~combout ))))

	.clk(gnd),
	.dataa(\ctl_fx[0]~combout ),
	.datab(\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\addr_fx[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~0 .lut_mask = "cbc8";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y13_N0
cyclone_lcell \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~0_combout  & (((\ctl_fx[4]~combout )) # (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[2]~regout ))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~0_combout  & 
// (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[2]~regout  & ((\ctl_fx[3]~combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~0_combout ),
	.datab(\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\ctl_fx[4]~combout ),
	.datad(\ctl_fx[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~1 .lut_mask = "e6a2";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y10_N8
cyclone_lcell \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~6  & (\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~7_combout )) # (!\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~6  & 
// ((\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~1_combout ))))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~7_combout ),
	.datab(\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~6 ),
	.datad(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~8 .lut_mask = "bcb0";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y9_N1
cyclone_lcell \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[9]~9 
// )) # (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[8]~8 )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[9]~9 ),
	.datad(\data_fx[8]~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~9 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y9_N2
cyclone_lcell \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[11]~11 ))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~9_combout  & (\data_fx[10]~10 )))) # 
// (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~9_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[10]~10 ),
	.datac(\data_fx[11]~11 ),
	.datad(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~10 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y10_N2
cyclone_lcell \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[1]~regout )))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[1]~regout  & 
// ((\data_fx[14]~14 ))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[1]~regout  & (\data_fx[12]~12 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[12]~12 ),
	.datac(\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[1]~regout ),
	.datad(\data_fx[14]~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~16 .lut_mask = "f4a4";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y10_N7
cyclone_lcell \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[15]~15 ))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~16_combout  & (\data_fx[13]~13 )))) # 
// (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[13]~13 ),
	.datac(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~16_combout ),
	.datad(\data_fx[15]~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~17 .lut_mask = "f858";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y10_N7
cyclone_lcell \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~11  & (\data_fx[7]~7 )) # (!\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~11  & ((\data_fx[6]~6 ))))) # 
// (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~11 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[7]~7 ),
	.datac(\data_fx[6]~6 ),
	.datad(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~12 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y10_N0
cyclone_lcell \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[1]~regout ) # ((\data_fx[1]~1 )))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[1]~regout  & (\data_fx[0]~0 )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[0]~0 ),
	.datad(\data_fx[1]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~13 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y10_N1
cyclone_lcell \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[3]~3 ))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~13_combout  & (\data_fx[2]~2 )))) # 
// (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[2]~2 ),
	.datac(\data_fx[3]~3 ),
	.datad(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~14 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y10_N4
cyclone_lcell \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[2]~regout )))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[2]~regout  & 
// (\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~12_combout )) # (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~14_combout )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~12_combout ),
	.datab(\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~15 .lut_mask = "e3e0";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y10_N5
cyclone_lcell \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~15_combout  & ((\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~17_combout ))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~15_combout  & 
// (\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~10_combout )))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~10_combout ),
	.datab(\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~17_combout ),
	.datad(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~18 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y10_N3
cyclone_lcell \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~19  = ((C21_reg_num[4] & (\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~8_combout )) # (!C21_reg_num[4] & ((\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~18_combout ))))
// \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~37_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~8_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~37_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[4] .lut_mask = "cfc0";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y10_N6
cyclone_lcell \GEN_MEM_MUX:20:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:20:MEM_MUX_X|mem_mux_oe~0  = ((C21_reg_en & ((\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[4]~regout ) # (GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[4]~regout ),
	.datab(vcc),
	.datac(\reg_data[5]~combout ),
	.datad(\data_dir~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~37_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:20:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:20:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101001));
// synopsys translate_off
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|reg_en .lut_mask = "f0a0";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:20:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y10_N5
cyclone_lcell \Equal0~34 (
// Equation(s):
// \Equal0~34_combout  = ((\Equal0~25_combout  & (\reg_addr[0]~combout  & !\reg_addr[1]~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal0~25_combout ),
	.datac(\reg_addr[0]~combout ),
	.datad(\reg_addr[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \Equal0~34 .lut_mask = "00c0";
// defparam \Equal0~34 .operation_mode = "normal";
// defparam \Equal0~34 .output_mode = "comb_only";
// defparam \Equal0~34 .register_cascade_mode = "off";
// defparam \Equal0~34 .sum_lutc_input = "datac";
// defparam \Equal0~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y13_N0
cyclone_lcell \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[0]~regout  & (((C22_reg_num[2]) # (\addr_fx[3]~combout )))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[0]~regout  & (\addr_fx[2]~combout  & (!C22_reg_num[2])))
// \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~34_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\addr_fx[2]~combout ),
	.datab(\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~34_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[2] .lut_mask = "cec2";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y13_N5
cyclone_lcell \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[2]~regout  & (((C22_reg_num[0])))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[2]~regout  & ((C22_reg_num[0] & (\addr_fx[1]~combout )) # (!C22_reg_num[0] & ((\addr_fx[0]~combout )))))
// \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~34_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\addr_fx[1]~combout ),
	.datab(\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~34_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[0] .lut_mask = "e3e0";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y13_N2
cyclone_lcell \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[5]~5 ) # ((C22_reg_num[1])))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[0]~regout  & (((!C22_reg_num[1] & \data_fx[4]~4 ))))
// \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~34_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[5]~5 ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[4]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~34_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[1] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y13_N4
cyclone_lcell \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~4  & ((\addr_fx[5]~combout ) # ((!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[2]~regout )))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~4  & (((\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[2]~regout  & 
// \addr_fx[4]~combout ))))

	.clk(gnd),
	.dataa(\addr_fx[5]~combout ),
	.datab(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~4 ),
	.datac(\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\addr_fx[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~5 .lut_mask = "bc8c";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y13_N1
cyclone_lcell \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~2  & ((\addr_fx[7]~combout ))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~2  & (\addr_fx[6]~combout )))) # 
// (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\addr_fx[6]~combout ),
	.datab(\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\addr_fx[7]~combout ),
	.datad(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~3 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y13_N2
cyclone_lcell \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[1]~regout  & (((C22_reg_num[3]) # (\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~3_combout )))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~5_combout  & 
// (!C22_reg_num[3])))
// \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~34_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~5_combout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~34_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[3] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y13_N6
cyclone_lcell \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[0]~regout  & ((\ctl_fx[0]~combout ) # ((\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[2]~regout )))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[0]~regout  & 
// (((!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[2]~regout  & \addr_fx[8]~combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\ctl_fx[0]~combout ),
	.datac(\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\addr_fx[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~0 .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y13_N7
cyclone_lcell \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[4]~combout ))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[3]~combout )))) # 
// (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\ctl_fx[3]~combout ),
	.datab(\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\ctl_fx[4]~combout ),
	.datad(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~1 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y13_N8
cyclone_lcell \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[0]~regout  & ((\ctl_fx[2]~combout ) # ((\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[2]~regout )))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[0]~regout  & (((\ctl_fx[1]~combout  & 
// !\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[2]~regout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\ctl_fx[2]~combout ),
	.datac(\ctl_fx[1]~combout ),
	.datad(\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~7 .lut_mask = "aad8";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y13_N3
cyclone_lcell \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~6  & ((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~7_combout ))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~6  & 
// (\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~1_combout )))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~1_combout ),
	.datac(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~7_combout ),
	.datad(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~8 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y9_N4
cyclone_lcell \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[1]~regout ) # ((\data_fx[9]~9 )))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[1]~regout  & (\data_fx[8]~8 )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[8]~8 ),
	.datad(\data_fx[9]~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~9 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y9_N5
cyclone_lcell \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[11]~11 ))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~9_combout  & (\data_fx[10]~10 )))) # 
// (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~9_combout ))))

	.clk(gnd),
	.dataa(\data_fx[10]~10 ),
	.datab(\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[11]~11 ),
	.datad(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~10 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y5_N1
cyclone_lcell \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[0]~regout  & (\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[1]~regout )) # (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[1]~regout  & 
// (\data_fx[14]~14 )) # (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[1]~regout  & ((\data_fx[12]~12 )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[14]~14 ),
	.datad(\data_fx[12]~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~16 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y5_N2
cyclone_lcell \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[15]~15 ))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~16_combout  & (\data_fx[13]~13 )))) # 
// (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[13]~13 ),
	.datac(\data_fx[15]~15 ),
	.datad(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~17 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y13_N5
cyclone_lcell \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[0]~regout  & 
// (\data_fx[1]~1 )) # (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[0]~0 )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[1]~1 ),
	.datac(\data_fx[0]~0 ),
	.datad(\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~13 .lut_mask = "ee50";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y13_N6
cyclone_lcell \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[3]~3 ))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~13_combout  & (\data_fx[2]~2 )))) # 
// (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[2]~2 ),
	.datac(\data_fx[3]~3 ),
	.datad(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~14 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y13_N6
cyclone_lcell \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~11  & ((\data_fx[7]~7 ))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~11  & (\data_fx[6]~6 )))) # 
// (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~11 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[6]~6 ),
	.datac(\data_fx[7]~7 ),
	.datad(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~12 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y13_N7
cyclone_lcell \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[2]~regout )))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[2]~regout  & 
// ((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~12_combout ))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~14_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~14_combout ),
	.datac(\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~15 .lut_mask = "f4a4";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y13_N8
cyclone_lcell \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~15_combout  & ((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~17_combout ))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~15_combout  & 
// (\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~10_combout )))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~10_combout ),
	.datac(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~17_combout ),
	.datad(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~18 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y13_N9
cyclone_lcell \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~19  = ((C22_reg_num[4] & (\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~8_combout )) # (!C22_reg_num[4] & ((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~18_combout ))))
// \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~34_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~8_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~34_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[4] .lut_mask = "cfc0";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y11_N2
cyclone_lcell \GEN_MEM_MUX:21:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:21:MEM_MUX_X|mem_mux_oe~0  = ((C22_reg_en & ((\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[4]~regout ) # (GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[4]~regout ),
	.datab(vcc),
	.datac(\reg_data[5]~combout ),
	.datad(\data_dir~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~34_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:21:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:21:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101001));
// synopsys translate_off
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|reg_en .lut_mask = "f0a0";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:21:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y11_N4
cyclone_lcell \Equal0~26 (
// Equation(s):
// \Equal0~26_combout  = (\reg_addr[1]~combout  & (((\Equal0~25_combout  & !\reg_addr[0]~combout ))))

	.clk(gnd),
	.dataa(\reg_addr[1]~combout ),
	.datab(vcc),
	.datac(\Equal0~25_combout ),
	.datad(\reg_addr[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \Equal0~26 .lut_mask = "00a0";
// defparam \Equal0~26 .operation_mode = "normal";
// defparam \Equal0~26 .output_mode = "comb_only";
// defparam \Equal0~26 .register_cascade_mode = "off";
// defparam \Equal0~26 .sum_lutc_input = "datac";
// defparam \Equal0~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y13_N8
cyclone_lcell \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[2]~regout  & (((C23_reg_num[0])))) # (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[2]~regout  & ((C23_reg_num[0] & (\addr_fx[1]~combout )) # (!C23_reg_num[0] & ((\addr_fx[0]~combout )))))
// \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~26_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[1]~combout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~26_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[0] .lut_mask = "e5e0";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y13_N3
cyclone_lcell \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[0]~regout  & (((C23_reg_num[2]) # (\addr_fx[3]~combout )))) # (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[0]~regout  & (\addr_fx[2]~combout  & (!C23_reg_num[2])))
// \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~26_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\addr_fx[2]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~26_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[2] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y13_N2
cyclone_lcell \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[0]~regout  & 
// (\ctl_fx[2]~combout )) # (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[0]~regout  & ((\ctl_fx[1]~combout )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\ctl_fx[2]~combout ),
	.datad(\ctl_fx[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~7 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y13_N7
cyclone_lcell \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[5]~5 ) # ((C23_reg_num[1])))) # (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[0]~regout  & (((!C23_reg_num[1] & \data_fx[4]~4 ))))
// \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~26_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[5]~5 ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[4]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~26_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[1] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y13_N4
cyclone_lcell \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~2  & (\addr_fx[7]~combout )) # (!\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~2  & ((\addr_fx[6]~combout ))))) # 
// (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\addr_fx[7]~combout ),
	.datab(\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\addr_fx[6]~combout ),
	.datad(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~3 .lut_mask = "bbc0";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y13_N6
cyclone_lcell \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~4  & ((\addr_fx[5]~combout ))) # (!\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~4  & (\addr_fx[4]~combout )))) # 
// (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[4]~combout ),
	.datac(\addr_fx[5]~combout ),
	.datad(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~5 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y13_N5
cyclone_lcell \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~3_combout ) # ((C23_reg_num[3])))) # (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[1]~regout  & (((!C23_reg_num[3] & 
// \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~5_combout ))))
// \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~26_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~3_combout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~26_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[3] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y13_N5
cyclone_lcell \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[2]~regout ) # ((\ctl_fx[0]~combout )))) # (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[2]~regout  & ((\addr_fx[8]~combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\ctl_fx[0]~combout ),
	.datad(\addr_fx[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~0 .lut_mask = "b9a8";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y13_N6
cyclone_lcell \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[4]~combout )) # (!\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[3]~combout ))))) # 
// (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\ctl_fx[4]~combout ),
	.datab(\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\ctl_fx[3]~combout ),
	.datad(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~1 .lut_mask = "bbc0";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y13_N3
cyclone_lcell \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~6  & (\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~7_combout )) # (!\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~6  & 
// ((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~1_combout ))))) # (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~7_combout ),
	.datab(\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~6 ),
	.datad(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~8 .lut_mask = "bcb0";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y13_N7
cyclone_lcell \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[0]~regout  & (((\data_fx[1]~1 ) # (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[1]~regout )))) # (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[0]~0  & 
// ((!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[1]~regout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[0]~0 ),
	.datac(\data_fx[1]~1 ),
	.datad(\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~13 .lut_mask = "aae4";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y13_N0
cyclone_lcell \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~13_combout  & (\data_fx[3]~3 )) # (!\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[2]~2 ))))) # 
// (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\data_fx[3]~3 ),
	.datab(\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~13_combout ),
	.datad(\data_fx[2]~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~14 .lut_mask = "bcb0";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y13_N8
cyclone_lcell \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~11  & (\data_fx[7]~7 )) # (!\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~11  & ((\data_fx[6]~6 ))))) # 
// (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~11 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[7]~7 ),
	.datac(\data_fx[6]~6 ),
	.datad(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~12 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y13_N9
cyclone_lcell \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[3]~regout ) # ((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~12_combout )))) # (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[2]~regout  & 
// (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[3]~regout  & (\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~14_combout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~14_combout ),
	.datad(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~15 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y11_N1
cyclone_lcell \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[9]~9 
// ))) # (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[8]~8 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[8]~8 ),
	.datad(\data_fx[9]~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~9 .lut_mask = "dc98";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y11_N2
cyclone_lcell \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~9_combout  & (\data_fx[11]~11 )) # (!\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[10]~10 ))))) # 
// (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~9_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[11]~11 ),
	.datac(\data_fx[10]~10 ),
	.datad(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~10 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y10_N8
cyclone_lcell \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[0]~regout  & (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[1]~regout )) # (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[1]~regout  & 
// ((\data_fx[14]~14 ))) # (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[1]~regout  & (\data_fx[12]~12 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[12]~12 ),
	.datad(\data_fx[14]~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~16 .lut_mask = "dc98";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y10_N9
cyclone_lcell \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~16_combout  & (\data_fx[15]~15 )) # (!\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[13]~13 ))))) # 
// (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[15]~15 ),
	.datac(\data_fx[13]~13 ),
	.datad(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~17 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y13_N0
cyclone_lcell \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~15_combout  & (((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~17_combout )) # (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[3]~regout ))) # (!\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~15_combout  & 
// (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[3]~regout  & (\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~10_combout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~15_combout ),
	.datab(\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~10_combout ),
	.datad(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~18 .lut_mask = "ea62";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y13_N4
cyclone_lcell \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~19  = ((C23_reg_num[4] & (\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~8_combout )) # (!C23_reg_num[4] & ((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~18_combout ))))
// \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~26_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~8_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~26_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[4] .lut_mask = "cfc0";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y12_N5
cyclone_lcell \GEN_MEM_MUX:22:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:22:MEM_MUX_X|mem_mux_oe~0  = ((C23_reg_en & ((\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[4]~regout ) # (GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[4]~regout ),
	.datab(vcc),
	.datac(\reg_data[5]~combout ),
	.datad(\data_dir~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~26_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:22:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:22:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101001));
// synopsys translate_off
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|reg_en .lut_mask = "f0a0";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:22:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y11_N7
cyclone_lcell \Equal0~42 (
// Equation(s):
// \Equal0~42_combout  = (\reg_addr[1]~combout  & (((\Equal0~25_combout  & \reg_addr[0]~combout ))))

	.clk(gnd),
	.dataa(\reg_addr[1]~combout ),
	.datab(vcc),
	.datac(\Equal0~25_combout ),
	.datad(\reg_addr[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \Equal0~42 .lut_mask = "a000";
// defparam \Equal0~42 .operation_mode = "normal";
// defparam \Equal0~42 .output_mode = "comb_only";
// defparam \Equal0~42 .register_cascade_mode = "off";
// defparam \Equal0~42 .sum_lutc_input = "datac";
// defparam \Equal0~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y11_N9
cyclone_lcell \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[2]~regout  & (((C24_reg_num[0])))) # (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[2]~regout  & ((C24_reg_num[0] & (\addr_fx[1]~combout )) # (!C24_reg_num[0] & ((\addr_fx[0]~combout )))))
// \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~42_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[1]~combout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~42_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[0] .lut_mask = "e5e0";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y13_N3
cyclone_lcell \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[0]~regout  & (((C24_reg_num[2]) # (\addr_fx[3]~combout )))) # (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[0]~regout  & (\addr_fx[2]~combout  & (!C24_reg_num[2])))
// \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~42_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\addr_fx[2]~combout ),
	.datab(\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~42_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[2] .lut_mask = "cec2";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y13_N4
cyclone_lcell \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~2  & ((\addr_fx[7]~combout ))) # (!\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~2  & (\addr_fx[6]~combout )))) # 
// (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\addr_fx[6]~combout ),
	.datab(\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\addr_fx[7]~combout ),
	.datad(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~3 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y11_N2
cyclone_lcell \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~11  = (C24_reg_num[1] & (((\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[0]~regout )))) # (!C24_reg_num[1] & ((\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[5]~5 ))) # (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[0]~regout  & 
// (\data_fx[4]~4 ))))
// \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~42_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\data_fx[4]~4 ),
	.datab(\data_fx[5]~5 ),
	.datac(\reg_data[1]~combout ),
	.datad(\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~42_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[1] .lut_mask = "fc0a";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y11_N1
cyclone_lcell \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~4  & (\addr_fx[5]~combout )) # (!\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~4  & ((\addr_fx[4]~combout ))))) # 
// (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[5]~combout ),
	.datac(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~4 ),
	.datad(\addr_fx[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~5 .lut_mask = "dad0";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y11_N2
cyclone_lcell \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~3_combout ) # ((C24_reg_num[3])))) # (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[1]~regout  & (((!C24_reg_num[3] & 
// \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~5_combout ))))
// \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~42_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~3_combout ),
	.datab(\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~42_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[3] .lut_mask = "cbc8";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y11_N7
cyclone_lcell \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[1]~regout ) # ((\data_fx[9]~9 )))) # (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[1]~regout  & (\data_fx[8]~8 )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[8]~8 ),
	.datad(\data_fx[9]~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~9 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y11_N6
cyclone_lcell \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[11]~11 ))) # (!\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~9_combout  & (\data_fx[10]~10 )))) # 
// (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~9_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[10]~10 ),
	.datac(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~9_combout ),
	.datad(\data_fx[11]~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~10 .lut_mask = "f858";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y11_N9
cyclone_lcell \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~11  & ((\data_fx[7]~7 ) # ((!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[1]~regout )))) # (!\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~11  & (((\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[1]~regout  & 
// \data_fx[6]~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~11 ),
	.datab(\data_fx[7]~7 ),
	.datac(\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[1]~regout ),
	.datad(\data_fx[6]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~12 .lut_mask = "da8a";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y11_N0
cyclone_lcell \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[0]~regout  & 
// (\data_fx[1]~1 )) # (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[0]~0 )))))

	.clk(gnd),
	.dataa(\data_fx[1]~1 ),
	.datab(\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[0]~0 ),
	.datad(\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~13 .lut_mask = "ee30";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y11_N1
cyclone_lcell \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[3]~3 ) # ((!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[1]~regout )))) # (!\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~13_combout  & 
// (((\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[1]~regout  & \data_fx[2]~2 ))))

	.clk(gnd),
	.dataa(\data_fx[3]~3 ),
	.datab(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~13_combout ),
	.datac(\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[1]~regout ),
	.datad(\data_fx[2]~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~14 .lut_mask = "bc8c";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y11_N8
cyclone_lcell \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[3]~regout  & (\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[2]~regout )) # (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[2]~regout  & 
// (\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~12_combout )) # (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~14_combout )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~12_combout ),
	.datad(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~15 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y3_N7
cyclone_lcell \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[0]~regout  & (\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[1]~regout )) # (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[1]~regout  & 
// ((\data_fx[14]~14 ))) # (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[1]~regout  & (\data_fx[12]~12 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[12]~12 ),
	.datad(\data_fx[14]~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~16 .lut_mask = "dc98";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y3_N8
cyclone_lcell \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~16_combout  & (\data_fx[15]~15 )) # (!\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[13]~13 ))))) # 
// (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[15]~15 ),
	.datac(\data_fx[13]~13 ),
	.datad(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~17 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y11_N3
cyclone_lcell \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~15_combout  & ((\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~17_combout ))) # (!\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~15_combout  & 
// (\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~10_combout )))) # (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~10_combout ),
	.datac(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~15_combout ),
	.datad(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~18 .lut_mask = "f858";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y11_N4
cyclone_lcell \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[2]~regout ) # (\ctl_fx[2]~combout )))) # (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[0]~regout  & (\ctl_fx[1]~combout  & 
// (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[2]~regout )))

	.clk(gnd),
	.dataa(\ctl_fx[1]~combout ),
	.datab(\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\ctl_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~7 .lut_mask = "cec2";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y11_N8
cyclone_lcell \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[2]~regout ) # ((\ctl_fx[0]~combout )))) # (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[2]~regout  & ((\addr_fx[8]~combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\ctl_fx[0]~combout ),
	.datad(\addr_fx[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~0 .lut_mask = "b9a8";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y11_N9
cyclone_lcell \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[4]~combout )) # (!\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[3]~combout ))))) # 
// (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\ctl_fx[4]~combout ),
	.datab(\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\ctl_fx[3]~combout ),
	.datad(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~1 .lut_mask = "bbc0";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y11_N5
cyclone_lcell \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~6  & (\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~7_combout )) # (!\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~6  & 
// ((\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~1_combout ))))) # (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~7_combout ),
	.datac(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~6 ),
	.datad(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~8 .lut_mask = "dad0";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y11_N6
cyclone_lcell \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~19  = ((C24_reg_num[4] & ((\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~8_combout ))) # (!C24_reg_num[4] & (\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~18_combout )))
// \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~42_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~18_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~42_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[4] .lut_mask = "fc0c";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y13_N2
cyclone_lcell \GEN_MEM_MUX:23:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:23:MEM_MUX_X|mem_mux_oe~0  = ((C24_reg_en & ((\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[4]~regout ) # (GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[4]~regout ),
	.datab(vcc),
	.datac(\reg_data[5]~combout ),
	.datad(\data_dir~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~42_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:23:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:23:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101001));
// synopsys translate_off
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|reg_en .lut_mask = "f0a0";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:23:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y10_N1
cyclone_lcell \Equal0~27 (
// Equation(s):
// \Equal0~27_combout  = (!\reg_addr[2]~combout  & (\reg_addr[3]~combout  & (!\reg_addr[5]~combout  & \reg_addr[4]~combout )))

	.clk(gnd),
	.dataa(\reg_addr[2]~combout ),
	.datab(\reg_addr[3]~combout ),
	.datac(\reg_addr[5]~combout ),
	.datad(\reg_addr[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Equal0~27 .lut_mask = "0400";
// defparam \Equal0~27 .operation_mode = "normal";
// defparam \Equal0~27 .output_mode = "comb_only";
// defparam \Equal0~27 .register_cascade_mode = "off";
// defparam \Equal0~27 .sum_lutc_input = "datac";
// defparam \Equal0~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N7
cyclone_lcell \Equal0~38 (
// Equation(s):
// \Equal0~38_combout  = (\Equal0~27_combout  & (((!\reg_addr[0]~combout  & !\reg_addr[1]~combout ))))

	.clk(gnd),
	.dataa(\Equal0~27_combout ),
	.datab(vcc),
	.datac(\reg_addr[0]~combout ),
	.datad(\reg_addr[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~38_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \Equal0~38 .lut_mask = "000a";
// defparam \Equal0~38 .operation_mode = "normal";
// defparam \Equal0~38 .output_mode = "comb_only";
// defparam \Equal0~38 .register_cascade_mode = "off";
// defparam \Equal0~38 .sum_lutc_input = "datac";
// defparam \Equal0~38 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N1
cyclone_lcell \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~4  = (C25_reg_num[0] & (((\addr_fx[1]~combout ) # (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[2]~regout )))) # (!C25_reg_num[0] & (\addr_fx[0]~combout  & ((!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[2]~regout ))))
// \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~38_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\addr_fx[0]~combout ),
	.datab(\addr_fx[1]~combout ),
	.datac(\reg_data[0]~combout ),
	.datad(\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~38_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[0] .lut_mask = "f0ca";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y10_N4
cyclone_lcell \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[0]~regout  & (((C25_reg_num[2]) # (\addr_fx[3]~combout )))) # (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[0]~regout  & (\addr_fx[2]~combout  & (!C25_reg_num[2])))
// \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~38_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\addr_fx[2]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~38_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[2] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y10_N8
cyclone_lcell \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~4  & (\addr_fx[5]~combout )) # (!\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~4  & ((\addr_fx[4]~combout ))))) # 
// (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\addr_fx[5]~combout ),
	.datab(\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\addr_fx[4]~combout ),
	.datad(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~5 .lut_mask = "bbc0";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N5
cyclone_lcell \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[0]~regout  & (((C25_reg_num[1]) # (\data_fx[5]~5 )))) # (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[4]~4  & (!C25_reg_num[1])))
// \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~38_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[4]~4 ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[5]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~38_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[1] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y10_N0
cyclone_lcell \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~2  & ((\addr_fx[7]~combout ))) # (!\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~2  & (\addr_fx[6]~combout )))) # 
// (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[6]~combout ),
	.datac(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~2 ),
	.datad(\addr_fx[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~3 .lut_mask = "f858";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N1
cyclone_lcell \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[1]~regout  & (((C25_reg_num[3]) # (\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~3_combout )))) # (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~5_combout  & 
// (!C25_reg_num[3])))
// \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~38_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~5_combout ),
	.datab(\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~38_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[3] .lut_mask = "cec2";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y10_N7
cyclone_lcell \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[2]~regout ) # (\ctl_fx[2]~combout )))) # (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[0]~regout  & (\ctl_fx[1]~combout  & 
// (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[2]~regout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\ctl_fx[1]~combout ),
	.datac(\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\ctl_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~7 .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N5
cyclone_lcell \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[2]~regout ) # ((\ctl_fx[0]~combout )))) # (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[2]~regout  & (\addr_fx[8]~combout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\addr_fx[8]~combout ),
	.datad(\ctl_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~0 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N2
cyclone_lcell \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[4]~combout ) # ((!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[2]~regout )))) # (!\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~0_combout  & 
// (((\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[2]~regout  & \ctl_fx[3]~combout ))))

	.clk(gnd),
	.dataa(\ctl_fx[4]~combout ),
	.datab(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~0_combout ),
	.datac(\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\ctl_fx[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~1 .lut_mask = "bc8c";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N5
cyclone_lcell \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~6  & (((\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~7_combout )) # (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[3]~regout ))) # (!\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~6  & 
// (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~1_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~6 ),
	.datab(\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~7_combout ),
	.datad(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~8 .lut_mask = "e6a2";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N1
cyclone_lcell \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[0]~regout  & (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[1]~regout )) # (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[1]~regout  & 
// (\data_fx[14]~14 )) # (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[1]~regout  & ((\data_fx[12]~12 )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[14]~14 ),
	.datad(\data_fx[12]~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~16 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N3
cyclone_lcell \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[15]~15 ))) # (!\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~16_combout  & (\data_fx[13]~13 )))) # 
// (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[13]~13 ),
	.datac(\data_fx[15]~15 ),
	.datad(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~17 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N4
cyclone_lcell \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~11  & ((\data_fx[7]~7 ))) # (!\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~11  & (\data_fx[6]~6 )))) # 
// (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~11 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[6]~6 ),
	.datac(\data_fx[7]~7 ),
	.datad(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~12 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y12_N1
cyclone_lcell \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[0]~regout  & 
// (\data_fx[1]~1 )) # (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[0]~0 )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[1]~1 ),
	.datac(\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\data_fx[0]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~13 .lut_mask = "e5e0";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y12_N2
cyclone_lcell \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~13_combout  & (\data_fx[3]~3 )) # (!\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[2]~2 ))))) # 
// (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[3]~3 ),
	.datac(\data_fx[2]~2 ),
	.datad(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~14 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N8
cyclone_lcell \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~12_combout ) # ((\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[3]~regout )))) # (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[2]~regout  & 
// (((!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[3]~regout  & \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~14_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~12_combout ),
	.datac(\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[3]~regout ),
	.datad(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~15 .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N8
cyclone_lcell \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[0]~regout  & (((\data_fx[9]~9 ) # (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[1]~regout )))) # (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[8]~8  & 
// ((!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[1]~regout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[8]~8 ),
	.datac(\data_fx[9]~9 ),
	.datad(\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~9 .lut_mask = "aae4";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N9
cyclone_lcell \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[11]~11 ))) # (!\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~9_combout  & (\data_fx[10]~10 )))) # 
// (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~9_combout ))))

	.clk(gnd),
	.dataa(\data_fx[10]~10 ),
	.datab(\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[11]~11 ),
	.datad(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~10 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N3
cyclone_lcell \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~15_combout  & (\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~17_combout )) # (!\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~15_combout  & 
// ((\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~10_combout ))))) # (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~17_combout ),
	.datab(\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~15_combout ),
	.datad(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~18 .lut_mask = "bcb0";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N6
cyclone_lcell \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~19  = ((C25_reg_num[4] & (\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~8_combout )) # (!C25_reg_num[4] & ((\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~18_combout ))))
// \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~38_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~8_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~38_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[4] .lut_mask = "cfc0";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y13_N4
cyclone_lcell \GEN_MEM_MUX:24:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:24:MEM_MUX_X|mem_mux_oe~0  = ((C25_reg_en & ((\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[4]~regout ) # (GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[4]~regout ),
	.datac(\reg_data[5]~combout ),
	.datad(\data_dir~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~38_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:24:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:24:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|reg_en .lut_mask = "f0c0";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:24:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y11_N5
cyclone_lcell \Equal0~33 (
// Equation(s):
// \Equal0~33_combout  = ((\Equal0~27_combout  & (!\reg_addr[1]~combout  & \reg_addr[0]~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal0~27_combout ),
	.datac(\reg_addr[1]~combout ),
	.datad(\reg_addr[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \Equal0~33 .lut_mask = "0c00";
// defparam \Equal0~33 .operation_mode = "normal";
// defparam \Equal0~33 .output_mode = "comb_only";
// defparam \Equal0~33 .register_cascade_mode = "off";
// defparam \Equal0~33 .sum_lutc_input = "datac";
// defparam \Equal0~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y11_N9
cyclone_lcell \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[0]~regout  & (((C26_reg_num[2]) # (\addr_fx[3]~combout )))) # (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[0]~regout  & (\addr_fx[2]~combout  & (!C26_reg_num[2])))
// \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~33_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\addr_fx[2]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[2] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y11_N6
cyclone_lcell \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[2]~regout  & (((C26_reg_num[0])))) # (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[2]~regout  & ((C26_reg_num[0] & (\addr_fx[1]~combout )) # (!C26_reg_num[0] & ((\addr_fx[0]~combout )))))
// \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~33_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[1]~combout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[0] .lut_mask = "e5e0";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y11_N7
cyclone_lcell \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[5]~5 ) # ((C26_reg_num[1])))) # (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[0]~regout  & (((!C26_reg_num[1] & \data_fx[4]~4 ))))
// \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~33_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[5]~5 ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[4]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[1] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y11_N4
cyclone_lcell \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~4  & (((\addr_fx[5]~combout )) # (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[2]~regout ))) # (!\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~4  & (\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[2]~regout  & 
// ((\addr_fx[4]~combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~4 ),
	.datab(\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\addr_fx[5]~combout ),
	.datad(\addr_fx[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~5 .lut_mask = "e6a2";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y11_N6
cyclone_lcell \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~2  & (\addr_fx[7]~combout )) # (!\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~2  & ((\addr_fx[6]~combout ))))) # 
// (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\addr_fx[7]~combout ),
	.datab(\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\addr_fx[6]~combout ),
	.datad(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~3 .lut_mask = "bbc0";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y11_N2
cyclone_lcell \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[1]~regout  & (((C26_reg_num[3]) # (\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~3_combout )))) # (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~5_combout  & 
// (!C26_reg_num[3])))
// \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~33_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~5_combout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[3] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y11_N5
cyclone_lcell \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[0]~regout  & 
// (\ctl_fx[0]~combout )) # (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[8]~combout )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\ctl_fx[0]~combout ),
	.datac(\addr_fx[8]~combout ),
	.datad(\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~0 .lut_mask = "ee50";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y11_N2
cyclone_lcell \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[4]~combout )) # (!\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[3]~combout ))))) # 
// (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\ctl_fx[4]~combout ),
	.datac(\ctl_fx[3]~combout ),
	.datad(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~1 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y11_N8
cyclone_lcell \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[2]~regout ) # (\ctl_fx[2]~combout )))) # (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[0]~regout  & (\ctl_fx[1]~combout  & 
// (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[2]~regout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\ctl_fx[1]~combout ),
	.datac(\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\ctl_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~7 .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y11_N3
cyclone_lcell \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~6  & ((\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~7_combout ))) # (!\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~6  & 
// (\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~1_combout )))) # (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~1_combout ),
	.datac(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~7_combout ),
	.datad(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~8 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y10_N9
cyclone_lcell \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[1]~regout )))) # (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[1]~regout  & 
// ((\data_fx[14]~14 ))) # (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[1]~regout  & (\data_fx[12]~12 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[12]~12 ),
	.datac(\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[1]~regout ),
	.datad(\data_fx[14]~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~16 .lut_mask = "f4a4";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y10_N6
cyclone_lcell \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[15]~15 ))) # (!\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~16_combout  & (\data_fx[13]~13 )))) # 
// (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[13]~13 ),
	.datac(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~16_combout ),
	.datad(\data_fx[15]~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~17 .lut_mask = "f858";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y11_N0
cyclone_lcell \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[1]~regout ) # (\data_fx[1]~1 )))) # (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[0]~0  & 
// (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[1]~regout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[0]~0 ),
	.datac(\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[1]~regout ),
	.datad(\data_fx[1]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~13 .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y11_N1
cyclone_lcell \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~13_combout  & (\data_fx[3]~3 )) # (!\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[2]~2 ))))) # 
// (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[3]~3 ),
	.datac(\data_fx[2]~2 ),
	.datad(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~14 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y11_N0
cyclone_lcell \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~11  & ((\data_fx[7]~7 ))) # (!\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~11  & (\data_fx[6]~6 )))) # 
// (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~11 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[6]~6 ),
	.datac(\data_fx[7]~7 ),
	.datad(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~12 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y11_N7
cyclone_lcell \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[3]~regout ) # (\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~12_combout )))) # (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[2]~regout  & 
// (\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~14_combout  & (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[3]~regout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~14_combout ),
	.datab(\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[3]~regout ),
	.datad(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~15 .lut_mask = "cec2";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y10_N0
cyclone_lcell \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[9]~9 ) # ((\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[1]~regout )))) # (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[0]~regout  & 
// (((!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[1]~regout  & \data_fx[8]~8 ))))

	.clk(gnd),
	.dataa(\data_fx[9]~9 ),
	.datab(\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[1]~regout ),
	.datad(\data_fx[8]~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~9 .lut_mask = "cbc8";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y10_N3
cyclone_lcell \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~9_combout  & (\data_fx[11]~11 )) # (!\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[10]~10 ))))) # 
// (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~9_combout ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~9_combout ),
	.datac(\data_fx[11]~11 ),
	.datad(\data_fx[10]~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~10 .lut_mask = "e6c4";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y11_N5
cyclone_lcell \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~15_combout  & (\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~17_combout )) # (!\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~15_combout  & 
// ((\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~10_combout ))))) # (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~17_combout ),
	.datac(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~15_combout ),
	.datad(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~18 .lut_mask = "dad0";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y11_N8
cyclone_lcell \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~19  = ((C26_reg_num[4] & (\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~8_combout )) # (!C26_reg_num[4] & ((\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~18_combout ))))
// \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~33_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~8_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[4] .lut_mask = "cfc0";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y12_N4
cyclone_lcell \GEN_MEM_MUX:25:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:25:MEM_MUX_X|mem_mux_oe~0  = ((C26_reg_en & ((\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[4]~regout ) # (GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[4]~regout ),
	.datab(vcc),
	.datac(\reg_data[5]~combout ),
	.datad(\data_dir~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:25:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:25:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101001));
// synopsys translate_off
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|reg_en .lut_mask = "f0a0";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:25:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y11_N8
cyclone_lcell \Equal0~28 (
// Equation(s):
// \Equal0~28_combout  = (\reg_addr[1]~combout  & (((\Equal0~27_combout  & !\reg_addr[0]~combout ))))

	.clk(gnd),
	.dataa(\reg_addr[1]~combout ),
	.datab(vcc),
	.datac(\Equal0~27_combout ),
	.datad(\reg_addr[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \Equal0~28 .lut_mask = "00a0";
// defparam \Equal0~28 .operation_mode = "normal";
// defparam \Equal0~28 .output_mode = "comb_only";
// defparam \Equal0~28 .register_cascade_mode = "off";
// defparam \Equal0~28 .sum_lutc_input = "datac";
// defparam \Equal0~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y13_N5
cyclone_lcell \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~4  = (C27_reg_num[0] & (((\addr_fx[1]~combout ) # (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[2]~regout )))) # (!C27_reg_num[0] & (\addr_fx[0]~combout  & ((!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[2]~regout ))))
// \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~28_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\addr_fx[0]~combout ),
	.datab(\addr_fx[1]~combout ),
	.datac(\reg_data[0]~combout ),
	.datad(\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~28_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[0] .lut_mask = "f0ca";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y13_N0
cyclone_lcell \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[3]~combout ) # ((C27_reg_num[2])))) # (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[0]~regout  & (((!C27_reg_num[2] & \addr_fx[2]~combout ))))
// \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~28_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\addr_fx[3]~combout ),
	.datab(\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~28_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[2] .lut_mask = "cbc8";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y13_N1
cyclone_lcell \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~4  & (\addr_fx[5]~combout )) # (!\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~4  & ((\addr_fx[4]~combout ))))) # 
// (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\addr_fx[5]~combout ),
	.datab(\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~4 ),
	.datad(\addr_fx[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~5 .lut_mask = "bcb0";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y13_N6
cyclone_lcell \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~11  = (C27_reg_num[1] & (((\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[0]~regout )))) # (!C27_reg_num[1] & ((\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[5]~5 )) # (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[0]~regout  & 
// ((\data_fx[4]~4 )))))
// \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~28_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\data_fx[5]~5 ),
	.datab(\data_fx[4]~4 ),
	.datac(\reg_data[1]~combout ),
	.datad(\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~28_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[1] .lut_mask = "fa0c";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y13_N6
cyclone_lcell \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~2  & ((\addr_fx[7]~combout ) # ((!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[2]~regout )))) # (!\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~2  & (((\addr_fx[6]~combout  & 
// \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[2]~regout ))))

	.clk(gnd),
	.dataa(\addr_fx[7]~combout ),
	.datab(\addr_fx[6]~combout ),
	.datac(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~2 ),
	.datad(\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~3 .lut_mask = "acf0";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y13_N7
cyclone_lcell \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[1]~regout  & (((C27_reg_num[3]) # (\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~3_combout )))) # (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~5_combout  & 
// (!C27_reg_num[3])))
// \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~28_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~5_combout ),
	.datab(\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~28_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[3] .lut_mask = "cec2";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y13_N4
cyclone_lcell \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[0]~regout  & 
// ((\ctl_fx[2]~combout ))) # (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[0]~regout  & (\ctl_fx[1]~combout ))))

	.clk(gnd),
	.dataa(\ctl_fx[1]~combout ),
	.datab(\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\ctl_fx[2]~combout ),
	.datad(\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~7 .lut_mask = "fc22";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y13_N7
cyclone_lcell \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[2]~regout ) # ((\ctl_fx[0]~combout )))) # (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[2]~regout  & ((\addr_fx[8]~combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\ctl_fx[0]~combout ),
	.datad(\addr_fx[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~0 .lut_mask = "b9a8";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y13_N8
cyclone_lcell \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[4]~combout )) # (!\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[3]~combout ))))) # 
// (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\ctl_fx[4]~combout ),
	.datab(\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\ctl_fx[3]~combout ),
	.datad(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~1 .lut_mask = "bbc0";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y13_N8
cyclone_lcell \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~6  & (\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~7_combout )) # (!\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~6  & 
// ((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~1_combout ))))) # (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~7_combout ),
	.datac(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~1_combout ),
	.datad(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~8 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y10_N5
cyclone_lcell \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[9]~9 ) # ((\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[1]~regout )))) # (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[0]~regout  & 
// (((!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[1]~regout  & \data_fx[8]~8 ))))

	.clk(gnd),
	.dataa(\data_fx[9]~9 ),
	.datab(\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[1]~regout ),
	.datad(\data_fx[8]~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~9 .lut_mask = "cbc8";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y10_N6
cyclone_lcell \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~9_combout  & (\data_fx[11]~11 )) # (!\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[10]~10 ))))) # 
// (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~9_combout ))))

	.clk(gnd),
	.dataa(\data_fx[11]~11 ),
	.datab(\data_fx[10]~10 ),
	.datac(\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[1]~regout ),
	.datad(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~10 .lut_mask = "afc0";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y6_N1
cyclone_lcell \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[0]~regout  & (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[1]~regout )) # (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[1]~regout  & 
// (\data_fx[14]~14 )) # (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[1]~regout  & ((\data_fx[12]~12 )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[14]~14 ),
	.datad(\data_fx[12]~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~16 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y6_N2
cyclone_lcell \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[15]~15 ))) # (!\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~16_combout  & (\data_fx[13]~13 )))) # 
// (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\data_fx[13]~13 ),
	.datab(\data_fx[15]~15 ),
	.datac(\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~17 .lut_mask = "cfa0";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y13_N2
cyclone_lcell \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[1]~1 
// )) # (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[0]~0 )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[1]~1 ),
	.datad(\data_fx[0]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~13 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y13_N3
cyclone_lcell \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~13_combout  & (\data_fx[3]~3 )) # (!\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[2]~2 ))))) # 
// (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[3]~3 ),
	.datac(\data_fx[2]~2 ),
	.datad(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~14 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y13_N3
cyclone_lcell \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~11  & ((\data_fx[7]~7 ))) # (!\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~11  & (\data_fx[6]~6 )))) # 
// (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~11 ))))

	.clk(gnd),
	.dataa(\data_fx[6]~6 ),
	.datab(\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[7]~7 ),
	.datad(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~12 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y13_N0
cyclone_lcell \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[3]~regout  & (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[2]~regout )) # (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[2]~regout  & 
// ((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~12_combout ))) # (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~14_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~14_combout ),
	.datad(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~15 .lut_mask = "dc98";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y13_N5
cyclone_lcell \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~15_combout  & ((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~17_combout ))) # (!\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~15_combout  & 
// (\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~10_combout )))) # (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~10_combout ),
	.datac(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~17_combout ),
	.datad(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~18 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y13_N9
cyclone_lcell \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~19  = ((C27_reg_num[4] & (\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~8_combout )) # (!C27_reg_num[4] & ((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~18_combout ))))
// \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~28_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~8_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~28_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[4] .lut_mask = "cfc0";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y13_N2
cyclone_lcell \GEN_MEM_MUX:26:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:26:MEM_MUX_X|mem_mux_oe~0  = ((C27_reg_en & ((\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[4]~regout ) # (GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[4]~regout ),
	.datac(\reg_data[5]~combout ),
	.datad(\data_dir~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~28_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:26:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:26:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|reg_en .lut_mask = "f0c0";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:26:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y10_N9
cyclone_lcell \Equal0~41 (
// Equation(s):
// \Equal0~41_combout  = (\Equal0~27_combout  & (((\reg_addr[0]~combout  & \reg_addr[1]~combout ))))

	.clk(gnd),
	.dataa(\Equal0~27_combout ),
	.datab(vcc),
	.datac(\reg_addr[0]~combout ),
	.datad(\reg_addr[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \Equal0~41 .lut_mask = "a000";
// defparam \Equal0~41 .operation_mode = "normal";
// defparam \Equal0~41 .output_mode = "comb_only";
// defparam \Equal0~41 .register_cascade_mode = "off";
// defparam \Equal0~41 .sum_lutc_input = "datac";
// defparam \Equal0~41 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N2
cyclone_lcell \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[2]~regout  & (((C28_reg_num[0])))) # (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[2]~regout  & ((C28_reg_num[0] & ((\addr_fx[1]~combout ))) # (!C28_reg_num[0] & (\addr_fx[0]~combout ))))
// \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~41_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[0]~combout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~41_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[0] .lut_mask = "f4a4";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N0
cyclone_lcell \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[3]~combout ) # ((C28_reg_num[2])))) # (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[0]~regout  & (((!C28_reg_num[2] & \addr_fx[2]~combout ))))
// \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~41_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\addr_fx[3]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~41_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[2] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N3
cyclone_lcell \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[0]~regout  & 
// ((\ctl_fx[2]~combout ))) # (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[0]~regout  & (\ctl_fx[1]~combout ))))

	.clk(gnd),
	.dataa(\ctl_fx[1]~combout ),
	.datab(\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\ctl_fx[2]~combout ),
	.datad(\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~7 .lut_mask = "fc22";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N4
cyclone_lcell \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[0]~regout  & 
// (\ctl_fx[0]~combout )) # (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[8]~combout )))))

	.clk(gnd),
	.dataa(\ctl_fx[0]~combout ),
	.datab(\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\addr_fx[8]~combout ),
	.datad(\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~0 .lut_mask = "ee30";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N6
cyclone_lcell \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[4]~combout ) # ((!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[2]~regout )))) # (!\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~0_combout  & 
// (((\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[2]~regout  & \ctl_fx[3]~combout ))))

	.clk(gnd),
	.dataa(\ctl_fx[4]~combout ),
	.datab(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~0_combout ),
	.datac(\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\ctl_fx[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~1 .lut_mask = "bc8c";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N2
cyclone_lcell \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[5]~5 ) # ((C28_reg_num[1])))) # (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[0]~regout  & (((!C28_reg_num[1] & \data_fx[4]~4 ))))
// \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~41_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\data_fx[5]~5 ),
	.datab(\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[4]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~41_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[1] .lut_mask = "cbc8";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N1
cyclone_lcell \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~2  & ((\addr_fx[7]~combout ))) # (!\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~2  & (\addr_fx[6]~combout )))) # 
// (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[6]~combout ),
	.datac(\addr_fx[7]~combout ),
	.datad(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~3 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N3
cyclone_lcell \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~4  & ((\addr_fx[5]~combout ))) # (!\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~4  & (\addr_fx[4]~combout )))) # 
// (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[4]~combout ),
	.datac(\addr_fx[5]~combout ),
	.datad(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~5 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N4
cyclone_lcell \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~3_combout ) # ((C28_reg_num[3])))) # (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[1]~regout  & (((!C28_reg_num[3] & 
// \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~5_combout ))))
// \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~41_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~3_combout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~41_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[3] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N5
cyclone_lcell \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~6  & (\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~7_combout )) # (!\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~6  & 
// ((\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~1_combout ))))) # (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~7_combout ),
	.datab(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~1_combout ),
	.datac(\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[3]~regout ),
	.datad(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~8 .lut_mask = "afc0";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N6
cyclone_lcell \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~11  & ((\data_fx[7]~7 ) # ((!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[1]~regout )))) # (!\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~11  & (((\data_fx[6]~6  & 
// \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[1]~regout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~11 ),
	.datab(\data_fx[7]~7 ),
	.datac(\data_fx[6]~6 ),
	.datad(\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~12 .lut_mask = "d8aa";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y11_N1
cyclone_lcell \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[1]~1 
// )) # (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[0]~0 )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[1]~1 ),
	.datad(\data_fx[0]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~13 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y11_N2
cyclone_lcell \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[3]~3 ))) # (!\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~13_combout  & (\data_fx[2]~2 )))) # 
// (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[2]~2 ),
	.datac(\data_fx[3]~3 ),
	.datad(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~14 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N9
cyclone_lcell \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~12_combout ) # ((\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[3]~regout )))) # (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[2]~regout  & 
// (((!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[3]~regout  & \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~14_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~12_combout ),
	.datac(\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[3]~regout ),
	.datad(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~15 .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y11_N2
cyclone_lcell \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[9]~9 
// ))) # (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[8]~8 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[8]~8 ),
	.datad(\data_fx[9]~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~9 .lut_mask = "dc98";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y11_N3
cyclone_lcell \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[11]~11 ))) # (!\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~9_combout  & (\data_fx[10]~10 )))) # 
// (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~9_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[10]~10 ),
	.datac(\data_fx[11]~11 ),
	.datad(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~10 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y5_N7
cyclone_lcell \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[0]~regout ) # ((\data_fx[14]~14 )))) # (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[1]~regout  & 
// (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[12]~12 )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[12]~12 ),
	.datad(\data_fx[14]~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~16 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y5_N8
cyclone_lcell \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~16_combout  & (\data_fx[15]~15 )) # (!\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[13]~13 ))))) # 
// (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\data_fx[15]~15 ),
	.datab(\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[13]~13 ),
	.datad(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~17 .lut_mask = "bbc0";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N0
cyclone_lcell \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~15_combout  & (((\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~17_combout )) # (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[3]~regout ))) # (!\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~15_combout  & 
// (\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[3]~regout  & (\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~10_combout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~15_combout ),
	.datab(\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~10_combout ),
	.datad(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~18 .lut_mask = "ea62";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N6
cyclone_lcell \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~19  = ((C28_reg_num[4] & (\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~8_combout )) # (!C28_reg_num[4] & ((\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~18_combout ))))
// \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~41_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~8_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~41_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[4] .lut_mask = "cfc0";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N8
cyclone_lcell \GEN_MEM_MUX:27:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:27:MEM_MUX_X|mem_mux_oe~0  = ((C28_reg_en & ((\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[4]~regout ) # (GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[4]~regout ),
	.datab(vcc),
	.datac(\reg_data[5]~combout ),
	.datad(\data_dir~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~41_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:27:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:27:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101001));
// synopsys translate_off
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|reg_en .lut_mask = "f0a0";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:27:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y9_N9
cyclone_lcell \Equal0~31 (
// Equation(s):
// \Equal0~31_combout  = (\reg_addr[3]~combout  & (!\reg_addr[5]~combout  & (\reg_addr[2]~combout  & \reg_addr[4]~combout )))

	.clk(gnd),
	.dataa(\reg_addr[3]~combout ),
	.datab(\reg_addr[5]~combout ),
	.datac(\reg_addr[2]~combout ),
	.datad(\reg_addr[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Equal0~31 .lut_mask = "2000";
// defparam \Equal0~31 .operation_mode = "normal";
// defparam \Equal0~31 .output_mode = "comb_only";
// defparam \Equal0~31 .register_cascade_mode = "off";
// defparam \Equal0~31 .sum_lutc_input = "datac";
// defparam \Equal0~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N2
cyclone_lcell \Equal0~40 (
// Equation(s):
// \Equal0~40_combout  = (!\reg_addr[1]~combout  & (((!\reg_addr[0]~combout  & \Equal0~31_combout ))))

	.clk(gnd),
	.dataa(\reg_addr[1]~combout ),
	.datab(vcc),
	.datac(\reg_addr[0]~combout ),
	.datad(\Equal0~31_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \Equal0~40 .lut_mask = "0500";
// defparam \Equal0~40 .operation_mode = "normal";
// defparam \Equal0~40 .output_mode = "comb_only";
// defparam \Equal0~40 .register_cascade_mode = "off";
// defparam \Equal0~40 .sum_lutc_input = "datac";
// defparam \Equal0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y12_N8
cyclone_lcell \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[0]~regout  & (((C29_reg_num[2]) # (\addr_fx[3]~combout )))) # (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[0]~regout  & (\addr_fx[2]~combout  & (!C29_reg_num[2])))
// \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~40_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\addr_fx[2]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~40_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[2] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y11_N8
cyclone_lcell \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[2]~regout  & (((C29_reg_num[0])))) # (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[2]~regout  & ((C29_reg_num[0] & (\addr_fx[1]~combout )) # (!C29_reg_num[0] & ((\addr_fx[0]~combout )))))
// \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~40_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[1]~combout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~40_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[0] .lut_mask = "e5e0";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y12_N3
cyclone_lcell \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[0]~regout  & (((C29_reg_num[1]) # (\data_fx[5]~5 )))) # (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[4]~4  & (!C29_reg_num[1])))
// \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~40_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[4]~4 ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[5]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~40_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[1] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y11_N9
cyclone_lcell \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~4  & ((\addr_fx[5]~combout ))) # (!\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~4  & (\addr_fx[4]~combout )))) # 
// (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[4]~combout ),
	.datac(\addr_fx[5]~combout ),
	.datad(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~5 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y12_N6
cyclone_lcell \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~2  & ((\addr_fx[7]~combout ))) # (!\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~2  & (\addr_fx[6]~combout )))) # 
// (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[6]~combout ),
	.datac(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~2 ),
	.datad(\addr_fx[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~3 .lut_mask = "f858";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y12_N7
cyclone_lcell \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[1]~regout  & (((C29_reg_num[3]) # (\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~3_combout )))) # (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~5_combout  & 
// (!C29_reg_num[3])))
// \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~40_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~5_combout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~40_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[3] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y9_N1
cyclone_lcell \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[2]~regout ) # ((\ctl_fx[0]~combout )))) # (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[2]~regout  & (\addr_fx[8]~combout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\addr_fx[8]~combout ),
	.datad(\ctl_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~0 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y9_N4
cyclone_lcell \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[4]~combout ))) # (!\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[3]~combout )))) # 
// (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\ctl_fx[3]~combout ),
	.datab(\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\ctl_fx[4]~combout ),
	.datad(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~1 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y12_N7
cyclone_lcell \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[0]~regout  & 
// ((\ctl_fx[2]~combout ))) # (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[0]~regout  & (\ctl_fx[1]~combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\ctl_fx[1]~combout ),
	.datac(\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\ctl_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~7 .lut_mask = "f4a4";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y12_N8
cyclone_lcell \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~6  & ((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~7_combout ))) # (!\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~6  & 
// (\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~1_combout )))) # (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~1_combout ),
	.datac(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~7_combout ),
	.datad(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~8 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y9_N3
cyclone_lcell \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[1]~regout ) # ((\data_fx[9]~9 )))) # (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[1]~regout  & ((\data_fx[8]~8 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[9]~9 ),
	.datad(\data_fx[8]~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~9 .lut_mask = "b9a8";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y9_N4
cyclone_lcell \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~9_combout  & (\data_fx[11]~11 )) # (!\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[10]~10 ))))) # 
// (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~9_combout ))))

	.clk(gnd),
	.dataa(\data_fx[11]~11 ),
	.datab(\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[10]~10 ),
	.datad(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~10 .lut_mask = "bbc0";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y5_N1
cyclone_lcell \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[0]~regout ) # ((\data_fx[14]~14 )))) # (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[1]~regout  & 
// (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[12]~12 )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[12]~12 ),
	.datad(\data_fx[14]~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~16 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y5_N2
cyclone_lcell \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[15]~15 ))) # (!\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~16_combout  & (\data_fx[13]~13 )))) # 
// (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\data_fx[13]~13 ),
	.datab(\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[15]~15 ),
	.datad(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~17 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y12_N0
cyclone_lcell \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[1]~1 
// )) # (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[0]~0 )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[1]~1 ),
	.datad(\data_fx[0]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~13 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y12_N9
cyclone_lcell \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~13_combout  & (\data_fx[3]~3 )) # (!\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[2]~2 ))))) # 
// (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[3]~3 ),
	.datac(\data_fx[2]~2 ),
	.datad(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~14 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y12_N6
cyclone_lcell \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~11  & ((\data_fx[7]~7 ))) # (!\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~11  & (\data_fx[6]~6 )))) # 
// (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~11 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[6]~6 ),
	.datac(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~11 ),
	.datad(\data_fx[7]~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~12 .lut_mask = "f858";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y12_N5
cyclone_lcell \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[3]~regout ) # ((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~12_combout )))) # (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[2]~regout  & 
// (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[3]~regout  & (\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~14_combout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~14_combout ),
	.datad(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~15 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y12_N1
cyclone_lcell \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~15_combout  & ((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~17_combout ))) # (!\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~15_combout  & 
// (\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~10_combout )))) # (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~10_combout ),
	.datac(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~17_combout ),
	.datad(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~18 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y12_N4
cyclone_lcell \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~19  = ((C29_reg_num[4] & (\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~8_combout )) # (!C29_reg_num[4] & ((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~18_combout ))))
// \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~40_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~8_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~40_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[4] .lut_mask = "cfc0";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y12_N2
cyclone_lcell \GEN_MEM_MUX:28:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:28:MEM_MUX_X|mem_mux_oe~0  = ((C29_reg_en & ((\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[4]~regout ) # (GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[4]~regout ),
	.datab(vcc),
	.datac(\reg_data[5]~combout ),
	.datad(\data_dir~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~40_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:28:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:28:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101001));
// synopsys translate_off
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|reg_en .lut_mask = "f0a0";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:28:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y9_N0
cyclone_lcell \Equal0~36 (
// Equation(s):
// \Equal0~36_combout  = (\Equal0~31_combout  & (((\reg_addr[0]~combout  & !\reg_addr[1]~combout ))))

	.clk(gnd),
	.dataa(\Equal0~31_combout ),
	.datab(vcc),
	.datac(\reg_addr[0]~combout ),
	.datad(\reg_addr[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~36_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \Equal0~36 .lut_mask = "00a0";
// defparam \Equal0~36 .operation_mode = "normal";
// defparam \Equal0~36 .output_mode = "comb_only";
// defparam \Equal0~36 .register_cascade_mode = "off";
// defparam \Equal0~36 .sum_lutc_input = "datac";
// defparam \Equal0~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N5
cyclone_lcell \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[2]~regout  & (((C30_reg_num[0])))) # (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[2]~regout  & ((C30_reg_num[0] & (\addr_fx[1]~combout )) # (!C30_reg_num[0] & ((\addr_fx[0]~combout )))))
// \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~36_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[1]~combout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~36_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[0] .lut_mask = "e5e0";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y13_N7
cyclone_lcell \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[0]~regout  & (((C30_reg_num[2]) # (\addr_fx[3]~combout )))) # (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[0]~regout  & (\addr_fx[2]~combout  & (!C30_reg_num[2])))
// \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~36_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\addr_fx[2]~combout ),
	.datab(\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~36_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[2] .lut_mask = "cec2";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N6
cyclone_lcell \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~4  & (\addr_fx[5]~combout )) # (!\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~4  & ((\addr_fx[4]~combout ))))) # 
// (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~4 ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~4 ),
	.datac(\addr_fx[5]~combout ),
	.datad(\addr_fx[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~5 .lut_mask = "e6c4";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y13_N2
cyclone_lcell \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[5]~5 ) # ((C30_reg_num[1])))) # (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[0]~regout  & (((!C30_reg_num[1] & \data_fx[4]~4 ))))
// \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~36_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[5]~5 ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[4]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~36_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[1] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y13_N8
cyclone_lcell \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~2  & ((\addr_fx[7]~combout ))) # (!\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~2  & (\addr_fx[6]~combout )))) # 
// (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[6]~combout ),
	.datac(\addr_fx[7]~combout ),
	.datad(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~3 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N2
cyclone_lcell \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[1]~regout  & (((C30_reg_num[3]) # (\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~3_combout )))) # (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~5_combout  & 
// (!C30_reg_num[3])))
// \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~36_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~5_combout ),
	.datab(\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~36_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[3] .lut_mask = "cec2";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y13_N5
cyclone_lcell \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[0]~regout  & 
// (\ctl_fx[2]~combout )) # (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[0]~regout  & ((\ctl_fx[1]~combout )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\ctl_fx[2]~combout ),
	.datac(\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\ctl_fx[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~7 .lut_mask = "e5e0";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N7
cyclone_lcell \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[2]~regout ) # ((\ctl_fx[0]~combout )))) # (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[2]~regout  & (\addr_fx[8]~combout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\addr_fx[8]~combout ),
	.datad(\ctl_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~0 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N8
cyclone_lcell \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[4]~combout ))) # (!\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[3]~combout )))) # 
// (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\ctl_fx[3]~combout ),
	.datac(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~0_combout ),
	.datad(\ctl_fx[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~1 .lut_mask = "f858";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N4
cyclone_lcell \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~6  & (\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~7_combout )) # (!\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~6  & 
// ((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~1_combout ))))) # (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~7_combout ),
	.datac(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~6 ),
	.datad(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~8 .lut_mask = "dad0";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y9_N5
cyclone_lcell \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[1]~regout ) # ((\data_fx[9]~9 )))) # (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[1]~regout  & ((\data_fx[8]~8 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[9]~9 ),
	.datad(\data_fx[8]~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~9 .lut_mask = "b9a8";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y9_N6
cyclone_lcell \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~9_combout  & (\data_fx[11]~11 )) # (!\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[10]~10 ))))) # 
// (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~9_combout ))))

	.clk(gnd),
	.dataa(\data_fx[11]~11 ),
	.datab(\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[10]~10 ),
	.datad(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~10 .lut_mask = "bbc0";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N6
cyclone_lcell \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[0]~regout ) # ((\data_fx[14]~14 )))) # (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[1]~regout  & 
// (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[12]~12 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[14]~14 ),
	.datad(\data_fx[12]~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~16 .lut_mask = "b9a8";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N5
cyclone_lcell \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[15]~15 ))) # (!\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~16_combout  & (\data_fx[13]~13 )))) # 
// (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[13]~13 ),
	.datac(\data_fx[15]~15 ),
	.datad(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~17 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y13_N2
cyclone_lcell \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[0]~regout  & 
// (\data_fx[1]~1 )) # (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[0]~0 )))))

	.clk(gnd),
	.dataa(\data_fx[1]~1 ),
	.datab(\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[0]~0 ),
	.datad(\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~13 .lut_mask = "ee30";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y13_N3
cyclone_lcell \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~13_combout  & (\data_fx[3]~3 )) # (!\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[2]~2 ))))) # 
// (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\data_fx[3]~3 ),
	.datab(\data_fx[2]~2 ),
	.datac(\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[1]~regout ),
	.datad(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~14 .lut_mask = "afc0";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N0
cyclone_lcell \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~11  & ((\data_fx[7]~7 ))) # (!\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~11  & (\data_fx[6]~6 )))) # 
// (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~11 ))))

	.clk(gnd),
	.dataa(\data_fx[6]~6 ),
	.datab(\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[7]~7 ),
	.datad(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~12 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N7
cyclone_lcell \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[3]~regout ) # (\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~12_combout )))) # (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[2]~regout  & 
// (\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~14_combout  & (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[3]~regout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~14_combout ),
	.datac(\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[3]~regout ),
	.datad(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~15 .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N8
cyclone_lcell \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~15_combout  & ((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~17_combout ))) # (!\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~15_combout  & 
// (\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~10_combout )))) # (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~10_combout ),
	.datac(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~17_combout ),
	.datad(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~18 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N9
cyclone_lcell \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~19  = ((C30_reg_num[4] & (\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~8_combout )) # (!C30_reg_num[4] & ((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~18_combout ))))
// \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~36_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~8_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~36_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[4] .lut_mask = "cfc0";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y9_N4
cyclone_lcell \GEN_MEM_MUX:29:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:29:MEM_MUX_X|mem_mux_oe~0  = ((C30_reg_en & ((\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[4]~regout ) # (GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[4]~regout ),
	.datac(\reg_data[5]~combout ),
	.datad(\data_dir~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~36_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:29:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:29:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|reg_en .lut_mask = "f0c0";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:29:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N3
cyclone_lcell \Equal0~32 (
// Equation(s):
// \Equal0~32_combout  = (\reg_addr[1]~combout  & (((!\reg_addr[0]~combout  & \Equal0~31_combout ))))

	.clk(gnd),
	.dataa(\reg_addr[1]~combout ),
	.datab(vcc),
	.datac(\reg_addr[0]~combout ),
	.datad(\Equal0~31_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \Equal0~32 .lut_mask = "0a00";
// defparam \Equal0~32 .operation_mode = "normal";
// defparam \Equal0~32 .output_mode = "comb_only";
// defparam \Equal0~32 .register_cascade_mode = "off";
// defparam \Equal0~32 .sum_lutc_input = "datac";
// defparam \Equal0~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N4
cyclone_lcell \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[3]~combout ) # ((C31_reg_num[2])))) # (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[0]~regout  & (((!C31_reg_num[2] & \addr_fx[2]~combout ))))
// \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~32_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\addr_fx[3]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~32_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[2] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y10_N0
cyclone_lcell \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[2]~regout  & (((C31_reg_num[0])))) # (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[2]~regout  & ((C31_reg_num[0] & (\addr_fx[1]~combout )) # (!C31_reg_num[0] & ((\addr_fx[0]~combout )))))
// \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~32_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\addr_fx[1]~combout ),
	.datab(\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~32_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[0] .lut_mask = "e3e0";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y10_N5
cyclone_lcell \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[5]~5 ) # ((C31_reg_num[1])))) # (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[0]~regout  & (((!C31_reg_num[1] & \data_fx[4]~4 ))))
// \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~32_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[5]~5 ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[4]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~32_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[1] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y10_N1
cyclone_lcell \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~4  & ((\addr_fx[5]~combout ))) # (!\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~4  & (\addr_fx[4]~combout )))) # 
// (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\addr_fx[4]~combout ),
	.datab(\addr_fx[5]~combout ),
	.datac(\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~5 .lut_mask = "cfa0";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N8
cyclone_lcell \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~2  & ((\addr_fx[7]~combout ))) # (!\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~2  & (\addr_fx[6]~combout )))) # 
// (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[6]~combout ),
	.datac(\addr_fx[7]~combout ),
	.datad(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~3 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N7
cyclone_lcell \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[1]~regout  & (((C31_reg_num[3]) # (\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~3_combout )))) # (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~5_combout  & 
// (!C31_reg_num[3])))
// \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~32_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~5_combout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~32_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[3] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N4
cyclone_lcell \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[9]~9 
// ))) # (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[8]~8 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[8]~8 ),
	.datad(\data_fx[9]~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~9 .lut_mask = "dc98";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N5
cyclone_lcell \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[11]~11 ))) # (!\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~9_combout  & (\data_fx[10]~10 )))) # 
// (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~9_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[10]~10 ),
	.datac(\data_fx[11]~11 ),
	.datad(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~10 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y11_N2
cyclone_lcell \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[1]~1 
// )) # (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[0]~0 )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[1]~1 ),
	.datad(\data_fx[0]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~13 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y11_N3
cyclone_lcell \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~13_combout  & (\data_fx[3]~3 )) # (!\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[2]~2 ))))) # 
// (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[3]~3 ),
	.datac(\data_fx[2]~2 ),
	.datad(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~14 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N6
cyclone_lcell \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~11  & (\data_fx[7]~7 )) # (!\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~11  & ((\data_fx[6]~6 ))))) # 
// (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~11 ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~11 ),
	.datac(\data_fx[7]~7 ),
	.datad(\data_fx[6]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~12 .lut_mask = "e6c4";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N2
cyclone_lcell \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[2]~regout )))) # (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[2]~regout  & 
// ((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~12_combout ))) # (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~14_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~14_combout ),
	.datac(\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~15 .lut_mask = "f4a4";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y3_N7
cyclone_lcell \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[0]~regout ) # ((\data_fx[14]~14 )))) # (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[1]~regout  & 
// (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[12]~12 )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[12]~12 ),
	.datad(\data_fx[14]~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~16 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y3_N8
cyclone_lcell \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~16_combout  & (\data_fx[15]~15 )) # (!\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[13]~13 ))))) # 
// (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\data_fx[15]~15 ),
	.datab(\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[13]~13 ),
	.datad(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~17 .lut_mask = "bbc0";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N3
cyclone_lcell \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~15_combout  & ((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~17_combout ))) # (!\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~15_combout  & 
// (\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~10_combout )))) # (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~10_combout ),
	.datac(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~15_combout ),
	.datad(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~18 .lut_mask = "f858";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N0
cyclone_lcell \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[0]~regout  & 
// ((\ctl_fx[0]~combout ))) # (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[0]~regout  & (\addr_fx[8]~combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\addr_fx[8]~combout ),
	.datad(\ctl_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~0 .lut_mask = "dc98";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N9
cyclone_lcell \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[4]~combout )) # (!\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[3]~combout ))))) # 
// (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~0_combout ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~0_combout ),
	.datac(\ctl_fx[4]~combout ),
	.datad(\ctl_fx[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~1 .lut_mask = "e6c4";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N1
cyclone_lcell \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[0]~regout  & 
// (\ctl_fx[2]~combout )) # (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[0]~regout  & ((\ctl_fx[1]~combout )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\ctl_fx[2]~combout ),
	.datad(\ctl_fx[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~7 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N8
cyclone_lcell \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~6  & ((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~7_combout ))) # (!\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~6  & 
// (\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~1_combout )))) # (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~1_combout ),
	.datac(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~7_combout ),
	.datad(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~8 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N9
cyclone_lcell \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~19  = ((C31_reg_num[4] & ((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~8_combout ))) # (!C31_reg_num[4] & (\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~18_combout )))
// \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~32_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~18_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~32_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[4] .lut_mask = "fc0c";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N4
cyclone_lcell \GEN_MEM_MUX:30:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:30:MEM_MUX_X|mem_mux_oe~0  = (C31_reg_en & ((\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[4]~regout ) # ((GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[4]~regout ),
	.datab(\data_dir~combout ),
	.datac(\reg_data[5]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~32_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:30:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:30:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000100011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|reg_en .lut_mask = "e0e0";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:30:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N7
cyclone_lcell \Equal0~44 (
// Equation(s):
// \Equal0~44_combout  = (\reg_addr[1]~combout  & (((\reg_addr[0]~combout  & \Equal0~31_combout ))))

	.clk(gnd),
	.dataa(\reg_addr[1]~combout ),
	.datab(vcc),
	.datac(\reg_addr[0]~combout ),
	.datad(\Equal0~31_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~44_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \Equal0~44 .lut_mask = "a000";
// defparam \Equal0~44 .operation_mode = "normal";
// defparam \Equal0~44 .output_mode = "comb_only";
// defparam \Equal0~44 .register_cascade_mode = "off";
// defparam \Equal0~44 .sum_lutc_input = "datac";
// defparam \Equal0~44 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N2
cyclone_lcell \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[2]~regout  & (((C32_reg_num[0])))) # (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[2]~regout  & ((C32_reg_num[0] & (\addr_fx[1]~combout )) # (!C32_reg_num[0] & ((\addr_fx[0]~combout )))))
// \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~44_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\addr_fx[1]~combout ),
	.datab(\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~44_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[0] .lut_mask = "e3e0";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y6_N4
cyclone_lcell \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[3]~combout ) # ((C32_reg_num[2])))) # (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[0]~regout  & (((!C32_reg_num[2] & \addr_fx[2]~combout ))))
// \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~44_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\addr_fx[3]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~44_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[2] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y10_N3
cyclone_lcell \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~4  & ((\addr_fx[5]~combout ))) # (!\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~4  & (\addr_fx[4]~combout )))) # 
// (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\addr_fx[4]~combout ),
	.datab(\addr_fx[5]~combout ),
	.datac(\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~5 .lut_mask = "cfa0";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N9
cyclone_lcell \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[5]~5 ) # ((C32_reg_num[1])))) # (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[0]~regout  & (((!C32_reg_num[1] & \data_fx[4]~4 ))))
// \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~44_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[5]~5 ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[4]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~44_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[1] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y6_N5
cyclone_lcell \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~2  & (\addr_fx[7]~combout )) # (!\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~2  & ((\addr_fx[6]~combout ))))) # 
// (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\addr_fx[7]~combout ),
	.datab(\addr_fx[6]~combout ),
	.datac(\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~3 .lut_mask = "afc0";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N2
cyclone_lcell \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[1]~regout  & (((C32_reg_num[3]) # (\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~3_combout )))) # (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~5_combout  & 
// (!C32_reg_num[3])))
// \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~44_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~5_combout ),
	.datab(\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~44_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[3] .lut_mask = "cec2";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N8
cyclone_lcell \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~11  & ((\data_fx[7]~7 ))) # (!\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~11  & (\data_fx[6]~6 )))) # 
// (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~11 ))))

	.clk(gnd),
	.dataa(\data_fx[6]~6 ),
	.datab(\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[7]~7 ),
	.datad(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~12 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N0
cyclone_lcell \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[1]~1 ) # ((\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[1]~regout )))) # (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[0]~regout  & 
// (((!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[1]~regout  & \data_fx[0]~0 ))))

	.clk(gnd),
	.dataa(\data_fx[1]~1 ),
	.datab(\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[1]~regout ),
	.datad(\data_fx[0]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~13 .lut_mask = "cbc8";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N1
cyclone_lcell \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~13_combout  & (\data_fx[3]~3 )) # (!\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[2]~2 ))))) # 
// (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\data_fx[3]~3 ),
	.datab(\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[2]~2 ),
	.datad(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~14 .lut_mask = "bbc0";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N3
cyclone_lcell \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[2]~regout )))) # (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[2]~regout  & 
// (\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~12_combout )) # (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~14_combout )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~12_combout ),
	.datac(\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~15 .lut_mask = "e5e0";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y5_N4
cyclone_lcell \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[0]~regout  & (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[1]~regout )) # (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[1]~regout  & 
// ((\data_fx[14]~14 ))) # (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[1]~regout  & (\data_fx[12]~12 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[12]~12 ),
	.datad(\data_fx[14]~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~16 .lut_mask = "dc98";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y5_N7
cyclone_lcell \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~16_combout  & (\data_fx[15]~15 )) # (!\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[13]~13 ))))) # 
// (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[0]~regout  & (\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~16_combout ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~16_combout ),
	.datac(\data_fx[15]~15 ),
	.datad(\data_fx[13]~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~17 .lut_mask = "e6c4";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N7
cyclone_lcell \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[9]~9 ) # ((\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[1]~regout )))) # (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[0]~regout  & 
// (((!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[1]~regout  & \data_fx[8]~8 ))))

	.clk(gnd),
	.dataa(\data_fx[9]~9 ),
	.datab(\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[1]~regout ),
	.datad(\data_fx[8]~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~9 .lut_mask = "cbc8";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N2
cyclone_lcell \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[11]~11 ) # ((!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[1]~regout )))) # (!\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~9_combout  & 
// (((\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[1]~regout  & \data_fx[10]~10 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~9_combout ),
	.datab(\data_fx[11]~11 ),
	.datac(\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[1]~regout ),
	.datad(\data_fx[10]~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~10 .lut_mask = "da8a";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N4
cyclone_lcell \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~15_combout  & (\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~17_combout )) # (!\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~15_combout  & 
// ((\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~10_combout ))))) # (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[3]~regout  & (\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~15_combout ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~15_combout ),
	.datac(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~17_combout ),
	.datad(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~18 .lut_mask = "e6c4";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N6
cyclone_lcell \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[0]~regout  & ((\ctl_fx[0]~combout ) # ((\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[2]~regout )))) # (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[0]~regout  & 
// (((!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[2]~regout  & \addr_fx[8]~combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\ctl_fx[0]~combout ),
	.datac(\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\addr_fx[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~0 .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N7
cyclone_lcell \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[4]~combout ))) # (!\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[3]~combout )))) # 
// (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\ctl_fx[3]~combout ),
	.datab(\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\ctl_fx[4]~combout ),
	.datad(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~1 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N1
cyclone_lcell \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[0]~regout  & 
// ((\ctl_fx[2]~combout ))) # (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[0]~regout  & (\ctl_fx[1]~combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\ctl_fx[1]~combout ),
	.datad(\ctl_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~7 .lut_mask = "dc98";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N5
cyclone_lcell \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~6  & ((\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~7_combout ))) # (!\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~6  & 
// (\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~1_combout )))) # (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~1_combout ),
	.datac(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~6 ),
	.datad(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~8 .lut_mask = "f858";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N6
cyclone_lcell \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~19  = ((C32_reg_num[4] & ((\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~8_combout ))) # (!C32_reg_num[4] & (\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~18_combout )))
// \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~44_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~18_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~44_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[4] .lut_mask = "fc0c";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N1
cyclone_lcell \GEN_MEM_MUX:31:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:31:MEM_MUX_X|mem_mux_oe~0  = ((C32_reg_en & ((\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[4]~regout ) # (GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[4]~regout ),
	.datac(\reg_data[5]~combout ),
	.datad(\data_dir~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~44_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:31:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:31:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|reg_en .lut_mask = "f0c0";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:31:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y10_N5
cyclone_lcell \Equal0~15 (
// Equation(s):
// \Equal0~15_combout  = (!\reg_addr[2]~combout  & (!\reg_addr[3]~combout  & (\reg_addr[5]~combout  & !\reg_addr[4]~combout )))

	.clk(gnd),
	.dataa(\reg_addr[2]~combout ),
	.datab(\reg_addr[3]~combout ),
	.datac(\reg_addr[5]~combout ),
	.datad(\reg_addr[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Equal0~15 .lut_mask = "0010";
// defparam \Equal0~15 .operation_mode = "normal";
// defparam \Equal0~15 .output_mode = "comb_only";
// defparam \Equal0~15 .register_cascade_mode = "off";
// defparam \Equal0~15 .sum_lutc_input = "datac";
// defparam \Equal0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N6
cyclone_lcell \Equal0~18 (
// Equation(s):
// \Equal0~18_combout  = (!\reg_addr[1]~combout  & (\Equal0~15_combout  & ((!\reg_addr[0]~combout ))))

	.clk(gnd),
	.dataa(\reg_addr[1]~combout ),
	.datab(\Equal0~15_combout ),
	.datac(vcc),
	.datad(\reg_addr[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001011));
// synopsys translate_off
// defparam \Equal0~18 .lut_mask = "0044";
// defparam \Equal0~18 .operation_mode = "normal";
// defparam \Equal0~18 .output_mode = "comb_only";
// defparam \Equal0~18 .register_cascade_mode = "off";
// defparam \Equal0~18 .sum_lutc_input = "datac";
// defparam \Equal0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y13_N1
cyclone_lcell \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[3]~combout ) # ((C33_reg_num[2])))) # (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[0]~regout  & (((!C33_reg_num[2] & \addr_fx[2]~combout ))))
// \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~18_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\addr_fx[3]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~18_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[2] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y13_N9
cyclone_lcell \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[2]~regout  & (((C33_reg_num[0])))) # (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[2]~regout  & ((C33_reg_num[0] & (\addr_fx[1]~combout )) # (!C33_reg_num[0] & ((\addr_fx[0]~combout )))))
// \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~18_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[1]~combout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~18_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[0] .lut_mask = "e5e0";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y10_N9
cyclone_lcell \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[2]~regout ) # (\ctl_fx[2]~combout )))) # (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[0]~regout  & (\ctl_fx[1]~combout  & 
// (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[2]~regout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\ctl_fx[1]~combout ),
	.datac(\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\ctl_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~7 .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y10_N5
cyclone_lcell \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[5]~5 ) # ((C33_reg_num[1])))) # (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[0]~regout  & (((!C33_reg_num[1] & \data_fx[4]~4 ))))
// \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~18_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[5]~5 ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[4]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~18_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[1] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y13_N5
cyclone_lcell \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~4  & ((\addr_fx[5]~combout ))) # (!\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~4  & (\addr_fx[4]~combout )))) # 
// (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[4]~combout ),
	.datac(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~4 ),
	.datad(\addr_fx[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~5 .lut_mask = "f858";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y13_N2
cyclone_lcell \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~2  & (\addr_fx[7]~combout )) # (!\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~2  & ((\addr_fx[6]~combout ))))) # 
// (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[7]~combout ),
	.datac(\addr_fx[6]~combout ),
	.datad(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~3 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y10_N2
cyclone_lcell \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[1]~regout  & (((C33_reg_num[3]) # (\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~3_combout )))) # (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~5_combout  & 
// (!C33_reg_num[3])))
// \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~18_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~5_combout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~18_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[3] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y12_N5
cyclone_lcell \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[0]~regout  & 
// (\ctl_fx[0]~combout )) # (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[8]~combout )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\ctl_fx[0]~combout ),
	.datad(\addr_fx[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~0 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y12_N8
cyclone_lcell \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[4]~combout )) # (!\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[3]~combout ))))) # 
// (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~0_combout ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~0_combout ),
	.datac(\ctl_fx[4]~combout ),
	.datad(\ctl_fx[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~1 .lut_mask = "e6c4";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y10_N3
cyclone_lcell \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~6  & (\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~7_combout )) # (!\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~6  & 
// ((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~1_combout ))))) # (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~7_combout ),
	.datab(\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~1_combout ),
	.datad(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~8 .lut_mask = "bbc0";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y10_N2
cyclone_lcell \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[0]~regout  & (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[1]~regout )) # (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[1]~regout  & 
// ((\data_fx[14]~14 ))) # (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[1]~regout  & (\data_fx[12]~12 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[12]~12 ),
	.datad(\data_fx[14]~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~16 .lut_mask = "dc98";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y10_N9
cyclone_lcell \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[15]~15 ))) # (!\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~16_combout  & (\data_fx[13]~13 )))) # 
// (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[13]~13 ),
	.datac(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~16_combout ),
	.datad(\data_fx[15]~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~17 .lut_mask = "f858";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y9_N2
cyclone_lcell \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[1]~regout ) # ((\data_fx[9]~9 )))) # (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[1]~regout  & ((\data_fx[8]~8 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[9]~9 ),
	.datad(\data_fx[8]~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~9 .lut_mask = "b9a8";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y9_N3
cyclone_lcell \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~9_combout  & (\data_fx[11]~11 )) # (!\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[10]~10 ))))) # 
// (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~9_combout ))))

	.clk(gnd),
	.dataa(\data_fx[11]~11 ),
	.datab(\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[10]~10 ),
	.datad(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~10 .lut_mask = "bbc0";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N4
cyclone_lcell \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[1]~regout ) # ((\data_fx[1]~1 )))) # (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[1]~regout  & (\data_fx[0]~0 )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[0]~0 ),
	.datad(\data_fx[1]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~13 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y10_N8
cyclone_lcell \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[3]~3 ))) # (!\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~13_combout  & (\data_fx[2]~2 )))) # 
// (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[2]~2 ),
	.datac(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~13_combout ),
	.datad(\data_fx[3]~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~14 .lut_mask = "f858";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y10_N5
cyclone_lcell \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~11  & (\data_fx[7]~7 )) # (!\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~11  & ((\data_fx[6]~6 ))))) # 
// (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~11 ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~11 ),
	.datac(\data_fx[7]~7 ),
	.datad(\data_fx[6]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~12 .lut_mask = "e6c4";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y10_N6
cyclone_lcell \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[3]~regout  & (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[2]~regout )) # (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[2]~regout  & 
// ((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~12_combout ))) # (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~14_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~14_combout ),
	.datad(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~15 .lut_mask = "dc98";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y10_N0
cyclone_lcell \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~15_combout  & (\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~17_combout )) # (!\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~15_combout  & 
// ((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~10_combout ))))) # (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~17_combout ),
	.datac(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~10_combout ),
	.datad(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~18 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y10_N4
cyclone_lcell \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~19  = ((C33_reg_num[4] & (\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~8_combout )) # (!C33_reg_num[4] & ((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~18_combout ))))
// \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~18_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~8_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~18_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[4] .lut_mask = "cfc0";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N6
cyclone_lcell \GEN_MEM_MUX:32:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:32:MEM_MUX_X|mem_mux_oe~0  = ((C33_reg_en & ((\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[4]~regout ) # (GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[4]~regout ),
	.datac(\reg_data[5]~combout ),
	.datad(\data_dir~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~18_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:32:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:32:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|reg_en .lut_mask = "f0c0";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:32:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N5
cyclone_lcell \Equal0~16 (
// Equation(s):
// \Equal0~16_combout  = (\Equal0~15_combout  & (!\reg_addr[1]~combout  & (\reg_addr[0]~combout )))

	.clk(gnd),
	.dataa(\Equal0~15_combout ),
	.datab(\reg_addr[1]~combout ),
	.datac(\reg_addr[0]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \Equal0~16 .lut_mask = "2020";
// defparam \Equal0~16 .operation_mode = "normal";
// defparam \Equal0~16 .output_mode = "comb_only";
// defparam \Equal0~16 .register_cascade_mode = "off";
// defparam \Equal0~16 .sum_lutc_input = "datac";
// defparam \Equal0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y6_N8
cyclone_lcell \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[2]~regout  & (((C34_reg_num[0])))) # (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[2]~regout  & ((C34_reg_num[0] & (\addr_fx[1]~combout )) # (!C34_reg_num[0] & ((\addr_fx[0]~combout )))))
// \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~16_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[1]~combout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[0] .lut_mask = "e5e0";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y6_N5
cyclone_lcell \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[3]~combout ) # ((C34_reg_num[2])))) # (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[0]~regout  & (((!C34_reg_num[2] & \addr_fx[2]~combout ))))
// \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~16_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\addr_fx[3]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[2] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y6_N9
cyclone_lcell \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[0]~regout  & 
// ((\ctl_fx[2]~combout ))) # (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[0]~regout  & (\ctl_fx[1]~combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\ctl_fx[1]~combout ),
	.datac(\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\ctl_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~7 .lut_mask = "f4a4";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y6_N7
cyclone_lcell \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[0]~regout  & 
// (\ctl_fx[0]~combout )) # (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[8]~combout )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\ctl_fx[0]~combout ),
	.datac(\addr_fx[8]~combout ),
	.datad(\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~0 .lut_mask = "ee50";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y6_N2
cyclone_lcell \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[4]~combout )) # (!\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[3]~combout ))))) # 
// (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\ctl_fx[4]~combout ),
	.datac(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~0_combout ),
	.datad(\ctl_fx[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~1 .lut_mask = "dad0";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y6_N3
cyclone_lcell \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[5]~5 ) # ((C34_reg_num[1])))) # (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[0]~regout  & (((!C34_reg_num[1] & \data_fx[4]~4 ))))
// \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~16_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[5]~5 ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[4]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[1] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y6_N1
cyclone_lcell \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~2  & ((\addr_fx[7]~combout ))) # (!\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~2  & (\addr_fx[6]~combout )))) # 
// (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~2 ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~2 ),
	.datac(\addr_fx[6]~combout ),
	.datad(\addr_fx[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~3 .lut_mask = "ec64";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y6_N5
cyclone_lcell \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~4  & (\addr_fx[5]~combout )) # (!\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~4  & ((\addr_fx[4]~combout ))))) # 
// (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~4 ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~4 ),
	.datac(\addr_fx[5]~combout ),
	.datad(\addr_fx[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~5 .lut_mask = "e6c4";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y6_N6
cyclone_lcell \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~3_combout ) # ((C34_reg_num[3])))) # (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[1]~regout  & (((!C34_reg_num[3] & 
// \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~5_combout ))))
// \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~16_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~3_combout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[3] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y6_N0
cyclone_lcell \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~6  & (\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~7_combout )) # (!\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~6  & 
// ((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~1_combout ))))) # (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~7_combout ),
	.datab(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~1_combout ),
	.datac(\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[3]~regout ),
	.datad(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~8 .lut_mask = "afc0";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y6_N5
cyclone_lcell \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[1]~regout )))) # (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[1]~regout  & 
// ((\data_fx[14]~14 ))) # (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[1]~regout  & (\data_fx[12]~12 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[12]~12 ),
	.datac(\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[1]~regout ),
	.datad(\data_fx[14]~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~16 .lut_mask = "f4a4";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y6_N3
cyclone_lcell \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[15]~15 ))) # (!\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~16_combout  & (\data_fx[13]~13 )))) # 
// (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[0]~regout  & (\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~16_combout ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~16_combout ),
	.datac(\data_fx[13]~13 ),
	.datad(\data_fx[15]~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~17 .lut_mask = "ec64";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y6_N1
cyclone_lcell \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[1]~regout ) # ((\data_fx[9]~9 )))) # (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[1]~regout  & ((\data_fx[8]~8 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[9]~9 ),
	.datad(\data_fx[8]~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~9 .lut_mask = "b9a8";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y6_N2
cyclone_lcell \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[11]~11 ))) # (!\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~9_combout  & (\data_fx[10]~10 )))) # 
// (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~9_combout ))))

	.clk(gnd),
	.dataa(\data_fx[10]~10 ),
	.datab(\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[11]~11 ),
	.datad(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~10 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y6_N4
cyclone_lcell \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~11  & ((\data_fx[7]~7 ))) # (!\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~11  & (\data_fx[6]~6 )))) # 
// (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~11 ))))

	.clk(gnd),
	.dataa(\data_fx[6]~6 ),
	.datab(\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[7]~7 ),
	.datad(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~12 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y6_N8
cyclone_lcell \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[1]~regout ) # (\data_fx[1]~1 )))) # (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[0]~0  & 
// (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[1]~regout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[0]~0 ),
	.datac(\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[1]~regout ),
	.datad(\data_fx[1]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~13 .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y6_N9
cyclone_lcell \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[3]~3 ))) # (!\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~13_combout  & (\data_fx[2]~2 )))) # 
// (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[2]~2 ),
	.datac(\data_fx[3]~3 ),
	.datad(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~14 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y6_N2
cyclone_lcell \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~12_combout ) # ((\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[3]~regout )))) # (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[2]~regout  & 
// (((!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[3]~regout  & \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~14_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~12_combout ),
	.datac(\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[3]~regout ),
	.datad(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~15 .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y6_N3
cyclone_lcell \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~15_combout  & (\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~17_combout )) # (!\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~15_combout  & 
// ((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~10_combout ))))) # (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~17_combout ),
	.datab(\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~10_combout ),
	.datad(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~18 .lut_mask = "bbc0";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y6_N4
cyclone_lcell \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~19  = ((C34_reg_num[4] & (\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~8_combout )) # (!C34_reg_num[4] & ((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~18_combout ))))
// \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~16_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~8_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[4] .lut_mask = "cfc0";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y1_N6
cyclone_lcell \GEN_MEM_MUX:33:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:33:MEM_MUX_X|mem_mux_oe~0  = ((C34_reg_en & ((\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[4]~regout ) # (GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[4]~regout ),
	.datab(vcc),
	.datac(\reg_data[5]~combout ),
	.datad(\data_dir~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:33:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:33:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101001));
// synopsys translate_off
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|reg_en .lut_mask = "f0a0";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:33:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y10_N0
cyclone_lcell \Equal0~17 (
// Equation(s):
// \Equal0~17_combout  = (\reg_addr[1]~combout  & (\Equal0~15_combout  & ((!\reg_addr[0]~combout ))))

	.clk(gnd),
	.dataa(\reg_addr[1]~combout ),
	.datab(\Equal0~15_combout ),
	.datac(vcc),
	.datad(\reg_addr[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001011));
// synopsys translate_off
// defparam \Equal0~17 .lut_mask = "0088";
// defparam \Equal0~17 .operation_mode = "normal";
// defparam \Equal0~17 .output_mode = "comb_only";
// defparam \Equal0~17 .register_cascade_mode = "off";
// defparam \Equal0~17 .sum_lutc_input = "datac";
// defparam \Equal0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N5
cyclone_lcell \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[2]~regout  & (((C35_reg_num[0])))) # (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[2]~regout  & ((C35_reg_num[0] & (\addr_fx[1]~combout )) # (!C35_reg_num[0] & ((\addr_fx[0]~combout )))))
// \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~17_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[1]~combout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[0] .lut_mask = "e5e0";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N6
cyclone_lcell \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[3]~combout ) # ((C35_reg_num[2])))) # (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[0]~regout  & (((!C35_reg_num[2] & \addr_fx[2]~combout ))))
// \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~17_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\addr_fx[3]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[2] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N4
cyclone_lcell \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[0]~regout  & 
// ((\ctl_fx[2]~combout ))) # (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[0]~regout  & (\ctl_fx[1]~combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\ctl_fx[1]~combout ),
	.datad(\ctl_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~7 .lut_mask = "dc98";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N4
cyclone_lcell \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[0]~regout  & (((C35_reg_num[1]) # (\data_fx[5]~5 )))) # (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[4]~4  & (!C35_reg_num[1])))
// \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~17_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\data_fx[4]~4 ),
	.datab(\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[5]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[1] .lut_mask = "cec2";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N9
cyclone_lcell \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~2  & ((\addr_fx[7]~combout ))) # (!\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~2  & (\addr_fx[6]~combout )))) # 
// (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[6]~combout ),
	.datac(\addr_fx[7]~combout ),
	.datad(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~3 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N8
cyclone_lcell \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~4  & (\addr_fx[5]~combout )) # (!\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~4  & ((\addr_fx[4]~combout ))))) # 
// (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~4 ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~4 ),
	.datac(\addr_fx[5]~combout ),
	.datad(\addr_fx[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~5 .lut_mask = "e6c4";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N9
cyclone_lcell \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~3_combout ) # ((C35_reg_num[3])))) # (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[1]~regout  & (((!C35_reg_num[3] & 
// \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~5_combout ))))
// \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~17_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~3_combout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[3] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y9_N6
cyclone_lcell \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[0]~regout  & 
// (\ctl_fx[0]~combout )) # (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[8]~combout )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\ctl_fx[0]~combout ),
	.datac(\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\addr_fx[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~0 .lut_mask = "e5e0";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y9_N5
cyclone_lcell \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[4]~combout ))) # (!\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[3]~combout )))) # 
// (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\ctl_fx[3]~combout ),
	.datab(\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\ctl_fx[4]~combout ),
	.datad(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~1 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N3
cyclone_lcell \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~6  & (\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~7_combout )) # (!\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~6  & 
// ((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~1_combout ))))) # (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~7_combout ),
	.datab(\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~6 ),
	.datad(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~8 .lut_mask = "bcb0";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y9_N7
cyclone_lcell \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[9]~9 
// )) # (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[8]~8 )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[9]~9 ),
	.datad(\data_fx[8]~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~9 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y9_N8
cyclone_lcell \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[11]~11 ))) # (!\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~9_combout  & (\data_fx[10]~10 )))) # 
// (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~9_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[10]~10 ),
	.datac(\data_fx[11]~11 ),
	.datad(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~10 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y9_N4
cyclone_lcell \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[0]~regout ) # ((\data_fx[14]~14 )))) # (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[1]~regout  & 
// (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[12]~12 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[14]~14 ),
	.datad(\data_fx[12]~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~16 .lut_mask = "b9a8";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y9_N5
cyclone_lcell \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~16_combout  & (\data_fx[15]~15 )) # (!\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[13]~13 ))))) # 
// (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[15]~15 ),
	.datac(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~16_combout ),
	.datad(\data_fx[13]~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~17 .lut_mask = "dad0";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N3
cyclone_lcell \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[0]~regout  & 
// ((\data_fx[1]~1 ))) # (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[0]~0 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[0]~0 ),
	.datad(\data_fx[1]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~13 .lut_mask = "dc98";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N7
cyclone_lcell \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[3]~3 ))) # (!\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~13_combout  & (\data_fx[2]~2 )))) # 
// (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\data_fx[2]~2 ),
	.datab(\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[3]~3 ),
	.datad(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~14 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N6
cyclone_lcell \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~11  & ((\data_fx[7]~7 ))) # (!\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~11  & (\data_fx[6]~6 )))) # 
// (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~11 ))))

	.clk(gnd),
	.dataa(\data_fx[6]~6 ),
	.datab(\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[7]~7 ),
	.datad(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~12 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N0
cyclone_lcell \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[3]~regout ) # ((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~12_combout )))) # (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[2]~regout  & 
// (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[3]~regout  & (\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~14_combout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~14_combout ),
	.datad(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~15 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N1
cyclone_lcell \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~15_combout  & ((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~17_combout ))) # (!\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~15_combout  & 
// (\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~10_combout )))) # (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~10_combout ),
	.datab(\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~17_combout ),
	.datad(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~18 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N5
cyclone_lcell \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~19  = ((C35_reg_num[4] & (\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~8_combout )) # (!C35_reg_num[4] & ((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~18_combout ))))
// \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~17_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~8_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[4] .lut_mask = "cfc0";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N4
cyclone_lcell \GEN_MEM_MUX:34:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:34:MEM_MUX_X|mem_mux_oe~0  = ((C35_reg_en & ((\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[4]~regout ) # (GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[4]~regout ),
	.datac(\reg_data[5]~combout ),
	.datad(\data_dir~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:34:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:34:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|reg_en .lut_mask = "f0c0";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:34:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y10_N2
cyclone_lcell \Equal0~19 (
// Equation(s):
// \Equal0~19_combout  = (\reg_addr[1]~combout  & (\Equal0~15_combout  & ((\reg_addr[0]~combout ))))

	.clk(gnd),
	.dataa(\reg_addr[1]~combout ),
	.datab(\Equal0~15_combout ),
	.datac(vcc),
	.datad(\reg_addr[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001011));
// synopsys translate_off
// defparam \Equal0~19 .lut_mask = "8800";
// defparam \Equal0~19 .operation_mode = "normal";
// defparam \Equal0~19 .output_mode = "comb_only";
// defparam \Equal0~19 .register_cascade_mode = "off";
// defparam \Equal0~19 .sum_lutc_input = "datac";
// defparam \Equal0~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N5
cyclone_lcell \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[3]~combout ) # ((C36_reg_num[2])))) # (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[0]~regout  & (((!C36_reg_num[2] & \addr_fx[2]~combout ))))
// \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~19_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\addr_fx[3]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~19_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[2] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y12_N5
cyclone_lcell \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[2]~regout  & (((C36_reg_num[0])))) # (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[2]~regout  & ((C36_reg_num[0] & (\addr_fx[1]~combout )) # (!C36_reg_num[0] & ((\addr_fx[0]~combout )))))
// \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~19_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\addr_fx[1]~combout ),
	.datab(\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~19_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[0] .lut_mask = "e3e0";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y12_N9
cyclone_lcell \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[0]~regout  & (((C36_reg_num[1]) # (\data_fx[5]~5 )))) # (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[4]~4  & (!C36_reg_num[1])))
// \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~19_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[4]~4 ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[5]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~19_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[1] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y12_N5
cyclone_lcell \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[9]~9 ) # ((\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[1]~regout )))) # (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[0]~regout  & 
// (((!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[1]~regout  & \data_fx[8]~8 ))))

	.clk(gnd),
	.dataa(\data_fx[9]~9 ),
	.datab(\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[1]~regout ),
	.datad(\data_fx[8]~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~9 .lut_mask = "cbc8";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y12_N6
cyclone_lcell \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~9_combout  & (\data_fx[11]~11 )) # (!\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[10]~10 ))))) # 
// (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~9_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[11]~11 ),
	.datac(\data_fx[10]~10 ),
	.datad(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~10 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y12_N6
cyclone_lcell \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~4  & (\addr_fx[5]~combout )) # (!\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~4  & ((\addr_fx[4]~combout ))))) # 
// (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\addr_fx[5]~combout ),
	.datab(\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\addr_fx[4]~combout ),
	.datad(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~5 .lut_mask = "bbc0";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N0
cyclone_lcell \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~2  & ((\addr_fx[7]~combout ))) # (!\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~2  & (\addr_fx[6]~combout )))) # 
// (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[6]~combout ),
	.datac(\addr_fx[7]~combout ),
	.datad(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~3 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y12_N0
cyclone_lcell \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[1]~regout  & (((C36_reg_num[3]) # (\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~3_combout )))) # (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~5_combout  & 
// (!C36_reg_num[3])))
// \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~19_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~5_combout ),
	.datab(\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~19_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[3] .lut_mask = "cec2";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y12_N0
cyclone_lcell \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[1]~1 ) # ((\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[1]~regout )))) # (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[0]~regout  & 
// (((!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[1]~regout  & \data_fx[0]~0 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[1]~1 ),
	.datac(\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[1]~regout ),
	.datad(\data_fx[0]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~13 .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y12_N1
cyclone_lcell \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~13_combout  & (\data_fx[3]~3 )) # (!\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[2]~2 ))))) # 
// (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[3]~3 ),
	.datac(\data_fx[2]~2 ),
	.datad(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~14 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y12_N8
cyclone_lcell \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~11  & ((\data_fx[7]~7 ))) # (!\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~11  & (\data_fx[6]~6 )))) # 
// (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~11 ))))

	.clk(gnd),
	.dataa(\data_fx[6]~6 ),
	.datab(\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~11 ),
	.datad(\data_fx[7]~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~12 .lut_mask = "f838";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y12_N9
cyclone_lcell \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[2]~regout )))) # (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[2]~regout  & 
// ((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~12_combout ))) # (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~14_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~14_combout ),
	.datab(\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~15 .lut_mask = "f2c2";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y6_N8
cyclone_lcell \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[0]~regout  & (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[1]~regout )) # (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[1]~regout  & 
// (\data_fx[14]~14 )) # (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[1]~regout  & ((\data_fx[12]~12 )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[14]~14 ),
	.datad(\data_fx[12]~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~16 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y6_N9
cyclone_lcell \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[15]~15 ))) # (!\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~16_combout  & (\data_fx[13]~13 )))) # 
// (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\data_fx[13]~13 ),
	.datab(\data_fx[15]~15 ),
	.datac(\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~17 .lut_mask = "cfa0";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y12_N3
cyclone_lcell \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~15_combout  & ((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~17_combout ))) # (!\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~15_combout  & 
// (\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~10_combout )))) # (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~10_combout ),
	.datab(\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~15_combout ),
	.datad(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~18 .lut_mask = "f838";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y12_N4
cyclone_lcell \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[2]~regout ) # ((\ctl_fx[2]~combout )))) # (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[2]~regout  & ((\ctl_fx[1]~combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\ctl_fx[2]~combout ),
	.datad(\ctl_fx[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~7 .lut_mask = "b9a8";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y12_N0
cyclone_lcell \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[2]~regout ) # ((\ctl_fx[0]~combout )))) # (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[2]~regout  & ((\addr_fx[8]~combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\ctl_fx[0]~combout ),
	.datad(\addr_fx[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~0 .lut_mask = "b9a8";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y12_N1
cyclone_lcell \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[4]~combout ))) # (!\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[3]~combout )))) # 
// (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\ctl_fx[3]~combout ),
	.datab(\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\ctl_fx[4]~combout ),
	.datad(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~1 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y12_N1
cyclone_lcell \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~6  & (\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~7_combout )) # (!\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~6  & 
// ((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~1_combout ))))) # (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~7_combout ),
	.datab(\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~1_combout ),
	.datad(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~8 .lut_mask = "bbc0";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y12_N2
cyclone_lcell \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~19  = ((C36_reg_num[4] & ((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~8_combout ))) # (!C36_reg_num[4] & (\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~18_combout )))
// \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~19_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~18_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~19_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[4] .lut_mask = "fc0c";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N6
cyclone_lcell \GEN_MEM_MUX:35:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:35:MEM_MUX_X|mem_mux_oe~0  = ((C36_reg_en & ((GLOBAL(\data_dir~combout )) # (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[4]~regout ))))

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\data_dir~combout ),
	.datac(\reg_data[5]~combout ),
	.datad(\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~19_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:35:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:35:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|reg_en .lut_mask = "f0c0";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:35:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N8
cyclone_lcell \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (!\reg_addr[3]~combout  & (!\reg_addr[4]~combout  & (\reg_addr[5]~combout  & \reg_addr[2]~combout )))

	.clk(gnd),
	.dataa(\reg_addr[3]~combout ),
	.datab(\reg_addr[4]~combout ),
	.datac(\reg_addr[5]~combout ),
	.datad(\reg_addr[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Equal0~5 .lut_mask = "1000";
// defparam \Equal0~5 .operation_mode = "normal";
// defparam \Equal0~5 .output_mode = "comb_only";
// defparam \Equal0~5 .register_cascade_mode = "off";
// defparam \Equal0~5 .sum_lutc_input = "datac";
// defparam \Equal0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N2
cyclone_lcell \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = ((\Equal0~5_combout  & (!\reg_addr[0]~combout  & !\reg_addr[1]~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal0~5_combout ),
	.datac(\reg_addr[0]~combout ),
	.datad(\reg_addr[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \Equal0~8 .lut_mask = "000c";
// defparam \Equal0~8 .operation_mode = "normal";
// defparam \Equal0~8 .output_mode = "comb_only";
// defparam \Equal0~8 .register_cascade_mode = "off";
// defparam \Equal0~8 .sum_lutc_input = "datac";
// defparam \Equal0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N9
cyclone_lcell \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[3]~combout ) # ((C37_reg_num[2])))) # (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[0]~regout  & (((!C37_reg_num[2] & \addr_fx[2]~combout ))))
// \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~8_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\addr_fx[3]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[2] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y11_N0
cyclone_lcell \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[2]~regout  & (((C37_reg_num[0])))) # (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[2]~regout  & ((C37_reg_num[0] & ((\addr_fx[1]~combout ))) # (!C37_reg_num[0] & (\addr_fx[0]~combout ))))
// \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~8_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[0]~combout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[0] .lut_mask = "f4a4";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y8_N7
cyclone_lcell \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[2]~regout ) # (\ctl_fx[2]~combout )))) # (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[0]~regout  & (\ctl_fx[1]~combout  & 
// (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[2]~regout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\ctl_fx[1]~combout ),
	.datac(\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\ctl_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~7 .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N3
cyclone_lcell \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[0]~regout  & (((C37_reg_num[1]) # (\data_fx[5]~5 )))) # (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[4]~4  & (!C37_reg_num[1])))
// \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~8_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[4]~4 ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[5]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[1] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y8_N4
cyclone_lcell \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~2  & ((\addr_fx[7]~combout ))) # (!\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~2  & (\addr_fx[6]~combout )))) # 
// (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\addr_fx[6]~combout ),
	.datab(\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~2 ),
	.datad(\addr_fx[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~3 .lut_mask = "f838";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y11_N9
cyclone_lcell \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~4  & ((\addr_fx[5]~combout ))) # (!\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~4  & (\addr_fx[4]~combout )))) # 
// (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[4]~combout ),
	.datac(\addr_fx[5]~combout ),
	.datad(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~5 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N4
cyclone_lcell \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~3_combout ) # ((C37_reg_num[3])))) # (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[1]~regout  & (((!C37_reg_num[3] & 
// \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~5_combout ))))
// \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~8_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~3_combout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[3] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y8_N5
cyclone_lcell \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[2]~regout ) # ((\ctl_fx[0]~combout )))) # (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[2]~regout  & (\addr_fx[8]~combout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\addr_fx[8]~combout ),
	.datad(\ctl_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~0 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y8_N6
cyclone_lcell \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[4]~combout )) # (!\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[3]~combout ))))) # 
// (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\ctl_fx[4]~combout ),
	.datac(\ctl_fx[3]~combout ),
	.datad(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~1 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N5
cyclone_lcell \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~6  & (\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~7_combout )) # (!\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~6  & 
// ((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~1_combout ))))) # (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~7_combout ),
	.datab(\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~1_combout ),
	.datad(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~8 .lut_mask = "bbc0";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N0
cyclone_lcell \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[9]~9 
// )) # (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[8]~8 )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[9]~9 ),
	.datad(\data_fx[8]~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~9 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N9
cyclone_lcell \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[11]~11 ))) # (!\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~9_combout  & (\data_fx[10]~10 )))) # 
// (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~9_combout ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~9_combout ),
	.datac(\data_fx[10]~10 ),
	.datad(\data_fx[11]~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~10 .lut_mask = "ec64";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y5_N6
cyclone_lcell \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[0]~regout ) # ((\data_fx[14]~14 )))) # (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[1]~regout  & 
// (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[12]~12 )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[12]~12 ),
	.datad(\data_fx[14]~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~16 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y5_N5
cyclone_lcell \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[15]~15 ))) # (!\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~16_combout  & (\data_fx[13]~13 )))) # 
// (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\data_fx[13]~13 ),
	.datab(\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[15]~15 ),
	.datad(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~17 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N5
cyclone_lcell \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~11  & ((\data_fx[7]~7 ))) # (!\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~11  & (\data_fx[6]~6 )))) # 
// (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~11 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[6]~6 ),
	.datac(\data_fx[7]~7 ),
	.datad(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~12 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N9
cyclone_lcell \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[0]~regout  & 
// ((\data_fx[1]~1 ))) # (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[0]~0 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[0]~0 ),
	.datad(\data_fx[1]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~13 .lut_mask = "dc98";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N3
cyclone_lcell \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[3]~3 ))) # (!\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~13_combout  & (\data_fx[2]~2 )))) # 
// (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~13_combout ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~13_combout ),
	.datac(\data_fx[2]~2 ),
	.datad(\data_fx[3]~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~14 .lut_mask = "ec64";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N0
cyclone_lcell \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[3]~regout ) # ((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~12_combout )))) # (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[2]~regout  & 
// (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~14_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~12_combout ),
	.datad(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~15 .lut_mask = "b9a8";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N7
cyclone_lcell \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~15_combout  & ((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~17_combout ))) # (!\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~15_combout  & 
// (\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~10_combout )))) # (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~10_combout ),
	.datab(\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~17_combout ),
	.datad(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~18 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N8
cyclone_lcell \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~19  = ((C37_reg_num[4] & (\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~8_combout )) # (!C37_reg_num[4] & ((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~18_combout ))))
// \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~8_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~8_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[4] .lut_mask = "cfc0";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N1
cyclone_lcell \GEN_MEM_MUX:36:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:36:MEM_MUX_X|mem_mux_oe~0  = ((C37_reg_en & ((\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[4]~regout ) # (GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[4]~regout ),
	.datac(\reg_data[5]~combout ),
	.datad(\data_dir~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:36:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:36:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|reg_en .lut_mask = "f0c0";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:36:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N1
cyclone_lcell \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = ((\Equal0~5_combout  & (!\reg_addr[1]~combout  & \reg_addr[0]~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal0~5_combout ),
	.datac(\reg_addr[1]~combout ),
	.datad(\reg_addr[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \Equal0~7 .lut_mask = "0c00";
// defparam \Equal0~7 .operation_mode = "normal";
// defparam \Equal0~7 .output_mode = "comb_only";
// defparam \Equal0~7 .register_cascade_mode = "off";
// defparam \Equal0~7 .sum_lutc_input = "datac";
// defparam \Equal0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N8
cyclone_lcell \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[0]~regout  & (((C38_reg_num[2]) # (\addr_fx[3]~combout )))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[0]~regout  & (\addr_fx[2]~combout  & (!C38_reg_num[2])))
// \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~7_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\addr_fx[2]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[2] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N9
cyclone_lcell \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[2]~regout  & (((C38_reg_num[0])))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[2]~regout  & ((C38_reg_num[0] & ((\addr_fx[1]~combout ))) # (!C38_reg_num[0] & (\addr_fx[0]~combout ))))
// \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~7_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[0]~combout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[0] .lut_mask = "f4a4";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N3
cyclone_lcell \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[0]~regout  & (((C38_reg_num[1]) # (\data_fx[5]~5 )))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[4]~4  & (!C38_reg_num[1])))
// \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~7_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[4]~4 ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[5]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[1] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N5
cyclone_lcell \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~2  & ((\addr_fx[7]~combout ))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~2  & (\addr_fx[6]~combout )))) # 
// (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[6]~combout ),
	.datac(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~2 ),
	.datad(\addr_fx[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~3 .lut_mask = "f858";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N6
cyclone_lcell \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~4  & ((\addr_fx[5]~combout ))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~4  & (\addr_fx[4]~combout )))) # 
// (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[4]~combout ),
	.datac(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~4 ),
	.datad(\addr_fx[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~5 .lut_mask = "f858";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N7
cyclone_lcell \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~3_combout ) # ((C38_reg_num[3])))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[1]~regout  & (((!C38_reg_num[3] & 
// \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~5_combout ))))
// \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~7_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~3_combout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[3] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y7_N6
cyclone_lcell \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[0]~regout  & 
// ((\ctl_fx[2]~combout ))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[0]~regout  & (\ctl_fx[1]~combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\ctl_fx[1]~combout ),
	.datac(\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\ctl_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~7 .lut_mask = "f4a4";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y7_N1
cyclone_lcell \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[0]~regout  & 
// ((\ctl_fx[0]~combout ))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[0]~regout  & (\addr_fx[8]~combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[8]~combout ),
	.datac(\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\ctl_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~0 .lut_mask = "f4a4";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y7_N2
cyclone_lcell \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[4]~combout )) # (!\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[3]~combout ))))) # 
// (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\ctl_fx[4]~combout ),
	.datab(\ctl_fx[3]~combout ),
	.datac(\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~1 .lut_mask = "afc0";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N8
cyclone_lcell \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~6  & (\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~7_combout )) # (!\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~6  & 
// ((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~1_combout ))))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~7_combout ),
	.datac(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~1_combout ),
	.datad(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~8 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N3
cyclone_lcell \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[1]~regout ) # (\data_fx[9]~9 )))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[8]~8  & 
// (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[1]~regout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[8]~8 ),
	.datac(\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[1]~regout ),
	.datad(\data_fx[9]~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~9 .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N6
cyclone_lcell \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[11]~11 ))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~9_combout  & (\data_fx[10]~10 )))) # 
// (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~9_combout ))))

	.clk(gnd),
	.dataa(\data_fx[10]~10 ),
	.datab(\data_fx[11]~11 ),
	.datac(\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[1]~regout ),
	.datad(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~10 .lut_mask = "cfa0";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y5_N8
cyclone_lcell \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[0]~regout ) # ((\data_fx[14]~14 )))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[1]~regout  & 
// (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[12]~12 )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[12]~12 ),
	.datad(\data_fx[14]~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~16 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y5_N9
cyclone_lcell \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[15]~15 ))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~16_combout  & (\data_fx[13]~13 )))) # 
// (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\data_fx[13]~13 ),
	.datab(\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[15]~15 ),
	.datad(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~17 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y12_N5
cyclone_lcell \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[1]~1 ) # ((\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[1]~regout )))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[0]~regout  & 
// (((!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[1]~regout  & \data_fx[0]~0 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[1]~1 ),
	.datac(\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[1]~regout ),
	.datad(\data_fx[0]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~13 .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y12_N6
cyclone_lcell \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[3]~3 ))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~13_combout  & (\data_fx[2]~2 )))) # 
// (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[2]~2 ),
	.datac(\data_fx[3]~3 ),
	.datad(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~14 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N9
cyclone_lcell \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~11  & ((\data_fx[7]~7 ))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~11  & (\data_fx[6]~6 )))) # 
// (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~11 ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~11 ),
	.datac(\data_fx[6]~6 ),
	.datad(\data_fx[7]~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~12 .lut_mask = "ec64";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N0
cyclone_lcell \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[3]~regout ) # (\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~12_combout )))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[2]~regout  & 
// (\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~14_combout  & (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[3]~regout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~14_combout ),
	.datac(\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[3]~regout ),
	.datad(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~15 .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N1
cyclone_lcell \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~15_combout  & ((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~17_combout ))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~15_combout  & 
// (\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~10_combout )))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~10_combout ),
	.datac(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~17_combout ),
	.datad(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~18 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N3
cyclone_lcell \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~19  = ((C38_reg_num[4] & (\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~8_combout )) # (!C38_reg_num[4] & ((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~18_combout ))))
// \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~7_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~8_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[4] .lut_mask = "cfc0";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N5
cyclone_lcell \GEN_MEM_MUX:37:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:37:MEM_MUX_X|mem_mux_oe~0  = ((C38_reg_en & ((GLOBAL(\data_dir~combout )) # (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[4]~regout ))))

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\data_dir~combout ),
	.datac(\reg_data[5]~combout ),
	.datad(\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:37:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:37:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|reg_en .lut_mask = "f0c0";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:37:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N4
cyclone_lcell \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = ((\Equal0~5_combout  & (\reg_addr[1]~combout  & !\reg_addr[0]~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal0~5_combout ),
	.datac(\reg_addr[1]~combout ),
	.datad(\reg_addr[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \Equal0~6 .lut_mask = "00c0";
// defparam \Equal0~6 .operation_mode = "normal";
// defparam \Equal0~6 .output_mode = "comb_only";
// defparam \Equal0~6 .register_cascade_mode = "off";
// defparam \Equal0~6 .sum_lutc_input = "datac";
// defparam \Equal0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y10_N7
cyclone_lcell \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[3]~combout ) # ((C39_reg_num[2])))) # (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[0]~regout  & (((!C39_reg_num[2] & \addr_fx[2]~combout ))))
// \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~6_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\addr_fx[3]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[2] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y6_N6
cyclone_lcell \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[2]~regout  & (((C39_reg_num[0])))) # (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[2]~regout  & ((C39_reg_num[0] & (\addr_fx[1]~combout )) # (!C39_reg_num[0] & ((\addr_fx[0]~combout )))))
// \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~6_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[1]~combout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[0] .lut_mask = "e5e0";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N6
cyclone_lcell \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[0]~regout  & (((C39_reg_num[1]) # (\data_fx[5]~5 )))) # (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[4]~4  & (!C39_reg_num[1])))
// \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~6_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[4]~4 ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[5]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[1] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y6_N5
cyclone_lcell \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[9]~9 ) # ((\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[1]~regout )))) # (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[0]~regout  & 
// (((!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[1]~regout  & \data_fx[8]~8 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[9]~9 ),
	.datac(\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[1]~regout ),
	.datad(\data_fx[8]~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~9 .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N6
cyclone_lcell \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~9_combout  & (\data_fx[11]~11 )) # (!\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[10]~10 ))))) # 
// (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~9_combout ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~9_combout ),
	.datac(\data_fx[11]~11 ),
	.datad(\data_fx[10]~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~10 .lut_mask = "e6c4";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y10_N8
cyclone_lcell \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~2  & ((\addr_fx[7]~combout ))) # (!\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~2  & (\addr_fx[6]~combout )))) # 
// (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[6]~combout ),
	.datac(\addr_fx[7]~combout ),
	.datad(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~3 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y6_N2
cyclone_lcell \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~4  & ((\addr_fx[5]~combout ))) # (!\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~4  & (\addr_fx[4]~combout )))) # 
// (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[4]~combout ),
	.datac(\addr_fx[5]~combout ),
	.datad(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~5 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y6_N3
cyclone_lcell \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~3_combout ) # ((C39_reg_num[3])))) # (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[1]~regout  & (((!C39_reg_num[3] & 
// \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~5_combout ))))
// \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~6_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~3_combout ),
	.datab(\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[3] .lut_mask = "cbc8";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y6_N1
cyclone_lcell \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[1]~regout  & ((\data_fx[14]~14 ) # ((\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[1]~regout  & 
// (((!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[0]~regout  & \data_fx[12]~12 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[14]~14 ),
	.datac(\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\data_fx[12]~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~16 .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y6_N2
cyclone_lcell \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~16_combout  & (\data_fx[15]~15 )) # (!\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[13]~13 ))))) # 
// (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\data_fx[15]~15 ),
	.datab(\data_fx[13]~13 ),
	.datac(\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~17 .lut_mask = "afc0";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y6_N9
cyclone_lcell \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~11  & ((\data_fx[7]~7 ))) # (!\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~11  & (\data_fx[6]~6 )))) # 
// (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~11 ))))

	.clk(gnd),
	.dataa(\data_fx[6]~6 ),
	.datab(\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[7]~7 ),
	.datad(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~12 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N1
cyclone_lcell \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[0]~regout  & 
// ((\data_fx[1]~1 ))) # (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[0]~0 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[0]~0 ),
	.datac(\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\data_fx[1]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~13 .lut_mask = "f4a4";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N2
cyclone_lcell \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[3]~3 ))) # (!\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~13_combout  & (\data_fx[2]~2 )))) # 
// (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[2]~2 ),
	.datac(\data_fx[3]~3 ),
	.datad(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~14 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y6_N7
cyclone_lcell \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[3]~regout ) # ((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~12_combout )))) # (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[2]~regout  & 
// (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~14_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~12_combout ),
	.datad(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~15 .lut_mask = "b9a8";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y6_N8
cyclone_lcell \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~15_combout  & ((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~17_combout ))) # (!\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~15_combout  & 
// (\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~10_combout )))) # (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~10_combout ),
	.datab(\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~17_combout ),
	.datad(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~18 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y7_N8
cyclone_lcell \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[2]~regout ) # ((\ctl_fx[2]~combout )))) # (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[2]~regout  & (\ctl_fx[1]~combout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\ctl_fx[1]~combout ),
	.datad(\ctl_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~7 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y7_N3
cyclone_lcell \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[0]~regout  & 
// (\ctl_fx[0]~combout )) # (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[8]~combout )))))

	.clk(gnd),
	.dataa(\ctl_fx[0]~combout ),
	.datab(\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\addr_fx[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~0 .lut_mask = "e3e0";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y7_N4
cyclone_lcell \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[4]~combout )) # (!\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[3]~combout ))))) # 
// (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\ctl_fx[4]~combout ),
	.datab(\ctl_fx[3]~combout ),
	.datac(\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~1 .lut_mask = "afc0";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y6_N0
cyclone_lcell \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~6  & ((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~7_combout ) # ((!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[3]~regout )))) # (!\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~6  & 
// (((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~1_combout  & \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[3]~regout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~7_combout ),
	.datab(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~6 ),
	.datac(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~1_combout ),
	.datad(\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~8 .lut_mask = "b8cc";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y6_N5
cyclone_lcell \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~19  = ((C39_reg_num[4] & ((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~8_combout ))) # (!C39_reg_num[4] & (\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~18_combout )))
// \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~6_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~18_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[4] .lut_mask = "fc0c";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N0
cyclone_lcell \GEN_MEM_MUX:38:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:38:MEM_MUX_X|mem_mux_oe~0  = ((C39_reg_en & ((GLOBAL(\data_dir~combout )) # (\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[4]~regout ))))

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\data_dir~combout ),
	.datac(\reg_data[5]~combout ),
	.datad(\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:38:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:38:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|reg_en .lut_mask = "f0c0";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:38:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y8_N8
cyclone_lcell \Equal0~9 (
// Equation(s):
// \Equal0~9_combout  = ((\Equal0~5_combout  & (\reg_addr[0]~combout  & \reg_addr[1]~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal0~5_combout ),
	.datac(\reg_addr[0]~combout ),
	.datad(\reg_addr[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \Equal0~9 .lut_mask = "c000";
// defparam \Equal0~9 .operation_mode = "normal";
// defparam \Equal0~9 .output_mode = "comb_only";
// defparam \Equal0~9 .register_cascade_mode = "off";
// defparam \Equal0~9 .sum_lutc_input = "datac";
// defparam \Equal0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y8_N3
cyclone_lcell \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[2]~regout  & (((C40_reg_num[0])))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[2]~regout  & ((C40_reg_num[0] & (\addr_fx[1]~combout )) # (!C40_reg_num[0] & ((\addr_fx[0]~combout )))))
// \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~9_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\addr_fx[1]~combout ),
	.datab(\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[0] .lut_mask = "e3e0";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y8_N0
cyclone_lcell \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[3]~combout ) # ((C40_reg_num[2])))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[0]~regout  & (((!C40_reg_num[2] & \addr_fx[2]~combout ))))
// \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~9_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\addr_fx[3]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[2] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y8_N0
cyclone_lcell \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[2]~regout ) # ((\ctl_fx[0]~combout )))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[2]~regout  & (\addr_fx[8]~combout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\addr_fx[8]~combout ),
	.datad(\ctl_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~0 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y8_N1
cyclone_lcell \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[4]~combout )) # (!\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[3]~combout ))))) # 
// (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\ctl_fx[4]~combout ),
	.datac(\ctl_fx[3]~combout ),
	.datad(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~1 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N1
cyclone_lcell \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~2  & (\addr_fx[7]~combout )) # (!\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~2  & ((\addr_fx[6]~combout ))))) # 
// (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\addr_fx[7]~combout ),
	.datab(\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\addr_fx[6]~combout ),
	.datad(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~3 .lut_mask = "bbc0";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N6
cyclone_lcell \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[5]~5 ) # ((C40_reg_num[1])))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[0]~regout  & (((!C40_reg_num[1] & \data_fx[4]~4 ))))
// \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~9_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[5]~5 ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[4]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[1] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y8_N4
cyclone_lcell \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~4  & ((\addr_fx[5]~combout ))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~4  & (\addr_fx[4]~combout )))) # 
// (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\addr_fx[4]~combout ),
	.datab(\addr_fx[5]~combout ),
	.datac(\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~5 .lut_mask = "cfa0";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y8_N3
cyclone_lcell \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~3_combout ) # ((C40_reg_num[3])))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[1]~regout  & (((!C40_reg_num[3] & 
// \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~5_combout ))))
// \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~9_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~3_combout ),
	.datab(\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[3] .lut_mask = "cbc8";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y8_N2
cyclone_lcell \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[2]~regout ) # (\ctl_fx[2]~combout )))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[0]~regout  & (\ctl_fx[1]~combout  & 
// (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[2]~regout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\ctl_fx[1]~combout ),
	.datac(\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\ctl_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~7 .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y8_N4
cyclone_lcell \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~6  & ((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~7_combout ))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~6  & 
// (\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~1_combout )))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~1_combout ),
	.datab(\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~7_combout ),
	.datad(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~8 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y8_N8
cyclone_lcell \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[0]~regout  & (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[1]~regout )) # (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[1]~regout  & 
// ((\data_fx[14]~14 ))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[1]~regout  & (\data_fx[12]~12 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[12]~12 ),
	.datad(\data_fx[14]~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~16 .lut_mask = "dc98";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y8_N9
cyclone_lcell \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[15]~15 ))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~16_combout  & (\data_fx[13]~13 )))) # 
// (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[13]~13 ),
	.datac(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~16_combout ),
	.datad(\data_fx[15]~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~17 .lut_mask = "f858";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N2
cyclone_lcell \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[1]~regout ) # ((\data_fx[1]~1 )))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[1]~regout  & (\data_fx[0]~0 )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[0]~0 ),
	.datad(\data_fx[1]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~13 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N6
cyclone_lcell \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[3]~3 ))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~13_combout  & (\data_fx[2]~2 )))) # 
// (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[2]~2 ),
	.datac(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~13_combout ),
	.datad(\data_fx[3]~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~14 .lut_mask = "f858";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N7
cyclone_lcell \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~11  & ((\data_fx[7]~7 ))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~11  & (\data_fx[6]~6 )))) # 
// (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~11 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[6]~6 ),
	.datac(\data_fx[7]~7 ),
	.datad(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~12 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y8_N2
cyclone_lcell \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[2]~regout )))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[2]~regout  & 
// ((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~12_combout ))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~14_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~14_combout ),
	.datab(\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~15 .lut_mask = "f2c2";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y11_N2
cyclone_lcell \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[1]~regout ) # ((\data_fx[9]~9 )))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[1]~regout  & (\data_fx[8]~8 )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[8]~8 ),
	.datad(\data_fx[9]~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~9 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y11_N1
cyclone_lcell \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~9_combout  & (((\data_fx[11]~11 ) # (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[1]~regout )))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~9_combout  & (\data_fx[10]~10  & 
// (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[1]~regout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~9_combout ),
	.datab(\data_fx[10]~10 ),
	.datac(\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[1]~regout ),
	.datad(\data_fx[11]~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~10 .lut_mask = "ea4a";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y8_N5
cyclone_lcell \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~15_combout  & (\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~17_combout )) # (!\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~15_combout  & 
// ((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~10_combout ))))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~17_combout ),
	.datab(\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~15_combout ),
	.datad(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~18 .lut_mask = "bcb0";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y8_N6
cyclone_lcell \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~19  = ((C40_reg_num[4] & (\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~8_combout )) # (!C40_reg_num[4] & ((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~18_combout ))))
// \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~9_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~8_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[4] .lut_mask = "cfc0";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N8
cyclone_lcell \GEN_MEM_MUX:39:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:39:MEM_MUX_X|mem_mux_oe~0  = ((C40_reg_en & ((\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[4]~regout ) # (GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[4]~regout ),
	.datab(vcc),
	.datac(\reg_data[5]~combout ),
	.datad(\data_dir~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:39:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:39:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101001));
// synopsys translate_off
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|reg_en .lut_mask = "f0a0";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:39:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y7_N1
cyclone_lcell \Equal0~10 (
// Equation(s):
// \Equal0~10_combout  = (!\reg_addr[4]~combout  & (\reg_addr[5]~combout  & (\reg_addr[3]~combout  & !\reg_addr[2]~combout )))

	.clk(gnd),
	.dataa(\reg_addr[4]~combout ),
	.datab(\reg_addr[5]~combout ),
	.datac(\reg_addr[3]~combout ),
	.datad(\reg_addr[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Equal0~10 .lut_mask = "0040";
// defparam \Equal0~10 .operation_mode = "normal";
// defparam \Equal0~10 .output_mode = "comb_only";
// defparam \Equal0~10 .register_cascade_mode = "off";
// defparam \Equal0~10 .sum_lutc_input = "datac";
// defparam \Equal0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N3
cyclone_lcell \Equal0~13 (
// Equation(s):
// \Equal0~13_combout  = (!\reg_addr[0]~combout  & (\Equal0~10_combout  & (!\reg_addr[1]~combout )))

	.clk(gnd),
	.dataa(\reg_addr[0]~combout ),
	.datab(\Equal0~10_combout ),
	.datac(\reg_addr[1]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \Equal0~13 .lut_mask = "0404";
// defparam \Equal0~13 .operation_mode = "normal";
// defparam \Equal0~13 .output_mode = "comb_only";
// defparam \Equal0~13 .register_cascade_mode = "off";
// defparam \Equal0~13 .sum_lutc_input = "datac";
// defparam \Equal0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y7_N9
cyclone_lcell \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[2]~regout  & (((C41_reg_num[0])))) # (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[2]~regout  & ((C41_reg_num[0] & (\addr_fx[1]~combout )) # (!C41_reg_num[0] & ((\addr_fx[0]~combout )))))
// \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~13_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[1]~combout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[0] .lut_mask = "e5e0";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y7_N2
cyclone_lcell \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[3]~combout ) # ((C41_reg_num[2])))) # (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[0]~regout  & (((!C41_reg_num[2] & \addr_fx[2]~combout ))))
// \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~13_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\addr_fx[3]~combout ),
	.datab(\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[2] .lut_mask = "cbc8";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y7_N7
cyclone_lcell \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~2  & ((\addr_fx[7]~combout ))) # (!\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~2  & (\addr_fx[6]~combout )))) # 
// (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[6]~combout ),
	.datac(\addr_fx[7]~combout ),
	.datad(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~3 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y7_N8
cyclone_lcell \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[5]~5 ) # ((C41_reg_num[1])))) # (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[0]~regout  & (((!C41_reg_num[1] & \data_fx[4]~4 ))))
// \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~13_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\data_fx[5]~5 ),
	.datab(\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[4]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[1] .lut_mask = "cbc8";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y7_N6
cyclone_lcell \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~4  & (\addr_fx[5]~combout )) # (!\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~4  & ((\addr_fx[4]~combout ))))) # 
// (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[5]~combout ),
	.datac(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~4 ),
	.datad(\addr_fx[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~5 .lut_mask = "dad0";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y7_N4
cyclone_lcell \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~3_combout ) # ((C41_reg_num[3])))) # (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[1]~regout  & (((!C41_reg_num[3] & 
// \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~5_combout ))))
// \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~13_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~3_combout ),
	.datab(\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[3] .lut_mask = "cbc8";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y7_N2
cyclone_lcell \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[0]~regout  & 
// ((\ctl_fx[0]~combout ))) # (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[0]~regout  & (\addr_fx[8]~combout ))))

	.clk(gnd),
	.dataa(\addr_fx[8]~combout ),
	.datab(\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\ctl_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~0 .lut_mask = "f2c2";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y7_N3
cyclone_lcell \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[4]~combout ))) # (!\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[3]~combout )))) # 
// (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\ctl_fx[3]~combout ),
	.datab(\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\ctl_fx[4]~combout ),
	.datad(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~1 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y7_N3
cyclone_lcell \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[0]~regout  & ((\ctl_fx[2]~combout ) # ((\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[2]~regout )))) # (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[0]~regout  & 
// (((!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[2]~regout  & \ctl_fx[1]~combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\ctl_fx[2]~combout ),
	.datac(\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\ctl_fx[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~7 .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y7_N0
cyclone_lcell \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~6  & ((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~7_combout ))) # (!\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~6  & 
// (\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~1_combout )))) # (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~1_combout ),
	.datac(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~6 ),
	.datad(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~8 .lut_mask = "f858";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y5_N5
cyclone_lcell \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[0]~regout ) # ((\data_fx[14]~14 )))) # (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[1]~regout  & 
// (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[12]~12 )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[12]~12 ),
	.datad(\data_fx[14]~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~16 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y5_N6
cyclone_lcell \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~16_combout  & (\data_fx[15]~15 )) # (!\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[13]~13 ))))) # 
// (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\data_fx[15]~15 ),
	.datab(\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[13]~13 ),
	.datad(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~17 .lut_mask = "bbc0";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y6_N3
cyclone_lcell \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[9]~9 
// )) # (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[8]~8 )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[9]~9 ),
	.datad(\data_fx[8]~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~9 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y6_N4
cyclone_lcell \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[11]~11 ))) # (!\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~9_combout  & (\data_fx[10]~10 )))) # 
// (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~9_combout ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~9_combout ),
	.datac(\data_fx[10]~10 ),
	.datad(\data_fx[11]~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~10 .lut_mask = "ec64";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y7_N9
cyclone_lcell \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~11  & ((\data_fx[7]~7 ))) # (!\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~11  & (\data_fx[6]~6 )))) # 
// (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~11 ))))

	.clk(gnd),
	.dataa(\data_fx[6]~6 ),
	.datab(\data_fx[7]~7 ),
	.datac(\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[1]~regout ),
	.datad(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~12 .lut_mask = "cfa0";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N3
cyclone_lcell \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[1]~regout ) # ((\data_fx[1]~1 )))) # (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[1]~regout  & (\data_fx[0]~0 )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[0]~0 ),
	.datad(\data_fx[1]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~13 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N5
cyclone_lcell \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[3]~3 ))) # (!\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~13_combout  & (\data_fx[2]~2 )))) # 
// (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\data_fx[2]~2 ),
	.datab(\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[3]~3 ),
	.datad(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~14 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y7_N6
cyclone_lcell \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[3]~regout  & (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[2]~regout )) # (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[2]~regout  & 
// (\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~12_combout )) # (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~14_combout )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~12_combout ),
	.datad(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~15 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y7_N4
cyclone_lcell \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~15_combout  & (\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~17_combout )) # (!\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~15_combout  & 
// ((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~10_combout ))))) # (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~17_combout ),
	.datac(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~10_combout ),
	.datad(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~18 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y7_N5
cyclone_lcell \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~19  = ((C41_reg_num[4] & (\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~8_combout )) # (!C41_reg_num[4] & ((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~18_combout ))))
// \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~13_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~8_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[4] .lut_mask = "cfc0";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y4_N6
cyclone_lcell \GEN_MEM_MUX:40:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:40:MEM_MUX_X|mem_mux_oe~0  = ((C41_reg_en & ((\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[4]~regout ) # (GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[4]~regout ),
	.datac(\reg_data[5]~combout ),
	.datad(\data_dir~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:40:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:40:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|reg_en .lut_mask = "f0c0";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:40:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y7_N8
cyclone_lcell \Equal0~11 (
// Equation(s):
// \Equal0~11_combout  = (!\reg_addr[1]~combout  & (((\Equal0~10_combout  & \reg_addr[0]~combout ))))

	.clk(gnd),
	.dataa(\reg_addr[1]~combout ),
	.datab(vcc),
	.datac(\Equal0~10_combout ),
	.datad(\reg_addr[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \Equal0~11 .lut_mask = "5000";
// defparam \Equal0~11 .operation_mode = "normal";
// defparam \Equal0~11 .output_mode = "comb_only";
// defparam \Equal0~11 .register_cascade_mode = "off";
// defparam \Equal0~11 .sum_lutc_input = "datac";
// defparam \Equal0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y13_N4
cyclone_lcell \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[3]~combout ) # ((C42_reg_num[2])))) # (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[0]~regout  & (((!C42_reg_num[2] & \addr_fx[2]~combout ))))
// \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~11_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\addr_fx[3]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[2] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y8_N9
cyclone_lcell \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[2]~regout  & (((C42_reg_num[0])))) # (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[2]~regout  & ((C42_reg_num[0] & (\addr_fx[1]~combout )) # (!C42_reg_num[0] & ((\addr_fx[0]~combout )))))
// \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~11_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\addr_fx[1]~combout ),
	.datab(\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[0] .lut_mask = "e3e0";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y7_N6
cyclone_lcell \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[2]~regout ) # ((\ctl_fx[2]~combout )))) # (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[2]~regout  & (\ctl_fx[1]~combout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\ctl_fx[1]~combout ),
	.datad(\ctl_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~7 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N1
cyclone_lcell \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[2]~regout ) # (\ctl_fx[0]~combout )))) # (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[0]~regout  & (\addr_fx[8]~combout  & 
// (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[2]~regout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\addr_fx[8]~combout ),
	.datac(\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\ctl_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~0 .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N2
cyclone_lcell \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[4]~combout )) # (!\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[3]~combout ))))) # 
// (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\ctl_fx[4]~combout ),
	.datab(\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\ctl_fx[3]~combout ),
	.datad(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~1 .lut_mask = "bbc0";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y8_N8
cyclone_lcell \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[0]~regout  & (((C42_reg_num[1]) # (\data_fx[5]~5 )))) # (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[4]~4  & (!C42_reg_num[1])))
// \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~11_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[4]~4 ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[5]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[1] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y8_N8
cyclone_lcell \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~4  & (((\addr_fx[5]~combout )) # (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[2]~regout ))) # (!\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~4  & (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[2]~regout  & 
// ((\addr_fx[4]~combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~4 ),
	.datab(\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\addr_fx[5]~combout ),
	.datad(\addr_fx[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~5 .lut_mask = "e6a2";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y13_N5
cyclone_lcell \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~2  & (\addr_fx[7]~combout )) # (!\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~2  & ((\addr_fx[6]~combout ))))) # 
// (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[7]~combout ),
	.datac(\addr_fx[6]~combout ),
	.datad(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~3 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y8_N4
cyclone_lcell \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[1]~regout  & (((C42_reg_num[3]) # (\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~3_combout )))) # (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~5_combout  & 
// (!C42_reg_num[3])))
// \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~11_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~5_combout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[3] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y8_N5
cyclone_lcell \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~6  & (\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~7_combout )) # (!\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~6  & 
// ((\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~1_combout ))))) # (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~7_combout ),
	.datab(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~1_combout ),
	.datac(\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[3]~regout ),
	.datad(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~8 .lut_mask = "afc0";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y8_N3
cyclone_lcell \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[0]~regout  & (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[1]~regout )) # (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[1]~regout  & 
// (\data_fx[14]~14 )) # (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[1]~regout  & ((\data_fx[12]~12 )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[14]~14 ),
	.datad(\data_fx[12]~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~16 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y8_N1
cyclone_lcell \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~16_combout  & (\data_fx[15]~15 )) # (!\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[13]~13 ))))) # 
// (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[15]~15 ),
	.datac(\data_fx[13]~13 ),
	.datad(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~17 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y8_N9
cyclone_lcell \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[1]~regout ) # ((\data_fx[9]~9 )))) # (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[1]~regout  & (\data_fx[8]~8 )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[8]~8 ),
	.datad(\data_fx[9]~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~9 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y8_N4
cyclone_lcell \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~9_combout  & (((\data_fx[11]~11 )) # (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[1]~regout ))) # (!\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~9_combout  & 
// (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[1]~regout  & ((\data_fx[10]~10 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~9_combout ),
	.datab(\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[11]~11 ),
	.datad(\data_fx[10]~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~10 .lut_mask = "e6a2";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N5
cyclone_lcell \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[1]~regout ) # ((\data_fx[1]~1 )))) # (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[1]~regout  & (\data_fx[0]~0 )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[0]~0 ),
	.datad(\data_fx[1]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~13 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y8_N0
cyclone_lcell \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[3]~3 ))) # (!\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~13_combout  & (\data_fx[2]~2 )))) # 
// (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[2]~2 ),
	.datac(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~13_combout ),
	.datad(\data_fx[3]~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~14 .lut_mask = "f858";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y8_N1
cyclone_lcell \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~11  & (((\data_fx[7]~7 )) # (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[1]~regout ))) # (!\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~11  & (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[1]~regout  & 
// ((\data_fx[6]~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~11 ),
	.datab(\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[7]~7 ),
	.datad(\data_fx[6]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~12 .lut_mask = "e6a2";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y8_N2
cyclone_lcell \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[3]~regout  & (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[2]~regout )) # (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[2]~regout  & 
// ((\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~12_combout ))) # (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~14_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~14_combout ),
	.datad(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~15 .lut_mask = "dc98";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y8_N3
cyclone_lcell \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~15_combout  & (\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~17_combout )) # (!\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~15_combout  & 
// ((\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~10_combout ))))) # (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~17_combout ),
	.datab(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~10_combout ),
	.datac(\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[3]~regout ),
	.datad(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~18 .lut_mask = "afc0";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y8_N6
cyclone_lcell \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~19  = ((C42_reg_num[4] & (\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~8_combout )) # (!C42_reg_num[4] & ((\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~18_combout ))))
// \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~11_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~8_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[4] .lut_mask = "cfc0";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y4_N8
cyclone_lcell \GEN_MEM_MUX:41:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:41:MEM_MUX_X|mem_mux_oe~0  = ((C42_reg_en & ((\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[4]~regout ) # (GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[4]~regout ),
	.datac(\reg_data[5]~combout ),
	.datad(\data_dir~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:41:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:41:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|reg_en .lut_mask = "f0c0";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:41:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y7_N9
cyclone_lcell \Equal0~12 (
// Equation(s):
// \Equal0~12_combout  = (!\reg_addr[0]~combout  & (\Equal0~10_combout  & (\reg_addr[1]~combout )))

	.clk(gnd),
	.dataa(\reg_addr[0]~combout ),
	.datab(\Equal0~10_combout ),
	.datac(\reg_addr[1]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \Equal0~12 .lut_mask = "4040";
// defparam \Equal0~12 .operation_mode = "normal";
// defparam \Equal0~12 .output_mode = "comb_only";
// defparam \Equal0~12 .register_cascade_mode = "off";
// defparam \Equal0~12 .sum_lutc_input = "datac";
// defparam \Equal0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y5_N5
cyclone_lcell \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[3]~combout ) # ((C43_reg_num[2])))) # (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[0]~regout  & (((!C43_reg_num[2] & \addr_fx[2]~combout ))))
// \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~12_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\addr_fx[3]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[2] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y4_N5
cyclone_lcell \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[2]~regout  & (((C43_reg_num[0])))) # (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[2]~regout  & ((C43_reg_num[0] & (\addr_fx[1]~combout )) # (!C43_reg_num[0] & ((\addr_fx[0]~combout )))))
// \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~12_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[1]~combout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[0] .lut_mask = "e5e0";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y5_N3
cyclone_lcell \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[5]~5 ) # ((C43_reg_num[1])))) # (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[0]~regout  & (((!C43_reg_num[1] & \data_fx[4]~4 ))))
// \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~12_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[5]~5 ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[4]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[1] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y5_N6
cyclone_lcell \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~2  & (\addr_fx[7]~combout )) # (!\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~2  & ((\addr_fx[6]~combout ))))) # 
// (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[7]~combout ),
	.datac(\addr_fx[6]~combout ),
	.datad(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~3 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y4_N1
cyclone_lcell \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~4  & ((\addr_fx[5]~combout ) # ((!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[2]~regout )))) # (!\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~4  & (((\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[2]~regout  & 
// \addr_fx[4]~combout ))))

	.clk(gnd),
	.dataa(\addr_fx[5]~combout ),
	.datab(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~4 ),
	.datac(\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\addr_fx[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~5 .lut_mask = "bc8c";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y4_N6
cyclone_lcell \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~3_combout ) # ((C43_reg_num[3])))) # (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[1]~regout  & (((!C43_reg_num[3] & 
// \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~5_combout ))))
// \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~12_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~3_combout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[3] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y5_N8
cyclone_lcell \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[2]~regout ) # ((\ctl_fx[2]~combout )))) # (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[2]~regout  & ((\ctl_fx[1]~combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\ctl_fx[2]~combout ),
	.datad(\ctl_fx[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~7 .lut_mask = "b9a8";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y7_N5
cyclone_lcell \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[0]~regout  & 
// (\ctl_fx[0]~combout )) # (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[8]~combout )))))

	.clk(gnd),
	.dataa(\ctl_fx[0]~combout ),
	.datab(\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\addr_fx[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~0 .lut_mask = "e3e0";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y7_N7
cyclone_lcell \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[4]~combout ))) # (!\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[3]~combout )))) # 
// (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\ctl_fx[3]~combout ),
	.datab(\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\ctl_fx[4]~combout ),
	.datad(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~1 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y4_N7
cyclone_lcell \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~6  & (\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~7_combout )) # (!\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~6  & 
// ((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~1_combout ))))) # (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~7_combout ),
	.datac(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~1_combout ),
	.datad(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~8 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y8_N5
cyclone_lcell \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[0]~regout ) # ((\data_fx[14]~14 )))) # (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[1]~regout  & 
// (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[12]~12 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[14]~14 ),
	.datad(\data_fx[12]~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~16 .lut_mask = "b9a8";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y8_N2
cyclone_lcell \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[15]~15 ))) # (!\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~16_combout  & (\data_fx[13]~13 )))) # 
// (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\data_fx[13]~13 ),
	.datab(\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[15]~15 ),
	.datad(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~17 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y9_N0
cyclone_lcell \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[0]~regout  & 
// (\data_fx[9]~9 )) # (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[8]~8 )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[9]~9 ),
	.datac(\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\data_fx[8]~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~9 .lut_mask = "e5e0";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y9_N3
cyclone_lcell \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[11]~11 ))) # (!\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~9_combout  & (\data_fx[10]~10 )))) # 
// (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~9_combout ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~9_combout ),
	.datac(\data_fx[10]~10 ),
	.datad(\data_fx[11]~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~10 .lut_mask = "ec64";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y5_N4
cyclone_lcell \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~11  & ((\data_fx[7]~7 ))) # (!\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~11  & (\data_fx[6]~6 )))) # 
// (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~11 ))))

	.clk(gnd),
	.dataa(\data_fx[6]~6 ),
	.datab(\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[7]~7 ),
	.datad(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~12 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y8_N6
cyclone_lcell \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[0]~regout  & 
// ((\data_fx[1]~1 ))) # (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[0]~0 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[0]~0 ),
	.datac(\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\data_fx[1]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~13 .lut_mask = "f4a4";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y8_N7
cyclone_lcell \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~13_combout  & (\data_fx[3]~3 )) # (!\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[2]~2 ))))) # 
// (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[3]~3 ),
	.datac(\data_fx[2]~2 ),
	.datad(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~14 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y4_N2
cyclone_lcell \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[2]~regout )))) # (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[2]~regout  & 
// (\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~12_combout )) # (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~14_combout )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~12_combout ),
	.datac(\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~15 .lut_mask = "e5e0";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y4_N3
cyclone_lcell \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~15_combout  & (\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~17_combout )) # (!\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~15_combout  & 
// ((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~10_combout ))))) # (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~17_combout ),
	.datac(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~10_combout ),
	.datad(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~18 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y4_N9
cyclone_lcell \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~19  = ((C43_reg_num[4] & (\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~8_combout )) # (!C43_reg_num[4] & ((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~18_combout ))))
// \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~12_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~8_combout ),
	.datab(vcc),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101001));
// synopsys translate_off
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[4] .lut_mask = "afa0";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y4_N0
cyclone_lcell \GEN_MEM_MUX:42:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:42:MEM_MUX_X|mem_mux_oe~0  = ((C43_reg_en & ((\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[4]~regout ) # (GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[4]~regout ),
	.datab(vcc),
	.datac(\reg_data[5]~combout ),
	.datad(\data_dir~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:42:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:42:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101001));
// synopsys translate_off
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|reg_en .lut_mask = "f0a0";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:42:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y7_N6
cyclone_lcell \Equal0~14 (
// Equation(s):
// \Equal0~14_combout  = (\reg_addr[1]~combout  & (((\Equal0~10_combout  & \reg_addr[0]~combout ))))

	.clk(gnd),
	.dataa(\reg_addr[1]~combout ),
	.datab(vcc),
	.datac(\Equal0~10_combout ),
	.datad(\reg_addr[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \Equal0~14 .lut_mask = "a000";
// defparam \Equal0~14 .operation_mode = "normal";
// defparam \Equal0~14 .output_mode = "comb_only";
// defparam \Equal0~14 .register_cascade_mode = "off";
// defparam \Equal0~14 .sum_lutc_input = "datac";
// defparam \Equal0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y12_N4
cyclone_lcell \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[3]~combout ) # ((C44_reg_num[2])))) # (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[0]~regout  & (((!C44_reg_num[2] & \addr_fx[2]~combout ))))
// \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~14_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\addr_fx[3]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[2] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y12_N9
cyclone_lcell \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[2]~regout  & (((C44_reg_num[0])))) # (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[2]~regout  & ((C44_reg_num[0] & (\addr_fx[1]~combout )) # (!C44_reg_num[0] & ((\addr_fx[0]~combout )))))
// \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~14_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[1]~combout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[0] .lut_mask = "e5e0";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y11_N4
cyclone_lcell \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[0]~regout  & (((C44_reg_num[1]) # (\data_fx[5]~5 )))) # (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[4]~4  & (!C44_reg_num[1])))
// \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~14_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[4]~4 ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[5]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[1] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y12_N8
cyclone_lcell \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~4  & ((\addr_fx[5]~combout ))) # (!\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~4  & (\addr_fx[4]~combout )))) # 
// (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[4]~combout ),
	.datac(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~4 ),
	.datad(\addr_fx[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~5 .lut_mask = "f858";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y12_N5
cyclone_lcell \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~2  & ((\addr_fx[7]~combout ))) # (!\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~2  & (\addr_fx[6]~combout )))) # 
// (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[6]~combout ),
	.datac(\addr_fx[7]~combout ),
	.datad(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~3 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y12_N6
cyclone_lcell \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[1]~regout  & (((C44_reg_num[3]) # (\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~3_combout )))) # (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~5_combout  & 
// (!C44_reg_num[3])))
// \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~14_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~5_combout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[3] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y10_N8
cyclone_lcell \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[0]~regout ) # ((\data_fx[14]~14 )))) # (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[1]~regout  & 
// (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[12]~12 )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[12]~12 ),
	.datad(\data_fx[14]~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~16 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y10_N4
cyclone_lcell \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~16_combout  & (\data_fx[15]~15 )) # (!\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[13]~13 ))))) # 
// (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\data_fx[15]~15 ),
	.datab(\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~16_combout ),
	.datad(\data_fx[13]~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~17 .lut_mask = "bcb0";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y11_N6
cyclone_lcell \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~11  & (\data_fx[7]~7 )) # (!\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~11  & ((\data_fx[6]~6 ))))) # 
// (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~11 ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~11 ),
	.datac(\data_fx[7]~7 ),
	.datad(\data_fx[6]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~12 .lut_mask = "e6c4";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y11_N0
cyclone_lcell \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[1]~1 ) # ((\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[1]~regout )))) # (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[0]~regout  & 
// (((!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[1]~regout  & \data_fx[0]~0 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[1]~1 ),
	.datac(\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[1]~regout ),
	.datad(\data_fx[0]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~13 .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y11_N1
cyclone_lcell \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~13_combout  & (\data_fx[3]~3 )) # (!\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[2]~2 ))))) # 
// (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[3]~3 ),
	.datac(\data_fx[2]~2 ),
	.datad(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~14 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y11_N7
cyclone_lcell \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~12_combout ) # ((\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[3]~regout )))) # (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[2]~regout  & 
// (((!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[3]~regout  & \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~14_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~12_combout ),
	.datab(\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[3]~regout ),
	.datad(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~15 .lut_mask = "cbc8";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y12_N9
cyclone_lcell \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[9]~9 ) # ((\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[1]~regout )))) # (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[0]~regout  & 
// (((!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[1]~regout  & \data_fx[8]~8 ))))

	.clk(gnd),
	.dataa(\data_fx[9]~9 ),
	.datab(\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[1]~regout ),
	.datad(\data_fx[8]~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~9 .lut_mask = "cbc8";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y11_N2
cyclone_lcell \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[11]~11 ))) # (!\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~9_combout  & (\data_fx[10]~10 )))) # 
// (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~9_combout ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~9_combout ),
	.datac(\data_fx[10]~10 ),
	.datad(\data_fx[11]~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~10 .lut_mask = "ec64";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y11_N3
cyclone_lcell \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~15_combout  & (\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~17_combout )) # (!\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~15_combout  & 
// ((\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~10_combout ))))) # (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~17_combout ),
	.datac(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~15_combout ),
	.datad(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~18 .lut_mask = "dad0";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y12_N3
cyclone_lcell \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[0]~regout  & 
// (\ctl_fx[0]~combout )) # (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[8]~combout )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\ctl_fx[0]~combout ),
	.datad(\addr_fx[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~0 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y12_N7
cyclone_lcell \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[4]~combout )) # (!\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[3]~combout ))))) # 
// (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~0_combout ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~0_combout ),
	.datac(\ctl_fx[4]~combout ),
	.datad(\ctl_fx[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~1 .lut_mask = "e6c4";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y12_N2
cyclone_lcell \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[0]~regout  & 
// (\ctl_fx[2]~combout )) # (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[0]~regout  & ((\ctl_fx[1]~combout )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\ctl_fx[2]~combout ),
	.datad(\ctl_fx[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~7 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y12_N6
cyclone_lcell \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~6  & ((\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~7_combout ))) # (!\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~6  & 
// (\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~1_combout )))) # (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~1_combout ),
	.datab(\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~7_combout ),
	.datad(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~8 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y11_N5
cyclone_lcell \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~19  = ((C44_reg_num[4] & ((\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~8_combout ))) # (!C44_reg_num[4] & (\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~18_combout )))
// \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~14_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~18_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[4] .lut_mask = "fc0c";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y1_N2
cyclone_lcell \GEN_MEM_MUX:43:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:43:MEM_MUX_X|mem_mux_oe~0  = ((C44_reg_en & ((\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[4]~regout ) # (GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[4]~regout ),
	.datac(\reg_data[5]~combout ),
	.datad(\data_dir~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:43:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:43:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|reg_en .lut_mask = "f0c0";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:43:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y5_N7
cyclone_lcell \Equal0~20 (
// Equation(s):
// \Equal0~20_combout  = (!\reg_addr[4]~combout  & (\reg_addr[3]~combout  & (\reg_addr[5]~combout  & \reg_addr[2]~combout )))

	.clk(gnd),
	.dataa(\reg_addr[4]~combout ),
	.datab(\reg_addr[3]~combout ),
	.datac(\reg_addr[5]~combout ),
	.datad(\reg_addr[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Equal0~20 .lut_mask = "4000";
// defparam \Equal0~20 .operation_mode = "normal";
// defparam \Equal0~20 .output_mode = "comb_only";
// defparam \Equal0~20 .register_cascade_mode = "off";
// defparam \Equal0~20 .sum_lutc_input = "datac";
// defparam \Equal0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y5_N5
cyclone_lcell \Equal0~23 (
// Equation(s):
// \Equal0~23_combout  = (!\reg_addr[1]~combout  & (((\Equal0~20_combout  & !\reg_addr[0]~combout ))))

	.clk(gnd),
	.dataa(\reg_addr[1]~combout ),
	.datab(vcc),
	.datac(\Equal0~20_combout ),
	.datad(\reg_addr[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \Equal0~23 .lut_mask = "0050";
// defparam \Equal0~23 .operation_mode = "normal";
// defparam \Equal0~23 .output_mode = "comb_only";
// defparam \Equal0~23 .register_cascade_mode = "off";
// defparam \Equal0~23 .sum_lutc_input = "datac";
// defparam \Equal0~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y6_N4
cyclone_lcell \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[2]~regout  & (((C45_reg_num[0])))) # (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[2]~regout  & ((C45_reg_num[0] & (\addr_fx[1]~combout )) # (!C45_reg_num[0] & ((\addr_fx[0]~combout )))))
// \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~23_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\addr_fx[1]~combout ),
	.datab(\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~23_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[0] .lut_mask = "e3e0";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y6_N8
cyclone_lcell \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[3]~combout ) # ((C45_reg_num[2])))) # (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[0]~regout  & (((!C45_reg_num[2] & \addr_fx[2]~combout ))))
// \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~23_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\addr_fx[3]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~23_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[2] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y5_N5
cyclone_lcell \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[2]~regout ) # (\ctl_fx[0]~combout )))) # (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[0]~regout  & (\addr_fx[8]~combout  & 
// (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[2]~regout )))

	.clk(gnd),
	.dataa(\addr_fx[8]~combout ),
	.datab(\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\ctl_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~0 .lut_mask = "cec2";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y5_N1
cyclone_lcell \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[4]~combout )) # (!\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[3]~combout ))))) # 
// (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~0_combout ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~0_combout ),
	.datac(\ctl_fx[4]~combout ),
	.datad(\ctl_fx[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~1 .lut_mask = "e6c4";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N4
cyclone_lcell \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[5]~5 ) # ((C45_reg_num[1])))) # (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[0]~regout  & (((!C45_reg_num[1] & \data_fx[4]~4 ))))
// \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~23_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[5]~5 ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[4]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~23_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[1] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y6_N5
cyclone_lcell \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~4  & (\addr_fx[5]~combout )) # (!\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~4  & ((\addr_fx[4]~combout ))))) # 
// (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\addr_fx[5]~combout ),
	.datab(\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~4 ),
	.datad(\addr_fx[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~5 .lut_mask = "bcb0";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y6_N2
cyclone_lcell \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~2  & ((\addr_fx[7]~combout ))) # (!\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~2  & (\addr_fx[6]~combout )))) # 
// (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[6]~combout ),
	.datac(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~2 ),
	.datad(\addr_fx[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~3 .lut_mask = "f858";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y6_N3
cyclone_lcell \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[1]~regout  & (((C45_reg_num[3]) # (\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~3_combout )))) # (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~5_combout  & 
// (!C45_reg_num[3])))
// \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~23_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~5_combout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~23_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[3] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y6_N2
cyclone_lcell \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[0]~regout  & (((\ctl_fx[2]~combout ) # (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[2]~regout )))) # (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[0]~regout  & (\ctl_fx[1]~combout  & 
// ((!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[2]~regout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\ctl_fx[1]~combout ),
	.datac(\ctl_fx[2]~combout ),
	.datad(\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~7 .lut_mask = "aae4";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y6_N0
cyclone_lcell \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~6  & ((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~7_combout ))) # (!\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~6  & 
// (\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~1_combout )))) # (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~1_combout ),
	.datab(\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~7_combout ),
	.datad(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~8 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N3
cyclone_lcell \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[9]~9 ) # ((\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[1]~regout )))) # (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[0]~regout  & 
// (((!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[1]~regout  & \data_fx[8]~8 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[9]~9 ),
	.datac(\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[1]~regout ),
	.datad(\data_fx[8]~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~9 .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N0
cyclone_lcell \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~9_combout  & (\data_fx[11]~11 )) # (!\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[10]~10 ))))) # 
// (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~9_combout ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~9_combout ),
	.datac(\data_fx[11]~11 ),
	.datad(\data_fx[10]~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~10 .lut_mask = "e6c4";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y8_N8
cyclone_lcell \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[1]~regout )))) # (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[1]~regout  & 
// (\data_fx[14]~14 )) # (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[1]~regout  & ((\data_fx[12]~12 )))))

	.clk(gnd),
	.dataa(\data_fx[14]~14 ),
	.datab(\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[1]~regout ),
	.datad(\data_fx[12]~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~16 .lut_mask = "e3e0";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y8_N3
cyclone_lcell \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[15]~15 ))) # (!\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~16_combout  & (\data_fx[13]~13 )))) # 
// (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[0]~regout  & (\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~16_combout ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~16_combout ),
	.datac(\data_fx[13]~13 ),
	.datad(\data_fx[15]~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~17 .lut_mask = "ec64";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N9
cyclone_lcell \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~11  & (\data_fx[7]~7 )) # (!\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~11  & ((\data_fx[6]~6 ))))) # 
// (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~11 ))))

	.clk(gnd),
	.dataa(\data_fx[7]~7 ),
	.datab(\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~11 ),
	.datad(\data_fx[6]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~12 .lut_mask = "bcb0";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N7
cyclone_lcell \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[0]~regout  & 
// (\data_fx[1]~1 )) # (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[0]~0 )))))

	.clk(gnd),
	.dataa(\data_fx[1]~1 ),
	.datab(\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\data_fx[0]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~13 .lut_mask = "e3e0";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N8
cyclone_lcell \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~13_combout  & (\data_fx[3]~3 )) # (!\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[2]~2 ))))) # 
// (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\data_fx[3]~3 ),
	.datab(\data_fx[2]~2 ),
	.datac(\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[1]~regout ),
	.datad(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~14 .lut_mask = "afc0";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y6_N7
cyclone_lcell \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~12_combout ) # ((\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[3]~regout )))) # (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[2]~regout  & 
// (((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~14_combout  & !\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[3]~regout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~12_combout ),
	.datab(\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~14_combout ),
	.datad(\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~15 .lut_mask = "ccb8";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y6_N8
cyclone_lcell \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~15_combout  & ((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~17_combout ))) # (!\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~15_combout  & 
// (\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~10_combout )))) # (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~10_combout ),
	.datab(\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~17_combout ),
	.datad(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~18 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y6_N9
cyclone_lcell \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~19  = ((C45_reg_num[4] & (\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~8_combout )) # (!C45_reg_num[4] & ((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~18_combout ))))
// \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~23_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~8_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~23_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[4] .lut_mask = "cfc0";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y1_N5
cyclone_lcell \GEN_MEM_MUX:44:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:44:MEM_MUX_X|mem_mux_oe~0  = ((C45_reg_en & ((\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[4]~regout ) # (GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[4]~regout ),
	.datac(\reg_data[5]~combout ),
	.datad(\data_dir~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~23_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:44:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:44:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|reg_en .lut_mask = "f0c0";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:44:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y5_N8
cyclone_lcell \Equal0~22 (
// Equation(s):
// \Equal0~22_combout  = (!\reg_addr[1]~combout  & (((\Equal0~20_combout  & \reg_addr[0]~combout ))))

	.clk(gnd),
	.dataa(\reg_addr[1]~combout ),
	.datab(vcc),
	.datac(\Equal0~20_combout ),
	.datad(\reg_addr[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \Equal0~22 .lut_mask = "5000";
// defparam \Equal0~22 .operation_mode = "normal";
// defparam \Equal0~22 .output_mode = "comb_only";
// defparam \Equal0~22 .register_cascade_mode = "off";
// defparam \Equal0~22 .sum_lutc_input = "datac";
// defparam \Equal0~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y5_N3
cyclone_lcell \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[0]~regout  & (((C46_reg_num[2]) # (\addr_fx[3]~combout )))) # (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[0]~regout  & (\addr_fx[2]~combout  & (!C46_reg_num[2])))
// \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~22_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\addr_fx[2]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~22_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[2] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y6_N9
cyclone_lcell \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~4  = (C46_reg_num[0] & (((\addr_fx[1]~combout ) # (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[2]~regout )))) # (!C46_reg_num[0] & (\addr_fx[0]~combout  & ((!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[2]~regout ))))
// \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~22_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\addr_fx[0]~combout ),
	.datab(\addr_fx[1]~combout ),
	.datac(\reg_data[0]~combout ),
	.datad(\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~22_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[0] .lut_mask = "f0ca";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y6_N8
cyclone_lcell \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[5]~5 ) # ((C46_reg_num[1])))) # (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[0]~regout  & (((!C46_reg_num[1] & \data_fx[4]~4 ))))
// \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~22_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[5]~5 ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[4]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~22_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[1] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y6_N3
cyclone_lcell \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~4  & (((\addr_fx[5]~combout )) # (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[2]~regout ))) # (!\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~4  & (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[2]~regout  & 
// ((\addr_fx[4]~combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~4 ),
	.datab(\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\addr_fx[5]~combout ),
	.datad(\addr_fx[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~5 .lut_mask = "e6a2";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y5_N4
cyclone_lcell \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~2  & (\addr_fx[7]~combout )) # (!\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~2  & ((\addr_fx[6]~combout ))))) # 
// (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\addr_fx[7]~combout ),
	.datab(\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\addr_fx[6]~combout ),
	.datad(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~3 .lut_mask = "bbc0";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y6_N1
cyclone_lcell \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[1]~regout  & (((C46_reg_num[3]) # (\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~3_combout )))) # (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~5_combout  & 
// (!C46_reg_num[3])))
// \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~22_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~5_combout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~22_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[3] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y9_N6
cyclone_lcell \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[2]~regout  & (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[0]~regout  & 
// (\ctl_fx[0]~combout )) # (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[8]~combout )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\ctl_fx[0]~combout ),
	.datad(\addr_fx[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~0 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y9_N7
cyclone_lcell \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[4]~combout )) # (!\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[3]~combout ))))) # 
// (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\ctl_fx[4]~combout ),
	.datac(\ctl_fx[3]~combout ),
	.datad(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~1 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y9_N5
cyclone_lcell \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[0]~regout  & 
// (\ctl_fx[2]~combout )) # (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[0]~regout  & ((\ctl_fx[1]~combout )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\ctl_fx[2]~combout ),
	.datac(\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\ctl_fx[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~7 .lut_mask = "e5e0";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y6_N2
cyclone_lcell \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~6  & ((\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~7_combout ))) # (!\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~6  & 
// (\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~1_combout )))) # (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~1_combout ),
	.datac(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~7_combout ),
	.datad(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~8 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y6_N5
cyclone_lcell \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[9]~9 
// )) # (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[8]~8 )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[9]~9 ),
	.datad(\data_fx[8]~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~9 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y6_N6
cyclone_lcell \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[11]~11 ))) # (!\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~9_combout  & (\data_fx[10]~10 )))) # 
// (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~9_combout ))))

	.clk(gnd),
	.dataa(\data_fx[10]~10 ),
	.datab(\data_fx[11]~11 ),
	.datac(\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[1]~regout ),
	.datad(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~10 .lut_mask = "cfa0";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y6_N0
cyclone_lcell \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[0]~regout  & (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[1]~regout )) # (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[1]~regout  & 
// ((\data_fx[14]~14 ))) # (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[1]~regout  & (\data_fx[12]~12 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[12]~12 ),
	.datad(\data_fx[14]~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~16 .lut_mask = "dc98";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y6_N4
cyclone_lcell \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[15]~15 ))) # (!\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~16_combout  & (\data_fx[13]~13 )))) # 
// (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[0]~regout  & (\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~16_combout ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~16_combout ),
	.datac(\data_fx[13]~13 ),
	.datad(\data_fx[15]~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~17 .lut_mask = "ec64";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y6_N9
cyclone_lcell \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~11  & ((\data_fx[7]~7 ))) # (!\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~11  & (\data_fx[6]~6 )))) # 
// (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~11 ))))

	.clk(gnd),
	.dataa(\data_fx[6]~6 ),
	.datab(\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[7]~7 ),
	.datad(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~12 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N7
cyclone_lcell \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[0]~regout  & 
// ((\data_fx[1]~1 ))) # (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[0]~0 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[0]~0 ),
	.datac(\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\data_fx[1]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~13 .lut_mask = "f4a4";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y6_N5
cyclone_lcell \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[3]~3 ))) # (!\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~13_combout  & (\data_fx[2]~2 )))) # 
// (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[2]~2 ),
	.datac(\data_fx[3]~3 ),
	.datad(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~14 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y6_N6
cyclone_lcell \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[3]~regout  & (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[2]~regout )) # (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[2]~regout  & 
// (\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~12_combout )) # (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~14_combout )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~12_combout ),
	.datad(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~15 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y6_N7
cyclone_lcell \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~15_combout  & ((\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~17_combout ))) # (!\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~15_combout  & 
// (\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~10_combout )))) # (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~10_combout ),
	.datac(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~17_combout ),
	.datad(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~18 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y6_N8
cyclone_lcell \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~19  = ((C46_reg_num[4] & (\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~8_combout )) # (!C46_reg_num[4] & ((\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~18_combout ))))
// \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~22_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~8_combout ),
	.datab(vcc),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~22_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101001));
// synopsys translate_off
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[4] .lut_mask = "afa0";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y4_N1
cyclone_lcell \GEN_MEM_MUX:45:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:45:MEM_MUX_X|mem_mux_oe~0  = ((C46_reg_en & ((\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[4]~regout ) # (GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[4]~regout ),
	.datab(vcc),
	.datac(\reg_data[5]~combout ),
	.datad(\data_dir~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~22_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:45:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:45:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101001));
// synopsys translate_off
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|reg_en .lut_mask = "f0a0";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:45:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y5_N9
cyclone_lcell \Equal0~21 (
// Equation(s):
// \Equal0~21_combout  = (\reg_addr[1]~combout  & (((\Equal0~20_combout  & !\reg_addr[0]~combout ))))

	.clk(gnd),
	.dataa(\reg_addr[1]~combout ),
	.datab(vcc),
	.datac(\Equal0~20_combout ),
	.datad(\reg_addr[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \Equal0~21 .lut_mask = "00a0";
// defparam \Equal0~21 .operation_mode = "normal";
// defparam \Equal0~21 .output_mode = "comb_only";
// defparam \Equal0~21 .register_cascade_mode = "off";
// defparam \Equal0~21 .sum_lutc_input = "datac";
// defparam \Equal0~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y8_N8
cyclone_lcell \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[3]~combout ) # ((C47_reg_num[2])))) # (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[0]~regout  & (((!C47_reg_num[2] & \addr_fx[2]~combout ))))
// \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~21_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\addr_fx[3]~combout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[2] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y8_N6
cyclone_lcell \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[2]~regout  & (((C47_reg_num[0])))) # (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[2]~regout  & ((C47_reg_num[0] & (\addr_fx[1]~combout )) # (!C47_reg_num[0] & ((\addr_fx[0]~combout )))))
// \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~21_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\addr_fx[1]~combout ),
	.datab(\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[0] .lut_mask = "e3e0";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y8_N2
cyclone_lcell \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[0]~regout  & (((C47_reg_num[1]) # (\data_fx[5]~5 )))) # (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[4]~4  & (!C47_reg_num[1])))
// \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~21_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[4]~4 ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[5]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[1] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y8_N5
cyclone_lcell \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~4  & ((\addr_fx[5]~combout ))) # (!\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~4  & (\addr_fx[4]~combout )))) # 
// (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\addr_fx[4]~combout ),
	.datab(\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\addr_fx[5]~combout ),
	.datad(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~5 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y8_N9
cyclone_lcell \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~2  & ((\addr_fx[7]~combout ))) # (!\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~2  & (\addr_fx[6]~combout )))) # 
// (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\addr_fx[6]~combout ),
	.datac(\addr_fx[7]~combout ),
	.datad(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~3 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y8_N9
cyclone_lcell \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[1]~regout  & (((C47_reg_num[3]) # (\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~3_combout )))) # (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~5_combout  & 
// (!C47_reg_num[3])))
// \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~21_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~5_combout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[3] .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y10_N1
cyclone_lcell \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[1]~regout  & ((\data_fx[14]~14 ) # ((\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[1]~regout  & 
// (((!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[0]~regout  & \data_fx[12]~12 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[14]~14 ),
	.datac(\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\data_fx[12]~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~16 .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y8_N9
cyclone_lcell \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[15]~15 ))) # (!\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~16_combout  & (\data_fx[13]~13 )))) # 
// (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\data_fx[13]~13 ),
	.datac(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~16_combout ),
	.datad(\data_fx[15]~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~17 .lut_mask = "f858";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y8_N5
cyclone_lcell \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[9]~9 
// )) # (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[8]~8 )))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[9]~9 ),
	.datad(\data_fx[8]~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~9 .lut_mask = "d9c8";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y8_N7
cyclone_lcell \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[11]~11 ))) # (!\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~9_combout  & (\data_fx[10]~10 )))) # 
// (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~9_combout ))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~9_combout ),
	.datac(\data_fx[10]~10 ),
	.datad(\data_fx[11]~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~10 .lut_mask = "ec64";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N0
cyclone_lcell \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[1]~regout  & (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[0]~regout )) # (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[0]~regout  & 
// ((\data_fx[1]~1 ))) # (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[0]~regout  & (\data_fx[0]~0 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[0]~0 ),
	.datad(\data_fx[1]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~13 .lut_mask = "dc98";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N6
cyclone_lcell \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[3]~3 ))) # (!\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~13_combout  & (\data_fx[2]~2 )))) # 
// (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[2]~2 ),
	.datac(\data_fx[3]~3 ),
	.datad(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~14 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y8_N3
cyclone_lcell \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~11  & ((\data_fx[7]~7 ))) # (!\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~11  & (\data_fx[6]~6 )))) # 
// (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~11 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[6]~6 ),
	.datac(\data_fx[7]~7 ),
	.datad(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~12 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y8_N4
cyclone_lcell \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[3]~regout ) # (\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~12_combout )))) # (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[2]~regout  & 
// (\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~14_combout  & (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[3]~regout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~14_combout ),
	.datac(\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[3]~regout ),
	.datad(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~15 .lut_mask = "aea4";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y8_N5
cyclone_lcell \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~15_combout  & (\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~17_combout )) # (!\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~15_combout  & 
// ((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~10_combout ))))) # (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~17_combout ),
	.datac(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~10_combout ),
	.datad(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~18 .lut_mask = "dda0";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y8_N8
cyclone_lcell \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[0]~regout  & (((\ctl_fx[2]~combout ) # (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[2]~regout )))) # (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[0]~regout  & (\ctl_fx[1]~combout  & 
// ((!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[2]~regout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\ctl_fx[1]~combout ),
	.datac(\ctl_fx[2]~combout ),
	.datad(\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~7 .lut_mask = "aae4";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y10_N0
cyclone_lcell \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[2]~regout ) # ((\ctl_fx[0]~combout )))) # (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[2]~regout  & ((\addr_fx[8]~combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\ctl_fx[0]~combout ),
	.datad(\addr_fx[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~0 .lut_mask = "b9a8";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y10_N6
cyclone_lcell \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[4]~combout ))) # (!\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[3]~combout )))) # 
// (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\ctl_fx[3]~combout ),
	.datab(\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\ctl_fx[4]~combout ),
	.datad(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~1 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y8_N6
cyclone_lcell \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~6  & (\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~7_combout )) # (!\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~6  & 
// ((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~1_combout ))))) # (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[3]~regout ),
	.datab(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~7_combout ),
	.datac(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~6 ),
	.datad(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~8 .lut_mask = "dad0";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y8_N7
cyclone_lcell \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~19  = ((C47_reg_num[4] & ((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~8_combout ))) # (!C47_reg_num[4] & (\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~18_combout )))
// \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~21_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~18_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[4] .lut_mask = "fc0c";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y5_N6
cyclone_lcell \GEN_MEM_MUX:46:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:46:MEM_MUX_X|mem_mux_oe~0  = ((C47_reg_en & ((\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[4]~regout ) # (GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[4]~regout ),
	.datac(\reg_data[5]~combout ),
	.datad(\data_dir~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:46:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:46:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|reg_en .lut_mask = "f0c0";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:46:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y5_N2
cyclone_lcell \Equal0~24 (
// Equation(s):
// \Equal0~24_combout  = (\reg_addr[1]~combout  & (((\Equal0~20_combout  & \reg_addr[0]~combout ))))

	.clk(gnd),
	.dataa(\reg_addr[1]~combout ),
	.datab(vcc),
	.datac(\Equal0~20_combout ),
	.datad(\reg_addr[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \Equal0~24 .lut_mask = "a000";
// defparam \Equal0~24 .operation_mode = "normal";
// defparam \Equal0~24 .output_mode = "comb_only";
// defparam \Equal0~24 .register_cascade_mode = "off";
// defparam \Equal0~24 .sum_lutc_input = "datac";
// defparam \Equal0~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y11_N8
cyclone_lcell \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~2  = (\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[0]~regout  & ((\addr_fx[3]~combout ) # ((C48_reg_num[2])))) # (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[0]~regout  & (((!C48_reg_num[2] & \addr_fx[2]~combout ))))
// \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~24_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\addr_fx[3]~combout ),
	.datab(\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\reg_data[2]~combout ),
	.datad(\addr_fx[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~24_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~2 ),
	.regout(\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[2] .lut_mask = "cbc8";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y11_N4
cyclone_lcell \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~4  = (\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[2]~regout  & (((C48_reg_num[0])))) # (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[2]~regout  & ((C48_reg_num[0] & (\addr_fx[1]~combout )) # (!C48_reg_num[0] & ((\addr_fx[0]~combout )))))
// \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~24_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\addr_fx[1]~combout ),
	.datab(\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\reg_data[0]~combout ),
	.datad(\addr_fx[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~24_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~4 ),
	.regout(\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[0] .lut_mask = "e3e0";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y11_N1
cyclone_lcell \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~7_combout  = (\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[0]~regout  & ((\ctl_fx[2]~combout ) # ((\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[2]~regout )))) # (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[0]~regout  & 
// (((!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[2]~regout  & \ctl_fx[1]~combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\ctl_fx[2]~combout ),
	.datac(\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\ctl_fx[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~7 .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y11_N3
cyclone_lcell \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~0_combout  = (\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[0]~regout  & ((\ctl_fx[0]~combout ) # ((\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[2]~regout )))) # (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[0]~regout  & 
// (((!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[2]~regout  & \addr_fx[8]~combout ))))

	.clk(gnd),
	.dataa(\ctl_fx[0]~combout ),
	.datab(\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[2]~regout ),
	.datad(\addr_fx[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~0 .lut_mask = "cbc8";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y11_N4
cyclone_lcell \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~1_combout  = (\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~0_combout  & ((\ctl_fx[4]~combout ))) # (!\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~0_combout  & (\ctl_fx[3]~combout )))) # 
// (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\ctl_fx[3]~combout ),
	.datab(\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\ctl_fx[4]~combout ),
	.datad(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~1 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y11_N9
cyclone_lcell \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~11  = (\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[5]~5 ) # ((C48_reg_num[1])))) # (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[0]~regout  & (((!C48_reg_num[1] & \data_fx[4]~4 ))))
// \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~11 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~24_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\data_fx[5]~5 ),
	.datab(\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\reg_data[1]~combout ),
	.datad(\data_fx[4]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~24_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~11 ),
	.regout(\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[1] .lut_mask = "cbc8";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y11_N0
cyclone_lcell \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~3_combout  = (\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~2  & ((\addr_fx[7]~combout ))) # (!\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~2  & (\addr_fx[6]~combout )))) # 
// (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\addr_fx[6]~combout ),
	.datab(\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\addr_fx[7]~combout ),
	.datad(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~3 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y11_N5
cyclone_lcell \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~5_combout  = (\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[2]~regout  & ((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~4  & ((\addr_fx[5]~combout ))) # (!\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~4  & (\addr_fx[4]~combout )))) # 
// (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\addr_fx[4]~combout ),
	.datab(\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\addr_fx[5]~combout ),
	.datad(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~5 .lut_mask = "f388";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y11_N6
cyclone_lcell \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~6  = (\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~3_combout ) # ((C48_reg_num[3])))) # (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[1]~regout  & (((!C48_reg_num[3] & 
// \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~5_combout ))))
// \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~6 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~24_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~3_combout ),
	.datac(\reg_data[3]~combout ),
	.datad(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~24_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~6 ),
	.regout(\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[3] .lut_mask = "ada8";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y11_N5
cyclone_lcell \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~8_combout  = (\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~6  & (\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~7_combout )) # (!\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~6  & 
// ((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~1_combout ))))) # (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~6 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~7_combout ),
	.datab(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~1_combout ),
	.datac(\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[3]~regout ),
	.datad(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~8 .lut_mask = "afc0";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y10_N8
cyclone_lcell \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~9_combout  = (\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[0]~regout )))) # (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[0]~regout  & 
// (\data_fx[9]~9 )) # (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[8]~8 )))))

	.clk(gnd),
	.dataa(\data_fx[9]~9 ),
	.datab(\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\data_fx[8]~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~9 .lut_mask = "e3e0";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y10_N9
cyclone_lcell \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~10_combout  = (\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~9_combout  & ((\data_fx[11]~11 ))) # (!\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~9_combout  & (\data_fx[10]~10 )))) # 
// (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~9_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[10]~10 ),
	.datac(\data_fx[11]~11 ),
	.datad(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~10 .lut_mask = "f588";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y10_N1
cyclone_lcell \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~16_combout  = (\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[0]~regout ) # ((\data_fx[14]~14 )))) # (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[1]~regout  & 
// (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[0]~regout  & ((\data_fx[12]~12 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[0]~regout ),
	.datac(\data_fx[14]~14 ),
	.datad(\data_fx[12]~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~16 .lut_mask = "b9a8";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y10_N2
cyclone_lcell \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~17_combout  = (\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~16_combout  & ((\data_fx[15]~15 ))) # (!\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~16_combout  & (\data_fx[13]~13 )))) # 
// (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[0]~regout  & (((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\data_fx[13]~13 ),
	.datab(\data_fx[15]~15 ),
	.datac(\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[0]~regout ),
	.datad(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~17 .lut_mask = "cfa0";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y11_N2
cyclone_lcell \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~13_combout  = (\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[0]~regout  & ((\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[1]~regout ) # ((\data_fx[1]~1 )))) # (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[0]~regout  & 
// (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[1]~regout  & (\data_fx[0]~0 )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\data_fx[0]~0 ),
	.datad(\data_fx[1]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~13 .lut_mask = "ba98";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y11_N7
cyclone_lcell \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~14 (
// Equation(s):
// \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~14_combout  = (\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~13_combout  & (\data_fx[3]~3 )) # (!\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~13_combout  & ((\data_fx[2]~2 ))))) # 
// (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~13_combout ))))

	.clk(gnd),
	.dataa(\data_fx[3]~3 ),
	.datab(\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[1]~regout ),
	.datac(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~13_combout ),
	.datad(\data_fx[2]~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~14 .lut_mask = "bcb0";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~14 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~14 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~14 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~14 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y11_N3
cyclone_lcell \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~12 (
// Equation(s):
// \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~12_combout  = (\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[1]~regout  & ((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~11  & (\data_fx[7]~7 )) # (!\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~11  & ((\data_fx[6]~6 ))))) # 
// (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[1]~regout  & (((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~11 ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[1]~regout ),
	.datab(\data_fx[7]~7 ),
	.datac(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~11 ),
	.datad(\data_fx[6]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~12 .lut_mask = "dad0";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~12 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~12 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~12 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~12 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y11_N0
cyclone_lcell \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~15_combout  = (\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[2]~regout  & (((\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[3]~regout ) # (\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~12_combout )))) # (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[2]~regout  & 
// (\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~14_combout  & (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[3]~regout )))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~14_combout ),
	.datab(\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[2]~regout ),
	.datac(\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[3]~regout ),
	.datad(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~15 .lut_mask = "cec2";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y11_N6
cyclone_lcell \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~18_combout  = (\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[3]~regout  & ((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~15_combout  & ((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~17_combout ))) # (!\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~15_combout  & 
// (\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~10_combout )))) # (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[3]~regout  & (((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~10_combout ),
	.datab(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~17_combout ),
	.datac(\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[3]~regout ),
	.datad(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~18 .lut_mask = "cfa0";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y11_N9
cyclone_lcell \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~19  = ((C48_reg_num[4] & (\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~8_combout )) # (!C48_reg_num[4] & ((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~18_combout ))))
// \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~19 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~24_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~8_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~24_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~19 ),
	.regout(\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[4] .lut_mask = "cfc0";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y6_N4
cyclone_lcell \GEN_MEM_MUX:47:MEM_MUX_X|reg_en (
// Equation(s):
// \GEN_MEM_MUX:47:MEM_MUX_X|mem_mux_oe~0  = ((C48_reg_en & ((\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[4]~regout ) # (GLOBAL(\data_dir~combout )))))

	.clk(\reg_wr~combout ),
	.dataa(vcc),
	.datab(\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[4]~regout ),
	.datac(\reg_data[5]~combout ),
	.datad(\data_dir~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~24_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\GEN_MEM_MUX:47:MEM_MUX_X|mem_mux_oe~0 ),
	.regout(\GEN_MEM_MUX:47:MEM_MUX_X|reg_en~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|reg_en .lut_mask = "f0c0";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|reg_en .operation_mode = "normal";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|reg_en .output_mode = "comb_only";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|reg_en .register_cascade_mode = "off";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|reg_en .sum_lutc_input = "qfbk";
// defparam \GEN_MEM_MUX:47:MEM_MUX_X|reg_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N4
cyclone_lcell \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!\reg_addr[3]~combout  & (\reg_addr[4]~combout  & (\reg_addr[5]~combout  & !\reg_addr[2]~combout )))

	.clk(gnd),
	.dataa(\reg_addr[3]~combout ),
	.datab(\reg_addr[4]~combout ),
	.datac(\reg_addr[5]~combout ),
	.datad(\reg_addr[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Equal0~2 .lut_mask = "0040";
// defparam \Equal0~2 .operation_mode = "normal";
// defparam \Equal0~2 .output_mode = "comb_only";
// defparam \Equal0~2 .register_cascade_mode = "off";
// defparam \Equal0~2 .sum_lutc_input = "datac";
// defparam \Equal0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N0
cyclone_lcell \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (!\reg_addr[1]~combout  & (((\Equal0~2_combout  & !\reg_addr[0]~combout ))))

	.clk(gnd),
	.dataa(\reg_addr[1]~combout ),
	.datab(vcc),
	.datac(\Equal0~2_combout ),
	.datad(\reg_addr[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \Equal0~3 .lut_mask = "0050";
// defparam \Equal0~3 .operation_mode = "normal";
// defparam \Equal0~3 .output_mode = "comb_only";
// defparam \Equal0~3 .register_cascade_mode = "off";
// defparam \Equal0~3 .sum_lutc_input = "datac";
// defparam \Equal0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N0
cyclone_lcell \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~4  = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout  & (((D1_reg_num[1])))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout  & ((D1_reg_num[1] & (\mem_pin[34]~9 )) # (!D1_reg_num[1] & ((\mem_pin[32]~10 )))))
// \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~3_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\mem_pin[34]~9 ),
	.datab(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout ),
	.datac(\reg_data[1]~combout ),
	.datad(\mem_pin[32]~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~4 ),
	.regout(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1] .lut_mask = "e3e0";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y1_N7
cyclone_lcell \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~2  = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout  & (((D1_reg_num[0]) # (\mem_pin[42]~5 )))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[40]~6  & (!D1_reg_num[0])))
// \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~3_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\mem_pin[40]~6 ),
	.datab(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout ),
	.datac(\reg_data[0]~combout ),
	.datad(\mem_pin[42]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~2 ),
	.regout(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0] .lut_mask = "cec2";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y1_N4
cyclone_lcell \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~28 (
// Equation(s):
// \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~28_combout  = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout  & (((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout )))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout  & 
// ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[14]~45 ))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[12]~46 ))))

	.clk(gnd),
	.dataa(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[12]~46 ),
	.datac(\mem_pin[14]~45 ),
	.datad(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~28 .lut_mask = "fa44";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~28 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~28 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~28 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~28 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N5
cyclone_lcell \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~29 (
// Equation(s):
// \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~29_combout  = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout  & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~28_combout  & ((\mem_pin[15]~47 ))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~28_combout  & (\mem_pin[13]~44 )))) # 
// (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout  & (((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~28_combout ))))

	.clk(gnd),
	.dataa(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[13]~44 ),
	.datac(\mem_pin[15]~47 ),
	.datad(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~28_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~29 .lut_mask = "f588";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~29 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~29 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~29 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~29 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N6
cyclone_lcell \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~21 (
// Equation(s):
// \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~21_combout  = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout  & (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout )) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[9]~33 )) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[8]~34 )))))

	.clk(gnd),
	.dataa(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[9]~33 ),
	.datad(\mem_pin[8]~34 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~21 .lut_mask = "d9c8";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~21 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~21 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~21 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~21 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N0
cyclone_lcell \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~22 (
// Equation(s):
// \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~22_combout  = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~21_combout  & (((\mem_pin[11]~35 ) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout )))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~21_combout  & (\mem_pin[10]~32  & 
// ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout ))))

	.clk(gnd),
	.dataa(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~21_combout ),
	.datab(\mem_pin[10]~32 ),
	.datac(\mem_pin[11]~35 ),
	.datad(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~22 .lut_mask = "e4aa";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~22 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~22 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~22 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~22 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N8
cyclone_lcell \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~14  = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[3]~regout  & ((\mem_pin[24]~25 ) # ((D1_reg_num[2])))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[3]~regout  & (((!D1_reg_num[2] & \mem_pin[16]~26 ))))
// \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~14 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~3_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\mem_pin[24]~25 ),
	.datab(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[3]~regout ),
	.datac(\reg_data[2]~combout ),
	.datad(\mem_pin[16]~26 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~14 ),
	.regout(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[2] .lut_mask = "cbc8";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y9_N0
cyclone_lcell \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~12  = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[2]~regout  & ((\mem_pin[21]~21 ) # ((D1_reg_num[3])))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[2]~regout  & (((!D1_reg_num[3] & \mem_pin[17]~22 ))))
// \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~12 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~3_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\mem_pin[21]~21 ),
	.datab(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[2]~regout ),
	.datac(\reg_data[3]~combout ),
	.datad(\mem_pin[17]~22 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~12 ),
	.regout(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[3] .lut_mask = "cbc8";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y1_N1
cyclone_lcell \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~23 (
// Equation(s):
// \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~23_combout  = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout  & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout ) # ((\mem_pin[6]~37 )))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout  & 
// (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[4]~38 )))

	.clk(gnd),
	.dataa(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[4]~38 ),
	.datad(\mem_pin[6]~37 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~23 .lut_mask = "ba98";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~23 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~23 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~23 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~23 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N2
cyclone_lcell \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~24 (
// Equation(s):
// \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~24_combout  = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout  & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~23_combout  & (\mem_pin[7]~39 )) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~23_combout  & ((\mem_pin[5]~36 ))))) # 
// (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout  & (((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~23_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[7]~39 ),
	.datab(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[5]~36 ),
	.datad(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~24 .lut_mask = "bbc0";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~24 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~24 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~24 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~24 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y1_N7
cyclone_lcell \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~25 (
// Equation(s):
// \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~25_combout  = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout  & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout ) # ((\mem_pin[1]~41 )))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout  & 
// (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[0]~42 ))))

	.clk(gnd),
	.dataa(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[1]~41 ),
	.datad(\mem_pin[0]~42 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~25 .lut_mask = "b9a8";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~25 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~25 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~25 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~25 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y1_N8
cyclone_lcell \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~26 (
// Equation(s):
// \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~26_combout  = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout  & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~25_combout  & ((\mem_pin[3]~43 ))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~25_combout  & (\mem_pin[2]~40 )))) # 
// (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout  & (((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~25_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[2]~40 ),
	.datab(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[3]~43 ),
	.datad(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~26 .lut_mask = "f388";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~26 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~26 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~26 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~26 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N8
cyclone_lcell \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~27 (
// Equation(s):
// \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~27_combout  = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[2]~regout  & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[3]~regout ) # ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~24_combout )))) # 
// (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[2]~regout  & (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[3]~regout  & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~26_combout ))))

	.clk(gnd),
	.dataa(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~24_combout ),
	.datad(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~27 .lut_mask = "b9a8";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~27 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~27 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~27 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~27 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N9
cyclone_lcell \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~30 (
// Equation(s):
// \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~30_combout  = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[3]~regout  & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~27_combout  & (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~29_combout )) # 
// (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~27_combout  & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~22_combout ))))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[3]~regout  & (((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~27_combout ))))

	.clk(gnd),
	.dataa(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~29_combout ),
	.datab(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~22_combout ),
	.datac(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[3]~regout ),
	.datad(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~30 .lut_mask = "afc0";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~30 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~30 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~30 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~30 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N5
cyclone_lcell \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~0_combout  = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout  & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout ) # ((\mem_pin[37]~1 )))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout  & 
// (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[36]~2 )))

	.clk(gnd),
	.dataa(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[36]~2 ),
	.datad(\mem_pin[37]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~0 .lut_mask = "ba98";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N6
cyclone_lcell \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~1_combout  = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout  & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~0_combout  & (\mem_pin[39]~3 )) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~0_combout  & ((\mem_pin[38]~0 ))))) # 
// (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout  & (((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[39]~3 ),
	.datab(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[38]~0 ),
	.datad(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~1 .lut_mask = "bbc0";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y1_N3
cyclone_lcell \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~7_combout  = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout  & (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout )) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[45]~13 )) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[44]~14 )))))

	.clk(gnd),
	.dataa(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[45]~13 ),
	.datad(\mem_pin[44]~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~7 .lut_mask = "d9c8";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y1_N4
cyclone_lcell \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~8_combout  = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout  & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~7_combout  & (\mem_pin[47]~15 )) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~7_combout  & ((\mem_pin[46]~12 ))))) # 
// (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout  & (((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~7_combout ))))

	.clk(gnd),
	.dataa(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[47]~15 ),
	.datac(\mem_pin[46]~12 ),
	.datad(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~8 .lut_mask = "dda0";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N4
cyclone_lcell \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~3_combout  = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~2  & (((\mem_pin[43]~7 ) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout )))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~2  & (\mem_pin[41]~4  & 
// ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout ))))

	.clk(gnd),
	.dataa(\mem_pin[41]~4 ),
	.datab(\mem_pin[43]~7 ),
	.datac(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~2 ),
	.datad(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~3 .lut_mask = "caf0";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N1
cyclone_lcell \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~5_combout  = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout  & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~4  & (\mem_pin[35]~11 )) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~4  & ((\mem_pin[33]~8 ))))) # 
// (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout  & (((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\mem_pin[35]~11 ),
	.datab(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[33]~8 ),
	.datad(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~5 .lut_mask = "bbc0";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N4
cyclone_lcell \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~6 (
// Equation(s):
// \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~6_combout  = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[2]~regout  & (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[3]~regout )) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[2]~regout  & 
// ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[3]~regout  & (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~3_combout )) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[3]~regout  & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~5_combout )))))

	.clk(gnd),
	.dataa(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~3_combout ),
	.datad(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~6 .lut_mask = "d9c8";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~6 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~6 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~6 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~6 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N5
cyclone_lcell \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~9_combout  = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[2]~regout  & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~6_combout  & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~8_combout ))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~6_combout  
// & (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~1_combout )))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[2]~regout  & (((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~6_combout ))))

	.clk(gnd),
	.dataa(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~1_combout ),
	.datac(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~8_combout ),
	.datad(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~9 .lut_mask = "f588";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N5
cyclone_lcell \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~10_combout  = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[3]~regout  & (((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[2]~regout ) # (\mem_pin[26]~17 )))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[3]~regout  & (\mem_pin[18]~18  
// & (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[2]~regout )))

	.clk(gnd),
	.dataa(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[18]~18 ),
	.datac(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[2]~regout ),
	.datad(\mem_pin[26]~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~10 .lut_mask = "aea4";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N6
cyclone_lcell \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~11 (
// Equation(s):
// \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~11_combout  = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[2]~regout  & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~10_combout  & (\mem_pin[30]~19 )) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~10_combout  & ((\mem_pin[22]~16 ))))) # 
// (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[2]~regout  & (((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~10_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[30]~19 ),
	.datab(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[2]~regout ),
	.datac(\mem_pin[22]~16 ),
	.datad(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~11 .lut_mask = "bbc0";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~11 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~11 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~11 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~11 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N4
cyclone_lcell \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~17_combout  = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[2]~regout  & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[3]~regout ) # ((\mem_pin[23]~29 )))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[2]~regout  & 
// (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[3]~regout  & (\mem_pin[19]~30 )))

	.clk(gnd),
	.dataa(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[3]~regout ),
	.datac(\mem_pin[19]~30 ),
	.datad(\mem_pin[23]~29 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~17 .lut_mask = "ba98";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N5
cyclone_lcell \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~18_combout  = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[3]~regout  & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~17_combout  & (\mem_pin[31]~31 )) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~17_combout  & ((\mem_pin[27]~28 ))))) # 
// (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[3]~regout  & (((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~17_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[31]~31 ),
	.datab(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[3]~regout ),
	.datac(\mem_pin[27]~28 ),
	.datad(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~18 .lut_mask = "bbc0";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N9
cyclone_lcell \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~15_combout  = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[2]~regout  & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~14  & (\mem_pin[28]~27 )) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~14  & ((\mem_pin[20]~24 ))))) # 
// (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[2]~regout  & (((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~14 ))))

	.clk(gnd),
	.dataa(\mem_pin[28]~27 ),
	.datab(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[2]~regout ),
	.datac(\mem_pin[20]~24 ),
	.datad(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~15 .lut_mask = "bbc0";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N2
cyclone_lcell \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~13_combout  = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[3]~regout  & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~12  & ((\mem_pin[29]~23 ))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~12  & (\mem_pin[25]~20 )))) # 
// (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[3]~regout  & (((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~12 ))))

	.clk(gnd),
	.dataa(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[25]~20 ),
	.datac(\mem_pin[29]~23 ),
	.datad(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~13 .lut_mask = "f588";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N3
cyclone_lcell \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~16_combout  = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout  & (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout )) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout  & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~13_combout ))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout  & (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~15_combout ))))

	.clk(gnd),
	.dataa(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]~regout ),
	.datac(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~15_combout ),
	.datad(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~16 .lut_mask = "dc98";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N7
cyclone_lcell \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~19 (
// Equation(s):
// \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~19_combout  = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout  & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~16_combout  & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~18_combout ))) # 
// (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~16_combout  & (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~11_combout )))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout  & (((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~11_combout ),
	.datab(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]~regout ),
	.datac(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~18_combout ),
	.datad(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~19 .lut_mask = "f388";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~19 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~19 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~19 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~19 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N8
cyclone_lcell \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~20  = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[5]~regout  & (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~9_combout  & (!D1_reg_num[4]))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[5]~regout  & (((D1_reg_num[4] & 
// \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~19_combout ))))
// \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~20 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~3_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[5]~regout ),
	.datab(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~9_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~20 ),
	.regout(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[4] .lut_mask = "5808";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y1_N9
cyclone_lcell \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[5] (
// Equation(s):
// \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~31  = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~20 ) # ((!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[4]~regout  & (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~30_combout  & !D1_reg_num[5])))
// \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[5]~regout  = DFFEAS(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~31 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~3_combout , \reg_data[5]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[4]~regout ),
	.datab(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~30_combout ),
	.datac(\reg_data[5]~combout ),
	.datad(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~20 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~31 ),
	.regout(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[5] .lut_mask = "ff04";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[5] .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[5] .output_mode = "reg_and_comb";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[5] .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[5] .sum_lutc_input = "qfbk";
// defparam \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N2
cyclone_lcell \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (!\reg_addr[1]~combout  & (((\Equal0~2_combout  & \reg_addr[0]~combout ))))

	.clk(gnd),
	.dataa(\reg_addr[1]~combout ),
	.datab(vcc),
	.datac(\Equal0~2_combout ),
	.datad(\reg_addr[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \Equal0~4 .lut_mask = "5000";
// defparam \Equal0~4 .operation_mode = "normal";
// defparam \Equal0~4 .output_mode = "comb_only";
// defparam \Equal0~4 .register_cascade_mode = "off";
// defparam \Equal0~4 .sum_lutc_input = "datac";
// defparam \Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y1_N1
cyclone_lcell \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0] (
// Equation(s):
// \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~2  = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[42]~5 ) # ((D2_reg_num[0])))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout  & (((!D2_reg_num[0] & \mem_pin[40]~6 ))))
// \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout  = DFFEAS(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~2 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~4_combout , \reg_data[0]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\mem_pin[42]~5 ),
	.datab(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout ),
	.datac(\reg_data[0]~combout ),
	.datad(\mem_pin[40]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~2 ),
	.regout(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0] .lut_mask = "cbc8";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0] .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0] .output_mode = "reg_and_comb";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0] .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0] .sum_lutc_input = "qfbk";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y1_N2
cyclone_lcell \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1] (
// Equation(s):
// \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~4  = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout  & (((D2_reg_num[1])))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout  & ((D2_reg_num[1] & (\mem_pin[34]~9 )) # (!D2_reg_num[1] & ((\mem_pin[32]~10 )))))
// \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout  = DFFEAS(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~4 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~4_combout , \reg_data[1]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[34]~9 ),
	.datac(\reg_data[1]~combout ),
	.datad(\mem_pin[32]~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~4 ),
	.regout(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1] .lut_mask = "e5e0";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1] .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1] .output_mode = "reg_and_comb";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1] .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1] .sum_lutc_input = "qfbk";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y1_N8
cyclone_lcell \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~21 (
// Equation(s):
// \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~21_combout  = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout  & (((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout )))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[9]~33 )) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[8]~34 )))))

	.clk(gnd),
	.dataa(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[9]~33 ),
	.datac(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout ),
	.datad(\mem_pin[8]~34 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~21 .lut_mask = "e5e0";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~21 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~21 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~21 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~21 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y1_N9
cyclone_lcell \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~22 (
// Equation(s):
// \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~22_combout  = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout  & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~21_combout  & (\mem_pin[11]~35 )) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~21_combout  & ((\mem_pin[10]~32 ))))) # 
// (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout  & (((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~21_combout ))))

	.clk(gnd),
	.dataa(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[11]~35 ),
	.datac(\mem_pin[10]~32 ),
	.datad(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~22 .lut_mask = "dda0";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~22 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~22 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~22 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~22 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N8
cyclone_lcell \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[2] (
// Equation(s):
// \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~14  = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[3]~regout  & (((D2_reg_num[2]) # (\mem_pin[24]~25 )))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[3]~regout  & (\mem_pin[16]~26  & (!D2_reg_num[2])))
// \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[2]~regout  = DFFEAS(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~14 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~4_combout , \reg_data[2]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[16]~26 ),
	.datac(\reg_data[2]~combout ),
	.datad(\mem_pin[24]~25 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~14 ),
	.regout(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[2] .lut_mask = "aea4";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[2] .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[2] .output_mode = "reg_and_comb";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[2] .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[2] .sum_lutc_input = "qfbk";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N3
cyclone_lcell \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[3] (
// Equation(s):
// \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~12  = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[2]~regout  & (((D2_reg_num[3]) # (\mem_pin[21]~21 )))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[2]~regout  & (\mem_pin[17]~22  & (!D2_reg_num[3])))
// \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[3]~regout  = DFFEAS(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~12 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~4_combout , \reg_data[3]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\mem_pin[17]~22 ),
	.datab(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[2]~regout ),
	.datac(\reg_data[3]~combout ),
	.datad(\mem_pin[21]~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~12 ),
	.regout(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[3] .lut_mask = "cec2";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[3] .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[3] .output_mode = "reg_and_comb";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[3] .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[3] .sum_lutc_input = "qfbk";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y1_N3
cyclone_lcell \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~28 (
// Equation(s):
// \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~28_combout  = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[14]~45 ) # ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout )))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout  & 
// (((!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout  & \mem_pin[12]~46 ))))

	.clk(gnd),
	.dataa(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[14]~45 ),
	.datac(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout ),
	.datad(\mem_pin[12]~46 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~28 .lut_mask = "ada8";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~28 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~28 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~28 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~28 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y1_N4
cyclone_lcell \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~29 (
// Equation(s):
// \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~29_combout  = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout  & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~28_combout  & ((\mem_pin[15]~47 ))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~28_combout  & (\mem_pin[13]~44 )))) # 
// (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout  & (((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~28_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[13]~44 ),
	.datab(\mem_pin[15]~47 ),
	.datac(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout ),
	.datad(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~28_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~29 .lut_mask = "cfa0";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~29 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~29 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~29 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~29 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y1_N3
cyclone_lcell \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~25 (
// Equation(s):
// \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~25_combout  = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout  & (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout )) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[1]~41 ))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[0]~42 ))))

	.clk(gnd),
	.dataa(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout ),
	.datac(\mem_pin[0]~42 ),
	.datad(\mem_pin[1]~41 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~25 .lut_mask = "dc98";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~25 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~25 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~25 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~25 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y1_N4
cyclone_lcell \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~26 (
// Equation(s):
// \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~26_combout  = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout  & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~25_combout  & ((\mem_pin[3]~43 ))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~25_combout  & (\mem_pin[2]~40 )))) # 
// (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout  & (((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~25_combout ))))

	.clk(gnd),
	.dataa(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[2]~40 ),
	.datac(\mem_pin[3]~43 ),
	.datad(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~26 .lut_mask = "f588";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~26 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~26 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~26 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~26 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y1_N0
cyclone_lcell \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~23 (
// Equation(s):
// \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~23_combout  = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout  & ((\mem_pin[6]~37 ) # ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout )))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout  & 
// (((!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout  & \mem_pin[4]~38 ))))

	.clk(gnd),
	.dataa(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[6]~37 ),
	.datac(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout ),
	.datad(\mem_pin[4]~38 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~23 .lut_mask = "ada8";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~23 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~23 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~23 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~23 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y1_N1
cyclone_lcell \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~24 (
// Equation(s):
// \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~24_combout  = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout  & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~23_combout  & (\mem_pin[7]~39 )) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~23_combout  & ((\mem_pin[5]~36 ))))) # 
// (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout  & (((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~23_combout ))))

	.clk(gnd),
	.dataa(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[7]~39 ),
	.datac(\mem_pin[5]~36 ),
	.datad(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~24 .lut_mask = "dda0";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~24 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~24 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~24 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~24 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y1_N6
cyclone_lcell \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~27 (
// Equation(s):
// \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~27_combout  = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[2]~regout  & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[3]~regout ) # ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~24_combout )))) # 
// (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[2]~regout  & (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[3]~regout  & (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~26_combout )))

	.clk(gnd),
	.dataa(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~26_combout ),
	.datad(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~27 .lut_mask = "ba98";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~27 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~27 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~27 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~27 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y1_N5
cyclone_lcell \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~30 (
// Equation(s):
// \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~30_combout  = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[3]~regout  & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~27_combout  & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~29_combout ))) # 
// (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~27_combout  & (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~22_combout )))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[3]~regout  & (((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~27_combout ))))

	.clk(gnd),
	.dataa(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~22_combout ),
	.datab(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~29_combout ),
	.datad(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~30 .lut_mask = "f388";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~30 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~30 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~30 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~30 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N7
cyclone_lcell \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~0 (
// Equation(s):
// \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~0_combout  = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout  & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout ) # ((\mem_pin[37]~1 )))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout  & 
// (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout  & (\mem_pin[36]~2 )))

	.clk(gnd),
	.dataa(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout ),
	.datac(\mem_pin[36]~2 ),
	.datad(\mem_pin[37]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~0 .lut_mask = "ba98";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~0 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~0 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~0 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~0 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N8
cyclone_lcell \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~1 (
// Equation(s):
// \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~1_combout  = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout  & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~0_combout  & ((\mem_pin[39]~3 ))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~0_combout  & (\mem_pin[38]~0 )))) # 
// (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout  & (((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[38]~0 ),
	.datab(\mem_pin[39]~3 ),
	.datac(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout ),
	.datad(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~1 .lut_mask = "cfa0";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~1 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~1 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~1 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~1 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y1_N5
cyclone_lcell \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~7 (
// Equation(s):
// \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~7_combout  = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout  & (((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout )))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout  & 
// ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout  & (\mem_pin[45]~13 )) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout  & ((\mem_pin[44]~14 )))))

	.clk(gnd),
	.dataa(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[45]~13 ),
	.datac(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout ),
	.datad(\mem_pin[44]~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~7 .lut_mask = "e5e0";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~7 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~7 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~7 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~7 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y1_N8
cyclone_lcell \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~8 (
// Equation(s):
// \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~8_combout  = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout  & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~7_combout  & ((\mem_pin[47]~15 ))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~7_combout  & (\mem_pin[46]~12 )))) # 
// (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout  & (((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~7_combout ))))

	.clk(gnd),
	.dataa(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout ),
	.datab(\mem_pin[46]~12 ),
	.datac(\mem_pin[47]~15 ),
	.datad(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~8 .lut_mask = "f588";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~8 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~8 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~8 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~8 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y1_N2
cyclone_lcell \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~3 (
// Equation(s):
// \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~3_combout  = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout  & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~2  & ((\mem_pin[43]~7 ))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~2  & (\mem_pin[41]~4 )))) # 
// (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout  & (((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~2 ))))

	.clk(gnd),
	.dataa(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[41]~4 ),
	.datac(\mem_pin[43]~7 ),
	.datad(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~3 .lut_mask = "f588";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~3 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~3 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~3 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~3 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y1_N3
cyclone_lcell \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~5 (
// Equation(s):
// \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~5_combout  = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout  & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~4  & (\mem_pin[35]~11 )) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~4  & ((\mem_pin[33]~8 ))))) # 
// (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout  & (((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~4 ))))

	.clk(gnd),
	.dataa(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout ),
	.datab(\mem_pin[35]~11 ),
	.datac(\mem_pin[33]~8 ),
	.datad(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~5 .lut_mask = "dda0";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~5 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~5 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~5 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~5 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y1_N5
cyclone_lcell \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~6 (
// Equation(s):
// \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~6_combout  = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[2]~regout  & (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[3]~regout )) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[2]~regout  & 
// ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[3]~regout  & (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~3_combout )) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[3]~regout  & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~5_combout )))))

	.clk(gnd),
	.dataa(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~3_combout ),
	.datad(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~6 .lut_mask = "d9c8";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~6 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~6 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~6 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~6 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y1_N0
cyclone_lcell \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~9 (
// Equation(s):
// \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~9_combout  = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[2]~regout  & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~6_combout  & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~8_combout ))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~6_combout  
// & (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~1_combout )))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[2]~regout  & (((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~6_combout ))))

	.clk(gnd),
	.dataa(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~1_combout ),
	.datac(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~8_combout ),
	.datad(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~9 .lut_mask = "f588";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~9 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~9 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~9 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~9 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N6
cyclone_lcell \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~10 (
// Equation(s):
// \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~10_combout  = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[3]~regout  & ((\mem_pin[26]~17 ) # ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[2]~regout )))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[3]~regout  & (((\mem_pin[18]~18 
//  & !\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[2]~regout ))))

	.clk(gnd),
	.dataa(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[26]~17 ),
	.datac(\mem_pin[18]~18 ),
	.datad(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~10 .lut_mask = "aad8";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~10 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~10 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~10 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~10 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N7
cyclone_lcell \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~11 (
// Equation(s):
// \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~11_combout  = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[2]~regout  & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~10_combout  & (\mem_pin[30]~19 )) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~10_combout  & ((\mem_pin[22]~16 ))))) # 
// (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[2]~regout  & (((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~10_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[30]~19 ),
	.datab(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[2]~regout ),
	.datac(\mem_pin[22]~16 ),
	.datad(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~11 .lut_mask = "bbc0";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~11 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~11 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~11 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~11 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N7
cyclone_lcell \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~17 (
// Equation(s):
// \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~17_combout  = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[2]~regout  & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[3]~regout ) # ((\mem_pin[23]~29 )))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[2]~regout  & 
// (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[3]~regout  & ((\mem_pin[19]~30 ))))

	.clk(gnd),
	.dataa(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[2]~regout ),
	.datab(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[3]~regout ),
	.datac(\mem_pin[23]~29 ),
	.datad(\mem_pin[19]~30 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~17 .lut_mask = "b9a8";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~17 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~17 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~17 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~17 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y1_N7
cyclone_lcell \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~18 (
// Equation(s):
// \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~18_combout  = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[3]~regout  & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~17_combout  & (\mem_pin[31]~31 )) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~17_combout  & ((\mem_pin[27]~28 ))))) # 
// (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[3]~regout  & (((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~17_combout ))))

	.clk(gnd),
	.dataa(\mem_pin[31]~31 ),
	.datab(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[3]~regout ),
	.datac(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~17_combout ),
	.datad(\mem_pin[27]~28 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~18 .lut_mask = "bcb0";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~18 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~18 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~18 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~18 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N9
cyclone_lcell \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~15 (
// Equation(s):
// \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~15_combout  = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[2]~regout  & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~14  & (\mem_pin[28]~27 )) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~14  & ((\mem_pin[20]~24 ))))) # 
// (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[2]~regout  & (((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~14 ))))

	.clk(gnd),
	.dataa(\mem_pin[28]~27 ),
	.datab(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[2]~regout ),
	.datac(\mem_pin[20]~24 ),
	.datad(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~15 .lut_mask = "bbc0";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~15 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~15 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~15 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~15 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N0
cyclone_lcell \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~13 (
// Equation(s):
// \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~13_combout  = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[3]~regout  & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~12  & ((\mem_pin[29]~23 ))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~12  & (\mem_pin[25]~20 )))) # 
// (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[3]~regout  & (((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~12 ))))

	.clk(gnd),
	.dataa(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[3]~regout ),
	.datab(\mem_pin[25]~20 ),
	.datac(\mem_pin[29]~23 ),
	.datad(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~13 .lut_mask = "f588";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~13 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~13 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~13 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~13 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N1
cyclone_lcell \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~16 (
// Equation(s):
// \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~16_combout  = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout  & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout ) # ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~13_combout )))) # 
// (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout  & (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout  & (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~15_combout )))

	.clk(gnd),
	.dataa(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]~regout ),
	.datab(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout ),
	.datac(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~15_combout ),
	.datad(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~16 .lut_mask = "ba98";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~16 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~16 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~16 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~16 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y1_N7
cyclone_lcell \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~19 (
// Equation(s):
// \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~19_combout  = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout  & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~16_combout  & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~18_combout ))) # 
// (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~16_combout  & (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~11_combout )))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout  & (((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]~regout ),
	.datab(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~11_combout ),
	.datac(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~18_combout ),
	.datad(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~19 .lut_mask = "f588";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~19 .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~19 .output_mode = "comb_only";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~19 .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~19 .sum_lutc_input = "datac";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y1_N8
cyclone_lcell \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[4] (
// Equation(s):
// \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~20  = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[5]~regout  & (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~9_combout  & (!D2_reg_num[4]))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[5]~regout  & (((D2_reg_num[4] & 
// \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~19_combout ))))
// \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[4]~regout  = DFFEAS(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~20 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~4_combout , \reg_data[4]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[5]~regout ),
	.datab(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~9_combout ),
	.datac(\reg_data[4]~combout ),
	.datad(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~20 ),
	.regout(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[4] .lut_mask = "5808";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[4] .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[4] .output_mode = "reg_and_comb";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[4] .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[4] .sum_lutc_input = "qfbk";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y1_N9
cyclone_lcell \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[5] (
// Equation(s):
// \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~31  = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~20 ) # ((!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[4]~regout  & (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~30_combout  & !D2_reg_num[5])))
// \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[5]~regout  = DFFEAS(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~31 , GLOBAL(\reg_wr~combout ), VCC, , \Equal0~4_combout , \reg_data[5]~combout , , , VCC)

	.clk(\reg_wr~combout ),
	.dataa(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[4]~regout ),
	.datab(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~30_combout ),
	.datac(\reg_data[5]~combout ),
	.datad(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~20 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~31 ),
	.regout(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[5] .lut_mask = "ff04";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[5] .operation_mode = "normal";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[5] .output_mode = "reg_and_comb";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[5] .register_cascade_mode = "off";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[5] .sum_lutc_input = "qfbk";
// defparam \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[5] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \altera_reserved_tms~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000000000001),
	.combout(\altera_reserved_tms~combout ),
	.regout(),
	.padio(altera_reserved_tms));
// synopsys translate_off
// defparam \altera_reserved_tms~I .input_async_reset = "none";
// defparam \altera_reserved_tms~I .input_power_up = "low";
// defparam \altera_reserved_tms~I .input_register_mode = "none";
// defparam \altera_reserved_tms~I .input_sync_reset = "none";
// defparam \altera_reserved_tms~I .oe_async_reset = "none";
// defparam \altera_reserved_tms~I .oe_power_up = "low";
// defparam \altera_reserved_tms~I .oe_register_mode = "none";
// defparam \altera_reserved_tms~I .oe_sync_reset = "none";
// defparam \altera_reserved_tms~I .operation_mode = "input";
// defparam \altera_reserved_tms~I .output_async_reset = "none";
// defparam \altera_reserved_tms~I .output_power_up = "low";
// defparam \altera_reserved_tms~I .output_register_mode = "none";
// defparam \altera_reserved_tms~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \altera_reserved_tck~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000000000001),
	.combout(\altera_reserved_tck~combout ),
	.regout(),
	.padio(altera_reserved_tck));
// synopsys translate_off
// defparam \altera_reserved_tck~I .input_async_reset = "none";
// defparam \altera_reserved_tck~I .input_power_up = "low";
// defparam \altera_reserved_tck~I .input_register_mode = "none";
// defparam \altera_reserved_tck~I .input_sync_reset = "none";
// defparam \altera_reserved_tck~I .oe_async_reset = "none";
// defparam \altera_reserved_tck~I .oe_power_up = "low";
// defparam \altera_reserved_tck~I .oe_register_mode = "none";
// defparam \altera_reserved_tck~I .oe_sync_reset = "none";
// defparam \altera_reserved_tck~I .operation_mode = "input";
// defparam \altera_reserved_tck~I .output_async_reset = "none";
// defparam \altera_reserved_tck~I .output_power_up = "low";
// defparam \altera_reserved_tck~I .output_register_mode = "none";
// defparam \altera_reserved_tck~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \altera_reserved_tdi~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000000000001),
	.combout(\altera_reserved_tdi~combout ),
	.regout(),
	.padio(altera_reserved_tdi));
// synopsys translate_off
// defparam \altera_reserved_tdi~I .input_async_reset = "none";
// defparam \altera_reserved_tdi~I .input_power_up = "low";
// defparam \altera_reserved_tdi~I .input_register_mode = "none";
// defparam \altera_reserved_tdi~I .input_sync_reset = "none";
// defparam \altera_reserved_tdi~I .oe_async_reset = "none";
// defparam \altera_reserved_tdi~I .oe_power_up = "low";
// defparam \altera_reserved_tdi~I .oe_register_mode = "none";
// defparam \altera_reserved_tdi~I .oe_sync_reset = "none";
// defparam \altera_reserved_tdi~I .operation_mode = "input";
// defparam \altera_reserved_tdi~I .output_async_reset = "none";
// defparam \altera_reserved_tdi~I .output_power_up = "low";
// defparam \altera_reserved_tdi~I .output_register_mode = "none";
// defparam \altera_reserved_tdi~I .output_sync_reset = "none";
// synopsys translate_on

// Location: JTAG_X1_Y6_N1
cyclone_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~combout ),
	.tck(\altera_reserved_tck~combout ),
	.tdi(\altera_reserved_tdi~combout ),
	.ntrst(gnd),
	.tdoutap(gnd),
	.tdouser(\auto_hub|tdo~_wirecell_combout ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LC_X22_Y2_N5
cyclone_lcell \auto_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|shadow_jsm|state[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1010001010101),
	.combout(\auto_hub|node_ena_proc~0 ),
	.regout(\auto_hub|shadow_jsm|state[9]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \auto_hub|shadow_jsm|state[9] .lut_mask = "f000";
// defparam \auto_hub|shadow_jsm|state[9] .operation_mode = "normal";
// defparam \auto_hub|shadow_jsm|state[9] .output_mode = "reg_and_comb";
// defparam \auto_hub|shadow_jsm|state[9] .register_cascade_mode = "off";
// defparam \auto_hub|shadow_jsm|state[9] .sum_lutc_input = "datac";
// defparam \auto_hub|shadow_jsm|state[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y2_N0
cyclone_lcell \auto_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|shadow_jsm|state[9]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|shadow_jsm|state[10]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \auto_hub|shadow_jsm|state[10] .lut_mask = "0f00";
// defparam \auto_hub|shadow_jsm|state[10] .operation_mode = "normal";
// defparam \auto_hub|shadow_jsm|state[10] .output_mode = "reg_only";
// defparam \auto_hub|shadow_jsm|state[10] .register_cascade_mode = "off";
// defparam \auto_hub|shadow_jsm|state[10] .sum_lutc_input = "datac";
// defparam \auto_hub|shadow_jsm|state[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y2_N1
cyclone_lcell \auto_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|shadow_jsm|state[11]~regout ),
	.datab(vcc),
	.datac(\auto_hub|shadow_jsm|state[14]~regout ),
	.datad(\auto_hub|shadow_jsm|state[10]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001011001),
	.combout(),
	.regout(\auto_hub|shadow_jsm|state[11]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \auto_hub|shadow_jsm|state[11] .lut_mask = "fffa";
// defparam \auto_hub|shadow_jsm|state[11] .operation_mode = "normal";
// defparam \auto_hub|shadow_jsm|state[11] .output_mode = "reg_only";
// defparam \auto_hub|shadow_jsm|state[11] .register_cascade_mode = "off";
// defparam \auto_hub|shadow_jsm|state[11] .sum_lutc_input = "datac";
// defparam \auto_hub|shadow_jsm|state[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y3_N6
cyclone_lcell \auto_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|shadow_jsm|state[11]~regout ),
	.datad(\auto_hub|shadow_jsm|state[10]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\ALT_INV_altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001011001),
	.combout(),
	.regout(\auto_hub|shadow_jsm|state[12]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \auto_hub|shadow_jsm|state[12] .lut_mask = "fff0";
// defparam \auto_hub|shadow_jsm|state[12] .operation_mode = "normal";
// defparam \auto_hub|shadow_jsm|state[12] .output_mode = "reg_only";
// defparam \auto_hub|shadow_jsm|state[12] .register_cascade_mode = "off";
// defparam \auto_hub|shadow_jsm|state[12] .sum_lutc_input = "datac";
// defparam \auto_hub|shadow_jsm|state[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y2_N6
cyclone_lcell \auto_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|shadow_jsm|state[13]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|shadow_jsm|state[12]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001011001),
	.combout(),
	.regout(\auto_hub|shadow_jsm|state[13]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001001));
// synopsys translate_off
// defparam \auto_hub|shadow_jsm|state[13] .lut_mask = "ffaa";
// defparam \auto_hub|shadow_jsm|state[13] .operation_mode = "normal";
// defparam \auto_hub|shadow_jsm|state[13] .output_mode = "reg_only";
// defparam \auto_hub|shadow_jsm|state[13] .register_cascade_mode = "off";
// defparam \auto_hub|shadow_jsm|state[13] .sum_lutc_input = "datac";
// defparam \auto_hub|shadow_jsm|state[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y2_N8
cyclone_lcell \auto_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|shadow_jsm|state[13]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|shadow_jsm|state[14]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \auto_hub|shadow_jsm|state[14] .lut_mask = "f000";
// defparam \auto_hub|shadow_jsm|state[14] .operation_mode = "normal";
// defparam \auto_hub|shadow_jsm|state[14] .output_mode = "reg_only";
// defparam \auto_hub|shadow_jsm|state[14] .register_cascade_mode = "off";
// defparam \auto_hub|shadow_jsm|state[14] .sum_lutc_input = "datac";
// defparam \auto_hub|shadow_jsm|state[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y2_N7
cyclone_lcell \auto_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_hub|shadow_jsm|state[14]~regout ),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|shadow_jsm|state[12]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1010001010101),
	.combout(\auto_hub|virtual_ir_dr_scan_proc~0 ),
	.regout(\auto_hub|shadow_jsm|state[15]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \auto_hub|shadow_jsm|state[15] .lut_mask = "f0c0";
// defparam \auto_hub|shadow_jsm|state[15] .operation_mode = "normal";
// defparam \auto_hub|shadow_jsm|state[15] .output_mode = "reg_and_comb";
// defparam \auto_hub|shadow_jsm|state[15] .register_cascade_mode = "off";
// defparam \auto_hub|shadow_jsm|state[15] .sum_lutc_input = "datac";
// defparam \auto_hub|shadow_jsm|state[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y1_N9
cyclone_lcell \auto_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|shadow_jsm|state[3]~regout ),
	.datab(\auto_hub|shadow_jsm|state[7]~regout ),
	.datac(\auto_hub|shadow_jsm|state[4]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001011001),
	.combout(),
	.regout(\auto_hub|shadow_jsm|state[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \auto_hub|shadow_jsm|state[4] .lut_mask = "fefe";
// defparam \auto_hub|shadow_jsm|state[4] .operation_mode = "normal";
// defparam \auto_hub|shadow_jsm|state[4] .output_mode = "reg_only";
// defparam \auto_hub|shadow_jsm|state[4] .register_cascade_mode = "off";
// defparam \auto_hub|shadow_jsm|state[4] .sum_lutc_input = "datac";
// defparam \auto_hub|shadow_jsm|state[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y1_N2
cyclone_lcell \auto_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(vcc),
	.datac(\auto_hub|shadow_jsm|state[4]~regout ),
	.datad(\auto_hub|shadow_jsm|state[3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|shadow_jsm|state[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \auto_hub|shadow_jsm|state[5] .lut_mask = "aaa0";
// defparam \auto_hub|shadow_jsm|state[5] .operation_mode = "normal";
// defparam \auto_hub|shadow_jsm|state[5] .output_mode = "reg_only";
// defparam \auto_hub|shadow_jsm|state[5] .register_cascade_mode = "off";
// defparam \auto_hub|shadow_jsm|state[5] .sum_lutc_input = "datac";
// defparam \auto_hub|shadow_jsm|state[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y1_N4
cyclone_lcell \auto_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|shadow_jsm|state[5]~regout ),
	.datab(vcc),
	.datac(\auto_hub|shadow_jsm|state[6]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001011001),
	.combout(),
	.regout(\auto_hub|shadow_jsm|state[6]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000101));
// synopsys translate_off
// defparam \auto_hub|shadow_jsm|state[6] .lut_mask = "fafa";
// defparam \auto_hub|shadow_jsm|state[6] .operation_mode = "normal";
// defparam \auto_hub|shadow_jsm|state[6] .output_mode = "reg_only";
// defparam \auto_hub|shadow_jsm|state[6] .register_cascade_mode = "off";
// defparam \auto_hub|shadow_jsm|state[6] .sum_lutc_input = "datac";
// defparam \auto_hub|shadow_jsm|state[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y1_N0
cyclone_lcell \auto_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_hub|shadow_jsm|state[6]~regout ),
	.datac(vcc),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|shadow_jsm|state[7]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001010));
// synopsys translate_off
// defparam \auto_hub|shadow_jsm|state[7] .lut_mask = "cc00";
// defparam \auto_hub|shadow_jsm|state[7] .operation_mode = "normal";
// defparam \auto_hub|shadow_jsm|state[7] .output_mode = "reg_only";
// defparam \auto_hub|shadow_jsm|state[7] .register_cascade_mode = "off";
// defparam \auto_hub|shadow_jsm|state[7] .sum_lutc_input = "datac";
// defparam \auto_hub|shadow_jsm|state[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y1_N1
cyclone_lcell \auto_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|shadow_jsm|state[7]~regout ),
	.datac(\auto_hub|shadow_jsm|state[5]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1010001010101),
	.combout(\auto_hub|irf_proc~0 ),
	.regout(\auto_hub|shadow_jsm|state[8]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \auto_hub|shadow_jsm|state[8] .lut_mask = "a8a8";
// defparam \auto_hub|shadow_jsm|state[8] .operation_mode = "normal";
// defparam \auto_hub|shadow_jsm|state[8] .output_mode = "reg_and_comb";
// defparam \auto_hub|shadow_jsm|state[8] .register_cascade_mode = "off";
// defparam \auto_hub|shadow_jsm|state[8] .sum_lutc_input = "datac";
// defparam \auto_hub|shadow_jsm|state[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y2_N2
cyclone_lcell \auto_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|shadow_jsm|tms_cnt[0]~regout ),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|shadow_jsm|tms_cnt[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \auto_hub|shadow_jsm|tms_cnt[0] .lut_mask = "0f00";
// defparam \auto_hub|shadow_jsm|tms_cnt[0] .operation_mode = "normal";
// defparam \auto_hub|shadow_jsm|tms_cnt[0] .output_mode = "reg_only";
// defparam \auto_hub|shadow_jsm|tms_cnt[0] .register_cascade_mode = "off";
// defparam \auto_hub|shadow_jsm|tms_cnt[0] .sum_lutc_input = "datac";
// defparam \auto_hub|shadow_jsm|tms_cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y2_N4
cyclone_lcell \auto_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_hub|shadow_jsm|tms_cnt[1]~regout ),
	.datac(\auto_hub|shadow_jsm|tms_cnt[0]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\ALT_INV_altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001011001),
	.combout(),
	.regout(\auto_hub|shadow_jsm|tms_cnt[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000110));
// synopsys translate_off
// defparam \auto_hub|shadow_jsm|tms_cnt[1] .lut_mask = "3c3c";
// defparam \auto_hub|shadow_jsm|tms_cnt[1] .operation_mode = "normal";
// defparam \auto_hub|shadow_jsm|tms_cnt[1] .output_mode = "reg_only";
// defparam \auto_hub|shadow_jsm|tms_cnt[1] .register_cascade_mode = "off";
// defparam \auto_hub|shadow_jsm|tms_cnt[1] .sum_lutc_input = "datac";
// defparam \auto_hub|shadow_jsm|tms_cnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y2_N6
cyclone_lcell \auto_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_hub|shadow_jsm|tms_cnt[1]~regout ),
	.datac(\auto_hub|shadow_jsm|tms_cnt[0]~regout ),
	.datad(\auto_hub|shadow_jsm|tms_cnt[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\ALT_INV_altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001011001),
	.combout(),
	.regout(\auto_hub|shadow_jsm|tms_cnt[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \auto_hub|shadow_jsm|tms_cnt[2] .lut_mask = "3fc0";
// defparam \auto_hub|shadow_jsm|tms_cnt[2] .operation_mode = "normal";
// defparam \auto_hub|shadow_jsm|tms_cnt[2] .output_mode = "reg_only";
// defparam \auto_hub|shadow_jsm|tms_cnt[2] .register_cascade_mode = "off";
// defparam \auto_hub|shadow_jsm|tms_cnt[2] .sum_lutc_input = "datac";
// defparam \auto_hub|shadow_jsm|tms_cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y2_N4
cyclone_lcell \auto_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|shadow_jsm|tms_cnt[2]~regout ),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|shadow_jsm|state[0]~regout ),
	.datad(\auto_hub|shadow_jsm|state[9]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|shadow_jsm|state[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_hub|shadow_jsm|state[0] .lut_mask = "3373";
// defparam \auto_hub|shadow_jsm|state[0] .operation_mode = "normal";
// defparam \auto_hub|shadow_jsm|state[0] .output_mode = "reg_only";
// defparam \auto_hub|shadow_jsm|state[0] .register_cascade_mode = "off";
// defparam \auto_hub|shadow_jsm|state[0] .sum_lutc_input = "datac";
// defparam \auto_hub|shadow_jsm|state[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y2_N9
cyclone_lcell \auto_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|shadow_jsm|state[15]~regout ),
	.datab(\auto_hub|shadow_jsm|state[0]~regout ),
	.datac(\auto_hub|shadow_jsm|state[1]~regout ),
	.datad(\auto_hub|shadow_jsm|state[8]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001011001),
	.combout(),
	.regout(\auto_hub|shadow_jsm|state[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_hub|shadow_jsm|state[1] .lut_mask = "fffb";
// defparam \auto_hub|shadow_jsm|state[1] .operation_mode = "normal";
// defparam \auto_hub|shadow_jsm|state[1] .output_mode = "reg_only";
// defparam \auto_hub|shadow_jsm|state[1] .register_cascade_mode = "off";
// defparam \auto_hub|shadow_jsm|state[1] .sum_lutc_input = "datac";
// defparam \auto_hub|shadow_jsm|state[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y2_N1
cyclone_lcell \auto_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_hub|shadow_jsm|state[15]~regout ),
	.datac(\auto_hub|shadow_jsm|state[8]~regout ),
	.datad(\auto_hub|shadow_jsm|state[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\ALT_INV_altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001011001),
	.combout(),
	.regout(\auto_hub|shadow_jsm|state[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \auto_hub|shadow_jsm|state[2] .lut_mask = "fffc";
// defparam \auto_hub|shadow_jsm|state[2] .operation_mode = "normal";
// defparam \auto_hub|shadow_jsm|state[2] .output_mode = "reg_only";
// defparam \auto_hub|shadow_jsm|state[2] .register_cascade_mode = "off";
// defparam \auto_hub|shadow_jsm|state[2] .sum_lutc_input = "datac";
// defparam \auto_hub|shadow_jsm|state[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y2_N7
cyclone_lcell \auto_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(vcc),
	.datad(\auto_hub|shadow_jsm|state[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|shadow_jsm|state[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001010));
// synopsys translate_off
// defparam \auto_hub|shadow_jsm|state[3] .lut_mask = "3300";
// defparam \auto_hub|shadow_jsm|state[3] .operation_mode = "normal";
// defparam \auto_hub|shadow_jsm|state[3] .output_mode = "reg_only";
// defparam \auto_hub|shadow_jsm|state[3] .register_cascade_mode = "off";
// defparam \auto_hub|shadow_jsm|state[3] .sum_lutc_input = "datac";
// defparam \auto_hub|shadow_jsm|state[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y1_N2
cyclone_lcell \auto_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(vcc),
	.aclr(\auto_hub|shadow_jsm|ALT_INV_state[0]~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|shadow_jsm|state[11]~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_hub|jtag_ir_reg[9]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_hub|jtag_ir_reg[9] .lut_mask = "0000";
// defparam \auto_hub|jtag_ir_reg[9] .operation_mode = "normal";
// defparam \auto_hub|jtag_ir_reg[9] .output_mode = "reg_only";
// defparam \auto_hub|jtag_ir_reg[9] .register_cascade_mode = "off";
// defparam \auto_hub|jtag_ir_reg[9] .sum_lutc_input = "datac";
// defparam \auto_hub|jtag_ir_reg[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y1_N7
cyclone_lcell \auto_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_ir_reg[7]~regout ),
	.aclr(\auto_hub|shadow_jsm|ALT_INV_state[0]~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_jsm|state[11]~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|jtag_ir_reg[6]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_hub|jtag_ir_reg[6] .lut_mask = "ff00";
// defparam \auto_hub|jtag_ir_reg[6] .operation_mode = "normal";
// defparam \auto_hub|jtag_ir_reg[6] .output_mode = "reg_only";
// defparam \auto_hub|jtag_ir_reg[6] .register_cascade_mode = "off";
// defparam \auto_hub|jtag_ir_reg[6] .sum_lutc_input = "datac";
// defparam \auto_hub|jtag_ir_reg[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y1_N8
cyclone_lcell \auto_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|jtag_ir_reg[9]~regout ),
	.datab(\auto_hub|jtag_ir_reg[7]~regout ),
	.datac(\auto_hub|jtag_ir_reg[9]~regout ),
	.datad(\auto_hub|jtag_ir_reg[6]~regout ),
	.aclr(\auto_hub|shadow_jsm|ALT_INV_state[0]~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|shadow_jsm|state[11]~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\auto_hub|Equal0~0 ),
	.regout(\auto_hub|jtag_ir_reg[8]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \auto_hub|jtag_ir_reg[8] .lut_mask = "0001";
// defparam \auto_hub|jtag_ir_reg[8] .operation_mode = "normal";
// defparam \auto_hub|jtag_ir_reg[8] .output_mode = "reg_and_comb";
// defparam \auto_hub|jtag_ir_reg[8] .register_cascade_mode = "off";
// defparam \auto_hub|jtag_ir_reg[8] .sum_lutc_input = "qfbk";
// defparam \auto_hub|jtag_ir_reg[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y1_N3
cyclone_lcell \auto_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_ir_reg[8]~regout ),
	.datad(vcc),
	.aclr(\auto_hub|shadow_jsm|ALT_INV_state[0]~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|shadow_jsm|state[11]~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_hub|jtag_ir_reg[7]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_hub|jtag_ir_reg[7] .lut_mask = "0000";
// defparam \auto_hub|jtag_ir_reg[7] .operation_mode = "normal";
// defparam \auto_hub|jtag_ir_reg[7] .output_mode = "reg_only";
// defparam \auto_hub|jtag_ir_reg[7] .register_cascade_mode = "off";
// defparam \auto_hub|jtag_ir_reg[7] .sum_lutc_input = "datac";
// defparam \auto_hub|jtag_ir_reg[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y1_N1
cyclone_lcell \auto_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_ir_reg[6]~regout ),
	.datad(vcc),
	.aclr(\auto_hub|shadow_jsm|ALT_INV_state[0]~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|shadow_jsm|state[11]~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_hub|jtag_ir_reg[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_hub|jtag_ir_reg[5] .lut_mask = "0000";
// defparam \auto_hub|jtag_ir_reg[5] .operation_mode = "normal";
// defparam \auto_hub|jtag_ir_reg[5] .output_mode = "reg_only";
// defparam \auto_hub|jtag_ir_reg[5] .register_cascade_mode = "off";
// defparam \auto_hub|jtag_ir_reg[5] .sum_lutc_input = "datac";
// defparam \auto_hub|jtag_ir_reg[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y1_N6
cyclone_lcell \auto_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_ir_reg[5]~regout ),
	.aclr(\auto_hub|shadow_jsm|ALT_INV_state[0]~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_jsm|state[11]~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|jtag_ir_reg[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_hub|jtag_ir_reg[4] .lut_mask = "ff00";
// defparam \auto_hub|jtag_ir_reg[4] .operation_mode = "normal";
// defparam \auto_hub|jtag_ir_reg[4] .output_mode = "reg_only";
// defparam \auto_hub|jtag_ir_reg[4] .register_cascade_mode = "off";
// defparam \auto_hub|jtag_ir_reg[4] .sum_lutc_input = "datac";
// defparam \auto_hub|jtag_ir_reg[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y1_N4
cyclone_lcell \auto_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|jtag_ir_reg[5]~regout ),
	.datab(\auto_hub|jtag_ir_reg[2]~regout ),
	.datac(\auto_hub|jtag_ir_reg[4]~regout ),
	.datad(\auto_hub|jtag_ir_reg[4]~regout ),
	.aclr(\auto_hub|shadow_jsm|ALT_INV_state[0]~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|shadow_jsm|state[11]~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\auto_hub|Equal0~1 ),
	.regout(\auto_hub|jtag_ir_reg[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \auto_hub|jtag_ir_reg[3] .lut_mask = "0040";
// defparam \auto_hub|jtag_ir_reg[3] .operation_mode = "normal";
// defparam \auto_hub|jtag_ir_reg[3] .output_mode = "reg_and_comb";
// defparam \auto_hub|jtag_ir_reg[3] .register_cascade_mode = "off";
// defparam \auto_hub|jtag_ir_reg[3] .sum_lutc_input = "qfbk";
// defparam \auto_hub|jtag_ir_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y1_N0
cyclone_lcell \auto_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_ir_reg[3]~regout ),
	.datad(vcc),
	.aclr(\auto_hub|shadow_jsm|ALT_INV_state[0]~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|shadow_jsm|state[11]~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_hub|jtag_ir_reg[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_hub|jtag_ir_reg[2] .lut_mask = "0000";
// defparam \auto_hub|jtag_ir_reg[2] .operation_mode = "normal";
// defparam \auto_hub|jtag_ir_reg[2] .output_mode = "reg_only";
// defparam \auto_hub|jtag_ir_reg[2] .register_cascade_mode = "off";
// defparam \auto_hub|jtag_ir_reg[2] .sum_lutc_input = "datac";
// defparam \auto_hub|jtag_ir_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y1_N9
cyclone_lcell \auto_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_ir_reg[2]~regout ),
	.aclr(\auto_hub|shadow_jsm|ALT_INV_state[0]~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_jsm|state[11]~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|jtag_ir_reg[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_hub|jtag_ir_reg[1] .lut_mask = "ff00";
// defparam \auto_hub|jtag_ir_reg[1] .operation_mode = "normal";
// defparam \auto_hub|jtag_ir_reg[1] .output_mode = "reg_only";
// defparam \auto_hub|jtag_ir_reg[1] .register_cascade_mode = "off";
// defparam \auto_hub|jtag_ir_reg[1] .sum_lutc_input = "datac";
// defparam \auto_hub|jtag_ir_reg[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y1_N5
cyclone_lcell \auto_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_ir_reg[1]~regout ),
	.datad(vcc),
	.aclr(\auto_hub|shadow_jsm|ALT_INV_state[0]~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|shadow_jsm|state[11]~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_hub|jtag_ir_reg[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_hub|jtag_ir_reg[0] .lut_mask = "0000";
// defparam \auto_hub|jtag_ir_reg[0] .operation_mode = "normal";
// defparam \auto_hub|jtag_ir_reg[0] .output_mode = "reg_only";
// defparam \auto_hub|jtag_ir_reg[0] .register_cascade_mode = "off";
// defparam \auto_hub|jtag_ir_reg[0] .sum_lutc_input = "datac";
// defparam \auto_hub|jtag_ir_reg[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y1_N9
cyclone_lcell \auto_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|Equal0~0 ),
	.datab(\auto_hub|Equal0~1 ),
	.datac(\auto_hub|jtag_ir_reg[0]~regout ),
	.datad(\auto_hub|jtag_ir_reg[1]~regout ),
	.aclr(\auto_hub|shadow_jsm|ALT_INV_state[0]~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|virtual_ir_dr_scan_proc~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|virtual_ir_scan_reg~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_hub|virtual_ir_scan_reg .lut_mask = "0800";
// defparam \auto_hub|virtual_ir_scan_reg .operation_mode = "normal";
// defparam \auto_hub|virtual_ir_scan_reg .output_mode = "reg_only";
// defparam \auto_hub|virtual_ir_scan_reg .register_cascade_mode = "off";
// defparam \auto_hub|virtual_ir_scan_reg .sum_lutc_input = "datac";
// defparam \auto_hub|virtual_ir_scan_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y1_N5
cyclone_lcell \auto_hub|node_ena~0 (
	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|shadow_jsm|state[4]~regout ),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_hub|node_ena~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \auto_hub|node_ena~0 .lut_mask = "f000";
// defparam \auto_hub|node_ena~0 .operation_mode = "normal";
// defparam \auto_hub|node_ena~0 .output_mode = "comb_only";
// defparam \auto_hub|node_ena~0 .register_cascade_mode = "off";
// defparam \auto_hub|node_ena~0 .sum_lutc_input = "datac";
// defparam \auto_hub|node_ena~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y1_N0
cyclone_lcell \auto_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|Equal0~0 ),
	.datab(\auto_hub|Equal0~1 ),
	.datac(\auto_hub|jtag_ir_reg[0]~regout ),
	.datad(\auto_hub|jtag_ir_reg[1]~regout ),
	.aclr(\auto_hub|shadow_jsm|ALT_INV_state[0]~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|virtual_ir_dr_scan_proc~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|virtual_dr_scan_reg~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_hub|virtual_dr_scan_reg .lut_mask = "0008";
// defparam \auto_hub|virtual_dr_scan_reg .operation_mode = "normal";
// defparam \auto_hub|virtual_dr_scan_reg .output_mode = "reg_only";
// defparam \auto_hub|virtual_dr_scan_reg .register_cascade_mode = "off";
// defparam \auto_hub|virtual_dr_scan_reg .sum_lutc_input = "datac";
// defparam \auto_hub|virtual_dr_scan_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y1_N4
cyclone_lcell \auto_hub|node_ena~2 (
	.clk(gnd),
	.dataa(\auto_hub|node_ena~0_combout ),
	.datab(\auto_hub|shadow_jsm|state[15]~regout ),
	.datac(\auto_hub|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|virtual_dr_scan_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_hub|node_ena~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_hub|node_ena~2 .lut_mask = "e4e0";
// defparam \auto_hub|node_ena~2 .operation_mode = "normal";
// defparam \auto_hub|node_ena~2 .output_mode = "comb_only";
// defparam \auto_hub|node_ena~2 .register_cascade_mode = "off";
// defparam \auto_hub|node_ena~2 .sum_lutc_input = "datac";
// defparam \auto_hub|node_ena~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y3_N2
cyclone_lcell \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \~QIC_CREATED_GND~I .lut_mask = "0000";
// defparam \~QIC_CREATED_GND~I .operation_mode = "normal";
// defparam \~QIC_CREATED_GND~I .output_mode = "comb_only";
// defparam \~QIC_CREATED_GND~I .register_cascade_mode = "off";
// defparam \~QIC_CREATED_GND~I .sum_lutc_input = "datac";
// defparam \~QIC_CREATED_GND~I .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y1_N3
cyclone_lcell \auto_hub|shadow_irf_reg[1][7]~0 (
	.clk(gnd),
	.dataa(\auto_hub|virtual_ir_scan_reg~regout ),
	.datab(vcc),
	.datac(\auto_hub|irf_proc~0 ),
	.datad(\auto_hub|shadow_jsm|state[3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_hub|shadow_irf_reg[1][7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \auto_hub|shadow_irf_reg[1][7]~0 .lut_mask = "00a0";
// defparam \auto_hub|shadow_irf_reg[1][7]~0 .operation_mode = "normal";
// defparam \auto_hub|shadow_irf_reg[1][7]~0 .output_mode = "comb_only";
// defparam \auto_hub|shadow_irf_reg[1][7]~0 .register_cascade_mode = "off";
// defparam \auto_hub|shadow_irf_reg[1][7]~0 .sum_lutc_input = "datac";
// defparam \auto_hub|shadow_irf_reg[1][7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y2_N2
cyclone_lcell \auto_hub|shadow_irf_reg[1][7]~1 (
	.clk(gnd),
	.dataa(vcc),
	.datab(\auto_hub|virtual_ir_scan_reg~regout ),
	.datac(vcc),
	.datad(\auto_hub|shadow_jsm|state[3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_hub|shadow_irf_reg[1][7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001010));
// synopsys translate_off
// defparam \auto_hub|shadow_irf_reg[1][7]~1 .lut_mask = "cc00";
// defparam \auto_hub|shadow_irf_reg[1][7]~1 .operation_mode = "normal";
// defparam \auto_hub|shadow_irf_reg[1][7]~1 .output_mode = "comb_only";
// defparam \auto_hub|shadow_irf_reg[1][7]~1 .register_cascade_mode = "off";
// defparam \auto_hub|shadow_irf_reg[1][7]~1 .sum_lutc_input = "datac";
// defparam \auto_hub|shadow_irf_reg[1][7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y2_N3
cyclone_lcell \auto_hub|shadow_irf_reg[1][7]~3 (
	.clk(gnd),
	.dataa(\auto_hub|shadow_irf_reg[1][7]~0_combout ),
	.datab(\auto_hub|hub_mode_reg[1]~regout ),
	.datac(\auto_hub|irsr_reg[8]~regout ),
	.datad(\auto_hub|shadow_irf_reg[1][7]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_hub|shadow_irf_reg[1][7]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_hub|shadow_irf_reg[1][7]~3 .lut_mask = "b380";
// defparam \auto_hub|shadow_irf_reg[1][7]~3 .operation_mode = "normal";
// defparam \auto_hub|shadow_irf_reg[1][7]~3 .output_mode = "comb_only";
// defparam \auto_hub|shadow_irf_reg[1][7]~3 .register_cascade_mode = "off";
// defparam \auto_hub|shadow_irf_reg[1][7]~3 .sum_lutc_input = "datac";
// defparam \auto_hub|shadow_irf_reg[1][7]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y2_N6
cyclone_lcell \auto_hub|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|irf_reg[1][0]~regout ),
	.datab(\auto_hub|shadow_jsm|state[3]~regout ),
	.datac(vcc),
	.datad(\auto_hub|irsr_reg[0]~regout ),
	.aclr(\auto_hub|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|shadow_irf_reg[1][0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001011));
// synopsys translate_off
// defparam \auto_hub|shadow_irf_reg[1][0] .lut_mask = "bb88";
// defparam \auto_hub|shadow_irf_reg[1][0] .operation_mode = "normal";
// defparam \auto_hub|shadow_irf_reg[1][0] .output_mode = "reg_only";
// defparam \auto_hub|shadow_irf_reg[1][0] .register_cascade_mode = "off";
// defparam \auto_hub|shadow_irf_reg[1][0] .sum_lutc_input = "datac";
// defparam \auto_hub|shadow_irf_reg[1][0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y2_N4
cyclone_lcell \auto_hub|irf_reg[1][7]~3 (
	.clk(gnd),
	.dataa(\auto_hub|shadow_irf_reg[1][7]~0_combout ),
	.datab(\auto_hub|hub_mode_reg[1]~regout ),
	.datac(\auto_hub|irsr_reg[8]~regout ),
	.datad(\auto_hub|irf_reg[1][3]~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_hub|irf_reg[1][7]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_hub|irf_reg[1][7]~3 .lut_mask = "a820";
// defparam \auto_hub|irf_reg[1][7]~3 .operation_mode = "normal";
// defparam \auto_hub|irf_reg[1][7]~3 .output_mode = "comb_only";
// defparam \auto_hub|irf_reg[1][7]~3 .register_cascade_mode = "off";
// defparam \auto_hub|irf_reg[1][7]~3 .sum_lutc_input = "datac";
// defparam \auto_hub|irf_reg[1][7]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y2_N1
cyclone_lcell \auto_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|irf_reg[1][3]~11_combout ),
	.datab(\auto_hub|irsr_reg[0]~regout ),
	.datac(vcc),
	.datad(\auto_hub|shadow_irf_reg[1][0]~regout ),
	.aclr(\auto_hub|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|irf_reg[1][0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001011));
// synopsys translate_off
// defparam \auto_hub|irf_reg[1][0] .lut_mask = "eecc";
// defparam \auto_hub|irf_reg[1][0] .operation_mode = "normal";
// defparam \auto_hub|irf_reg[1][0] .output_mode = "reg_only";
// defparam \auto_hub|irf_reg[1][0] .register_cascade_mode = "off";
// defparam \auto_hub|irf_reg[1][0] .sum_lutc_input = "datac";
// defparam \auto_hub|irf_reg[1][0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y2_N7
cyclone_lcell \auto_hub|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|irsr_reg[1]~regout ),
	.datab(\auto_hub|shadow_jsm|state[3]~regout ),
	.datac(\auto_hub|irf_reg[1][1]~regout ),
	.datad(vcc),
	.aclr(\auto_hub|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|shadow_irf_reg[1][1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \auto_hub|shadow_irf_reg[1][1] .lut_mask = "e2e2";
// defparam \auto_hub|shadow_irf_reg[1][1] .operation_mode = "normal";
// defparam \auto_hub|shadow_irf_reg[1][1] .output_mode = "reg_only";
// defparam \auto_hub|shadow_irf_reg[1][1] .register_cascade_mode = "off";
// defparam \auto_hub|shadow_irf_reg[1][1] .sum_lutc_input = "datac";
// defparam \auto_hub|shadow_irf_reg[1][1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y2_N8
cyclone_lcell \auto_hub|Equal6~1 (
	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|irsr_reg[2]~regout ),
	.datad(\auto_hub|irsr_reg[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_hub|Equal6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \auto_hub|Equal6~1 .lut_mask = "000f";
// defparam \auto_hub|Equal6~1 .operation_mode = "normal";
// defparam \auto_hub|Equal6~1 .output_mode = "comb_only";
// defparam \auto_hub|Equal6~1 .register_cascade_mode = "off";
// defparam \auto_hub|Equal6~1 .sum_lutc_input = "datac";
// defparam \auto_hub|Equal6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y2_N9
cyclone_lcell \auto_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|shadow_irf_reg[1][1]~regout ),
	.datab(\auto_hub|Equal6~1_combout ),
	.datac(\auto_hub|irsr_reg[8]~regout ),
	.datad(\auto_hub|irsr_reg[1]~regout ),
	.aclr(\auto_hub|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|irf_reg[1][1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_hub|irf_reg[1][1] .lut_mask = "fb00";
// defparam \auto_hub|irf_reg[1][1] .operation_mode = "normal";
// defparam \auto_hub|irf_reg[1][1] .output_mode = "reg_only";
// defparam \auto_hub|irf_reg[1][1] .register_cascade_mode = "off";
// defparam \auto_hub|irf_reg[1][1] .sum_lutc_input = "datac";
// defparam \auto_hub|irf_reg[1][1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y1_N6
cyclone_lcell \auto_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|shadow_jsm|state[7]~regout ),
	.datac(\auto_hub|shadow_jsm|state[5]~regout ),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1010001010101),
	.combout(\auto_hub|reset_ena_reg_proc~0 ),
	.regout(\auto_hub|reset_ena_reg~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_hub|reset_ena_reg .lut_mask = "a800";
// defparam \auto_hub|reset_ena_reg .operation_mode = "normal";
// defparam \auto_hub|reset_ena_reg .output_mode = "reg_and_comb";
// defparam \auto_hub|reset_ena_reg .register_cascade_mode = "off";
// defparam \auto_hub|reset_ena_reg .sum_lutc_input = "datac";
// defparam \auto_hub|reset_ena_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y2_N0
cyclone_lcell \auto_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|Equal6~2_combout ),
	.datab(\auto_hub|hub_mode_reg[0]~regout ),
	.datac(\auto_hub|reset_ena_reg_proc~0 ),
	.datad(\auto_hub|irsr_reg[8]~regout ),
	.aclr(\auto_hub|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|hub_mode_reg[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_hub|hub_mode_reg[0] .lut_mask = "0cac";
// defparam \auto_hub|hub_mode_reg[0] .operation_mode = "normal";
// defparam \auto_hub|hub_mode_reg[0] .output_mode = "reg_only";
// defparam \auto_hub|hub_mode_reg[0] .register_cascade_mode = "off";
// defparam \auto_hub|hub_mode_reg[0] .sum_lutc_input = "datac";
// defparam \auto_hub|hub_mode_reg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y2_N3
cyclone_lcell \auto_hub|shadow_irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_hub|shadow_jsm|state[3]~regout ),
	.datac(\auto_hub|irsr_reg[4]~regout ),
	.datad(\auto_hub|irf_reg[1][4]~regout ),
	.aclr(\auto_hub|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|shadow_irf_reg[1][4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \auto_hub|shadow_irf_reg[1][4] .lut_mask = "fc30";
// defparam \auto_hub|shadow_irf_reg[1][4] .operation_mode = "normal";
// defparam \auto_hub|shadow_irf_reg[1][4] .output_mode = "reg_only";
// defparam \auto_hub|shadow_irf_reg[1][4] .register_cascade_mode = "off";
// defparam \auto_hub|shadow_irf_reg[1][4] .sum_lutc_input = "datac";
// defparam \auto_hub|shadow_irf_reg[1][4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y2_N5
cyclone_lcell \auto_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|irsr_reg[4]~regout ),
	.datab(\auto_hub|shadow_irf_reg[1][4]~regout ),
	.datac(vcc),
	.datad(\auto_hub|irf_reg[1][3]~11_combout ),
	.aclr(\auto_hub|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|irf_reg[1][4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001011));
// synopsys translate_off
// defparam \auto_hub|irf_reg[1][4] .lut_mask = "ccaa";
// defparam \auto_hub|irf_reg[1][4] .operation_mode = "normal";
// defparam \auto_hub|irf_reg[1][4] .output_mode = "reg_only";
// defparam \auto_hub|irf_reg[1][4] .register_cascade_mode = "off";
// defparam \auto_hub|irf_reg[1][4] .sum_lutc_input = "datac";
// defparam \auto_hub|irf_reg[1][4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y2_N9
cyclone_lcell \auto_hub|shadow_irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|irf_reg[1][5]~regout ),
	.datab(\auto_hub|shadow_jsm|state[3]~regout ),
	.datac(\auto_hub|irsr_reg[5]~regout ),
	.datad(vcc),
	.aclr(\auto_hub|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|shadow_irf_reg[1][5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \auto_hub|shadow_irf_reg[1][5] .lut_mask = "b8b8";
// defparam \auto_hub|shadow_irf_reg[1][5] .operation_mode = "normal";
// defparam \auto_hub|shadow_irf_reg[1][5] .output_mode = "reg_only";
// defparam \auto_hub|shadow_irf_reg[1][5] .register_cascade_mode = "off";
// defparam \auto_hub|shadow_irf_reg[1][5] .sum_lutc_input = "datac";
// defparam \auto_hub|shadow_irf_reg[1][5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y2_N6
cyclone_lcell \auto_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_hub|irsr_reg[5]~regout ),
	.datac(\auto_hub|shadow_irf_reg[1][5]~regout ),
	.datad(\auto_hub|irf_reg[1][3]~11_combout ),
	.aclr(\auto_hub|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|irf_reg[1][5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \auto_hub|irf_reg[1][5] .lut_mask = "f0cc";
// defparam \auto_hub|irf_reg[1][5] .operation_mode = "normal";
// defparam \auto_hub|irf_reg[1][5] .output_mode = "reg_only";
// defparam \auto_hub|irf_reg[1][5] .register_cascade_mode = "off";
// defparam \auto_hub|irf_reg[1][5] .sum_lutc_input = "datac";
// defparam \auto_hub|irf_reg[1][5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y2_N8
cyclone_lcell \auto_hub|shadow_irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_hub|shadow_jsm|state[3]~regout ),
	.datac(\auto_hub|irsr_reg[7]~regout ),
	.datad(\auto_hub|irf_reg[1][7]~regout ),
	.aclr(\auto_hub|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|shadow_irf_reg[1][7]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \auto_hub|shadow_irf_reg[1][7] .lut_mask = "fc30";
// defparam \auto_hub|shadow_irf_reg[1][7] .operation_mode = "normal";
// defparam \auto_hub|shadow_irf_reg[1][7] .output_mode = "reg_only";
// defparam \auto_hub|shadow_irf_reg[1][7] .register_cascade_mode = "off";
// defparam \auto_hub|shadow_irf_reg[1][7] .sum_lutc_input = "datac";
// defparam \auto_hub|shadow_irf_reg[1][7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y2_N0
cyclone_lcell \auto_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_hub|irsr_reg[7]~regout ),
	.datac(\auto_hub|shadow_irf_reg[1][7]~regout ),
	.datad(\auto_hub|irf_reg[1][3]~11_combout ),
	.aclr(\auto_hub|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|irf_reg[1][7]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \auto_hub|irf_reg[1][7] .lut_mask = "f0cc";
// defparam \auto_hub|irf_reg[1][7] .operation_mode = "normal";
// defparam \auto_hub|irf_reg[1][7] .output_mode = "reg_only";
// defparam \auto_hub|irf_reg[1][7] .register_cascade_mode = "off";
// defparam \auto_hub|irf_reg[1][7] .sum_lutc_input = "datac";
// defparam \auto_hub|irf_reg[1][7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y3_N2
cyclone_lcell \auto_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|shadow_jsm|state[3]~regout ),
	.datab(vcc),
	.datac(\auto_hub|irsr_reg[8]~regout ),
	.datad(\auto_hub|irf_reg[1][7]~regout ),
	.aclr(\auto_hub|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irsr_reg[7]~23_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|irsr_reg[7]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \auto_hub|irsr_reg[7] .lut_mask = "fa50";
// defparam \auto_hub|irsr_reg[7] .operation_mode = "normal";
// defparam \auto_hub|irsr_reg[7] .output_mode = "reg_only";
// defparam \auto_hub|irsr_reg[7] .register_cascade_mode = "off";
// defparam \auto_hub|irsr_reg[7] .sum_lutc_input = "datac";
// defparam \auto_hub|irsr_reg[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y2_N2
cyclone_lcell \auto_hub|shadow_irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|irsr_reg[6]~regout ),
	.datab(\auto_hub|shadow_jsm|state[3]~regout ),
	.datac(\auto_hub|irf_reg[1][6]~regout ),
	.datad(vcc),
	.aclr(\auto_hub|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|shadow_irf_reg[1][6]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \auto_hub|shadow_irf_reg[1][6] .lut_mask = "e2e2";
// defparam \auto_hub|shadow_irf_reg[1][6] .operation_mode = "normal";
// defparam \auto_hub|shadow_irf_reg[1][6] .output_mode = "reg_only";
// defparam \auto_hub|shadow_irf_reg[1][6] .register_cascade_mode = "off";
// defparam \auto_hub|shadow_irf_reg[1][6] .sum_lutc_input = "datac";
// defparam \auto_hub|shadow_irf_reg[1][6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y2_N7
cyclone_lcell \auto_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|irsr_reg[6]~regout ),
	.datab(vcc),
	.datac(\auto_hub|shadow_irf_reg[1][6]~regout ),
	.datad(\auto_hub|irf_reg[1][3]~11_combout ),
	.aclr(\auto_hub|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|irf_reg[1][6]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \auto_hub|irf_reg[1][6] .lut_mask = "f0aa";
// defparam \auto_hub|irf_reg[1][6] .operation_mode = "normal";
// defparam \auto_hub|irf_reg[1][6] .output_mode = "reg_only";
// defparam \auto_hub|irf_reg[1][6] .register_cascade_mode = "off";
// defparam \auto_hub|irf_reg[1][6] .sum_lutc_input = "datac";
// defparam \auto_hub|irf_reg[1][6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y3_N4
cyclone_lcell \auto_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|shadow_jsm|state[3]~regout ),
	.datab(vcc),
	.datac(\auto_hub|irsr_reg[7]~regout ),
	.datad(\auto_hub|irf_reg[1][6]~regout ),
	.aclr(\auto_hub|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irsr_reg[7]~23_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|irsr_reg[6]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \auto_hub|irsr_reg[6] .lut_mask = "fa50";
// defparam \auto_hub|irsr_reg[6] .operation_mode = "normal";
// defparam \auto_hub|irsr_reg[6] .output_mode = "reg_only";
// defparam \auto_hub|irsr_reg[6] .register_cascade_mode = "off";
// defparam \auto_hub|irsr_reg[6] .sum_lutc_input = "datac";
// defparam \auto_hub|irsr_reg[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y3_N6
cyclone_lcell \auto_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|irf_reg[1][5]~regout ),
	.datab(\auto_hub|irsr_reg[6]~regout ),
	.datac(\auto_hub|shadow_jsm|state[3]~regout ),
	.datad(vcc),
	.aclr(\auto_hub|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irsr_reg[7]~23_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|irsr_reg[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \auto_hub|irsr_reg[5] .lut_mask = "acac";
// defparam \auto_hub|irsr_reg[5] .operation_mode = "normal";
// defparam \auto_hub|irsr_reg[5] .output_mode = "reg_only";
// defparam \auto_hub|irsr_reg[5] .register_cascade_mode = "off";
// defparam \auto_hub|irsr_reg[5] .sum_lutc_input = "datac";
// defparam \auto_hub|irsr_reg[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y3_N0
cyclone_lcell \auto_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_hub|irf_reg[1][4]~regout ),
	.datac(\auto_hub|shadow_jsm|state[3]~regout ),
	.datad(\auto_hub|irsr_reg[5]~regout ),
	.aclr(\auto_hub|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irsr_reg[7]~23_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|irsr_reg[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \auto_hub|irsr_reg[4] .lut_mask = "cfc0";
// defparam \auto_hub|irsr_reg[4] .operation_mode = "normal";
// defparam \auto_hub|irsr_reg[4] .output_mode = "reg_only";
// defparam \auto_hub|irsr_reg[4] .register_cascade_mode = "off";
// defparam \auto_hub|irsr_reg[4] .sum_lutc_input = "datac";
// defparam \auto_hub|irsr_reg[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y2_N4
cyclone_lcell \auto_hub|shadow_irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|irf_reg[1][3]~regout ),
	.datab(\auto_hub|shadow_jsm|state[3]~regout ),
	.datac(vcc),
	.datad(\auto_hub|irsr_reg[3]~regout ),
	.aclr(\auto_hub|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|shadow_irf_reg[1][3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001011));
// synopsys translate_off
// defparam \auto_hub|shadow_irf_reg[1][3] .lut_mask = "bb88";
// defparam \auto_hub|shadow_irf_reg[1][3] .operation_mode = "normal";
// defparam \auto_hub|shadow_irf_reg[1][3] .output_mode = "reg_only";
// defparam \auto_hub|shadow_irf_reg[1][3] .register_cascade_mode = "off";
// defparam \auto_hub|shadow_irf_reg[1][3] .sum_lutc_input = "datac";
// defparam \auto_hub|shadow_irf_reg[1][3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y2_N1
cyclone_lcell \auto_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_hub|irf_reg[1][3]~11_combout ),
	.datac(\auto_hub|shadow_irf_reg[1][3]~regout ),
	.datad(\auto_hub|irsr_reg[3]~regout ),
	.aclr(\auto_hub|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|irf_reg[1][3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \auto_hub|irf_reg[1][3] .lut_mask = "f3c0";
// defparam \auto_hub|irf_reg[1][3] .operation_mode = "normal";
// defparam \auto_hub|irf_reg[1][3] .output_mode = "reg_only";
// defparam \auto_hub|irf_reg[1][3] .register_cascade_mode = "off";
// defparam \auto_hub|irf_reg[1][3] .sum_lutc_input = "datac";
// defparam \auto_hub|irf_reg[1][3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y3_N7
cyclone_lcell \auto_hub|irsr_reg[3]~22 (
	.clk(gnd),
	.dataa(\auto_hub|irsr_reg[7]~14_combout ),
	.datab(\auto_hub|irf_reg[1][3]~regout ),
	.datac(\auto_hub|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|shadow_jsm|state[3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_hub|irsr_reg[3]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_hub|irsr_reg[3]~22 .lut_mask = "8000";
// defparam \auto_hub|irsr_reg[3]~22 .operation_mode = "normal";
// defparam \auto_hub|irsr_reg[3]~22 .output_mode = "comb_only";
// defparam \auto_hub|irsr_reg[3]~22 .register_cascade_mode = "off";
// defparam \auto_hub|irsr_reg[3]~22 .sum_lutc_input = "datac";
// defparam \auto_hub|irsr_reg[3]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y3_N4
cyclone_lcell \auto_hub|irsr_reg[3]~9 (
	.clk(gnd),
	.dataa(\auto_hub|hub_mode_reg[0]~regout ),
	.datab(\auto_hub|shadow_jsm|state[4]~regout ),
	.datac(\auto_hub|shadow_jsm|state[3]~regout ),
	.datad(\auto_hub|irsr_reg[8]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_hub|irsr_reg[3]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_hub|irsr_reg[3]~9 .lut_mask = "0353";
// defparam \auto_hub|irsr_reg[3]~9 .operation_mode = "normal";
// defparam \auto_hub|irsr_reg[3]~9 .output_mode = "comb_only";
// defparam \auto_hub|irsr_reg[3]~9 .register_cascade_mode = "off";
// defparam \auto_hub|irsr_reg[3]~9 .sum_lutc_input = "datac";
// defparam \auto_hub|irsr_reg[3]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y3_N7
cyclone_lcell \auto_hub|irsr_reg[3]~24 (
	.clk(gnd),
	.dataa(vcc),
	.datab(\auto_hub|irsr_reg[3]~9_combout ),
	.datac(\auto_hub|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|irsr_reg[3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_hub|irsr_reg[3]~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \auto_hub|irsr_reg[3]~24 .lut_mask = "cf00";
// defparam \auto_hub|irsr_reg[3]~24 .operation_mode = "normal";
// defparam \auto_hub|irsr_reg[3]~24 .output_mode = "comb_only";
// defparam \auto_hub|irsr_reg[3]~24 .register_cascade_mode = "off";
// defparam \auto_hub|irsr_reg[3]~24 .sum_lutc_input = "datac";
// defparam \auto_hub|irsr_reg[3]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y3_N5
cyclone_lcell \auto_hub|irsr_reg[7]~13 (
	.clk(gnd),
	.dataa(vcc),
	.datab(\auto_hub|shadow_jsm|state[3]~regout ),
	.datac(\auto_hub|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|shadow_jsm|state[4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_hub|irsr_reg[7]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \auto_hub|irsr_reg[7]~13 .lut_mask = "3000";
// defparam \auto_hub|irsr_reg[7]~13 .operation_mode = "normal";
// defparam \auto_hub|irsr_reg[7]~13 .output_mode = "comb_only";
// defparam \auto_hub|irsr_reg[7]~13 .register_cascade_mode = "off";
// defparam \auto_hub|irsr_reg[7]~13 .sum_lutc_input = "datac";
// defparam \auto_hub|irsr_reg[7]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y3_N6
cyclone_lcell \auto_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|irsr_reg[4]~regout ),
	.datab(\auto_hub|irsr_reg[3]~22_combout ),
	.datac(\auto_hub|irsr_reg[3]~24_combout ),
	.datad(\auto_hub|irsr_reg[7]~13_combout ),
	.aclr(\auto_hub|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|irsr_reg[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_hub|irsr_reg[3] .lut_mask = "fefc";
// defparam \auto_hub|irsr_reg[3] .operation_mode = "normal";
// defparam \auto_hub|irsr_reg[3] .output_mode = "reg_only";
// defparam \auto_hub|irsr_reg[3] .register_cascade_mode = "off";
// defparam \auto_hub|irsr_reg[3] .sum_lutc_input = "datac";
// defparam \auto_hub|irsr_reg[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y3_N1
cyclone_lcell \auto_hub|irsr_reg[7]~14 (
	.clk(gnd),
	.dataa(\auto_hub|hub_mode_reg[0]~regout ),
	.datab(\auto_hub|irsr_reg[8]~regout ),
	.datac(vcc),
	.datad(\auto_hub|irsr_reg[3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_hub|irsr_reg[7]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001011));
// synopsys translate_off
// defparam \auto_hub|irsr_reg[7]~14 .lut_mask = "ee44";
// defparam \auto_hub|irsr_reg[7]~14 .operation_mode = "normal";
// defparam \auto_hub|irsr_reg[7]~14 .output_mode = "comb_only";
// defparam \auto_hub|irsr_reg[7]~14 .register_cascade_mode = "off";
// defparam \auto_hub|irsr_reg[7]~14 .sum_lutc_input = "datac";
// defparam \auto_hub|irsr_reg[7]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y3_N8
cyclone_lcell \auto_hub|irsr_reg[7]~23 (
	.clk(gnd),
	.dataa(\auto_hub|irsr_reg[7]~14_combout ),
	.datab(\auto_hub|shadow_jsm|state[3]~regout ),
	.datac(\auto_hub|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|shadow_jsm|state[4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_hub|irsr_reg[7]~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_hub|irsr_reg[7]~23 .lut_mask = "b080";
// defparam \auto_hub|irsr_reg[7]~23 .operation_mode = "normal";
// defparam \auto_hub|irsr_reg[7]~23 .output_mode = "comb_only";
// defparam \auto_hub|irsr_reg[7]~23 .register_cascade_mode = "off";
// defparam \auto_hub|irsr_reg[7]~23 .sum_lutc_input = "datac";
// defparam \auto_hub|irsr_reg[7]~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y3_N5
cyclone_lcell \auto_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|irsr_reg[2]~regout ),
	.datab(vcc),
	.datac(\auto_hub|shadow_jsm|state[3]~regout ),
	.datad(\auto_hub|irf_reg[1][1]~regout ),
	.aclr(\auto_hub|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irsr_reg[7]~23_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|irsr_reg[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \auto_hub|irsr_reg[1] .lut_mask = "fa0a";
// defparam \auto_hub|irsr_reg[1] .operation_mode = "normal";
// defparam \auto_hub|irsr_reg[1] .output_mode = "reg_only";
// defparam \auto_hub|irsr_reg[1] .register_cascade_mode = "off";
// defparam \auto_hub|irsr_reg[1] .sum_lutc_input = "datac";
// defparam \auto_hub|irsr_reg[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y3_N3
cyclone_lcell \auto_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|irf_reg[1][0]~regout ),
	.datab(\auto_hub|irsr_reg[1]~regout ),
	.datac(\auto_hub|shadow_jsm|state[3]~regout ),
	.datad(vcc),
	.aclr(\auto_hub|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irsr_reg[7]~23_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|irsr_reg[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \auto_hub|irsr_reg[0] .lut_mask = "acac";
// defparam \auto_hub|irsr_reg[0] .operation_mode = "normal";
// defparam \auto_hub|irsr_reg[0] .output_mode = "reg_only";
// defparam \auto_hub|irsr_reg[0] .register_cascade_mode = "off";
// defparam \auto_hub|irsr_reg[0] .sum_lutc_input = "datac";
// defparam \auto_hub|irsr_reg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y2_N7
cyclone_lcell \auto_hub|Equal6~3 (
	.clk(gnd),
	.dataa(\auto_hub|irsr_reg[2]~regout ),
	.datab(\auto_hub|irsr_reg[0]~regout ),
	.datac(\auto_hub|irsr_reg[1]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_hub|Equal6~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \auto_hub|Equal6~3 .lut_mask = "8080";
// defparam \auto_hub|Equal6~3 .operation_mode = "normal";
// defparam \auto_hub|Equal6~3 .output_mode = "comb_only";
// defparam \auto_hub|Equal6~3 .register_cascade_mode = "off";
// defparam \auto_hub|Equal6~3 .sum_lutc_input = "datac";
// defparam \auto_hub|Equal6~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y2_N1
cyclone_lcell \auto_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|hub_mode_reg[1]~regout ),
	.datab(vcc),
	.datac(\auto_hub|Equal6~3_combout ),
	.datad(vcc),
	.aclr(\auto_hub|ALT_INV_virtual_ir_scan_reg~regout ),
	.aload(gnd),
	.sclr(\auto_hub|irsr_reg[8]~regout ),
	.sload(gnd),
	.ena(\auto_hub|reset_ena_reg~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001011001),
	.combout(),
	.regout(\auto_hub|hub_mode_reg[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000101));
// synopsys translate_off
// defparam \auto_hub|hub_mode_reg[2] .lut_mask = "5050";
// defparam \auto_hub|hub_mode_reg[2] .operation_mode = "normal";
// defparam \auto_hub|hub_mode_reg[2] .output_mode = "reg_only";
// defparam \auto_hub|hub_mode_reg[2] .register_cascade_mode = "off";
// defparam \auto_hub|hub_mode_reg[2] .sum_lutc_input = "datac";
// defparam \auto_hub|hub_mode_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y2_N9
cyclone_lcell \auto_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_hub|shadow_jsm|state[1]~regout ),
	.datac(\auto_hub|hub_mode_reg[2]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|clr_reg~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000110));
// synopsys translate_off
// defparam \auto_hub|clr_reg .lut_mask = "c0c0";
// defparam \auto_hub|clr_reg .operation_mode = "normal";
// defparam \auto_hub|clr_reg .output_mode = "reg_only";
// defparam \auto_hub|clr_reg .register_cascade_mode = "off";
// defparam \auto_hub|clr_reg .sum_lutc_input = "datac";
// defparam \auto_hub|clr_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y3_N3
cyclone_lcell \auto_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|shadow_jsm|state[4]~regout ),
	.datac(\~QIC_CREATED_GND~I_combout ),
	.datad(\auto_hub|irsr_reg[8]~regout ),
	.aclr(\auto_hub|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|shadow_jsm|state[3]~regout ),
	.ena(\auto_hub|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001011001),
	.combout(),
	.regout(\auto_hub|irsr_reg[8]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001011));
// synopsys translate_off
// defparam \auto_hub|irsr_reg[8] .lut_mask = "bb88";
// defparam \auto_hub|irsr_reg[8] .operation_mode = "normal";
// defparam \auto_hub|irsr_reg[8] .output_mode = "reg_only";
// defparam \auto_hub|irsr_reg[8] .register_cascade_mode = "off";
// defparam \auto_hub|irsr_reg[8] .sum_lutc_input = "datac";
// defparam \auto_hub|irsr_reg[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y3_N1
cyclone_lcell \auto_hub|irf_reg[1][3]~11 (
	.clk(gnd),
	.dataa(\auto_hub|irsr_reg[8]~regout ),
	.datab(\auto_hub|irsr_reg[0]~regout ),
	.datac(\auto_hub|irsr_reg[2]~regout ),
	.datad(\auto_hub|irsr_reg[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_hub|irf_reg[1][3]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_hub|irf_reg[1][3]~11 .lut_mask = "0100";
// defparam \auto_hub|irf_reg[1][3]~11 .operation_mode = "normal";
// defparam \auto_hub|irf_reg[1][3]~11 .output_mode = "comb_only";
// defparam \auto_hub|irf_reg[1][3]~11 .register_cascade_mode = "off";
// defparam \auto_hub|irf_reg[1][3]~11 .sum_lutc_input = "datac";
// defparam \auto_hub|irf_reg[1][3]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y2_N5
cyclone_lcell \auto_hub|shadow_irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_hub|shadow_jsm|state[3]~regout ),
	.datac(\auto_hub|irsr_reg[2]~regout ),
	.datad(\auto_hub|irf_reg[1][2]~regout ),
	.aclr(\auto_hub|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|shadow_irf_reg[1][2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \auto_hub|shadow_irf_reg[1][2] .lut_mask = "fc30";
// defparam \auto_hub|shadow_irf_reg[1][2] .operation_mode = "normal";
// defparam \auto_hub|shadow_irf_reg[1][2] .output_mode = "reg_only";
// defparam \auto_hub|shadow_irf_reg[1][2] .register_cascade_mode = "off";
// defparam \auto_hub|shadow_irf_reg[1][2] .sum_lutc_input = "datac";
// defparam \auto_hub|shadow_irf_reg[1][2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y2_N0
cyclone_lcell \auto_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|irf_reg[1][3]~11_combout ),
	.datab(vcc),
	.datac(\auto_hub|irsr_reg[2]~regout ),
	.datad(\auto_hub|shadow_irf_reg[1][2]~regout ),
	.aclr(\auto_hub|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|irf_reg[1][2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \auto_hub|irf_reg[1][2] .lut_mask = "faf0";
// defparam \auto_hub|irf_reg[1][2] .operation_mode = "normal";
// defparam \auto_hub|irf_reg[1][2] .output_mode = "reg_only";
// defparam \auto_hub|irf_reg[1][2] .register_cascade_mode = "off";
// defparam \auto_hub|irf_reg[1][2] .sum_lutc_input = "datac";
// defparam \auto_hub|irf_reg[1][2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y3_N9
cyclone_lcell \auto_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|shadow_jsm|state[3]~regout ),
	.datab(\auto_hub|irf_reg[1][2]~regout ),
	.datac(vcc),
	.datad(\auto_hub|irsr_reg[3]~regout ),
	.aclr(\auto_hub|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irsr_reg[7]~23_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|irsr_reg[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001011));
// synopsys translate_off
// defparam \auto_hub|irsr_reg[2] .lut_mask = "dd88";
// defparam \auto_hub|irsr_reg[2] .operation_mode = "normal";
// defparam \auto_hub|irsr_reg[2] .output_mode = "reg_only";
// defparam \auto_hub|irsr_reg[2] .register_cascade_mode = "off";
// defparam \auto_hub|irsr_reg[2] .sum_lutc_input = "datac";
// defparam \auto_hub|irsr_reg[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y2_N6
cyclone_lcell \auto_hub|Equal6~2 (
	.clk(gnd),
	.dataa(\auto_hub|irsr_reg[2]~regout ),
	.datab(\auto_hub|irsr_reg[0]~regout ),
	.datac(\auto_hub|irsr_reg[1]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_hub|Equal6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \auto_hub|Equal6~2 .lut_mask = "4040";
// defparam \auto_hub|Equal6~2 .operation_mode = "normal";
// defparam \auto_hub|Equal6~2 .output_mode = "comb_only";
// defparam \auto_hub|Equal6~2 .register_cascade_mode = "off";
// defparam \auto_hub|Equal6~2 .sum_lutc_input = "datac";
// defparam \auto_hub|Equal6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y2_N4
cyclone_lcell \auto_hub|Equal6~0 (
	.clk(gnd),
	.dataa(\auto_hub|irsr_reg[2]~regout ),
	.datab(\auto_hub|irsr_reg[0]~regout ),
	.datac(\auto_hub|irsr_reg[1]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_hub|Equal6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \auto_hub|Equal6~0 .lut_mask = "0101";
// defparam \auto_hub|Equal6~0 .operation_mode = "normal";
// defparam \auto_hub|Equal6~0 .output_mode = "comb_only";
// defparam \auto_hub|Equal6~0 .register_cascade_mode = "off";
// defparam \auto_hub|Equal6~0 .sum_lutc_input = "datac";
// defparam \auto_hub|Equal6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y2_N5
cyclone_lcell \auto_hub|hub_mode_reg[1]~1 (
	.clk(gnd),
	.dataa(\auto_hub|Equal6~2_combout ),
	.datab(\auto_hub|reset_ena_reg_proc~0 ),
	.datac(\auto_hub|Equal6~0_combout ),
	.datad(\auto_hub|irsr_reg[8]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_hub|hub_mode_reg[1]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_hub|hub_mode_reg[1]~1 .lut_mask = "0004";
// defparam \auto_hub|hub_mode_reg[1]~1 .operation_mode = "normal";
// defparam \auto_hub|hub_mode_reg[1]~1 .output_mode = "comb_only";
// defparam \auto_hub|hub_mode_reg[1]~1 .register_cascade_mode = "off";
// defparam \auto_hub|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// defparam \auto_hub|hub_mode_reg[1]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y2_N8
cyclone_lcell \auto_hub|hub_mode_reg[1]~0 (
	.clk(gnd),
	.dataa(\auto_hub|irsr_reg[2]~regout ),
	.datab(\auto_hub|irsr_reg[0]~regout ),
	.datac(\auto_hub|irsr_reg[1]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_hub|hub_mode_reg[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \auto_hub|hub_mode_reg[1]~0 .lut_mask = "0404";
// defparam \auto_hub|hub_mode_reg[1]~0 .operation_mode = "normal";
// defparam \auto_hub|hub_mode_reg[1]~0 .output_mode = "comb_only";
// defparam \auto_hub|hub_mode_reg[1]~0 .register_cascade_mode = "off";
// defparam \auto_hub|hub_mode_reg[1]~0 .sum_lutc_input = "datac";
// defparam \auto_hub|hub_mode_reg[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y2_N9
cyclone_lcell \auto_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|hub_mode_reg[1]~regout ),
	.datab(\auto_hub|hub_mode_reg[1]~1_combout ),
	.datac(\auto_hub|Equal6~3_combout ),
	.datad(\auto_hub|hub_mode_reg[1]~0_combout ),
	.aclr(\auto_hub|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|hub_mode_reg[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_hub|hub_mode_reg[1] .lut_mask = "eea2";
// defparam \auto_hub|hub_mode_reg[1] .operation_mode = "normal";
// defparam \auto_hub|hub_mode_reg[1] .output_mode = "reg_only";
// defparam \auto_hub|hub_mode_reg[1] .register_cascade_mode = "off";
// defparam \auto_hub|hub_mode_reg[1] .sum_lutc_input = "datac";
// defparam \auto_hub|hub_mode_reg[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y3_N9
cyclone_lcell \auto_hub|node_ena~1 (
	.clk(gnd),
	.dataa(\auto_hub|hub_mode_reg[1]~regout ),
	.datab(\auto_hub|node_ena~0_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|irsr_reg[8]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_hub|node_ena~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_hub|node_ena~1 .lut_mask = "5140";
// defparam \auto_hub|node_ena~1 .operation_mode = "normal";
// defparam \auto_hub|node_ena~1 .output_mode = "comb_only";
// defparam \auto_hub|node_ena~1 .register_cascade_mode = "off";
// defparam \auto_hub|node_ena~1 .sum_lutc_input = "datac";
// defparam \auto_hub|node_ena~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y2_N2
cyclone_lcell \auto_hub|node_ena[1]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|node_ena[1]~reg0_regout ),
	.datab(\auto_hub|node_ena~2_combout ),
	.datac(\auto_hub|node_ena_proc~0 ),
	.datad(\auto_hub|node_ena~1_combout ),
	.aclr(\auto_hub|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|node_ena[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_hub|node_ena[1]~reg0 .lut_mask = "0e02";
// defparam \auto_hub|node_ena[1]~reg0 .operation_mode = "normal";
// defparam \auto_hub|node_ena[1]~reg0 .output_mode = "reg_only";
// defparam \auto_hub|node_ena[1]~reg0 .register_cascade_mode = "off";
// defparam \auto_hub|node_ena[1]~reg0 .sum_lutc_input = "datac";
// defparam \auto_hub|node_ena[1]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y3_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena (
	.clk(gnd),
	.dataa(\auto_hub|node_ena[1]~reg0_regout ),
	.datab(\auto_hub|irf_reg[1][7]~regout ),
	.datac(\auto_hub|shadow_jsm|state[4]~regout ),
	.datad(\auto_hub|virtual_ir_scan_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena .lut_mask = "0080";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y4_N8
cyclone_lcell \auto_signaltap_0|~GND (
	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|~GND~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|~GND .lut_mask = "0000";
// defparam \auto_signaltap_0|~GND .operation_mode = "normal";
// defparam \auto_signaltap_0|~GND .output_mode = "comb_only";
// defparam \auto_signaltap_0|~GND .register_cascade_mode = "off";
// defparam \auto_signaltap_0|~GND .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|~GND .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y4_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella0 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q[0] ),
	.datab(vcc),
	.datac(\auto_signaltap_0|~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|modulus_trigger ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001011010),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q[0] ),
	.cout(),
	.cout0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella0~COUT ),
	.cout1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella0~COUTCOUT1_3 ),
	.pathsel(11'b00010000001));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella0 .lut_mask = "55aa";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella0 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella0 .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella0 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella0 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y4_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q[1] ),
	.datab(vcc),
	.datac(\auto_signaltap_0|~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|modulus_trigger ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella0~COUT ),
	.cin1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella0~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q[1] ),
	.cout(),
	.cout0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella1~COUT ),
	.cout1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella1~COUTCOUT1_3 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella1 .cin0_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella1 .cin1_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella1 .lut_mask = "5a5f";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella1 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella1 .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella1 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella1 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y4_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella2 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q[2] ),
	.datac(\auto_signaltap_0|~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|modulus_trigger ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella1~COUT ),
	.cin1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella1~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q[2] ),
	.cout(),
	.cout0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella2~COUT ),
	.cout1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella2~COUTCOUT1_3 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella2 .cin0_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella2 .cin1_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella2 .lut_mask = "c30c";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella2 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella2 .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella2 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella2 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella2 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y4_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella3 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q[3] ),
	.datac(\auto_signaltap_0|~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|modulus_trigger ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella2~COUT ),
	.cin1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella2~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q[3] ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella3~COUT ),
	.cout0(),
	.cout1(),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella3 .cin0_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella3 .cin1_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella3 .lut_mask = "3c3f";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella3 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella3 .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella3 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella3 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella3 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y4_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella4 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q[4] ),
	.datac(\auto_signaltap_0|~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|modulus_trigger ),
	.ena(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella3~COUT ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q[4] ),
	.cout(),
	.cout0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella4~COUT ),
	.cout1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella4~COUTCOUT1_3 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella4 .cin_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella4 .lut_mask = "c30c";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella4 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella4 .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella4 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella4 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella4 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y4_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_bit (
	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella3~COUT ),
	.cin0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella4~COUT ),
	.cin1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella4~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|modulus_trigger ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000011000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_bit .cin0_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_bit .cin1_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_bit .cin_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_bit .lut_mask = "fff0";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_bit .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_bit .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_bit .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_bit .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_bit .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y4_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q[0] ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q[3] ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q[1] ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q[2] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 .lut_mask = "0010";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y4_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1 (
	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q[4] ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1 .lut_mask = "f000";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y3_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|reset_all (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_hub|irf_reg[1][0]~regout ),
	.datac(\auto_hub|clr_reg~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000110));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|reset_all .lut_mask = "fcfc";
// defparam \auto_signaltap_0|sld_signaltap_body|reset_all .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|reset_all .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|reset_all .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|reset_all .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|reset_all .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y3_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena (
	.clk(gnd),
	.dataa(\auto_hub|node_ena[1]~reg0_regout ),
	.datab(\auto_hub|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|shadow_jsm|state[4]~regout ),
	.datad(\auto_hub|irf_reg[1][3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena .lut_mask = "2000";
// defparam \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(vcc),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~regout ),
	.datad(vcc),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N0
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~regout ),
	.datad(vcc),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~regout ),
	.datad(vcc),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~regout ),
	.datad(vcc),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~regout ),
	.datad(vcc),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y12_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0] .lut_mask = "ffff";
// defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y12_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y12_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y12_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|run (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|irf_reg[1][1]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|run~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|run .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|run .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|run .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|run .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|run .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|run .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y12_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[3] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|run~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\auto_signaltap_0|sld_signaltap_body|collect_data ),
	.regout(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[3] .lut_mask = "f000";
// defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[3] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[3] .output_mode = "reg_and_comb";
// defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[3] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[3] .sum_lutc_input = "qfbk";
// defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y12_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 (
	.clk(gnd),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[3]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|run~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 .lut_mask = "c000";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y11_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set .lut_mask = "ffff";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~regout ),
	.datad(vcc),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N0
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~regout ),
	.datad(vcc),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~regout ),
	.datad(vcc),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y10_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~regout ),
	.datad(vcc),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y10_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~regout ),
	.datad(vcc),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y10_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~regout ),
	.datad(vcc),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y10_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~regout ),
	.datad(vcc),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y10_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y2_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|status_shift_enable~2 (
	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|irf_reg[1][6]~regout ),
	.datad(\auto_hub|irf_reg[1][1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|status_shift_enable~2 .lut_mask = "fff0";
// defparam \auto_signaltap_0|sld_signaltap_body|status_shift_enable~2 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|status_shift_enable~2 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|status_shift_enable~2 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|status_shift_enable~2 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|status_shift_enable~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y2_N0
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_signaltap_0|sld_signaltap_body|bypass_reg_out~regout ),
	.datac(\auto_hub|node_ena[1]~reg0_regout ),
	.datad(vcc),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|bypass_reg_out~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|bypass_reg_out .lut_mask = "acac";
// defparam \auto_signaltap_0|sld_signaltap_body|bypass_reg_out .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|bypass_reg_out .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|bypass_reg_out .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|bypass_reg_out .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|bypass_reg_out .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y2_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|status_load_on~0 (
	.clk(gnd),
	.dataa(\auto_hub|node_ena[1]~reg0_regout ),
	.datab(\auto_hub|irf_reg[1][1]~regout ),
	.datac(\auto_hub|irf_reg[1][6]~regout ),
	.datad(\auto_hub|virtual_ir_scan_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|status_load_on~0 .lut_mask = "00a8";
// defparam \auto_signaltap_0|sld_signaltap_body|status_load_on~0 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|status_load_on~0 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|status_load_on~0 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|status_load_on~0 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|status_load_on~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y2_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|status_load_on~1 (
	.clk(gnd),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.datac(\auto_hub|shadow_jsm|state[3]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000110));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|status_load_on~1 .lut_mask = "c0c0";
// defparam \auto_signaltap_0|sld_signaltap_body|status_load_on~1 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|status_load_on~1 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|status_load_on~1 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|status_load_on~1 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|status_load_on~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y11_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done (
	.clk(\clk_fx~combout ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1010100010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0 ),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done .lut_mask = "f8f0";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done .output_mode = "reg_and_comb";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done .sum_lutc_input = "qfbk";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y3_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed .lut_mask = "00ff";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y12_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6 (
	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6 .lut_mask = "f000";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y13_N0
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 (
	.clk(gnd),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010110),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ),
	.regout(),
	.cout(),
	.cout0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ),
	.cout1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~12COUT1_60 ),
	.pathsel(11'b00100000010));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 .lut_mask = "33cc";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y13_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ),
	.cin1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~12COUT1_60 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15_combout ),
	.regout(),
	.cout(),
	.cout0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 ),
	.cout1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17COUT1_62 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 .cin0_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 .cin1_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 .lut_mask = "5a5f";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y13_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[2]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 ),
	.cin1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17COUT1_62 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ),
	.regout(),
	.cout(),
	.cout0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 ),
	.cout1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22COUT1_64 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 .cin0_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 .cin1_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 .lut_mask = "a50a";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y13_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[3]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 ),
	.cin1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22COUT1_64 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout ),
	.regout(),
	.cout(),
	.cout0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~27 ),
	.cout1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~27COUT1_66 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .cin0_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .cin1_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .lut_mask = "5a5f";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y13_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~27 ),
	.cin1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~27COUT1_66 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~30_combout ),
	.regout(),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~32 ),
	.cout0(),
	.cout1(),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 .cin0_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 .cin1_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 .lut_mask = "a50a";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~14 (
	.clk(gnd),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~14 .lut_mask = "c0cc";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~14 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~14 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~14 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~14 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y13_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[4] (
	.clk(\clk_fx~combout ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~30_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~14_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[4] .lut_mask = "008c";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[4] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[4] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[4] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[4] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y13_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~35 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~32 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~35_combout ),
	.regout(),
	.cout(),
	.cout0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~37 ),
	.cout1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~37COUT1_68 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~35 .cin_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~35 .lut_mask = "5a5f";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~35 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~35 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~35 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~35 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y13_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~40 (
	.clk(gnd),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[6]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~32 ),
	.cin0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~37 ),
	.cin1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~37COUT1_68 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~40_combout ),
	.regout(),
	.cout(),
	.cout0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~42 ),
	.cout1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~42COUT1_70 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~40 .cin0_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~40 .cin1_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~40 .cin_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~40 .lut_mask = "c30c";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~40 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~40 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~40 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~40 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y13_N0
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[6] (
	.clk(\clk_fx~combout ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~40_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~14_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[6]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[6] .lut_mask = "008c";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[6] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[6] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[6] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[6] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y13_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~45 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~32 ),
	.cin0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~42 ),
	.cin1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~42COUT1_70 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~45_combout ),
	.regout(),
	.cout(),
	.cout0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~47 ),
	.cout1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~47COUT1_72 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~45 .cin0_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~45 .cin1_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~45 .cin_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~45 .lut_mask = "5a5f";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~45 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~45 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~45 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~45 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y13_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7] (
	.clk(\clk_fx~combout ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~45_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~14_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7] .lut_mask = "008c";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y13_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[6]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 .lut_mask = "0001";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y13_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 (
	.clk(gnd),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[8]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~32 ),
	.cin0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~47 ),
	.cin1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~47COUT1_72 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ),
	.regout(),
	.cout(),
	.cout0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 ),
	.cout1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2COUT1_74 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 .cin0_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 .cin1_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 .cin_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 .lut_mask = "c30c";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y13_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[8] (
	.clk(\clk_fx~combout ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~14_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[8]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[8] .lut_mask = "00b0";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[8] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[8] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[8] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[8] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y13_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 (
	.clk(gnd),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~32 ),
	.cin0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 ),
	.cin1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2COUT1_74 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000010010));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .cin0_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .cin1_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .cin_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .lut_mask = "3c3c";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y13_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[9] (
	.clk(\clk_fx~combout ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~14_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[9] .lut_mask = "008c";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[9] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[9] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[9] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[9] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y12_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4 (
	.clk(gnd),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[8]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000110));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4 .lut_mask = "0303";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y12_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .lut_mask = "1333";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~15 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~15 .lut_mask = "faf2";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~15 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~15 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~15 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~15 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y12_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0] (
	.clk(\clk_fx~combout ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~15_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0] .lut_mask = "c0c4";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y13_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[1] (
	.clk(\clk_fx~combout ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~14_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[1] .lut_mask = "008c";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[1] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[1] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[1] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[1] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y13_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[2] (
	.clk(\clk_fx~combout ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~14_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[2] .lut_mask = "008c";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[2] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[2] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[2] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[2] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y13_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[3] (
	.clk(\clk_fx~combout ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~14_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[3] .lut_mask = "00b0";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[3] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[3] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[3] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[3] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y12_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[3]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .lut_mask = "0001";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y12_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[8]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5 .lut_mask = "0200";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y11_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var (
	.clk(\clk_fx~combout ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0 ),
	.datad(vcc),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000101));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var .lut_mask = "0505";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y11_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|state_status[2]~0 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|state_status[2]~0 .lut_mask = "ffae";
// defparam \auto_signaltap_0|sld_signaltap_body|state_status[2]~0 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|state_status[2]~0 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|state_status[2]~0 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|state_status[2]~0 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|state_status[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y3_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~2 (
	.clk(gnd),
	.dataa(\auto_hub|shadow_jsm|state[3]~regout ),
	.datab(\auto_hub|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|node_ena[1]~reg0_regout ),
	.datad(\auto_hub|shadow_jsm|state[4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~2 .lut_mask = "3020";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~2 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~2 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~2 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~2 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y2_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3 (
	.clk(gnd),
	.dataa(vcc),
	.datab(\auto_hub|irf_reg[1][1]~regout ),
	.datac(\auto_hub|irf_reg[1][6]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3 .lut_mask = "fc00";
// defparam \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y2_N0
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|status_register|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.datab(vcc),
	.datac(\auto_hub|shadow_jsm|state[3]~regout ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|status_register|dffs[16]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[16] .lut_mask = "5f00";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[16] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[16] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[16] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[16] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y2_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|status_register|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|shadow_jsm|state[3]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_register|dffs[16]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|status_register|dffs[15]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[15] .lut_mask = "4c4c";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[15] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[15] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[15] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[15] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y2_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|status_register|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|shadow_jsm|state[3]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_register|dffs[15]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|status_register|dffs[14]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[14] .lut_mask = "4c4c";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[14] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[14] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[14] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[14] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y2_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|status_register|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|shadow_jsm|state[3]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_register|dffs[14]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|status_register|dffs[13]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[13] .lut_mask = "4c4c";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[13] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[13] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[13] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[13] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y2_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|status_register|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|status_register|dffs[13]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.datac(\auto_hub|shadow_jsm|state[3]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|status_register|dffs[12]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[12] .lut_mask = "2a2a";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[12] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[12] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[12] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[12] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y2_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|status_register|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|status_register|dffs[12]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.datac(\auto_hub|shadow_jsm|state[3]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|status_register|dffs[11]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[11] .lut_mask = "2a2a";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[11] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[11] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[11] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[11] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y2_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|status_register|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|shadow_jsm|state[3]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_register|dffs[11]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|status_register|dffs[10]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[10] .lut_mask = "7070";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[10] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[10] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[10] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[10] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y2_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|status_register|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|shadow_jsm|state[3]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_register|dffs[10]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|status_register|dffs[9]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[9] .lut_mask = "7070";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[9] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[9] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[9] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[9] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y2_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|status_register|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|shadow_jsm|state[3]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_register|dffs[9]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|status_register|dffs[8]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[8] .lut_mask = "7070";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[8] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[8] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[8] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[8] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y2_N0
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|status_register|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|shadow_jsm|state[3]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|status_register|dffs[8]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|status_register|dffs[7]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001011));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[7] .lut_mask = "7700";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[7] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[7] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[7] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[7] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y2_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|status_register|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.datac(\auto_hub|shadow_jsm|state[3]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|status_register|dffs[7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|status_register|dffs[6]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[6] .lut_mask = "3f00";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[6] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[6] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[6] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[6] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y2_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|status_register|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.datac(\auto_hub|shadow_jsm|state[3]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|status_register|dffs[6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|status_register|dffs[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[5] .lut_mask = "3f00";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[5] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[5] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[5] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[5] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y11_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var (
	.clk(\clk_fx~combout ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1010001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~1 ),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var .lut_mask = "f888";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var .output_mode = "reg_and_comb";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y12_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 .lut_mask = "2aaa";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y12_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~2 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~2 .lut_mask = "0e0a";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~2 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~2 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~2 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~2 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y11_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~2_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1010100010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 ),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] .lut_mask = "0ff0";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] .output_mode = "reg_and_comb";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] .sum_lutc_input = "qfbk";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y3_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|current_segment_delayed[0] (
	.clk(\clk_fx~combout ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout ),
	.datad(\auto_hub|irf_reg[1][2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 ),
	.regout(\auto_signaltap_0|sld_signaltap_body|current_segment_delayed[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|current_segment_delayed[0] .lut_mask = "c080";
// defparam \auto_signaltap_0|sld_signaltap_body|current_segment_delayed[0] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|current_segment_delayed[0] .output_mode = "reg_and_comb";
// defparam \auto_signaltap_0|sld_signaltap_body|current_segment_delayed[0] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|current_segment_delayed[0] .sum_lutc_input = "qfbk";
// defparam \auto_signaltap_0|sld_signaltap_body|current_segment_delayed[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y2_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|status_register|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|shadow_jsm|state[3]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_register|dffs[5]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|current_segment_delayed[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|status_register|dffs[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[4] .lut_mask = "f870";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[4] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[4] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[4] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[4] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y2_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|status_register|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|status_register|dffs[4]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.datac(\auto_hub|shadow_jsm|state[3]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|status_register|dffs[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[3] .lut_mask = "2a2a";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[3] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[3] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[3] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[3] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y2_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|status_register|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|run~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_register|dffs[3]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|status_register|dffs[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[2] .lut_mask = "88f0";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[2] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[2] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[2] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[2] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y3_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|state_status[2]~1 (
	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|state_status[2]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|state_status[2]~1 .lut_mask = "0f00";
// defparam \auto_signaltap_0|sld_signaltap_body|state_status[2]~1 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|state_status[2]~1 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|state_status[2]~1 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|state_status[2]~1 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|state_status[2]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y2_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|status_register|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|run~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_register|dffs[2]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|state_status[2]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|status_register|dffs[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[1] .lut_mask = "30b8";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[1] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[1] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[1] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[1] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y2_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|status_register|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|status_register|dffs[1]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|run~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|status_register|dffs[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[0] .lut_mask = "e222";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[0] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[0] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[0] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[0] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y2_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|tdo~2 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|bypass_reg_out~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_register|dffs[0]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|tdo~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|tdo~2 .lut_mask = "e4cc";
// defparam \auto_signaltap_0|sld_signaltap_body|tdo~2 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|tdo~2 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|tdo~2 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|tdo~2 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|tdo~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y2_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|tdo~3 (
	.clk(gnd),
	.dataa(\auto_hub|irf_reg[1][4]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|tdo~2_combout ),
	.datac(\auto_hub|irf_reg[1][7]~regout ),
	.datad(\auto_hub|irf_reg[1][5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|tdo~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|tdo~3 .lut_mask = "0004";
// defparam \auto_signaltap_0|sld_signaltap_body|tdo~3 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|tdo~3 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|tdo~3 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|tdo~3 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|tdo~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y7_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|tdo~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|tdo~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~regout ),
	.datad(\auto_hub|irf_reg[1][3]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\auto_signaltap_0|sld_signaltap_body|tdo~4 ),
	.regout(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] .lut_mask = "faee";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] .output_mode = "reg_and_comb";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] .sum_lutc_input = "qfbk";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y10_N0
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~10 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010110),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~12 ),
	.cout1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~12COUT1_54 ),
	.pathsel(11'b00110000011));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~10 .lut_mask = "6688";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~10 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~10 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~10 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~10 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~15 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~12 ),
	.cin1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~12COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~17 ),
	.cout1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~17COUT1_56 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~15 .cin0_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~15 .cin1_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~15 .lut_mask = "5a5f";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~15 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~15 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~15 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~15 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~20 (
	.clk(gnd),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~17 ),
	.cin1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~17COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~22 ),
	.cout1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~22COUT1_58 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~20 .cin0_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~20 .cin1_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~20 .lut_mask = "c30c";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~20 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~20 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~20 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~20 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~25 (
	.clk(gnd),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~22 ),
	.cin1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~22COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~27 ),
	.cout1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~27COUT1_60 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~25 .cin0_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~25 .cin1_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~25 .lut_mask = "3c3f";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~25 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~25 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~25 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~25 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~30 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~27 ),
	.cin1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~27COUT1_60 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~30_combout ),
	.regout(),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~32 ),
	.cout0(),
	.cout1(),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~30 .cin0_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~30 .cin1_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~30 .lut_mask = "a50a";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~30 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~30 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~30 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~30 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~35 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~32 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~37 ),
	.cout1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~37COUT1_62 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~35 .cin_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~35 .lut_mask = "5a5f";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~35 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~35 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~35 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~35 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~40 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~32 ),
	.cin0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~37 ),
	.cin1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~37COUT1_62 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~42 ),
	.cout1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~42COUT1_64 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~40 .cin0_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~40 .cin1_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~40 .cin_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~40 .lut_mask = "a50a";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~40 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~40 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~40 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~40 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~0 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~32 ),
	.cin0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~42 ),
	.cin1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~42COUT1_64 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~2 ),
	.cout1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~2COUT1_66 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~0 .cin0_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~0 .cin1_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~0 .cin_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~0 .lut_mask = "5a5f";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~0 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~0 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~0 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~0 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y12_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~0_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] .lut_mask = "00ff";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~5 (
	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~32 ),
	.cin0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~2 ),
	.cin1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~2COUT1_66 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000010000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~5 .cin0_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~5 .cin1_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~5 .cin_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~5 .lut_mask = "0f0f";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~5 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~5 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~5 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~5 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y11_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~5_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] .lut_mask = "00ff";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y12_N0
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[8]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 .lut_mask = "1248";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y11_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~1 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~1 .lut_mask = "a000";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~1 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~1 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~1 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~1 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y12_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] (
	.clk(\clk_fx~combout ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1010001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 ),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] .lut_mask = "0070";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] .output_mode = "reg_and_comb";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y13_N0
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 (
	.clk(gnd),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010110),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.regout(),
	.cout(),
	.cout0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 ),
	.cout1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2COUT1_54 ),
	.pathsel(11'b00100000010));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 .lut_mask = "33cc";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y12_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 (
	.clk(gnd),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[3]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|run~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .lut_mask = "3000";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y12_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] (
	.clk(\clk_fx~combout ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1010001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 ),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] .lut_mask = "004c";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] .output_mode = "reg_and_comb";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y12_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 ),
	.datad(vcc),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y13_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 ),
	.cin1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_combout ),
	.regout(),
	.cout(),
	.cout0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ),
	.cout1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~7COUT1_56 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 .cin0_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 .cin1_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 .lut_mask = "5a5f";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y12_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] (
	.clk(\clk_fx~combout ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1010001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 ),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] .lut_mask = "1050";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] .output_mode = "reg_and_comb";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y11_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y13_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 (
	.clk(gnd),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ),
	.cin1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~7COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.regout(),
	.cout(),
	.cout0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 ),
	.cout1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12COUT1_58 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 .cin0_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 .cin1_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 .lut_mask = "c30c";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y12_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] (
	.clk(\clk_fx~combout ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1010001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 ),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] .lut_mask = "002a";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] .output_mode = "reg_and_comb";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y13_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 (
	.clk(gnd),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 ),
	.cin1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~15_combout ),
	.regout(),
	.cout(),
	.cout0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 ),
	.cout1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~17COUT1_60 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 .cin0_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 .cin1_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 .lut_mask = "3c3f";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y12_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] (
	.clk(\clk_fx~combout ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~15_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1010001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 ),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] .lut_mask = "0070";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] .output_mode = "reg_and_comb";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y13_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~25 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 ),
	.cin1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~17COUT1_60 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_combout ),
	.regout(),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~27 ),
	.cout0(),
	.cout1(),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~25 .cin0_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~25 .cin1_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~25 .lut_mask = "a50a";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~25 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~25 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~25 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~25 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y13_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~30 (
	.clk(gnd),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~30_combout ),
	.regout(),
	.cout(),
	.cout0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~32 ),
	.cout1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~32COUT1_62 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~30 .cin_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~30 .lut_mask = "3c3f";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~30 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~30 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~30 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~30 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y12_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] (
	.clk(\clk_fx~combout ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~30_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1010001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 ),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] .lut_mask = "0070";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] .output_mode = "reg_and_comb";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y13_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~35 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~27 ),
	.cin0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~32 ),
	.cin1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~32COUT1_62 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~35_combout ),
	.regout(),
	.cout(),
	.cout0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~37 ),
	.cout1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~37COUT1_64 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~35 .cin0_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~35 .cin1_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~35 .cin_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~35 .lut_mask = "a50a";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~35 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~35 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~35 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~35 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y12_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] (
	.clk(\clk_fx~combout ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~35_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1010001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7 ),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] .lut_mask = "002a";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] .output_mode = "reg_and_comb";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y13_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~40 (
	.clk(gnd),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~27 ),
	.cin0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~37 ),
	.cin1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~37COUT1_64 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~40_combout ),
	.regout(),
	.cout(),
	.cout0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~42 ),
	.cout1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~42COUT1_66 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~40 .cin0_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~40 .cin1_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~40 .cin_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~40 .lut_mask = "3c3f";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~40 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~40 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~40 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~40 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y12_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] (
	.clk(\clk_fx~combout ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~40_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1010001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8 ),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] .lut_mask = "002a";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] .output_mode = "reg_and_comb";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y13_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~27 ),
	.cin0(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~42 ),
	.cin1(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~42COUT1_66 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000010001));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 .cin0_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 .cin1_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 .cin_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 .lut_mask = "a5a5";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y12_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~40_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~30_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .lut_mask = "8000";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y13_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~15_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .lut_mask = "8000";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y13_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001011));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .lut_mask = "8800";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y11_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped (
	.clk(\clk_fx~combout ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~2_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped .lut_mask = "3130";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y12_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|ela_control|run (
	.clk(\clk_fx~combout ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[3]~regout ),
	.datab(\auto_hub|irf_reg[1][1]~regout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|run~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001011));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|run .lut_mask = "8800";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|run .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|run .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|run .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|run .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|run .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal0~1_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reg_wr~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output1a[0] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output1a[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output1a[0] .lut_mask = "00f0";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output1a[0] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output1a[0] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output1a[0] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output1a[0] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output1a[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|run~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output1a[0]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed .lut_mask = "fc0c";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 (
	.clk(gnd),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .lut_mask = "0f03";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y13_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5] (
	.clk(\clk_fx~combout ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~35_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~14_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5] .lut_mask = "00b0";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y11_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~30_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] .lut_mask = "00ff";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y11_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~25_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] .lut_mask = "00ff";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y11_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 .lut_mask = "0660";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y11_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~10_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] .lut_mask = "00ff";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y11_N0
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] (
	.clk(\clk_fx~combout ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 ),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] .lut_mask = "0660";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] .sum_lutc_input = "qfbk";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y11_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~35_combout ),
	.datad(vcc),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000100));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] .lut_mask = "0f0f";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y11_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~40_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] .lut_mask = "00ff";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y11_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[6]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 .lut_mask = "1428";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y12_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~15_combout ),
	.datad(vcc),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000100));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] .lut_mask = "0f0f";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y12_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~20_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] .lut_mask = "00ff";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y12_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[3]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 .lut_mask = "1428";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y11_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5 .lut_mask = "8000";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y12_N0
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] (
	.clk(\clk_fx~combout ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1010001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 ),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] .lut_mask = "002a";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] .output_mode = "reg_and_comb";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y12_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 ),
	.datad(vcc),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y11_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y3_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|current_segment_delayed[0]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout ),
	.datad(\auto_hub|irf_reg[1][2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .lut_mask = "4440";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y5_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y5_N0
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y3_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset (
	.clk(gnd),
	.dataa(\auto_hub|irf_reg[1][1]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.datac(\auto_hub|irf_reg[1][7]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset .lut_mask = "efff";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y4_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 (
	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q[1] ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q[0] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .lut_mask = "f000";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y4_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q[2] ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q[3] ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q[4] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 .lut_mask = "0080";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y3_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_cella0 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q[0] ),
	.datac(\auto_signaltap_0|~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|modulus_trigger ),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001011010),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q[0] ),
	.cout(),
	.cout0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_cella0~COUT ),
	.cout1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_cella0~COUTCOUT1_3 ),
	.pathsel(11'b00100000010));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_cella0 .lut_mask = "33cc";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_cella0 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_cella0 .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_cella0 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_cella0 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_cella0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y3_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_bit (
	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q[0] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_cella0~COUT ),
	.cin1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_cella0~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|modulus_trigger ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000011000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_bit .cin0_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_bit .cin1_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_bit .lut_mask = "f0ff";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_bit .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_bit .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_bit .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_bit .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_bit .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y4_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q[0] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y5_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] .lut_mask = "caca";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y12_N0
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7 ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y12_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y5_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y5_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y5_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~regout ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] .lut_mask = "fa0a";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y11_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 ),
	.datad(vcc),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y10_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[8] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[8]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[8] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[8] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[8] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[8] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[8] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y5_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[8]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y5_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[8]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y5_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~regout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001011));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] .lut_mask = "ee22";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y5_N0
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y5_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y4_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] .lut_mask = "cfc0";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y5_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y5_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y4_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] .lut_mask = "fc30";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y5_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y5_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y4_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] .lut_mask = "e2e2";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y4_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y4_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y4_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] .lut_mask = "caca";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y11_N0
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y4_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y4_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y4_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~regout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001011));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] .lut_mask = "ccaa";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y4_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y4_N0
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y4_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] .lut_mask = "ccf0";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[8] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[8]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[8] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[8] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[8] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[8] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[8] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y4_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[8]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y4_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[8]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y4_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~regout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001011));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] .lut_mask = "aacc";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y4_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q[4] ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] .lut_mask = "ceee";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[7] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[7]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[7] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[7] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[7] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[7] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[7] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y4_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[7]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y5_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[7]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y4_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] .lut_mask = "fc30";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y4_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] .lut_mask = "fd08";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y4_N0
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] .lut_mask = "b8aa";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y4_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] .lut_mask = "acaa";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y4_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] .lut_mask = "f2d0";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y5_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y5_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y4_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] .lut_mask = "fc0c";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y4_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] .lut_mask = "fd20";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y4_N0
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] .lut_mask = "f2d0";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y4_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] .lut_mask = "cec4";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y4_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] .lut_mask = "cec4";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y5_N0
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] .lut_mask = "aae2";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y11_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8 ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[7] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[7]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[7] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[7] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[7] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[7] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[7] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y5_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[7]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y5_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[7]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y5_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] .lut_mask = "cfc0";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y5_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] .lut_mask = "ccac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y5_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] .lut_mask = "aae2";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y12_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y11_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y5_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y5_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y5_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~regout ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] .lut_mask = "fa0a";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y5_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] .lut_mask = "f0b8";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y5_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] .lut_mask = "aae2";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y12_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y11_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y9_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y9_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y8_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] .lut_mask = "f0cc";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y8_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] .lut_mask = "fb08";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y12_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 ),
	.datad(vcc),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y11_N0
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y9_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y9_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y8_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~regout ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] .lut_mask = "fa50";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y8_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] .lut_mask = "fd20";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y11_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y11_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y9_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y9_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y8_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~regout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001011));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] .lut_mask = "ee44";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y8_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] .lut_mask = "ef20";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y12_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y12_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y9_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y9_N0
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y8_N0
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~regout ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] .lut_mask = "fa50";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y8_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] .lut_mask = "ef20";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y11_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y9_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y9_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y8_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~regout ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] .lut_mask = "fa50";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y8_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] .lut_mask = "ef20";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y3_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sdr~0 (
	.clk(gnd),
	.dataa(\auto_hub|virtual_ir_scan_reg~regout ),
	.datab(vcc),
	.datac(\auto_hub|node_ena[1]~reg0_regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000101));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sdr~0 .lut_mask = "5050";
// defparam \auto_signaltap_0|sld_signaltap_body|sdr~0 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sdr~0 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sdr~0 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sdr~0 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sdr~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y11_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 (
	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~1 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .lut_mask = "00f0";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y11_N0
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig (
	.clk(\clk_fx~combout ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|collect_data ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig .lut_mask = "ff08";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y12_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 ),
	.datad(vcc),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y12_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y12_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 ),
	.datad(vcc),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y12_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y12_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7 ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \auto_signaltap_0|acq_clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000000000001),
	.combout(\clk_fx~combout ),
	.regout(),
	.padio(clk_fx));
// synopsys translate_off
// defparam \auto_signaltap_0|acq_clk~I .input_async_reset = "none";
// defparam \auto_signaltap_0|acq_clk~I .input_power_up = "low";
// defparam \auto_signaltap_0|acq_clk~I .input_register_mode = "none";
// defparam \auto_signaltap_0|acq_clk~I .input_sync_reset = "none";
// defparam \auto_signaltap_0|acq_clk~I .oe_async_reset = "none";
// defparam \auto_signaltap_0|acq_clk~I .oe_power_up = "low";
// defparam \auto_signaltap_0|acq_clk~I .oe_register_mode = "none";
// defparam \auto_signaltap_0|acq_clk~I .oe_sync_reset = "none";
// defparam \auto_signaltap_0|acq_clk~I .operation_mode = "input";
// defparam \auto_signaltap_0|acq_clk~I .output_async_reset = "none";
// defparam \auto_signaltap_0|acq_clk~I .output_power_up = "low";
// defparam \auto_signaltap_0|acq_clk~I .output_register_mode = "none";
// defparam \auto_signaltap_0|acq_clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X2_Y3_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N0
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y3_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset (
	.clk(gnd),
	.dataa(\auto_hub|irf_reg[1][1]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.datac(\auto_hub|irf_reg[1][4]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .lut_mask = "efff";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y3_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena (
	.clk(gnd),
	.dataa(\auto_hub|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|shadow_jsm|state[4]~regout ),
	.datac(\auto_hub|node_ena[1]~reg0_regout ),
	.datad(\auto_hub|irf_reg[1][4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena .lut_mask = "4000";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y3_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella0 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q[0] ),
	.datab(vcc),
	.datac(\auto_signaltap_0|~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|modulus_trigger ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001011010),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q[0] ),
	.cout(),
	.cout0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella0~COUT ),
	.cout1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella0~COUTCOUT1_3 ),
	.pathsel(11'b00010000001));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella0 .lut_mask = "55aa";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella0 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella0 .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella0 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella0 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y3_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q[1] ),
	.datab(vcc),
	.datac(\auto_signaltap_0|~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|modulus_trigger ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella0~COUT ),
	.cin1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella0~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q[1] ),
	.cout(),
	.cout0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella1~COUT ),
	.cout1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella1~COUTCOUT1_3 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella1 .cin0_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella1 .cin1_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella1 .lut_mask = "5a5f";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella1 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella1 .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella1 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella1 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y3_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella2 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q[2] ),
	.datac(\auto_signaltap_0|~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|modulus_trigger ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella1~COUT ),
	.cin1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella1~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q[2] ),
	.cout(),
	.cout0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella2~COUT ),
	.cout1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella2~COUTCOUT1_3 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella2 .cin0_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella2 .cin1_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella2 .lut_mask = "c30c";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella2 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella2 .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella2 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella2 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella2 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y3_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella3 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q[3] ),
	.datac(\auto_signaltap_0|~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|modulus_trigger ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella2~COUT ),
	.cin1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella2~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q[3] ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella3~COUT ),
	.cout0(),
	.cout1(),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella3 .cin0_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella3 .cin1_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella3 .lut_mask = "3c3f";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella3 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella3 .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella3 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella3 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella3 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y3_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella4 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q[4] ),
	.datac(\auto_signaltap_0|~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|modulus_trigger ),
	.ena(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella3~COUT ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q[4] ),
	.cout(),
	.cout0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella4~COUT ),
	.cout1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella4~COUTCOUT1_3 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella4 .cin_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella4 .lut_mask = "c30c";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella4 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella4 .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella4 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella4 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella4 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y3_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q[1] ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q[4] ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q[3] ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q[2] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 .lut_mask = "0800";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y3_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q[0] ),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001001));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 .lut_mask = "aa00";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y3_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_bit (
	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella3~COUT ),
	.cin0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella4~COUT ),
	.cin1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella4~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|modulus_trigger ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000011000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_bit .cin0_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_bit .cin1_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_bit .cin_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_bit .lut_mask = "fff0";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_bit .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_bit .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_bit .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_bit .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_bit .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y4_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena (
	.clk(gnd),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q[0] ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .lut_mask = "ff30";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N0
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella0 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[0] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001011010),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[0] ),
	.cout(),
	.cout0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella0~COUT ),
	.cout1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella0~COUTCOUT1_3 ),
	.pathsel(11'b00100000010));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella0 .lut_mask = "33cc";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella0 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella0 .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella0 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella0 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y5_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[1] ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.cin(gnd),
	.cin0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella0~COUT ),
	.cin1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella0~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[1] ),
	.cout(),
	.cout0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella1~COUT ),
	.cout1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella1~COUTCOUT1_3 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella1 .cin0_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella1 .cin1_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella1 .lut_mask = "5a5f";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella1 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella1 .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella1 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella1 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y5_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella2 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[2] ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.cin(gnd),
	.cin0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella1~COUT ),
	.cin1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella1~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[2] ),
	.cout(),
	.cout0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella2~COUT ),
	.cout1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella2~COUTCOUT1_3 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella2 .cin0_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella2 .cin1_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella2 .lut_mask = "a50a";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella2 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella2 .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella2 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella2 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella2 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y5_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella3 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[3] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.cin(gnd),
	.cin0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella2~COUT ),
	.cin1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella2~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[3] ),
	.cout(),
	.cout0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella3~COUT ),
	.cout1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella3~COUTCOUT1_3 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella3 .cin0_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella3 .cin1_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella3 .lut_mask = "3c3f";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella3 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella3 .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella3 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella3 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella3 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y5_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella4 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[4] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.cin(gnd),
	.cin0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella3~COUT ),
	.cin1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella3~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[4] ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella4~COUT ),
	.cout0(),
	.cout1(),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella4 .cin0_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella4 .cin1_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella4 .lut_mask = "c30c";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella4 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella4 .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella4 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella4 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella4 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y5_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella5 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[5] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella4~COUT ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[5] ),
	.cout(),
	.cout0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella5~COUT ),
	.cout1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella5~COUTCOUT1_3 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella5 .cin_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella5 .lut_mask = "3c3f";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella5 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella5 .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella5 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella5 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella5 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y5_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella6 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[6] ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella4~COUT ),
	.cin0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella5~COUT ),
	.cin1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella5~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[6] ),
	.cout(),
	.cout0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella6~COUT ),
	.cout1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella6~COUTCOUT1_3 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella6 .cin0_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella6 .cin1_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella6 .cin_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella6 .lut_mask = "a50a";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella6 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella6 .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella6 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella6 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella6 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y5_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella7 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[7] ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella4~COUT ),
	.cin0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella6~COUT ),
	.cin1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella6~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[7] ),
	.cout(),
	.cout0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella7~COUT ),
	.cout1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella7~COUTCOUT1_3 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella7 .cin0_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella7 .cin1_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella7 .cin_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella7 .lut_mask = "5a5f";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella7 .operation_mode = "arithmetic";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella7 .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella7 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella7 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella7 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y5_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella8 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[8] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella4~COUT ),
	.cin0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella7~COUT ),
	.cin1(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella7~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[8] ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000010010));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella8 .cin0_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella8 .cin1_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella8 .cin_used = "true";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella8 .lut_mask = "c3c3";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella8 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella8 .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella8 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella8 .sum_lutc_input = "cin";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella8 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y3_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y9_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y9_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y9_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y9_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y9_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y9_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[3]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y10_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y10_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y10_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y10_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y10_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y10_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reg_wr~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y10_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y10_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y10_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal0~1_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y9_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\reg_addr[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y9_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y7_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y7_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y7_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8] .synch_mode = "on";
// synopsys translate_on

// Location: M4K_X13_Y6
cyclone_ram_block \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbrewe(vcc),
	.clk0(\clk_fx~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.ena1(\auto_hub|irf_reg[1][4]~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~regout ,
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~regout ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~regout ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~regout ,
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~regout ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~regout ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout ,
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout }),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[8]~regout ,\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[7]~regout ,\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6]~regout ,
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]~regout ,\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4]~regout ,\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~regout ,
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2]~regout ,\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]~regout ,\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0]~regout }),
	.portabyteenamasks(16'b1111111111111111),
	.portbdatain(72'b000000000000000000000000000000000000000000000000000000000000000000000000),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[8] ,
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[7] ,
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[6] ,
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[5] ,
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[4] ,
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[3] ,
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[2] ,
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[1] ,
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[0] }),
	.portbbyteenamasks(16'b1111111111111111),
	.modesel(41'b00100001110000000001001000000000000000010),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ei14:auto_generated|ALTSYNCRAM";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_address_width = 9;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_width = 9;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_first_address = 0;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_last_address = 511;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_width = 9;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_width = 9;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_first_address = 0;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_last_address = 511;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 512;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 24;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock1";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X26_Y5_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[9] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\reg_addr[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[9]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[9] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[9] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[9] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[9] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[9] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y5_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[9]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y5_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y5_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X26_Y5_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y9_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[10] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reg_addr[2]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[10]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[10] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[10] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[10] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[10] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[10] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y10_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[10]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y10_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[11] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reg_addr[3]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[11]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[11] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[11] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[11] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[11] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[11] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[11]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y3_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y3_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y3_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y3_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[12] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\reg_addr[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[12]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[12] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[12] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[12] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[12] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[12] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y3_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[12]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y3_N0
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y3_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y3_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[13] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reg_addr[5]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[13]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[13] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[13] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[13] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[13] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[13] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y9_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[13]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y9_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[14] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reg_data[0]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[14]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[14] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[14] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[14] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[14] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[14] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y9_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[14]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y9_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y9_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y2_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[15] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reg_data[1]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[15]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[15] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[15] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[15] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[15] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[15] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y2_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[15]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y2_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N0
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y2_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[16] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reg_data[2]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[16]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[16] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[16] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[16] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[16] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[16] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y2_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[16]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y2_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y2_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y3_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[17] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\reg_data[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[17]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[17] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[17] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[17] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[17] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[17] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[17]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17] .synch_mode = "on";
// synopsys translate_on

// Location: M4K_X13_Y5
cyclone_ram_block \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbrewe(vcc),
	.clk0(\clk_fx~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.ena1(\auto_hub|irf_reg[1][4]~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~regout ,
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~regout ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~regout ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~regout ,
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~regout ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~regout ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~regout ,
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~regout ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~regout }),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[8]~regout ,\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[7]~regout ,\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6]~regout ,
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]~regout ,\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4]~regout ,\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~regout ,
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2]~regout ,\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]~regout ,\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0]~regout }),
	.portabyteenamasks(16'b1111111111111111),
	.portbdatain(72'b000000000000000000000000000000000000000000000000000000000000000000000000),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[8] ,
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[7] ,
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[6] ,
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[5] ,
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[4] ,
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[3] ,
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[2] ,
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[1] ,
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[0] }),
	.portbbyteenamasks(16'b1111111111111111),
	.modesel(41'b00100001110000000001001000000000000000010),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ei14:auto_generated|ALTSYNCRAM";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .operation_mode = "dual_port";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_address_clear = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_address_width = 9;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_data_width = 9;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_first_address = 0;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_last_address = 511;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 512;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_logical_ram_width = 24;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_address_clear = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_address_width = 9;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_byte_enable_clear = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_data_in_clear = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_data_width = 9;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_first_address = 0;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_last_address = 511;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 512;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_logical_ram_width = 24;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clear = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clock = "clock1";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X12_Y8_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[18] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reg_data[4]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[18]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[18] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[18] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[18] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[18] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[18] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[18]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[19] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\reg_data[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[19]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[19] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[19] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[19] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[19] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[19] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[19]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \auto_signaltap_0|acq_data_in[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000000000001),
	.combout(\reg_data[6]~combout ),
	.regout(),
	.padio(reg_data[6]));
// synopsys translate_off
// defparam \auto_signaltap_0|acq_data_in[20]~I .input_async_reset = "none";
// defparam \auto_signaltap_0|acq_data_in[20]~I .input_power_up = "low";
// defparam \auto_signaltap_0|acq_data_in[20]~I .input_register_mode = "none";
// defparam \auto_signaltap_0|acq_data_in[20]~I .input_sync_reset = "none";
// defparam \auto_signaltap_0|acq_data_in[20]~I .oe_async_reset = "none";
// defparam \auto_signaltap_0|acq_data_in[20]~I .oe_power_up = "low";
// defparam \auto_signaltap_0|acq_data_in[20]~I .oe_register_mode = "none";
// defparam \auto_signaltap_0|acq_data_in[20]~I .oe_sync_reset = "none";
// defparam \auto_signaltap_0|acq_data_in[20]~I .operation_mode = "input";
// defparam \auto_signaltap_0|acq_data_in[20]~I .output_async_reset = "none";
// defparam \auto_signaltap_0|acq_data_in[20]~I .output_power_up = "low";
// defparam \auto_signaltap_0|acq_data_in[20]~I .output_register_mode = "none";
// defparam \auto_signaltap_0|acq_data_in[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X8_Y12_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[20] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reg_data[6]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[20]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[20] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[20] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[20] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[20] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[20] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y12_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[20]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y12_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y12_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y12_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \auto_signaltap_0|acq_data_in[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000000000001),
	.combout(\reg_data[7]~combout ),
	.regout(),
	.padio(reg_data[7]));
// synopsys translate_off
// defparam \auto_signaltap_0|acq_data_in[21]~I .input_async_reset = "none";
// defparam \auto_signaltap_0|acq_data_in[21]~I .input_power_up = "low";
// defparam \auto_signaltap_0|acq_data_in[21]~I .input_register_mode = "none";
// defparam \auto_signaltap_0|acq_data_in[21]~I .input_sync_reset = "none";
// defparam \auto_signaltap_0|acq_data_in[21]~I .oe_async_reset = "none";
// defparam \auto_signaltap_0|acq_data_in[21]~I .oe_power_up = "low";
// defparam \auto_signaltap_0|acq_data_in[21]~I .oe_register_mode = "none";
// defparam \auto_signaltap_0|acq_data_in[21]~I .oe_sync_reset = "none";
// defparam \auto_signaltap_0|acq_data_in[21]~I .operation_mode = "input";
// defparam \auto_signaltap_0|acq_data_in[21]~I .output_async_reset = "none";
// defparam \auto_signaltap_0|acq_data_in[21]~I .output_power_up = "low";
// defparam \auto_signaltap_0|acq_data_in[21]~I .output_register_mode = "none";
// defparam \auto_signaltap_0|acq_data_in[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X19_Y4_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[21] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\reg_data[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[21]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[21] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[21] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[21] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[21] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[21] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y4_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[21]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y4_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y4_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y3_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[22] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal50~1_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[22]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[22] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[22] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[22] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[22] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[22] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y3_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[22]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N8
cyclone_lcell \reg_data_decoder_en~0_wirecell (
// Equation(s):
// \reg_data_decoder_en~0_wirecell_combout  = (((!\reg_data_decoder_en~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reg_data_decoder_en~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\reg_data_decoder_en~0_wirecell_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000100));
// synopsys translate_off
// defparam \reg_data_decoder_en~0_wirecell .lut_mask = "0f0f";
// defparam \reg_data_decoder_en~0_wirecell .operation_mode = "normal";
// defparam \reg_data_decoder_en~0_wirecell .output_mode = "comb_only";
// defparam \reg_data_decoder_en~0_wirecell .register_cascade_mode = "off";
// defparam \reg_data_decoder_en~0_wirecell .sum_lutc_input = "datac";
// defparam \reg_data_decoder_en~0_wirecell .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[23] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reg_data_decoder_en~0_wirecell_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[23]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[23] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[23] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[23] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[23] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[23] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[23]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23] .synch_mode = "on";
// synopsys translate_on

// Location: M4K_X13_Y4
cyclone_ram_block \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbrewe(vcc),
	.clk0(\clk_fx~combout ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.ena1(\auto_hub|irf_reg[1][4]~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~regout ,
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~regout ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~regout ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~regout ,
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~regout ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~regout }),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[8]~regout ,\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[7]~regout ,\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6]~regout ,
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]~regout ,\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4]~regout ,\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~regout ,
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2]~regout ,\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]~regout ,\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0]~regout }),
	.portabyteenamasks(16'b1111111111111111),
	.portbdatain(72'b000000000000000000000000000000000000000000000000000000000000000000000000),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[8] ,
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[7] ,
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[6] ,
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[5] ,
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[4] ,
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[3] ,
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[2] ,
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[1] ,
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q[0] }),
	.portbbyteenamasks(16'b1111111111111111),
	.modesel(41'b00100001110000000001001000000000000000010),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ei14:auto_generated|ALTSYNCRAM";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .operation_mode = "dual_port";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_address_clear = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_address_width = 9;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_data_width = 6;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_first_address = 0;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_last_address = 511;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 512;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_logical_ram_width = 24;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_address_clear = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_address_width = 9;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_byte_enable_clear = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_data_in_clear = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_data_width = 6;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_first_address = 0;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_last_address = 511;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 512;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_logical_ram_width = 24;
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_read_enable_write_enable_clear = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_read_enable_write_enable_clock = "clock1";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X19_Y3_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q[0] ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23] .lut_mask = "ff4c";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22] .lut_mask = "ef40";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N0
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21] .lut_mask = "ef40";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20] .lut_mask = "dc8c";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19] .lut_mask = "aaca";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18~portbdataout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18] .lut_mask = "aaca";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17] .lut_mask = "aaca";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16] .lut_mask = "ccac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15] .lut_mask = "ccac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14] .lut_mask = "ccac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N0
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13] .lut_mask = "ccac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12] .lut_mask = "aaca";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11] .lut_mask = "aaca";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10] .lut_mask = "ccac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9~portbdataout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9] .lut_mask = "ba8a";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8] .lut_mask = "fd08";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] .lut_mask = "ef20";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N0
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] .lut_mask = "f2d0";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] .lut_mask = "ba8a";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] .lut_mask = "cec4";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] .lut_mask = "fd20";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] .lut_mask = "ba8a";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] .lut_mask = "ef20";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] .lut_mask = "ba8a";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y11_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_hub|shadow_jsm|state[4]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] .lut_mask = "accc";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y11_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_hub|shadow_jsm|state[4]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] .lut_mask = "accc";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y11_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_hub|shadow_jsm|state[4]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] .lut_mask = "accc";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y11_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_hub|shadow_jsm|state[4]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] .lut_mask = "caaa";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y11_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_hub|shadow_jsm|state[4]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] .lut_mask = "accc";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y11_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_hub|shadow_jsm|state[4]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] .lut_mask = "caaa";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y11_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_hub|shadow_jsm|state[4]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] .lut_mask = "accc";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y11_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_hub|shadow_jsm|state[4]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] .lut_mask = "caaa";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y11_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_hub|shadow_jsm|state[4]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] .lut_mask = "bf80";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y11_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 ),
	.datad(vcc),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] .lut_mask = "0000";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y11_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_hub|shadow_jsm|state[4]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] .lut_mask = "bf80";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y11_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] (
	.clk(\clk_fx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8 ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] .lut_mask = "ff00";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y11_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_hub|shadow_jsm|state[4]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] .lut_mask = "bf80";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y11_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_hub|shadow_jsm|state[4]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] .lut_mask = "ea2a";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y11_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_hub|shadow_jsm|state[4]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] .lut_mask = "ea2a";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y11_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_hub|shadow_jsm|state[4]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] .lut_mask = "ea2a";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y11_N0
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_hub|shadow_jsm|state[4]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] .lut_mask = "ea2a";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y11_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_hub|shadow_jsm|state[4]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] .lut_mask = "ea2a";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y11_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_hub|shadow_jsm|state[4]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] .lut_mask = "bf80";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y11_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_hub|shadow_jsm|state[4]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] .lut_mask = "bf80";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y3_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout ),
	.datac(\auto_hub|shadow_jsm|state[4]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~regout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] .lut_mask = "ec4c";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y3_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal (
	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|shadow_jsm|state[8]~regout ),
	.datad(\auto_hub|virtual_ir_scan_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal .lut_mask = "f000";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y3_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~3 (
	.clk(gnd),
	.dataa(\auto_hub|shadow_jsm|state[3]~regout ),
	.datab(\auto_hub|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|node_ena[1]~reg0_regout ),
	.datad(\auto_hub|shadow_jsm|state[4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~3 .lut_mask = "0020";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~3 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~3 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~3 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~3 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y3_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~8 (
	.clk(gnd),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~3_combout ),
	.datac(\auto_hub|shadow_jsm|state[8]~regout ),
	.datad(\auto_hub|virtual_ir_scan_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~8 .lut_mask = "0333";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~8 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~8 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~8 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~8 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y3_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~regout ),
	.datab(\auto_hub|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|shadow_jsm|state[8]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[1] .lut_mask = "152a";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[1] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[1] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[1] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[1] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y3_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~1 (
	.clk(gnd),
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[1]~regout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001010));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~1 .lut_mask = "cc00";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~1 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~1 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~1 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~1 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y3_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2] .lut_mask = "1444";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y3_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~2 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[1]~regout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001011));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~2 .lut_mask = "8800";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~2 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~2 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~2 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~2 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y3_N1
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Equal0~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3] .lut_mask = "0102";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y3_N0
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Equal0~0 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[1]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Equal0~0 .lut_mask = "0100";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Equal0~0 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Equal0~0 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Equal0~0 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Equal0~0 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y3_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Equal0~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0] .lut_mask = "010a";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y3_N8
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Mux3~0 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[1]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Mux3~0 .lut_mask = "ffda";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Mux3~0 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Mux3~0 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Mux3~0 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Mux3~0 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y3_N6
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0 (
	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[1]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0 .lut_mask = "0ff0";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y3_N0
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Mux2~0 (
	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[1]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Mux2~0 .lut_mask = "00f0";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Mux2~0 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Mux2~0 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Mux2~0 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Mux2~0 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y3_N9
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6 (
	.clk(gnd),
	.dataa(\auto_hub|shadow_jsm|state[8]~regout ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~2_combout ),
	.datad(\auto_hub|virtual_ir_scan_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .lut_mask = "faf0";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y3_N2
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[1]~regout ),
	.datac(\auto_hub|shadow_jsm|state[4]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[3] .lut_mask = "00ac";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[3] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[3] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[3] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[3] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y3_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~3 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2]~regout ),
	.datab(\auto_hub|shadow_jsm|state[4]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[1]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~3 .lut_mask = "1332";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~3 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~3 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~3 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y3_N4
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout ),
	.datac(\auto_hub|shadow_jsm|state[4]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[2] .lut_mask = "00ec";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[2] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[2] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[2] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[2] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y3_N3
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Mux2~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.sload(\auto_hub|shadow_jsm|state[4]~regout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001011001),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001011));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[1] .lut_mask = "ccaa";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[1] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[1] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[1] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[1] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y3_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Mux3~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|shadow_jsm|state[4]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0] .lut_mask = "3101";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0] .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0] .output_mode = "reg_only";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0] .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0] .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y2_N5
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|tdo~0 (
	.clk(gnd),
	.dataa(\auto_hub|irf_reg[1][4]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~regout ),
	.datad(\auto_hub|irf_reg[1][5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|tdo~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|tdo~0 .lut_mask = "d888";
// defparam \auto_signaltap_0|sld_signaltap_body|tdo~0 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|tdo~0 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|tdo~0 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|tdo~0 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|tdo~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N7
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|tdo~1 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~regout ),
	.datab(\auto_hub|irf_reg[1][3]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|tdo~0_combout ),
	.datad(\auto_hub|irf_reg[1][7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_signaltap_0|sld_signaltap_body|tdo~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|tdo~1 .lut_mask = "2230";
// defparam \auto_signaltap_0|sld_signaltap_body|tdo~1 .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|tdo~1 .output_mode = "comb_only";
// defparam \auto_signaltap_0|sld_signaltap_body|tdo~1 .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|tdo~1 .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|tdo~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y8_N2
cyclone_lcell \auto_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(vcc),
	.datac(\auto_hub|tdo_bypass_reg~regout ),
	.datad(\auto_hub|shadow_jsm|state[4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|tdo_bypass_reg~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \auto_hub|tdo_bypass_reg .lut_mask = "aaf0";
// defparam \auto_hub|tdo_bypass_reg .operation_mode = "normal";
// defparam \auto_hub|tdo_bypass_reg .output_mode = "reg_only";
// defparam \auto_hub|tdo_bypass_reg .register_cascade_mode = "off";
// defparam \auto_hub|tdo_bypass_reg .sum_lutc_input = "datac";
// defparam \auto_hub|tdo_bypass_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y1_N2
cyclone_lcell \auto_hub|hub_info_reg|clear_signal (
	.clk(gnd),
	.dataa(\auto_hub|shadow_jsm|state[8]~regout ),
	.datab(vcc),
	.datac(\auto_hub|virtual_ir_scan_reg~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_hub|hub_info_reg|clear_signal~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000101));
// synopsys translate_off
// defparam \auto_hub|hub_info_reg|clear_signal .lut_mask = "a0a0";
// defparam \auto_hub|hub_info_reg|clear_signal .operation_mode = "normal";
// defparam \auto_hub|hub_info_reg|clear_signal .output_mode = "comb_only";
// defparam \auto_hub|hub_info_reg|clear_signal .register_cascade_mode = "off";
// defparam \auto_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// defparam \auto_hub|hub_info_reg|clear_signal .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y1_N0
cyclone_lcell \auto_hub|hub_info_reg|Add0~0 (
	.clk(gnd),
	.dataa(\auto_hub|hub_info_reg|word_counter[0]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010110),
	.combout(\auto_hub|hub_info_reg|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\auto_hub|hub_info_reg|Add0~2 ),
	.cout1(\auto_hub|hub_info_reg|Add0~2COUT1_31 ),
	.pathsel(11'b00010000001));
// synopsys translate_off
// defparam \auto_hub|hub_info_reg|Add0~0 .lut_mask = "55aa";
// defparam \auto_hub|hub_info_reg|Add0~0 .operation_mode = "arithmetic";
// defparam \auto_hub|hub_info_reg|Add0~0 .output_mode = "comb_only";
// defparam \auto_hub|hub_info_reg|Add0~0 .register_cascade_mode = "off";
// defparam \auto_hub|hub_info_reg|Add0~0 .sum_lutc_input = "datac";
// defparam \auto_hub|hub_info_reg|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y1_N1
cyclone_lcell \auto_hub|hub_info_reg|Add0~15 (
	.clk(gnd),
	.dataa(vcc),
	.datab(\auto_hub|hub_info_reg|word_counter[1]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\auto_hub|hub_info_reg|Add0~2 ),
	.cin1(\auto_hub|hub_info_reg|Add0~2COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\auto_hub|hub_info_reg|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\auto_hub|hub_info_reg|Add0~17 ),
	.cout1(\auto_hub|hub_info_reg|Add0~17COUT1_33 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \auto_hub|hub_info_reg|Add0~15 .cin0_used = "true";
// defparam \auto_hub|hub_info_reg|Add0~15 .cin1_used = "true";
// defparam \auto_hub|hub_info_reg|Add0~15 .lut_mask = "3c3f";
// defparam \auto_hub|hub_info_reg|Add0~15 .operation_mode = "arithmetic";
// defparam \auto_hub|hub_info_reg|Add0~15 .output_mode = "comb_only";
// defparam \auto_hub|hub_info_reg|Add0~15 .register_cascade_mode = "off";
// defparam \auto_hub|hub_info_reg|Add0~15 .sum_lutc_input = "cin";
// defparam \auto_hub|hub_info_reg|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y1_N2
cyclone_lcell \auto_hub|hub_info_reg|Add0~5 (
	.clk(gnd),
	.dataa(\auto_hub|hub_info_reg|word_counter[2]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\auto_hub|hub_info_reg|Add0~17 ),
	.cin1(\auto_hub|hub_info_reg|Add0~17COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\auto_hub|hub_info_reg|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\auto_hub|hub_info_reg|Add0~7 ),
	.cout1(\auto_hub|hub_info_reg|Add0~7COUT1_35 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \auto_hub|hub_info_reg|Add0~5 .cin0_used = "true";
// defparam \auto_hub|hub_info_reg|Add0~5 .cin1_used = "true";
// defparam \auto_hub|hub_info_reg|Add0~5 .lut_mask = "a50a";
// defparam \auto_hub|hub_info_reg|Add0~5 .operation_mode = "arithmetic";
// defparam \auto_hub|hub_info_reg|Add0~5 .output_mode = "comb_only";
// defparam \auto_hub|hub_info_reg|Add0~5 .register_cascade_mode = "off";
// defparam \auto_hub|hub_info_reg|Add0~5 .sum_lutc_input = "cin";
// defparam \auto_hub|hub_info_reg|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y1_N1
cyclone_lcell \auto_hub|hub_info_reg|word_counter~7 (
	.clk(gnd),
	.dataa(\auto_hub|shadow_jsm|state[4]~regout ),
	.datab(\auto_hub|shadow_jsm|state[3]~regout ),
	.datac(\auto_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|virtual_dr_scan_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_hub|hub_info_reg|word_counter~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_hub|hub_info_reg|word_counter~7 .lut_mask = "f4f0";
// defparam \auto_hub|hub_info_reg|word_counter~7 .operation_mode = "normal";
// defparam \auto_hub|hub_info_reg|word_counter~7 .output_mode = "comb_only";
// defparam \auto_hub|hub_info_reg|word_counter~7 .register_cascade_mode = "off";
// defparam \auto_hub|hub_info_reg|word_counter~7 .sum_lutc_input = "datac";
// defparam \auto_hub|hub_info_reg|word_counter~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y1_N7
cyclone_lcell \auto_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|hub_info_reg|Add0~5_combout ),
	.datab(\auto_hub|shadow_jsm|state[8]~regout ),
	.datac(\auto_hub|virtual_ir_scan_reg~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|word_counter~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|hub_info_reg|word_counter[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \auto_hub|hub_info_reg|word_counter[2] .lut_mask = "2a2a";
// defparam \auto_hub|hub_info_reg|word_counter[2] .operation_mode = "normal";
// defparam \auto_hub|hub_info_reg|word_counter[2] .output_mode = "reg_only";
// defparam \auto_hub|hub_info_reg|word_counter[2] .register_cascade_mode = "off";
// defparam \auto_hub|hub_info_reg|word_counter[2] .sum_lutc_input = "datac";
// defparam \auto_hub|hub_info_reg|word_counter[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y1_N3
cyclone_lcell \auto_hub|hub_info_reg|Add0~10 (
	.clk(gnd),
	.dataa(vcc),
	.datab(\auto_hub|hub_info_reg|word_counter[3]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\auto_hub|hub_info_reg|Add0~7 ),
	.cin1(\auto_hub|hub_info_reg|Add0~7COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\auto_hub|hub_info_reg|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\auto_hub|hub_info_reg|Add0~12 ),
	.cout1(\auto_hub|hub_info_reg|Add0~12COUT1_37 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \auto_hub|hub_info_reg|Add0~10 .cin0_used = "true";
// defparam \auto_hub|hub_info_reg|Add0~10 .cin1_used = "true";
// defparam \auto_hub|hub_info_reg|Add0~10 .lut_mask = "3c3f";
// defparam \auto_hub|hub_info_reg|Add0~10 .operation_mode = "arithmetic";
// defparam \auto_hub|hub_info_reg|Add0~10 .output_mode = "comb_only";
// defparam \auto_hub|hub_info_reg|Add0~10 .register_cascade_mode = "off";
// defparam \auto_hub|hub_info_reg|Add0~10 .sum_lutc_input = "cin";
// defparam \auto_hub|hub_info_reg|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y1_N5
cyclone_lcell \auto_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|virtual_ir_scan_reg~regout ),
	.datab(vcc),
	.datac(\auto_hub|shadow_jsm|state[8]~regout ),
	.datad(\auto_hub|hub_info_reg|Add0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|word_counter~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|hub_info_reg|word_counter[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \auto_hub|hub_info_reg|word_counter[3] .lut_mask = "5f00";
// defparam \auto_hub|hub_info_reg|word_counter[3] .operation_mode = "normal";
// defparam \auto_hub|hub_info_reg|word_counter[3] .output_mode = "reg_only";
// defparam \auto_hub|hub_info_reg|word_counter[3] .register_cascade_mode = "off";
// defparam \auto_hub|hub_info_reg|word_counter[3] .sum_lutc_input = "datac";
// defparam \auto_hub|hub_info_reg|word_counter[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y1_N4
cyclone_lcell \auto_hub|hub_info_reg|Add0~20 (
	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|hub_info_reg|word_counter[4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\auto_hub|hub_info_reg|Add0~12 ),
	.cin1(\auto_hub|hub_info_reg|Add0~12COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\auto_hub|hub_info_reg|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000011000));
// synopsys translate_off
// defparam \auto_hub|hub_info_reg|Add0~20 .cin0_used = "true";
// defparam \auto_hub|hub_info_reg|Add0~20 .cin1_used = "true";
// defparam \auto_hub|hub_info_reg|Add0~20 .lut_mask = "f00f";
// defparam \auto_hub|hub_info_reg|Add0~20 .operation_mode = "normal";
// defparam \auto_hub|hub_info_reg|Add0~20 .output_mode = "comb_only";
// defparam \auto_hub|hub_info_reg|Add0~20 .register_cascade_mode = "off";
// defparam \auto_hub|hub_info_reg|Add0~20 .sum_lutc_input = "cin";
// defparam \auto_hub|hub_info_reg|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y1_N9
cyclone_lcell \auto_hub|hub_info_reg|Equal0~0 (
	.clk(gnd),
	.dataa(\auto_hub|hub_info_reg|word_counter[1]~regout ),
	.datab(\auto_hub|hub_info_reg|word_counter[2]~regout ),
	.datac(\auto_hub|hub_info_reg|word_counter[3]~regout ),
	.datad(\auto_hub|hub_info_reg|word_counter[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_hub|hub_info_reg|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_hub|hub_info_reg|Equal0~0 .lut_mask = "0001";
// defparam \auto_hub|hub_info_reg|Equal0~0 .operation_mode = "normal";
// defparam \auto_hub|hub_info_reg|Equal0~0 .output_mode = "comb_only";
// defparam \auto_hub|hub_info_reg|Equal0~0 .register_cascade_mode = "off";
// defparam \auto_hub|hub_info_reg|Equal0~0 .sum_lutc_input = "datac";
// defparam \auto_hub|hub_info_reg|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y1_N6
cyclone_lcell \auto_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|hub_info_reg|word_counter[4]~regout ),
	.datab(\auto_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|hub_info_reg|Add0~20_combout ),
	.datad(\auto_hub|hub_info_reg|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|word_counter~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|hub_info_reg|word_counter[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_hub|hub_info_reg|word_counter[4] .lut_mask = "1030";
// defparam \auto_hub|hub_info_reg|word_counter[4] .operation_mode = "normal";
// defparam \auto_hub|hub_info_reg|word_counter[4] .output_mode = "reg_only";
// defparam \auto_hub|hub_info_reg|word_counter[4] .register_cascade_mode = "off";
// defparam \auto_hub|hub_info_reg|word_counter[4] .sum_lutc_input = "datac";
// defparam \auto_hub|hub_info_reg|word_counter[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y1_N9
cyclone_lcell \auto_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|hub_info_reg|word_counter[4]~regout ),
	.datab(\auto_hub|hub_info_reg|Add0~0_combout ),
	.datac(\auto_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|hub_info_reg|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|word_counter~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|hub_info_reg|word_counter[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_hub|hub_info_reg|word_counter[0] .lut_mask = "040c";
// defparam \auto_hub|hub_info_reg|word_counter[0] .operation_mode = "normal";
// defparam \auto_hub|hub_info_reg|word_counter[0] .output_mode = "reg_only";
// defparam \auto_hub|hub_info_reg|word_counter[0] .register_cascade_mode = "off";
// defparam \auto_hub|hub_info_reg|word_counter[0] .sum_lutc_input = "datac";
// defparam \auto_hub|hub_info_reg|word_counter[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y1_N8
cyclone_lcell \auto_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_hub|shadow_jsm|state[8]~regout ),
	.datac(\auto_hub|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|hub_info_reg|Add0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|word_counter~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|hub_info_reg|word_counter[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \auto_hub|hub_info_reg|word_counter[1] .lut_mask = "3f00";
// defparam \auto_hub|hub_info_reg|word_counter[1] .operation_mode = "normal";
// defparam \auto_hub|hub_info_reg|word_counter[1] .output_mode = "reg_only";
// defparam \auto_hub|hub_info_reg|word_counter[1] .register_cascade_mode = "off";
// defparam \auto_hub|hub_info_reg|word_counter[1] .sum_lutc_input = "datac";
// defparam \auto_hub|hub_info_reg|word_counter[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y1_N1
cyclone_lcell \auto_hub|hub_info_reg|Mux2~0 (
	.clk(gnd),
	.dataa(\auto_hub|hub_info_reg|word_counter[1]~regout ),
	.datab(\auto_hub|hub_info_reg|word_counter[2]~regout ),
	.datac(\auto_hub|hub_info_reg|word_counter[3]~regout ),
	.datad(\auto_hub|hub_info_reg|word_counter[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_hub|hub_info_reg|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_hub|hub_info_reg|Mux2~0 .lut_mask = "a222";
// defparam \auto_hub|hub_info_reg|Mux2~0 .operation_mode = "normal";
// defparam \auto_hub|hub_info_reg|Mux2~0 .output_mode = "comb_only";
// defparam \auto_hub|hub_info_reg|Mux2~0 .register_cascade_mode = "off";
// defparam \auto_hub|hub_info_reg|Mux2~0 .sum_lutc_input = "datac";
// defparam \auto_hub|hub_info_reg|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y1_N4
cyclone_lcell \auto_hub|hub_info_reg|Mux0~0 (
	.clk(gnd),
	.dataa(\auto_hub|hub_info_reg|word_counter[1]~regout ),
	.datab(\auto_hub|hub_info_reg|word_counter[2]~regout ),
	.datac(\auto_hub|hub_info_reg|word_counter[3]~regout ),
	.datad(\auto_hub|hub_info_reg|word_counter[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_hub|hub_info_reg|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_hub|hub_info_reg|Mux0~0 .lut_mask = "ffd0";
// defparam \auto_hub|hub_info_reg|Mux0~0 .operation_mode = "normal";
// defparam \auto_hub|hub_info_reg|Mux0~0 .output_mode = "comb_only";
// defparam \auto_hub|hub_info_reg|Mux0~0 .register_cascade_mode = "off";
// defparam \auto_hub|hub_info_reg|Mux0~0 .sum_lutc_input = "datac";
// defparam \auto_hub|hub_info_reg|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y1_N3
cyclone_lcell \auto_hub|hub_info_reg|WORD_SR~7 (
	.clk(gnd),
	.dataa(\auto_hub|hub_info_reg|word_counter[4]~regout ),
	.datab(\auto_hub|hub_info_reg|Mux0~0_combout ),
	.datac(\auto_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|shadow_jsm|state[4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_hub|hub_info_reg|WORD_SR~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_hub|hub_info_reg|WORD_SR~7 .lut_mask = "0001";
// defparam \auto_hub|hub_info_reg|WORD_SR~7 .operation_mode = "normal";
// defparam \auto_hub|hub_info_reg|WORD_SR~7 .output_mode = "comb_only";
// defparam \auto_hub|hub_info_reg|WORD_SR~7 .register_cascade_mode = "off";
// defparam \auto_hub|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// defparam \auto_hub|hub_info_reg|WORD_SR~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y1_N3
cyclone_lcell \auto_hub|hub_info_reg|WORD_SR~4 (
	.clk(gnd),
	.dataa(\auto_hub|shadow_jsm|state[4]~regout ),
	.datab(\auto_hub|shadow_jsm|state[3]~regout ),
	.datac(\auto_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|virtual_dr_scan_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_hub|hub_info_reg|WORD_SR~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_hub|hub_info_reg|WORD_SR~4 .lut_mask = "fef0";
// defparam \auto_hub|hub_info_reg|WORD_SR~4 .operation_mode = "normal";
// defparam \auto_hub|hub_info_reg|WORD_SR~4 .output_mode = "comb_only";
// defparam \auto_hub|hub_info_reg|WORD_SR~4 .register_cascade_mode = "off";
// defparam \auto_hub|hub_info_reg|WORD_SR~4 .sum_lutc_input = "datac";
// defparam \auto_hub|hub_info_reg|WORD_SR~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y1_N7
cyclone_lcell \auto_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|hub_info_reg|WORD_SR~7_combout ),
	.datac(\auto_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|shadow_jsm|state[4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|WORD_SR~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|hub_info_reg|WORD_SR[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_hub|hub_info_reg|WORD_SR[3] .lut_mask = "cecc";
// defparam \auto_hub|hub_info_reg|WORD_SR[3] .operation_mode = "normal";
// defparam \auto_hub|hub_info_reg|WORD_SR[3] .output_mode = "reg_only";
// defparam \auto_hub|hub_info_reg|WORD_SR[3] .register_cascade_mode = "off";
// defparam \auto_hub|hub_info_reg|WORD_SR[3] .sum_lutc_input = "datac";
// defparam \auto_hub|hub_info_reg|WORD_SR[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y1_N8
cyclone_lcell \auto_hub|hub_info_reg|WORD_SR~6 (
	.clk(gnd),
	.dataa(\auto_hub|hub_info_reg|word_counter[1]~regout ),
	.datab(\auto_hub|hub_info_reg|word_counter[2]~regout ),
	.datac(\auto_hub|hub_info_reg|WORD_SR[3]~regout ),
	.datad(\auto_hub|shadow_jsm|state[4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_hub|hub_info_reg|WORD_SR~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_hub|hub_info_reg|WORD_SR~6 .lut_mask = "f022";
// defparam \auto_hub|hub_info_reg|WORD_SR~6 .operation_mode = "normal";
// defparam \auto_hub|hub_info_reg|WORD_SR~6 .output_mode = "comb_only";
// defparam \auto_hub|hub_info_reg|WORD_SR~6 .register_cascade_mode = "off";
// defparam \auto_hub|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// defparam \auto_hub|hub_info_reg|WORD_SR~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y1_N0
cyclone_lcell \auto_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|virtual_ir_scan_reg~regout ),
	.datab(vcc),
	.datac(\auto_hub|hub_info_reg|WORD_SR~6_combout ),
	.datad(\auto_hub|shadow_jsm|state[8]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|WORD_SR~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|hub_info_reg|WORD_SR[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \auto_hub|hub_info_reg|WORD_SR[2] .lut_mask = "50f0";
// defparam \auto_hub|hub_info_reg|WORD_SR[2] .operation_mode = "normal";
// defparam \auto_hub|hub_info_reg|WORD_SR[2] .output_mode = "reg_only";
// defparam \auto_hub|hub_info_reg|WORD_SR[2] .register_cascade_mode = "off";
// defparam \auto_hub|hub_info_reg|WORD_SR[2] .sum_lutc_input = "datac";
// defparam \auto_hub|hub_info_reg|WORD_SR[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y1_N6
cyclone_lcell \auto_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|hub_info_reg|Mux2~0_combout ),
	.datab(\auto_hub|hub_info_reg|WORD_SR[2]~regout ),
	.datac(\auto_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|shadow_jsm|state[4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|WORD_SR~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|hub_info_reg|WORD_SR[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_hub|hub_info_reg|WORD_SR[1] .lut_mask = "0c0a";
// defparam \auto_hub|hub_info_reg|WORD_SR[1] .operation_mode = "normal";
// defparam \auto_hub|hub_info_reg|WORD_SR[1] .output_mode = "reg_only";
// defparam \auto_hub|hub_info_reg|WORD_SR[1] .register_cascade_mode = "off";
// defparam \auto_hub|hub_info_reg|WORD_SR[1] .sum_lutc_input = "datac";
// defparam \auto_hub|hub_info_reg|WORD_SR[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y1_N5
cyclone_lcell \auto_hub|hub_info_reg|WORD_SR~2 (
	.clk(gnd),
	.dataa(\auto_hub|hub_info_reg|word_counter[1]~regout ),
	.datab(\auto_hub|hub_info_reg|word_counter[2]~regout ),
	.datac(\auto_hub|hub_info_reg|word_counter[3]~regout ),
	.datad(\auto_hub|hub_info_reg|word_counter[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_hub|hub_info_reg|WORD_SR~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_hub|hub_info_reg|WORD_SR~2 .lut_mask = "8000";
// defparam \auto_hub|hub_info_reg|WORD_SR~2 .operation_mode = "normal";
// defparam \auto_hub|hub_info_reg|WORD_SR~2 .output_mode = "comb_only";
// defparam \auto_hub|hub_info_reg|WORD_SR~2 .register_cascade_mode = "off";
// defparam \auto_hub|hub_info_reg|WORD_SR~2 .sum_lutc_input = "datac";
// defparam \auto_hub|hub_info_reg|WORD_SR~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y1_N2
cyclone_lcell \auto_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|hub_info_reg|WORD_SR[1]~regout ),
	.datab(\auto_hub|hub_info_reg|WORD_SR~2_combout ),
	.datac(\auto_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|shadow_jsm|state[4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|WORD_SR~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|hub_info_reg|WORD_SR[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_hub|hub_info_reg|WORD_SR[0] .lut_mask = "0a0c";
// defparam \auto_hub|hub_info_reg|WORD_SR[0] .operation_mode = "normal";
// defparam \auto_hub|hub_info_reg|WORD_SR[0] .output_mode = "reg_only";
// defparam \auto_hub|hub_info_reg|WORD_SR[0] .register_cascade_mode = "off";
// defparam \auto_hub|hub_info_reg|WORD_SR[0] .sum_lutc_input = "datac";
// defparam \auto_hub|hub_info_reg|WORD_SR[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y2_N2
cyclone_lcell \auto_hub|tdo~2 (
	.clk(gnd),
	.dataa(\auto_hub|tdo_bypass_reg~regout ),
	.datab(\auto_hub|hub_info_reg|WORD_SR[0]~regout ),
	.datac(\auto_hub|Equal6~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_hub|tdo~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \auto_hub|tdo~2 .lut_mask = "caca";
// defparam \auto_hub|tdo~2 .operation_mode = "normal";
// defparam \auto_hub|tdo~2 .output_mode = "comb_only";
// defparam \auto_hub|tdo~2 .register_cascade_mode = "off";
// defparam \auto_hub|tdo~2 .sum_lutc_input = "datac";
// defparam \auto_hub|tdo~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y2_N3
cyclone_lcell \auto_hub|tdo~3 (
	.clk(gnd),
	.dataa(\auto_signaltap_0|sld_signaltap_body|tdo~4 ),
	.datab(vcc),
	.datac(\auto_hub|tdo~2_combout ),
	.datad(\auto_hub|irsr_reg[8]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_hub|tdo~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \auto_hub|tdo~3 .lut_mask = "aaf0";
// defparam \auto_hub|tdo~3 .operation_mode = "normal";
// defparam \auto_hub|tdo~3 .output_mode = "comb_only";
// defparam \auto_hub|tdo~3 .register_cascade_mode = "off";
// defparam \auto_hub|tdo~3 .sum_lutc_input = "datac";
// defparam \auto_hub|tdo~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y1_N7
cyclone_lcell \auto_hub|tdo~4 (
	.clk(gnd),
	.dataa(\auto_hub|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|tdo~3_combout ),
	.datac(\auto_hub|irsr_reg[0]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_hub|tdo~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \auto_hub|tdo~4 .lut_mask = "e4e4";
// defparam \auto_hub|tdo~4 .operation_mode = "normal";
// defparam \auto_hub|tdo~4 .output_mode = "comb_only";
// defparam \auto_hub|tdo~4 .register_cascade_mode = "off";
// defparam \auto_hub|tdo~4 .sum_lutc_input = "datac";
// defparam \auto_hub|tdo~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y1_N8
cyclone_lcell \auto_hub|tdo (
	.clk(\ALT_INV_altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|shadow_jsm|state[3]~regout ),
	.datab(\auto_hub|tdo~regout ),
	.datac(\auto_hub|shadow_jsm|state[4]~regout ),
	.datad(\auto_hub|tdo~4_combout ),
	.aclr(\auto_hub|shadow_jsm|state[8]~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\auto_hub|tdo~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \auto_hub|tdo .lut_mask = "04fe";
// defparam \auto_hub|tdo .operation_mode = "normal";
// defparam \auto_hub|tdo .output_mode = "reg_only";
// defparam \auto_hub|tdo .register_cascade_mode = "off";
// defparam \auto_hub|tdo .sum_lutc_input = "datac";
// defparam \auto_hub|tdo .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y4_N0
cyclone_lcell \auto_hub|tdo~_wirecell (
	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|tdo~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\auto_hub|tdo~_wirecell_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \auto_hub|tdo~_wirecell .lut_mask = "00ff";
// defparam \auto_hub|tdo~_wirecell .operation_mode = "normal";
// defparam \auto_hub|tdo~_wirecell .output_mode = "comb_only";
// defparam \auto_hub|tdo~_wirecell .register_cascade_mode = "off";
// defparam \auto_hub|tdo~_wirecell .sum_lutc_input = "datac";
// defparam \auto_hub|tdo~_wirecell .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y3_N0
cyclone_lcell \auto_hub|clr_reg~_wirecell (
	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|clr_reg~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000001010101),
	.combout(\auto_hub|clr_reg~_wirecell_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_hub|clr_reg~_wirecell .lut_mask = "0f0f";
// defparam \auto_hub|clr_reg~_wirecell .operation_mode = "normal";
// defparam \auto_hub|clr_reg~_wirecell .output_mode = "none";
// defparam \auto_hub|clr_reg~_wirecell .register_cascade_mode = "off";
// defparam \auto_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// defparam \auto_hub|clr_reg~_wirecell .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y5_N2
cyclone_lcell \auto_hub|shadow_jsm|state[0]~_wirecell (
	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|shadow_jsm|state[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000001010101),
	.combout(\auto_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_hub|shadow_jsm|state[0]~_wirecell .lut_mask = "00ff";
// defparam \auto_hub|shadow_jsm|state[0]~_wirecell .operation_mode = "normal";
// defparam \auto_hub|shadow_jsm|state[0]~_wirecell .output_mode = "none";
// defparam \auto_hub|shadow_jsm|state[0]~_wirecell .register_cascade_mode = "off";
// defparam \auto_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// defparam \auto_hub|shadow_jsm|state[0]~_wirecell .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N0
cyclone_lcell \auto_signaltap_0|sld_signaltap_body|trigger_out_ff (
	.clk(\clk_fx~combout ),
	.dataa(\auto_signaltap_0|sld_signaltap_body|run~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|process_0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000001010101),
	.combout(),
	.regout(\auto_signaltap_0|sld_signaltap_body|trigger_out_ff~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \auto_signaltap_0|sld_signaltap_body|trigger_out_ff .lut_mask = "870f";
// defparam \auto_signaltap_0|sld_signaltap_body|trigger_out_ff .operation_mode = "normal";
// defparam \auto_signaltap_0|sld_signaltap_body|trigger_out_ff .output_mode = "none";
// defparam \auto_signaltap_0|sld_signaltap_body|trigger_out_ff .register_cascade_mode = "off";
// defparam \auto_signaltap_0|sld_signaltap_body|trigger_out_ff .sum_lutc_input = "datac";
// defparam \auto_signaltap_0|sld_signaltap_body|trigger_out_ff .synch_mode = "off";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cyclone_io \rdy_fx[0]~I (
	.datain(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~31 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000000000010),
	.combout(),
	.regout(),
	.padio(rdy_fx[0]));
// synopsys translate_off
// defparam \rdy_fx[0]~I .input_async_reset = "none";
// defparam \rdy_fx[0]~I .input_power_up = "low";
// defparam \rdy_fx[0]~I .input_register_mode = "none";
// defparam \rdy_fx[0]~I .input_sync_reset = "none";
// defparam \rdy_fx[0]~I .oe_async_reset = "none";
// defparam \rdy_fx[0]~I .oe_power_up = "low";
// defparam \rdy_fx[0]~I .oe_register_mode = "none";
// defparam \rdy_fx[0]~I .oe_sync_reset = "none";
// defparam \rdy_fx[0]~I .operation_mode = "output";
// defparam \rdy_fx[0]~I .output_async_reset = "none";
// defparam \rdy_fx[0]~I .output_power_up = "low";
// defparam \rdy_fx[0]~I .output_register_mode = "none";
// defparam \rdy_fx[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cyclone_io \rdy_fx[1]~I (
	.datain(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~31 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000000000010),
	.combout(),
	.regout(),
	.padio(rdy_fx[1]));
// synopsys translate_off
// defparam \rdy_fx[1]~I .input_async_reset = "none";
// defparam \rdy_fx[1]~I .input_power_up = "low";
// defparam \rdy_fx[1]~I .input_register_mode = "none";
// defparam \rdy_fx[1]~I .input_sync_reset = "none";
// defparam \rdy_fx[1]~I .oe_async_reset = "none";
// defparam \rdy_fx[1]~I .oe_power_up = "low";
// defparam \rdy_fx[1]~I .oe_register_mode = "none";
// defparam \rdy_fx[1]~I .oe_sync_reset = "none";
// defparam \rdy_fx[1]~I .operation_mode = "output";
// defparam \rdy_fx[1]~I .output_async_reset = "none";
// defparam \rdy_fx[1]~I .output_power_up = "low";
// defparam \rdy_fx[1]~I .output_register_mode = "none";
// defparam \rdy_fx[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \reg_rd~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000000000001),
	.combout(),
	.regout(),
	.padio(reg_rd));
// synopsys translate_off
// defparam \reg_rd~I .input_async_reset = "none";
// defparam \reg_rd~I .input_power_up = "low";
// defparam \reg_rd~I .input_register_mode = "none";
// defparam \reg_rd~I .input_sync_reset = "none";
// defparam \reg_rd~I .oe_async_reset = "none";
// defparam \reg_rd~I .oe_power_up = "low";
// defparam \reg_rd~I .oe_register_mode = "none";
// defparam \reg_rd~I .oe_sync_reset = "none";
// defparam \reg_rd~I .operation_mode = "input";
// defparam \reg_rd~I .output_async_reset = "none";
// defparam \reg_rd~I .output_power_up = "low";
// defparam \reg_rd~I .output_register_mode = "none";
// defparam \reg_rd~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \altera_reserved_tdo~I (
	.datain(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.modesel(27'b000000000000000000000000010),
	.combout(),
	.regout(),
	.padio(altera_reserved_tdo));
// synopsys translate_off
// defparam \altera_reserved_tdo~I .input_async_reset = "none";
// defparam \altera_reserved_tdo~I .input_power_up = "low";
// defparam \altera_reserved_tdo~I .input_register_mode = "none";
// defparam \altera_reserved_tdo~I .input_sync_reset = "none";
// defparam \altera_reserved_tdo~I .oe_async_reset = "none";
// defparam \altera_reserved_tdo~I .oe_power_up = "low";
// defparam \altera_reserved_tdo~I .oe_register_mode = "none";
// defparam \altera_reserved_tdo~I .oe_sync_reset = "none";
// defparam \altera_reserved_tdo~I .operation_mode = "output";
// defparam \altera_reserved_tdo~I .output_async_reset = "none";
// defparam \altera_reserved_tdo~I .output_power_up = "low";
// defparam \altera_reserved_tdo~I .output_register_mode = "none";
// defparam \altera_reserved_tdo~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
