Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Feb 17 18:23:16 2025
| Host         : Zero running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab3_timing_summary_routed.rpt -pb lab3_timing_summary_routed.pb -rpx lab3_timing_summary_routed.rpx -warn_on_violation
| Design       : lab3
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: rstn (HIGH)

 There are 5259 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw_i[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw_i[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw_i[4] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw_i[5] (HIGH)

 There are 5259 register/latch pins with no clock driven by root clock pin: clkdiv_reg[25]/Q (HIGH)

 There are 5259 register/latch pins with no clock driven by root clock pin: clkdiv_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_seg7x16/cnt_reg[14]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8094 pins that are not constrained for maximum delay. (HIGH)

 There are 192 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     93.014        0.000                      0                   51        0.252        0.000                      0                   51       49.500        0.000                       0                    86  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        93.014        0.000                      0                   51        0.252        0.000                      0                   51       49.500        0.000                       0                    86  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       93.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.014ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.890ns  (logic 1.326ns (19.246%)  route 5.564ns (80.754%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 104.942 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.631     5.234    u_seg7x16/clk_IBUF_BUFG
    SLICE_X29Y68         FDCE                                         r  u_seg7x16/i_data_store_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDCE (Prop_fdce_C_Q)         0.456     5.690 r  u_seg7x16/i_data_store_reg[28]/Q
                         net (fo=2, routed)           1.400     7.090    u_seg7x16/data3_0[4]
    SLICE_X14Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.214 r  u_seg7x16/o_seg_r[4]_i_5/O
                         net (fo=1, routed)           1.043     8.257    u_seg7x16/o_seg_r[4]_i_5_n_0
    SLICE_X12Y63         LUT3 (Prop_lut3_I2_O)        0.150     8.407 r  u_seg7x16/o_seg_r[4]_i_2/O
                         net (fo=3, routed)           1.043     9.450    u_seg7x16/sel0[4]
    SLICE_X12Y61         LUT4 (Prop_lut4_I2_O)        0.348     9.798 r  u_seg7x16/o_seg_r[6]_i_9/O
                         net (fo=6, routed)           0.888    10.686    u_seg7x16/o_seg_r[6]_i_9_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.810 r  u_seg7x16/o_seg_r[3]_i_3/O
                         net (fo=1, routed)           0.670    11.480    u_seg7x16/o_seg_r[3]_i_3_n_0
    SLICE_X12Y63         LUT4 (Prop_lut4_I3_O)        0.124    11.604 r  u_seg7x16/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.519    12.124    u_seg7x16/o_seg_r[3]_i_1_n_0
    SLICE_X12Y63         FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.519   104.942    u_seg7x16/clk_IBUF_BUFG
    SLICE_X12Y63         FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/C
                         clock pessimism              0.259   105.201    
                         clock uncertainty           -0.035   105.165    
    SLICE_X12Y63         FDPE (Setup_fdpe_C_D)       -0.028   105.137    u_seg7x16/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.137    
                         arrival time                         -12.124    
  -------------------------------------------------------------------
                         slack                                 93.014    

Slack (MET) :             93.152ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.749ns  (logic 1.326ns (19.648%)  route 5.423ns (80.352%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 104.942 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.631     5.234    u_seg7x16/clk_IBUF_BUFG
    SLICE_X29Y68         FDCE                                         r  u_seg7x16/i_data_store_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDCE (Prop_fdce_C_Q)         0.456     5.690 r  u_seg7x16/i_data_store_reg[28]/Q
                         net (fo=2, routed)           1.400     7.090    u_seg7x16/data3_0[4]
    SLICE_X14Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.214 r  u_seg7x16/o_seg_r[4]_i_5/O
                         net (fo=1, routed)           1.043     8.257    u_seg7x16/o_seg_r[4]_i_5_n_0
    SLICE_X12Y63         LUT3 (Prop_lut3_I2_O)        0.150     8.407 r  u_seg7x16/o_seg_r[4]_i_2/O
                         net (fo=3, routed)           1.043     9.450    u_seg7x16/sel0[4]
    SLICE_X12Y61         LUT4 (Prop_lut4_I2_O)        0.348     9.798 r  u_seg7x16/o_seg_r[6]_i_9/O
                         net (fo=6, routed)           1.142    10.940    u_seg7x16/o_seg_r[6]_i_9_n_0
    SLICE_X14Y63         LUT6 (Prop_lut6_I1_O)        0.124    11.064 r  u_seg7x16/o_seg_r[0]_i_3/O
                         net (fo=1, routed)           0.282    11.346    u_seg7x16/o_seg_r[0]_i_3_n_0
    SLICE_X14Y63         LUT3 (Prop_lut3_I2_O)        0.124    11.470 r  u_seg7x16/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.512    11.982    u_seg7x16/o_seg_r[0]_i_1_n_0
    SLICE_X12Y63         FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.519   104.942    u_seg7x16/clk_IBUF_BUFG
    SLICE_X12Y63         FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/C
                         clock pessimism              0.259   105.201    
                         clock uncertainty           -0.035   105.165    
    SLICE_X12Y63         FDPE (Setup_fdpe_C_D)       -0.031   105.134    u_seg7x16/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.134    
                         arrival time                         -11.982    
  -------------------------------------------------------------------
                         slack                                 93.152    

Slack (MET) :             93.522ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.364ns  (logic 1.326ns (20.835%)  route 5.038ns (79.165%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 104.942 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.631     5.234    u_seg7x16/clk_IBUF_BUFG
    SLICE_X29Y68         FDCE                                         r  u_seg7x16/i_data_store_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDCE (Prop_fdce_C_Q)         0.456     5.690 r  u_seg7x16/i_data_store_reg[28]/Q
                         net (fo=2, routed)           1.400     7.090    u_seg7x16/data3_0[4]
    SLICE_X14Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.214 r  u_seg7x16/o_seg_r[4]_i_5/O
                         net (fo=1, routed)           1.043     8.257    u_seg7x16/o_seg_r[4]_i_5_n_0
    SLICE_X12Y63         LUT3 (Prop_lut3_I2_O)        0.150     8.407 r  u_seg7x16/o_seg_r[4]_i_2/O
                         net (fo=3, routed)           1.043     9.450    u_seg7x16/sel0[4]
    SLICE_X12Y61         LUT4 (Prop_lut4_I2_O)        0.348     9.798 r  u_seg7x16/o_seg_r[6]_i_9/O
                         net (fo=6, routed)           0.475    10.273    u_seg7x16/o_seg_r[6]_i_9_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I5_O)        0.124    10.397 r  u_seg7x16/o_seg_r[2]_i_3/O
                         net (fo=1, routed)           0.415    10.812    u_seg7x16/o_seg_r[2]_i_3_n_0
    SLICE_X12Y63         LUT4 (Prop_lut4_I3_O)        0.124    10.936 r  u_seg7x16/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.662    11.598    u_seg7x16/o_seg_r[2]_i_1_n_0
    SLICE_X12Y63         FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.519   104.942    u_seg7x16/clk_IBUF_BUFG
    SLICE_X12Y63         FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/C
                         clock pessimism              0.259   105.201    
                         clock uncertainty           -0.035   105.165    
    SLICE_X12Y63         FDPE (Setup_fdpe_C_D)       -0.045   105.120    u_seg7x16/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.120    
                         arrival time                         -11.598    
  -------------------------------------------------------------------
                         slack                                 93.522    

Slack (MET) :             93.781ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.245ns  (logic 1.352ns (21.650%)  route 4.893ns (78.350%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 104.944 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.631     5.234    u_seg7x16/clk_IBUF_BUFG
    SLICE_X29Y68         FDCE                                         r  u_seg7x16/i_data_store_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDCE (Prop_fdce_C_Q)         0.456     5.690 r  u_seg7x16/i_data_store_reg[28]/Q
                         net (fo=2, routed)           1.400     7.090    u_seg7x16/data3_0[4]
    SLICE_X14Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.214 r  u_seg7x16/o_seg_r[4]_i_5/O
                         net (fo=1, routed)           1.043     8.257    u_seg7x16/o_seg_r[4]_i_5_n_0
    SLICE_X12Y63         LUT3 (Prop_lut3_I2_O)        0.150     8.407 r  u_seg7x16/o_seg_r[4]_i_2/O
                         net (fo=3, routed)           1.043     9.450    u_seg7x16/sel0[4]
    SLICE_X12Y61         LUT4 (Prop_lut4_I2_O)        0.348     9.798 r  u_seg7x16/o_seg_r[6]_i_9/O
                         net (fo=6, routed)           0.737    10.535    u_seg7x16/o_seg_r[6]_i_9_n_0
    SLICE_X12Y61         LUT6 (Prop_lut6_I5_O)        0.124    10.659 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=1, routed)           0.669    11.329    u_seg7x16/o_seg_r[6]_i_3_n_0
    SLICE_X12Y61         LUT2 (Prop_lut2_I1_O)        0.150    11.479 r  u_seg7x16/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000    11.479    u_seg7x16/o_seg_r[6]_i_1_n_0
    SLICE_X12Y61         FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.521   104.944    u_seg7x16/clk_IBUF_BUFG
    SLICE_X12Y61         FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/C
                         clock pessimism              0.259   105.203    
                         clock uncertainty           -0.035   105.167    
    SLICE_X12Y61         FDPE (Setup_fdpe_C_D)        0.092   105.259    u_seg7x16/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.259    
                         arrival time                         -11.479    
  -------------------------------------------------------------------
                         slack                                 93.781    

Slack (MET) :             94.063ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.948ns  (logic 1.326ns (22.292%)  route 4.622ns (77.708%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 104.945 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.631     5.234    u_seg7x16/clk_IBUF_BUFG
    SLICE_X29Y68         FDCE                                         r  u_seg7x16/i_data_store_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDCE (Prop_fdce_C_Q)         0.456     5.690 r  u_seg7x16/i_data_store_reg[28]/Q
                         net (fo=2, routed)           1.400     7.090    u_seg7x16/data3_0[4]
    SLICE_X14Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.214 r  u_seg7x16/o_seg_r[4]_i_5/O
                         net (fo=1, routed)           1.043     8.257    u_seg7x16/o_seg_r[4]_i_5_n_0
    SLICE_X12Y63         LUT3 (Prop_lut3_I2_O)        0.150     8.407 r  u_seg7x16/o_seg_r[4]_i_2/O
                         net (fo=3, routed)           1.043     9.450    u_seg7x16/sel0[4]
    SLICE_X12Y61         LUT4 (Prop_lut4_I2_O)        0.348     9.798 r  u_seg7x16/o_seg_r[6]_i_9/O
                         net (fo=6, routed)           0.334    10.132    u_seg7x16/o_seg_r[6]_i_9_n_0
    SLICE_X12Y61         LUT6 (Prop_lut6_I5_O)        0.124    10.256 r  u_seg7x16/o_seg_r[1]_i_3/O
                         net (fo=1, routed)           0.802    11.058    u_seg7x16/o_seg_r[1]_i_3_n_0
    SLICE_X12Y60         LUT3 (Prop_lut3_I2_O)        0.124    11.182 r  u_seg7x16/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000    11.182    u_seg7x16/o_seg_r[1]_i_1_n_0
    SLICE_X12Y60         FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.522   104.945    u_seg7x16/clk_IBUF_BUFG
    SLICE_X12Y60         FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/C
                         clock pessimism              0.259   105.204    
                         clock uncertainty           -0.035   105.168    
    SLICE_X12Y60         FDPE (Setup_fdpe_C_D)        0.077   105.245    u_seg7x16/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.245    
                         arrival time                         -11.182    
  -------------------------------------------------------------------
                         slack                                 94.063    

Slack (MET) :             94.170ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.841ns  (logic 1.302ns (22.289%)  route 4.539ns (77.711%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 104.943 - 100.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.629     5.232    u_seg7x16/clk_IBUF_BUFG
    SLICE_X28Y70         FDCE                                         r  u_seg7x16/i_data_store_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDCE (Prop_fdce_C_Q)         0.456     5.688 r  u_seg7x16/i_data_store_reg[0]/Q
                         net (fo=2, routed)           1.270     6.957    u_seg7x16/i_data_store_reg_n_0_[0]
    SLICE_X14Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.081 r  u_seg7x16/o_seg_r[0]_i_4/O
                         net (fo=1, routed)           0.802     7.883    u_seg7x16/o_seg_r[0]_i_4_n_0
    SLICE_X14Y66         LUT5 (Prop_lut5_I4_O)        0.146     8.029 r  u_seg7x16/o_seg_r[0]_i_2/O
                         net (fo=2, routed)           0.468     8.497    u_seg7x16/seg_data_r[0]
    SLICE_X14Y66         LUT5 (Prop_lut5_I0_O)        0.328     8.825 r  u_seg7x16/o_seg_r[6]_i_5/O
                         net (fo=8, routed)           1.320    10.145    u_seg7x16/sel0[0]
    SLICE_X12Y62         LUT4 (Prop_lut4_I1_O)        0.124    10.269 r  u_seg7x16/o_seg_r[4]_i_4/O
                         net (fo=1, routed)           0.680    10.949    u_seg7x16/o_seg_r[4]_i_4_n_0
    SLICE_X12Y62         LUT4 (Prop_lut4_I2_O)        0.124    11.073 r  u_seg7x16/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000    11.073    u_seg7x16/o_seg_r[4]_i_1_n_0
    SLICE_X12Y62         FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.520   104.943    u_seg7x16/clk_IBUF_BUFG
    SLICE_X12Y62         FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/C
                         clock pessimism              0.259   105.202    
                         clock uncertainty           -0.035   105.166    
    SLICE_X12Y62         FDPE (Setup_fdpe_C_D)        0.077   105.243    u_seg7x16/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.243    
                         arrival time                         -11.073    
  -------------------------------------------------------------------
                         slack                                 94.170    

Slack (MET) :             94.182ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.833ns  (logic 1.326ns (22.731%)  route 4.507ns (77.269%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 104.945 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.631     5.234    u_seg7x16/clk_IBUF_BUFG
    SLICE_X29Y68         FDCE                                         r  u_seg7x16/i_data_store_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDCE (Prop_fdce_C_Q)         0.456     5.690 r  u_seg7x16/i_data_store_reg[28]/Q
                         net (fo=2, routed)           1.400     7.090    u_seg7x16/data3_0[4]
    SLICE_X14Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.214 r  u_seg7x16/o_seg_r[4]_i_5/O
                         net (fo=1, routed)           1.043     8.257    u_seg7x16/o_seg_r[4]_i_5_n_0
    SLICE_X12Y63         LUT3 (Prop_lut3_I2_O)        0.150     8.407 r  u_seg7x16/o_seg_r[4]_i_2/O
                         net (fo=3, routed)           1.043     9.450    u_seg7x16/sel0[4]
    SLICE_X12Y61         LUT4 (Prop_lut4_I2_O)        0.348     9.798 r  u_seg7x16/o_seg_r[6]_i_9/O
                         net (fo=6, routed)           0.718    10.516    u_seg7x16/o_seg_r[6]_i_9_n_0
    SLICE_X12Y61         LUT6 (Prop_lut6_I5_O)        0.124    10.640 r  u_seg7x16/o_seg_r[5]_i_3/O
                         net (fo=1, routed)           0.303    10.943    u_seg7x16/o_seg_r[5]_i_3_n_0
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.124    11.067 r  u_seg7x16/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000    11.067    u_seg7x16/o_seg_r[5]_i_1_n_0
    SLICE_X12Y60         FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.522   104.945    u_seg7x16/clk_IBUF_BUFG
    SLICE_X12Y60         FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/C
                         clock pessimism              0.259   105.204    
                         clock uncertainty           -0.035   105.168    
    SLICE_X12Y60         FDPE (Setup_fdpe_C_D)        0.081   105.249    u_seg7x16/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.249    
                         arrival time                         -11.067    
  -------------------------------------------------------------------
                         slack                                 94.182    

Slack (MET) :             96.431ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 0.795ns (24.225%)  route 2.487ns (75.775%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 104.942 - 100.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.633     5.236    u_seg7x16/clk_IBUF_BUFG
    SLICE_X14Y70         FDCE                                         r  u_seg7x16/i_data_store_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  u_seg7x16/i_data_store_reg[31]/Q
                         net (fo=2, routed)           1.054     6.807    u_seg7x16/data3_0[7]
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     6.931 r  u_seg7x16/o_seg_r[7]_i_3/O
                         net (fo=2, routed)           0.913     7.844    u_seg7x16/o_seg_r[7]_i_3_n_0
    SLICE_X12Y63         LUT3 (Prop_lut3_I1_O)        0.153     7.997 r  u_seg7x16/o_seg_r[7]_i_2/O
                         net (fo=1, routed)           0.521     8.517    u_seg7x16/o_seg_r[7]_i_2_n_0
    SLICE_X12Y63         FDPE                                         r  u_seg7x16/o_seg_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.519   104.942    u_seg7x16/clk_IBUF_BUFG
    SLICE_X12Y63         FDPE                                         r  u_seg7x16/o_seg_r_reg[7]/C
                         clock pessimism              0.277   105.219    
                         clock uncertainty           -0.035   105.183    
    SLICE_X12Y63         FDPE (Setup_fdpe_C_D)       -0.235   104.948    u_seg7x16/o_seg_r_reg[7]
  -------------------------------------------------------------------
                         required time                        104.948    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                 96.431    

Slack (MET) :             97.271ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 1.220ns (49.784%)  route 1.231ns (50.216%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 104.921 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.618     5.221    clk_IBUF_BUFG
    SLICE_X53Y84         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.456     5.677 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.601     6.277    clkdiv_reg_n_0_[1]
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     7.041 r  clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.630     7.671    clkdiv_reg[0]_i_1_n_4
    SLICE_X53Y84         FDCE                                         r  clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.498   104.921    clk_IBUF_BUFG
    SLICE_X53Y84         FDCE                                         r  clkdiv_reg[3]/C
                         clock pessimism              0.300   105.221    
                         clock uncertainty           -0.035   105.185    
    SLICE_X53Y84         FDCE (Setup_fdce_C_D)       -0.243   104.942    clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                        104.942    
                         arrival time                          -7.671    
  -------------------------------------------------------------------
                         slack                                 97.271    

Slack (MET) :             97.372ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 2.034ns (77.205%)  route 0.601ns (22.795%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 104.925 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.618     5.221    clk_IBUF_BUFG
    SLICE_X53Y84         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.456     5.677 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.601     6.277    clkdiv_reg_n_0_[1]
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.951 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.951    clkdiv_reg[0]_i_1_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.065 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.065    clkdiv_reg[4]_i_1_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.179    clkdiv_reg[8]_i_1_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.293    clkdiv_reg[12]_i_1_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.407    clkdiv_reg[16]_i_1_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.521    clkdiv_reg[20]_i_1_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.855 r  clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.855    clkdiv_reg[24]_i_1_n_6
    SLICE_X52Y90         FDCE                                         r  clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.502   104.925    clk_IBUF_BUFG
    SLICE_X52Y90         FDCE                                         r  clkdiv_reg[25]/C
                         clock pessimism              0.276   105.201    
                         clock uncertainty           -0.035   105.165    
    SLICE_X52Y90         FDCE (Setup_fdce_C_D)        0.062   105.227    clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.227    
                         arrival time                          -7.855    
  -------------------------------------------------------------------
                         slack                                 97.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.571     1.490    u_seg7x16/clk_IBUF_BUFG
    SLICE_X13Y63         FDCE                                         r  u_seg7x16/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  u_seg7x16/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.740    u_seg7x16/cnt_reg_n_0_[11]
    SLICE_X13Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.848 r  u_seg7x16/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.848    u_seg7x16/cnt_reg[8]_i_1_n_4
    SLICE_X13Y63         FDCE                                         r  u_seg7x16/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.841     2.006    u_seg7x16/clk_IBUF_BUFG
    SLICE_X13Y63         FDCE                                         r  u_seg7x16/cnt_reg[11]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X13Y63         FDCE (Hold_fdce_C_D)         0.105     1.595    u_seg7x16/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.573     1.492    u_seg7x16/clk_IBUF_BUFG
    SLICE_X13Y61         FDCE                                         r  u_seg7x16/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDCE (Prop_fdce_C_Q)         0.141     1.633 r  u_seg7x16/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.742    u_seg7x16/cnt_reg_n_0_[3]
    SLICE_X13Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  u_seg7x16/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.850    u_seg7x16/cnt_reg[0]_i_1_n_4
    SLICE_X13Y61         FDCE                                         r  u_seg7x16/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.844     2.009    u_seg7x16/clk_IBUF_BUFG
    SLICE_X13Y61         FDCE                                         r  u_seg7x16/cnt_reg[3]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X13Y61         FDCE (Hold_fdce_C_D)         0.105     1.597    u_seg7x16/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.572     1.491    u_seg7x16/clk_IBUF_BUFG
    SLICE_X13Y62         FDCE                                         r  u_seg7x16/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  u_seg7x16/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.741    u_seg7x16/cnt_reg_n_0_[7]
    SLICE_X13Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.849 r  u_seg7x16/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.849    u_seg7x16/cnt_reg[4]_i_1_n_4
    SLICE_X13Y62         FDCE                                         r  u_seg7x16/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.842     2.007    u_seg7x16/clk_IBUF_BUFG
    SLICE_X13Y62         FDCE                                         r  u_seg7x16/cnt_reg[7]/C
                         clock pessimism             -0.515     1.491    
    SLICE_X13Y62         FDCE (Hold_fdce_C_D)         0.105     1.596    u_seg7x16/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.571     1.490    u_seg7x16/clk_IBUF_BUFG
    SLICE_X13Y64         FDCE                                         r  u_seg7x16/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  u_seg7x16/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105     1.737    u_seg7x16/cnt_reg_n_0_[12]
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.852 r  u_seg7x16/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.852    u_seg7x16/cnt_reg[12]_i_1_n_7
    SLICE_X13Y64         FDCE                                         r  u_seg7x16/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.841     2.006    u_seg7x16/clk_IBUF_BUFG
    SLICE_X13Y64         FDCE                                         r  u_seg7x16/cnt_reg[12]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X13Y64         FDCE (Hold_fdce_C_D)         0.105     1.595    u_seg7x16/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.572     1.491    u_seg7x16/clk_IBUF_BUFG
    SLICE_X13Y62         FDCE                                         r  u_seg7x16/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  u_seg7x16/cnt_reg[4]/Q
                         net (fo=1, routed)           0.105     1.738    u_seg7x16/cnt_reg_n_0_[4]
    SLICE_X13Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.853 r  u_seg7x16/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.853    u_seg7x16/cnt_reg[4]_i_1_n_7
    SLICE_X13Y62         FDCE                                         r  u_seg7x16/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.842     2.007    u_seg7x16/clk_IBUF_BUFG
    SLICE_X13Y62         FDCE                                         r  u_seg7x16/cnt_reg[4]/C
                         clock pessimism             -0.515     1.491    
    SLICE_X13Y62         FDCE (Hold_fdce_C_D)         0.105     1.596    u_seg7x16/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.571     1.490    u_seg7x16/clk_IBUF_BUFG
    SLICE_X13Y63         FDCE                                         r  u_seg7x16/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  u_seg7x16/cnt_reg[8]/Q
                         net (fo=1, routed)           0.105     1.737    u_seg7x16/cnt_reg_n_0_[8]
    SLICE_X13Y63         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.852 r  u_seg7x16/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.852    u_seg7x16/cnt_reg[8]_i_1_n_7
    SLICE_X13Y63         FDCE                                         r  u_seg7x16/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.841     2.006    u_seg7x16/clk_IBUF_BUFG
    SLICE_X13Y63         FDCE                                         r  u_seg7x16/cnt_reg[8]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X13Y63         FDCE (Hold_fdce_C_D)         0.105     1.595    u_seg7x16/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clkdiv_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.561     1.480    clk_IBUF_BUFG
    SLICE_X52Y87         FDCE                                         r  clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDCE (Prop_fdce_C_Q)         0.141     1.621 r  clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.121     1.743    clkdiv_reg_n_0_[14]
    SLICE_X52Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.854 r  clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    clkdiv_reg[12]_i_1_n_5
    SLICE_X52Y87         FDCE                                         r  clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X52Y87         FDCE                                         r  clkdiv_reg[14]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X52Y87         FDCE (Hold_fdce_C_D)         0.105     1.585    clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.560     1.479    clk_IBUF_BUFG
    SLICE_X52Y86         FDCE                                         r  clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.121     1.742    clkdiv_reg_n_0_[10]
    SLICE_X52Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.853 r  clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.853    clkdiv_reg[8]_i_1_n_5
    SLICE_X52Y86         FDCE                                         r  clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.829     1.994    clk_IBUF_BUFG
    SLICE_X52Y86         FDCE                                         r  clkdiv_reg[10]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X52Y86         FDCE (Hold_fdce_C_D)         0.105     1.584    clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.562     1.481    clk_IBUF_BUFG
    SLICE_X52Y88         FDCE                                         r  clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  clkdiv_reg[18]/Q
                         net (fo=1, routed)           0.121     1.744    clkdiv_reg_n_0_[18]
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.855 r  clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.855    clkdiv_reg[16]_i_1_n_5
    SLICE_X52Y88         FDCE                                         r  clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.832     1.997    clk_IBUF_BUFG
    SLICE_X52Y88         FDCE                                         r  clkdiv_reg[18]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X52Y88         FDCE (Hold_fdce_C_D)         0.105     1.586    clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clkdiv_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.562     1.481    clk_IBUF_BUFG
    SLICE_X52Y89         FDCE                                         r  clkdiv_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  clkdiv_reg[22]/Q
                         net (fo=1, routed)           0.121     1.744    clkdiv_reg_n_0_[22]
    SLICE_X52Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.855 r  clkdiv_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.855    clkdiv_reg[20]_i_1_n_5
    SLICE_X52Y89         FDCE                                         r  clkdiv_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.832     1.997    clk_IBUF_BUFG
    SLICE_X52Y89         FDCE                                         r  clkdiv_reg[22]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X52Y89         FDCE (Hold_fdce_C_D)         0.105     1.586    clkdiv_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y84    clkdiv_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y86    clkdiv_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y86    clkdiv_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y87    clkdiv_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y87    clkdiv_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y87    clkdiv_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y87    clkdiv_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y88    clkdiv_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y88    clkdiv_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y88    clkdiv_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y88    clkdiv_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y88    clkdiv_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y88    clkdiv_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y89    clkdiv_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y89    clkdiv_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y89    clkdiv_reg[22]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y89    clkdiv_reg[23]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y67    u_seg7x16/i_data_store_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y84    clkdiv_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X13Y62    u_seg7x16/cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X13Y62    u_seg7x16/cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X13Y62    u_seg7x16/cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X13Y62    u_seg7x16/cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y70    u_seg7x16/i_data_store_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y68    u_seg7x16/i_data_store_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y67    u_seg7x16/i_data_store_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X15Y70    u_seg7x16/i_data_store_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y68    u_seg7x16/i_data_store_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X29Y68    u_seg7x16/i_data_store_reg[28]/C



