Source Block: hdl/library/axi_dmac/src_fifo_inf.v@74:84@HdlStmAssign
wire ready;
wire valid;

assign enabled = enable;

assign valid = en & ready;

always @(posedge clk)
begin
  if (enable) begin
    overflow <= en & ~ready;

Diff Content:
- 79 assign valid = en & ready;
+ 79   assign valid = en & ready;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/src_fifo_inf.v@72:82
);

wire ready;
wire valid;

assign enabled = enable;

assign valid = en & ready;

always @(posedge clk)
begin

