

================================================================
== Vitis HLS Report for 'filt_Pipeline_VITIS_LOOP_18_1'
================================================================
* Date:           Mon Apr  1 16:53:17 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FIR_Test_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.580 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |        ?|        ?|         6|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    7|       -|      -|    -|
|Expression       |        -|    -|       0|     61|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    4|       0|     24|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     772|    192|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   11|     772|    313|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    5|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_16s_16_1_1_U1  |mul_16s_16s_16_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_16s_16_1_1_U2  |mul_16s_16s_16_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_16s_16_1_1_U3  |mul_16s_16s_16_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_16s_16_1_1_U4  |mul_16s_16s_16_1_1  |        0|   1|  0|   6|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   4|  0|  24|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_16ns_16_4_1_U5   |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U6   |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U7   |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U8   |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U9   |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U10  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U11  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln34_3_fu_361_p2       |         +|   0|  0|  16|          16|          16|
    |add_ln34_8_fu_357_p2       |         +|   0|  0|  23|          16|          16|
    |y_TDATA                    |         +|   0|  0|  16|          16|          16|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  61|          51|          52|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg  |   9|          2|    1|          2|
    |x_TDATA_blk_n                     |   9|          2|    1|          2|
    |y_TDATA_blk_n                     |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  36|          8|    4|          8|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |acc_reg_541                                               |  16|   0|   16|          0|
    |add_ln34_2_reg_576                                        |  16|   0|   16|          0|
    |add_ln34_8_reg_581                                        |  16|   0|   16|          0|
    |add_ln34_reg_556                                          |  16|   0|   16|          0|
    |add_ln34_reg_556_pp0_iter4_reg                            |  16|   0|   16|          0|
    |ap_CS_fsm                                                 |   1|   0|    1|          0|
    |ap_done_reg                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                          |   1|   0|    1|          0|
    |filt_stream_short_stream_axis_0_shift_reg                 |  16|   0|   16|          0|
    |filt_stream_short_stream_axis_0_shift_reg_1               |  16|   0|   16|          0|
    |filt_stream_short_stream_axis_0_shift_reg_2               |  16|   0|   16|          0|
    |filt_stream_short_stream_axis_0_shift_reg_2_load_reg_500  |  16|   0|   16|          0|
    |filt_stream_short_stream_axis_0_shift_reg_3               |  16|   0|   16|          0|
    |filt_stream_short_stream_axis_0_shift_reg_4               |  16|   0|   16|          0|
    |filt_stream_short_stream_axis_0_shift_reg_4_load_reg_511  |  16|   0|   16|          0|
    |filt_stream_short_stream_axis_0_shift_reg_5               |  16|   0|   16|          0|
    |filt_stream_short_stream_axis_0_shift_reg_6               |  16|   0|   16|          0|
    |filt_stream_short_stream_axis_0_shift_reg_7               |  16|   0|   16|          0|
    |filt_stream_short_stream_axis_0_shift_reg_7_load_reg_526  |  16|   0|   16|          0|
    |filt_stream_short_stream_axis_0_shift_reg_8               |  16|   0|   16|          0|
    |filt_stream_short_stream_axis_0_shift_reg_9               |  16|   0|   16|          0|
    |mul_ln31_1_reg_551                                        |  16|   0|   16|          0|
    |mul_ln31_4_reg_516                                        |  16|   0|   16|          0|
    |mul_ln31_4_reg_516_pp0_iter1_reg                          |  16|   0|   16|          0|
    |mul_ln31_7_reg_531                                        |  16|   0|   16|          0|
    |mul_ln31_7_reg_531_pp0_iter1_reg                          |  16|   0|   16|          0|
    |tmp1_dest_reg_495                                         |   1|   0|    1|          0|
    |tmp1_id_reg_490                                           |   1|   0|    1|          0|
    |tmp1_keep_reg_470                                         |   2|   0|    2|          0|
    |tmp1_last_reg_485                                         |   1|   0|    1|          0|
    |tmp1_strb_reg_475                                         |   2|   0|    2|          0|
    |tmp1_user_reg_480                                         |   1|   0|    1|          0|
    |tmp1_dest_reg_495                                         |  64|  32|    1|          0|
    |tmp1_id_reg_490                                           |  64|  32|    1|          0|
    |tmp1_keep_reg_470                                         |  64|  32|    2|          0|
    |tmp1_last_reg_485                                         |  64|  32|    1|          0|
    |tmp1_strb_reg_475                                         |  64|  32|    2|          0|
    |tmp1_user_reg_480                                         |  64|  32|    1|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 772| 192|  396|          0|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  filt_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  filt_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  filt_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  filt_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  filt_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  filt_Pipeline_VITIS_LOOP_18_1|  return value|
|x_TVALID           |   in|    1|        axis|                     x_V_data_V|       pointer|
|x_TDATA            |   in|   16|        axis|                     x_V_data_V|       pointer|
|y_TREADY           |   in|    1|        axis|                     y_V_data_V|       pointer|
|y_TDATA            |  out|   16|        axis|                     y_V_data_V|       pointer|
|x_TREADY           |  out|    1|        axis|                     x_V_dest_V|       pointer|
|x_TDEST            |   in|    1|        axis|                     x_V_dest_V|       pointer|
|x_TKEEP            |   in|    2|        axis|                     x_V_keep_V|       pointer|
|x_TSTRB            |   in|    2|        axis|                     x_V_strb_V|       pointer|
|x_TUSER            |   in|    1|        axis|                     x_V_user_V|       pointer|
|x_TLAST            |   in|    1|        axis|                     x_V_last_V|       pointer|
|x_TID              |   in|    1|        axis|                       x_V_id_V|       pointer|
|gmem_addr_read_10  |   in|   16|     ap_none|              gmem_addr_read_10|        scalar|
|gmem_addr_read     |   in|   16|     ap_none|                 gmem_addr_read|        scalar|
|gmem_addr_read_9   |   in|   16|     ap_none|               gmem_addr_read_9|        scalar|
|gmem_addr_read_8   |   in|   16|     ap_none|               gmem_addr_read_8|        scalar|
|gmem_addr_read_7   |   in|   16|     ap_none|               gmem_addr_read_7|        scalar|
|gmem_addr_read_6   |   in|   16|     ap_none|               gmem_addr_read_6|        scalar|
|gmem_addr_read_5   |   in|   16|     ap_none|               gmem_addr_read_5|        scalar|
|gmem_addr_read_4   |   in|   16|     ap_none|               gmem_addr_read_4|        scalar|
|gmem_addr_read_3   |   in|   16|     ap_none|               gmem_addr_read_3|        scalar|
|gmem_addr_read_2   |   in|   16|     ap_none|               gmem_addr_read_2|        scalar|
|gmem_addr_read_1   |   in|   16|     ap_none|               gmem_addr_read_1|        scalar|
|y_TVALID           |  out|    1|        axis|                     y_V_dest_V|       pointer|
|y_TDEST            |  out|    1|        axis|                     y_V_dest_V|       pointer|
|y_TKEEP            |  out|    2|        axis|                     y_V_keep_V|       pointer|
|y_TSTRB            |  out|    2|        axis|                     y_V_strb_V|       pointer|
|y_TUSER            |  out|    1|        axis|                     y_V_user_V|       pointer|
|y_TLAST            |  out|    1|        axis|                     y_V_last_V|       pointer|
|y_TID              |  out|    1|        axis|                       y_V_id_V|       pointer|
+-------------------+-----+-----+------------+-------------------------------+--------------+

