mips_sys/constraint_zz_pc_o
mips_core
mips_sys
rf_stage
pc_gen
ctl_FSM
decode_pipe
fwd_mux
pipelinedregs
reg_array
wb_mux
pc_gen_ctl_reg_clr_cls
decoder
r32_reg_clr_cls
exec_stage
mips_alu
alu
alu_muxa
shifter_tak
add32
muldiv_ff
alu_func_reg_clr_cls
pc
mips_dvc
ext
r1_reg_clr_cls
mips_sys/wire_zz_pc_o
mips_core/inst_iRF_stage
ctl_FSM/always_5/block_1/case_1/block_1/if_1
pc_gen/input_pause
add32/always_1
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
ctl_FSM/always_6/block_1/case_1/block_1/stmt_4
rf_stage/wire_ext_o
ext/assign_1_instr25_0
r32_reg_clr_cls/input_r32_i
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_2
fwd_mux/reg_dout
decoder/wire_inst_func
ctl_FSM/always_5/block_1/case_1/block_2
mips_core/wire_BUS197
add32/always_1/stmt_1
alu_muxa/always_1
wb_mux/reg_wb_o
rf_stage/inst_reg_bank
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1
mips_sys/input_pause
ctl_FSM/always_4
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1
ext/input_ins_i
ctl_FSM/always_5/block_1/case_1/block_2/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1
ext/reg_res
ext/always_1
ctl_FSM/always_6/block_1/case_1/block_3
mips_sys/input_zz_ins_i
pc/input_pc_i
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1
pc_gen/always_1/if_1/block_1/if_1/block_1
reg_array/always_1/if_1/block_1
rf_stage/input_id_cmd
mips_core/input_zz_ins_i
exec_stage/inst_pc_nxt
fwd_mux/always_1
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1
r32_reg_clr_cls/always_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1
reg_array/always_1/if_1/block_1/stmt_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1
mips_sys/inst_i_mips_core
ctl_FSM/always_4/if_1/if_1/stmt_1
rf_stage/wire_rs_o
decoder/assign_2_inst_func
mips_alu/inst_mips_alu
alu_muxa/always_1/block_1/case_1/stmt_2
ctl_FSM/always_5
decoder/input_ins_i
r32_reg_clr_cls/always_1/if_1/if_1/stmt_1
rf_stage/input_ins_i
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1
mips_core/inst_alu_pass1
wb_mux/always_1/if_1
alu/always_1/block_1/case_1/stmt_1
rf_stage/inst_i_ext
r32_reg_clr_cls/always_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1
ctl_FSM/reg_CurrState
ext/always_1/case_1/stmt_4
ctl_FSM/reg_NextState
pc_gen/input_imm
rf_stage/inst_ins_reg
alu_func_reg_clr_cls/reg_alu_func_o
pc_gen/always_1
exec_stage/wire_BUS476
rf_stage/input_pc_i
mips_core/wire_BUS9589
decoder/always_1/block_1/case_1/block_1
pc/assign_1_pc_cls
rf_stage/wire_id2ra_ctl_clr_o
pc_gen/always_1/if_1
decoder/wire_inst_op
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_3
exec_stage/inst_MIPS_alu
pc_gen/input_pc
exec_stage/wire_alu_ur_o
ctl_FSM/reg_id2ra_ctl_clr
pc_gen_ctl_reg_clr_cls/input_clr
mips_alu/assign_1_c
decoder/always_1/block_1/case_1/block_1/case_1
r1_reg_clr_cls/input_r1_i
r32_reg_clr_cls/reg_r32_o
mips_core/inst_iexec_stage
add32/input_d_i
reg_array/always_1
mips_core/wire_NET1572
reg_array/input_data
alu/reg_alu_out
alu_muxa/always_1/block_1
reg_array/wire_qa
ctl_FSM/always_5/block_1/case_1/stmt_1
rf_stage/inst_rs_fwd_rs
exec_stage/input_alu_func
pc_gen/always_1/if_1/block_1
rf_stage/wire_id2ra_ctl_cls_o
exec_stage/inst_add4
mips_alu/input_a
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4
pc_gen/input_pc_prectl
ctl_FSM/reg_id2ra_ctl_cls
pc_gen_ctl_reg_clr_cls/input_cls
r1_reg_clr_cls/reg_r1_o
add32/reg_d_o
r32_reg_clr_cls/always_1
reg_array/always_1/if_1
alu_func_reg_clr_cls/always_1
alu_muxa/always_1/block_1/case_1
alu_muxa/input_pc
ctl_FSM/always_4/if_1
exec_stage/inst_i_alu_muxa
rf_stage/input_wb_din_i
pc/input_pause
ctl_FSM/always_6
rf_stage/wire_BUS1013
ctl_FSM/always_6/block_1/case_1/block_8/stmt_6
mips_core/input_pause
rf_stage/wire_pc_next
pc_gen/always_1/if_1/block_1/if_1
mips_core/inst_new_pc
pc_gen/always_1/if_1/block_1/if_1/block_2
pc_gen/input_s
mips_core/wire_BUS27031
pc_gen_ctl_reg_clr_cls/input_pc_gen_ctl_i
mips_core/wire_NET1606
pc_gen/reg_pc_next
alu_func_reg_clr_cls/always_1/if_1
pc_gen_ctl_reg_clr_cls/reg_pc_gen_ctl_o
r32_reg_clr_cls/always_1/if_1
mips_core/wire_BUS271
ctl_FSM/always_4/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1
decoder/assign_1_inst_op
ctl_FSM/always_6/block_1
rf_stage/wire_BUS2085
ctl_FSM/input_id_cmd
ext/always_1/case_1
ext/wire_instr25_0
pc_gen/always_1/if_1/block_1/if_1/block_2/case_1
pc_gen/always_1/if_1/block_1/if_1/block_2/case_1/stmt_1
alu/always_1/block_1
ctl_FSM/always_6/block_1/case_1
r1_reg_clr_cls/always_1
mips_core/wire_BUS422
rf_stage/inst_MAIN_FSM
ctl_FSM/reg_pc_prectl
pc/inst_pause_latch
mips_core/wire_cop_addr_o
alu/always_1/block_1/case_1
r1_reg_clr_cls/always_1/if_1
alu_func_reg_clr_cls/always_1/if_1/if_1/stmt_2
alu_muxa/reg_a_o
rf_stage/wire_BUS6061
ctl_FSM/always_6/block_1/case_1/block_1
fwd_mux/always_1/case_1
mips_sys/inst_imips_dvc
wb_mux/always_1
pc/inst_pc_latch
ctl_FSM/input_pause
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1
mips_core/inst_alu_pass0
pc_gen/assign_1_br_addr
mips_core/inst_wb_mux
pc_gen_ctl_reg_clr_cls/always_1
r1_reg_clr_cls/always_1/if_1/if_1
alu_func_reg_clr_cls/input_alu_func_i
mips_dvc/always_5
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2
decoder/reg_alu_func
exec_stage/wire_BUS2332
ext/always_1/case_1/stmt_3
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1
pc_gen/input_ctl
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1
mips_core/wire_zz_pc_o
r1_reg_clr_cls/always_1/if_1/if_1/stmt_2
mips_dvc/always_5/if_1
decoder/reg_fsm_dly
reg_array/reg_r_data
exec_stage/input_pause
rf_stage/input_pause
exec_stage/wire_BUS2446
rf_stage/inst_i_pc_gen
fwd_mux/input_din
mips_alu/wire_alu_c
alu/input_a
mips_dvc/always_5/if_1/block_2
rf_stage/input_pc_gen_ctl
ctl_FSM/always_5/block_1/case_1/block_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/stmt_1
wb_mux/input_alu_i
decoder/reg_pc_gen_ctl
exec_stage/input_pc_i
pc/wire_pc_o
ctl_FSM/always_6/block_1/case_1/block_1/stmt_3
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1/stmt_2
ctl_FSM/always_6/block_1/case_1/block_8
decoder/always_1/block_1/case_1
mips_alu/wire_c
r32_reg_clr_cls/input_cls
mips_core/wire_BUS15471
alu/always_1
mips_alu/input_ctl
alu_func_reg_clr_cls/always_1/if_1/if_1
pc_gen/wire_br_addr
decoder/always_1
fwd_mux/always_1/case_1/stmt_3
pc/wire_lpause
pc_gen_ctl_reg_clr_cls/always_1/if_1
decoder/always_1/block_1
pc/wire_pc_cls
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1/stmt_1
wb_mux/always_1/if_1/stmt_2
mips_alu/assign_1_c/expr_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/cond
decoder/always_1/block_1/case_1/block_1/case_1/cond
add32/always_1/stmt_1/expr_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond
decoder/always_1/block_1/case_1/cond
pc_gen/always_1/if_1/cond
pc_gen_ctl_reg_clr_cls/always_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/cond
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1/cond
mips_alu/assign_1_c/expr_1/expr_1
ctl_FSM/always_4/if_1/if_1/cond
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1/stmt_2/expr_1
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4/expr_1
ctl_FSM/always_6/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/cond
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/cond
r32_reg_clr_cls/always_1/if_1/if_1/cond
