

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 41 clock pin(s) of sequential element(s)
0 instances converted, 41 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@KP:ckid0_4       i_clk               port                   20         e_clkdiv.clk   
=======================================================================================
================================================================= Gated/Generated Clocks =================================================================
Clock Tree ID     Driving Element           Drive Element Type     Unconverted Fanout     Sample Instance       Explanation                               
----------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       e_clkdiv_sel.clk.Q[0]     dffre                  8                      e_lfsr8.lfsr[7:0]     Derived clock on input (not legal for GCC)
@KP:ckid0_2       e_clkdiv.clk.Q[0]         dffre                  33                     e_clkdiv_sel.clk      Derived clock on input (not legal for GCC)
==========================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######


Summary of user generated gated clocks:
0 user generated gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)

