--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.20131013
--  \   \         Application: netgen
--  /   /         Filename: microblaze_mcs_v1_4.vhd
-- /___/   /\     Timestamp: Mon Dec  8 13:57:27 2014
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -w -sim -ofmt vhdl /home/kls/robtek/emb1/project2/ppballcatcher/ipcore_dir/tmp/_cg/microblaze_mcs_v1_4.ngc /home/kls/robtek/emb1/project2/ppballcatcher/ipcore_dir/tmp/_cg/microblaze_mcs_v1_4.vhd 
-- Device	: 3s500efg320-4
-- Input file	: /home/kls/robtek/emb1/project2/ppballcatcher/ipcore_dir/tmp/_cg/microblaze_mcs_v1_4.ngc
-- Output file	: /home/kls/robtek/emb1/project2/ppballcatcher/ipcore_dir/tmp/_cg/microblaze_mcs_v1_4.vhd
-- # of Entities	: 1
-- Design Name	: microblaze_mcs_v1_4
-- Xilinx	: /opt/Xilinx/14.7/ISE_DS/ISE/
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------


-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity microblaze_mcs_v1_4 is
  port (
    Clk : in STD_LOGIC := 'X'; 
    Reset : in STD_LOGIC := 'X'; 
    INTC_IRQ : out STD_LOGIC; 
    PIT1_Toggle : out STD_LOGIC; 
    FIT1_Toggle : out STD_LOGIC; 
    GPI1_Interrupt : out STD_LOGIC; 
    UART_Rx : in STD_LOGIC := 'X'; 
    PIT1_Interrupt : out STD_LOGIC; 
    UART_Tx : out STD_LOGIC; 
    GPO1 : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    GPI1 : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
    INTC_Interrupt : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end microblaze_mcs_v1_4;

architecture STRUCTURE of microblaze_mcs_v1_4 is
  signal NlwRenamedSig_OI_GPI1_Interrupt : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal N124 : STD_LOGIC; 
  signal N126 : STD_LOGIC; 
  signal N128 : STD_LOGIC; 
  signal N14 : STD_LOGIC; 
  signal N16 : STD_LOGIC; 
  signal N174 : STD_LOGIC; 
  signal N176 : STD_LOGIC; 
  signal N178 : STD_LOGIC; 
  signal N180 : STD_LOGIC; 
  signal N182 : STD_LOGIC; 
  signal N184 : STD_LOGIC; 
  signal N186 : STD_LOGIC; 
  signal N188 : STD_LOGIC; 
  signal N190 : STD_LOGIC; 
  signal N192 : STD_LOGIC; 
  signal N194 : STD_LOGIC; 
  signal N196 : STD_LOGIC; 
  signal N198 : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal N20 : STD_LOGIC; 
  signal N200 : STD_LOGIC; 
  signal N202 : STD_LOGIC; 
  signal N204 : STD_LOGIC; 
  signal N206 : STD_LOGIC; 
  signal N208 : STD_LOGIC; 
  signal N210 : STD_LOGIC; 
  signal N214 : STD_LOGIC; 
  signal N216 : STD_LOGIC; 
  signal N218 : STD_LOGIC; 
  signal N224 : STD_LOGIC; 
  signal N226 : STD_LOGIC; 
  signal N228 : STD_LOGIC; 
  signal N230 : STD_LOGIC; 
  signal N232 : STD_LOGIC; 
  signal N234 : STD_LOGIC; 
  signal N236 : STD_LOGIC; 
  signal N238 : STD_LOGIC; 
  signal N24 : STD_LOGIC; 
  signal N240 : STD_LOGIC; 
  signal N242 : STD_LOGIC; 
  signal N244 : STD_LOGIC; 
  signal N246 : STD_LOGIC; 
  signal N248 : STD_LOGIC; 
  signal N250 : STD_LOGIC; 
  signal N252 : STD_LOGIC; 
  signal N254 : STD_LOGIC; 
  signal N256 : STD_LOGIC; 
  signal N258 : STD_LOGIC; 
  signal N26 : STD_LOGIC; 
  signal N260 : STD_LOGIC; 
  signal N262 : STD_LOGIC; 
  signal N264 : STD_LOGIC; 
  signal N266 : STD_LOGIC; 
  signal N268 : STD_LOGIC; 
  signal N270 : STD_LOGIC; 
  signal N272 : STD_LOGIC; 
  signal N274 : STD_LOGIC; 
  signal N276 : STD_LOGIC; 
  signal N278 : STD_LOGIC; 
  signal N280 : STD_LOGIC; 
  signal N282 : STD_LOGIC; 
  signal N284 : STD_LOGIC; 
  signal N288 : STD_LOGIC; 
  signal N289 : STD_LOGIC; 
  signal N290 : STD_LOGIC; 
  signal N291 : STD_LOGIC; 
  signal N30 : STD_LOGIC; 
  signal N36 : STD_LOGIC; 
  signal N44 : STD_LOGIC; 
  signal N50 : STD_LOGIC; 
  signal N52 : STD_LOGIC; 
  signal N56 : STD_LOGIC; 
  signal N60 : STD_LOGIC; 
  signal N66 : STD_LOGIC; 
  signal N67 : STD_LOGIC; 
  signal N69 : STD_LOGIC; 
  signal N71 : STD_LOGIC; 
  signal N73 : STD_LOGIC; 
  signal N75 : STD_LOGIC; 
  signal N77 : STD_LOGIC; 
  signal N79 : STD_LOGIC; 
  signal U0_Debug_mdm_0_capture : STD_LOGIC; 
  signal U0_Debug_mdm_0_drck : STD_LOGIC; 
  signal U0_Debug_mdm_0_drck1_i : STD_LOGIC; 
  signal U0_Debug_mdm_0_drck_i : STD_LOGIC; 
  signal U0_Debug_mdm_0_reset : STD_LOGIC; 
  signal U0_Debug_mdm_0_sel : STD_LOGIC; 
  signal U0_Debug_mdm_0_shift : STD_LOGIC; 
  signal U0_Debug_mdm_0_tdi : STD_LOGIC; 
  signal U0_Debug_mdm_0_tdo : STD_LOGIC; 
  signal U0_Debug_mdm_0_update : STD_LOGIC; 
  signal U0_Debug_SYS_Rst : STD_LOGIC; 
  signal U0_Ext_BRK : STD_LOGIC; 
  signal U0_Ext_NM_BRK : STD_LOGIC; 
  signal U0_LMB_Rst_368 : STD_LOGIC; 
  signal U0_LMB_Rst_or0000 : STD_LOGIC; 
  signal U0_dlmb_or002510_370 : STD_LOGIC; 
  signal U0_dlmb_or002610_371 : STD_LOGIC; 
  signal U0_dlmb_or002813_372 : STD_LOGIC; 
  signal U0_dlmb_or00286_373 : STD_LOGIC; 
  signal U0_dlmb_or003110_374 : STD_LOGIC; 
  signal U0_dlmb_LMB_Ready : STD_LOGIC; 
  signal U0_dlmb_LMB_Rst : STD_LOGIC; 
  signal U0_dlmb_M_AddrStrobe : STD_LOGIC; 
  signal U0_dlmb_M_WriteStrobe : STD_LOGIC; 
  signal U0_dlmb_cntlr_Sl_Rdy_479 : STD_LOGIC; 
  signal U0_dlmb_cntlr_lmb_as_480 : STD_LOGIC; 
  signal U0_dlmb_cntlr_lmb_select : STD_LOGIC; 
  signal U0_ilmb_LMB_Rst : STD_LOGIC; 
  signal U0_ilmb_M_AddrStrobe : STD_LOGIC; 
  signal U0_ilmb_cntlr_Sl_Rdy_533 : STD_LOGIC; 
  signal U0_ilmb_cntlr_lmb_as_534 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_568 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Out1_569 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_loop_Bit : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_571 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Out1_572 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_loop_Bit : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_Clk_En_Out_i_574 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_Out1_575 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_loop_Bit : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_Clk_En_Out_i_577 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_Out1_578 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_loop_Bit : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_Clk_En_Out_i_580 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_Out1_581 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_loop_Bit : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_Clk_En_Out_i_583 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_Out1_584 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_loop_Bit : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_Clk_En_Out_i_586 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_Out1_587 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_loop_Bit : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_Clk_En_Out_i_589 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_Out1_590 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_loop_Bit : STD_LOGIC; 
  signal NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_FIT_I1_toggle_i : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_toggle_i_not0001 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Read_inv_691 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_788 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_or0000 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_not0001 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_or0000 : STD_LOGIC; 
  signal NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_PIT_I1_pit_interrupt_i : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_PIT_I1_pit_interrupt_i_and0000 : STD_LOGIC; 
  signal NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_PIT_I1_pit_toggle_i : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_PIT_I1_pit_toggle_i_not0001 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_written_893 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_PIT_I1_reload_894 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_896 : STD_LOGIC;
 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Out1_897 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_loop_Bit : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_0_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_3_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_3_not0001 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_5_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_6_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error_905 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error_906 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_926 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_and0000 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_previous_RX_928 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_recycle : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_0_not0001 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_1_932 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_933 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_or0000 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected_0_and0000 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_954 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_mux0000 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_not0001 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_TX_957 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_TX_and0000 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_962 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_and0000 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_div16 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_01 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_0123 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_23 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_45 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_4567 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_67 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_Out : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_serial_Data_986 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_990 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_and0000 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_993 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_and0000 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_995 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_or0000 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_16_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_17_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_3_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_IRQ : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_IRQ_mux0000 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_READ_CISR_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_has_fast_3_1035 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_has_fast_4_1036 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N11 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N13 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N15 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N17 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N19 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N21 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N23 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N25 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N27 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N29 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N3 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N31 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N33 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N35 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N37 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N39 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N41 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N43 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N45 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N47 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N49 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N5 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N51 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N53 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N55 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N7 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N9 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_16_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_17_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_3_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_16_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_17_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_3_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_16_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_17_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_3_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_16_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_16_or0000 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_17_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_17_or0000 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_3_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_3_or0000_1091 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_0_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_1_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_do_fast_ack_1095 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_do_fast_ack_mux0000_1096 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_fast_state_FSM_FFd1_1097 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_fast_state_FSM_FFd1_In : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_fast_state_FSM_FFd2_1099 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_fast_state_FSM_FFd2_In_1100 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_fast_state_cmp_eq0001 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_has_fast1 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_mux_res_0_0_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_mux_res_0_4_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_write_ctrl_1121 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_write_ctrl1_1122 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_rx_frame_error : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_rx_overrun_error : STD_LOGIC; 
  signal U0_iomodule_0_N0 : STD_LOGIC; 
  signal U0_iomodule_0_N1 : STD_LOGIC; 
  signal U0_iomodule_0_N2 : STD_LOGIC; 
  signal U0_iomodule_0_N6 : STD_LOGIC; 
  signal U0_iomodule_0_gpo1_write : STD_LOGIC; 
  signal U0_iomodule_0_intc_write_ciar_1130 : STD_LOGIC; 
  signal U0_iomodule_0_intc_write_cier_1131 : STD_LOGIC; 
  signal U0_iomodule_0_intc_write_cimr : STD_LOGIC; 
  signal U0_iomodule_0_lmb_reg_read_1139 : STD_LOGIC; 
  signal U0_iomodule_0_lmb_reg_read_Q_1140 : STD_LOGIC; 
  signal U0_iomodule_0_lmb_reg_read_and00001_1141 : STD_LOGIC; 
  signal U0_iomodule_0_lmb_reg_write_1142 : STD_LOGIC; 
  signal U0_iomodule_0_lmb_reg_write_and00001 : STD_LOGIC; 
  signal U0_iomodule_0_pit1_write_ctrl : STD_LOGIC; 
  signal U0_iomodule_0_pit1_write_preload : STD_LOGIC; 
  signal U0_iomodule_0_uart_status_read : STD_LOGIC; 
  signal U0_iomodule_0_uart_tx_write : STD_LOGIC; 
  signal U0_microblaze_0_mdm_bus_Dbg_Shift : STD_LOGIC; 
  signal U0_microblaze_0_mdm_bus_Dbg_TDO : STD_LOGIC; 
  signal U0_microblaze_0_mdm_bus_Debug_Rst : STD_LOGIC; 
  signal U0_microblaze_I_LOCKSTEP_Master_Out_2_Q : STD_LOGIC; 
  signal U0_microblaze_I_LOCKSTEP_Master_Out_5_Q : STD_LOGIC; 
  signal U0_microblaze_I_LOCKSTEP_Master_Out_9_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_EX_CarryIn_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_alu_AddSub_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_invert_result : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_maintain_sign_n : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_control_carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op2_Reg_1381 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op2_Reg_1387 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op2_Reg_1393 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op2_Reg_1405 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op2_Reg_1411 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op2_Reg_1417 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op2_Reg_1423 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op2_Reg_1429 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op2_Reg_1435 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op2_Reg_1441 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op2_Reg_1447 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op2_Reg_1453 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op2_Reg_1459 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op2_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_normal_piperun : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_pc_write_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_data_Write_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_data_Write_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_data_Write_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_data_Write_High : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_data_Write_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_data_Write_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_data_Write_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_data_Write_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_data_Write_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_data_Write_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_data_Write_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_data_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_reg1_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_reg1_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_reg2_Data_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_reg2_Data_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_1_1846 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_2_1847 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_16_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_msb : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_29_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_16_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Part_Of_Zero_Carry_Start_rt_1950 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Carry_Select : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Compare_Instr_2155 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Compare_Instr_mux0002 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Dbg_Clean_Stop_0_not0001 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_EX_First_Cycle_0_or0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_MSR_Carry_2167 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N14 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N17 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N20 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N21 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N23 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N5 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N56 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N67 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N7 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_of_Valid_early : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Prefetch_Reset : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_N_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_i11_2190 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_0_and0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16_0_mux0000_2198 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8_0_mux0000_2200 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Carry_In_2201 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_0_mux0000_2205 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Unsigned_Op_2206 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Unsigned_Op_mux0001 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_New_Carry_MUXCY_rt_2208 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_clean_iReady_MuxCY_rt_2209 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Valid_Instr_2210 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Valid_Instr_or0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Write_DIV_result_0_or0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_active_wakeup_0_and0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I_1_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I_1_11_2218 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_break_Pipe_i_0_or00001 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_buffer_Full : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_0_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clr_NM_BRK : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_II : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_Select : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I_2231 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I_or0000_2232 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_delay_slot_jump : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i_0_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i_0_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_dready_Valid : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I_0_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_0_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_0_mux000034 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_0_mux0000341_2244 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_0_mux00006_2245 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_0_not0001 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1st_cycle_0_not0001 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ext_nm_brk_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force1_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_DI1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_DI2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val1_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val2_N : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val2_n_i_2258 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_jump1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_jump2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_0_and0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_n : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_0_mux0000_2267 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_0_or0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I_0_mux0000_2282 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_0_mux0000_2284 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_0_not0001 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I_0_mux0000_2287 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_Carry1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_Carry2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_carry3_sel : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_0_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first_mux000222_2296 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first_mux000233_2297 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first_mux000242 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_0_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_0_not0001 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_0_and0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_0_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_0_not0001 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i_0_mux0000_2309 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_2310 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_mux0001 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_not0001 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_Select : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_without_dready : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_mbar_decode : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_2_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_2_2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i_0_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_res_forward1_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_res_forward1_2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_res_forward1_3 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_res_forward2_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_res_forward2_2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_res_forward2_3 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_0_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_0_not0001_2332 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_0_or0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_BIP_I_0_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_n : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_select_ALU_Carry_0_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I_0_mux0000_2341 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i_0_and0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i_0_or0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sub_Carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_0_or00001 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2nd_cycle_0_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_0_and0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_II : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_0_and0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_2nd_cycle_0_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_2nd_cycle_0_not0001 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_ALU_Carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_DI : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_DI_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_S : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_S_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_0_and0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_0_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_0_mux000017_2383 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_0_mux00006_2384 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux0000100 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux00001001_2388 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux000029_2389 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux000047_2390 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_I_S : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Valid_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Valid_Reg_0_and0000_2393 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing_0_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Command_Reg_En : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Command_Reg_En_cmp_eq00002 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Dbg_Wakeup_2399 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Debug_capture_info : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Debug_of_brki_hit : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Full_32_bit_2402 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Full_32_bit_1_2403 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Instr_Insert_Reg_En_1_2404 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Instr_Insert_Reg_En_cmp_eq00001 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_1_rt_2408 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_2_rt_2410 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_3_rt_2412 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_4_rt_2414 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_5_rt_2416 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_6_rt_2418 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_7_rt_2420 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_10_2423 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_11_2424 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_5_f6_2425 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_6_f5_2426 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_7_2427 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_7_f5_2428 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_8_2429 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_81_2430 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_9_2431 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_9_f5_2432 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_10_2433 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_101_2434 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_102_2435 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_103_2436 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_10_f5_2437 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_10_f51 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_10_f52 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_11_2440 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_111_2441 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_112_2442 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_113_2443 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_114_2444 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_115_2445 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_11_f5_2446 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_12_2447 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_121_2448 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_122_2449 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_123_2450 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_13_2451 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_5_f8_2452 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_6_f7_2453 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_7_f6_2454 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_7_f7_2455 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_8_f5_2456 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_8_f6_2457 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_8_f61 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_9_2459 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_9_f5_2460 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_9_f51 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_9_f52 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_9_f6_2463 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_10_2464 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_3_2465 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_4_2466 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_6_f6_2467 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_7_f5_2468 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_7_f51 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_8_2470 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_81_2471 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_8_f5_2472 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_9_2473 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_91_2474 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_92_2475 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_N0 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_N16 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_N4 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr2_TCK_2479 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_2480 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_inv : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_or0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_or000015_2483 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_or00007_2484 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Shift_inv : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_TDO29_2526 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_TDO29_SW0 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_TDO29_SW01_2528 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_TDO84_2529 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_TDO_Status_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_1_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_2_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_3_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_4_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_5_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_6_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_7_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_0_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_1_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_2_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_3_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_4_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_5_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_6_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_7_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_The_First_BreakPoints_MUXCY_Post_rt_2546 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_1_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_2_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_3_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_4_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_5_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_6_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_7_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_8_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_clear_2557 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_clear_or0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_2559 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_TClk_2560 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_and0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_0_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_3_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_4_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_5_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_8_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_10_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_11_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_12_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_13_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_14_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_15_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_not0001 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_17_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_18_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_19_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_1_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_20_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_21_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_22_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_23_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_24_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_25_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_26_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_27_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_28_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_28_mux00001_2611 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_28_mux00002_2612 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_29_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_29_mux00001_2615 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_29_mux00002_2616 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_2_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_30_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_31_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_32_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_3_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_4_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_5_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_6_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_7_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_8_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_9_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_brki_hit_1_2672 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_brki_hit_inv : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_0_and0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_delay_slot_instr_2678 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_TClk_2679 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_hold_2681 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_hold_or0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i_2683 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i_and0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_2685 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_and0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_new_dbg_instr_CLK_2687 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_new_dbg_instr_shifting_CLK_2688 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_no_sleeping : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_TClk_2690 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_hold_2692 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_hold_or0000_2693 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i_2694 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i_and0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_point_hit_2708 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_2709 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_2710 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_and0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_2712 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_1_2713 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_and0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_running_clock_2716 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_running_clock_1_2717 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample_1_ren_0_2720 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample_1_ren_1_2721 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample_1_ren_2_2722 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample_1_ren_3_2723 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample_1_ren_4_2724 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample_1_ren_5_2725 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_1_1_2731 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_CPU : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_CPU_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_CPU_11_2773 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_CPU_2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_CPU_21_2775 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N_2776 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N_mux0001 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_TClk_2778 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count_not0001 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sleep_1_2782 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_dbg_exec_2783 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd_2784 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd_and0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_2786 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_mux0000 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_not0001_2788 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_0_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_16_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_17_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_18_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_19_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_20_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_22_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_23_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_24_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_25_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_27_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_stop_CPU_1_2800 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_stopping_allowed_2801 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_0_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_10_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_11_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_14_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_15_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_1_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_2_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_3_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_4_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_5_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_6_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_7_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_8_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_9_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_which_pc : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_sel_muxb : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_LWX_SWX_Carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_LWX_SWX_Write_Carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_MTSMSR_Write : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_alu_Carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_bip_Active : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_branch_with_delay : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_carry_In : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_enable_Interrupt : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_enable_Interrupt_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_enable_Interrupts : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_imm_Instr : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_jump : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_mem_Strobe : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_new_Carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_ok_To_Stop : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_pc_Incr : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_reg_Test_Equal : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_reg_Test_Equal_N : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_reg_Write_dbg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_reg_neg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_reg_zero : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_res_Forward1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_res_Forward2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_reset_temp_2977 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_set_BIP : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_write_Carry : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_2_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3697_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3698_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3699_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3700_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3701_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3702_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3703_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3704_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3705_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3706_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3707_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3708_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3709_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3710_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3711_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3712_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3713_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3714_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3715_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3716_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3717_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3718_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3719_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3720_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3721_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3722_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3723_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3724_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3725_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3726_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3727_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3728_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_abus : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_TDO_i90_225 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_TDO_i462_224 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_TDO_i461_223 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_TDO_i46 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_TDO_i282_221 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_TDO_i281_220 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_TDO_i28 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_TDO_i2051_218 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_TDO_i205 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_and0000 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_SEL_inv : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Old_MDM_SEL : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_N8 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_N23 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_N22 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_N20 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_N14 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_N12 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_N1 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_3_182 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_26_181 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_10_180 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_not0001 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001_6_43 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001_6_14_175 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001_6_12_174 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001_4_43 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001_4_14_170 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001_4_12_169 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_and0000 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync_detected_and000012_146 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync_detected : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shifting_Data2_143 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shifting_Data13_142 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_set_Ext_BRK_136 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_local_sel_n3 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_local_sel_n2 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_local_sel_n1 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_local_sel_n0 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_local_sel_n : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd_n : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_config_TDO_2 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_config_TDO_1 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_and0000 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3_XORCY_I_rt_85 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2_Used_MuxCY_MUXCY_L_I_rt_84 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1_Used_MuxCY_MUXCY_L_I_rt_83 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0_Used_MuxCY_MUXCY_L_I_rt_82 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3_XORCY_I_rt_70 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2_Used_MuxCY_MUXCY_L_I_rt_69 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1_Used_MuxCY_MUXCY_L_I_rt_68 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0_Used_MuxCY_MUXCY_L_I_rt_67 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_TDO_and0000 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result_4_2_61 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result_4_1_60 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_N3 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_N10 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_ID_TDO_2 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_ID_TDO_1 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Debug_SYS_Rst_i_and0000 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift9_29 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift8_28 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift7_27 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift6_26 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift5_25 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift4_24 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift3_23 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift2_22 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift14_21 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift13_20 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift12_19 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift11_18 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift10_17 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift1_16 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_9_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_311_13 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_31_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_30_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_3_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_2611_9 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_261_8 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_26_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_25_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_2_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_1011_4 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_101_3 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_10_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_1_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_0_Q : STD_LOGIC; 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_MUXCY_X_LO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_0_SRLC16E_I_Use_unisim_MB_SRL16CE_I1_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_1_buffer_Addr_MUXCY_L_LO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT4_Target_ADDR_LOW_ADDR_OUT_LEFT_I_O_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT4_Target_ADDR_LOW_ADDR_OUT_RIGHT_I_O_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar3_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar1_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar2_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar6_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar4_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar5_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar7_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar8_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar11_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar9_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar10_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar12_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar13_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar16_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar14_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar15_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar17_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar18_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar21_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar19_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar20_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar24_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar22_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar23_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar25_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar26_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_Debug_mdm_0_Use_Spartan3_BSCAN_SPARTAN3_I_SEL1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_Debug_mdm_0_BUFG_DRCK1_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_Debug_mdm_0_MDM_Core_I1_Use_UART_TX_Buffer_Empty_FDRE_Q_UNCONNECTED : STD_LOGIC; 
  signal U0_dlmb_LMB_ReadDBus : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_dlmb_M_ABus : STD_LOGIC_VECTOR ( 29 downto 0 ); 
  signal U0_dlmb_M_BE : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_dlmb_M_DBus : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_dlmb_Sl_Ready : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_dlmb_port_BRAM_Din : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_dlmb_port_BRAM_WEN : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_ilmb_M_ABus : STD_LOGIC_VECTOR ( 29 downto 17 ); 
  signal U0_ilmb_port_BRAM_Din : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Clk_En_I : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry : STD_LOGIC_VECTOR ( 32 downto 1 ); 
  signal U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_PIT_I1_count : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Clk_En_I : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel : STD_LOGIC_VECTOR ( 8 downto 1 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_sum_cnt : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intc_cipr : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_varindex0000 : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt : STD_LOGIC_VECTOR ( 17 downto 16 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal U0_iomodule_0_lmb_abus_Q : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_iomodule_0_write_data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_microblaze_0_mdm_bus_Dbg_Reg_En : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in0 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in1 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in2 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in3 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in4 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in5 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in6 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in0 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in1 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in2 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in3 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in4 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in5 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in6 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_low_addr_i : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry : STD_LOGIC_VECTOR ( 32 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_new_Value_I : STD_LOGIC_VECTOR ( 29 downto 29 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II : STD_LOGIC_VECTOR ( 30 downto 28 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_we_Bits : STD_LOGIC_VECTOR ( 29 downto 29 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry : STD_LOGIC_VECTOR ( 29 downto 18 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_zero_CI : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i : STD_LOGIC_VECTOR ( 28 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1 : STD_LOGIC_VECTOR ( 31 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Dbg_Clean_Stop : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_EX_First_Cycle : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack_mux0003 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Carry : STD_LOGIC_VECTOR ( 3 downto 2 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_S_I : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_mux0001 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16 : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8 : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Oper : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_active_wakeup : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_break_Pipe_i : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_decode_I : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_is_sleep : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_old_IE_value : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_BIP_I : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_delay : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_select_ALU_Carry : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2nd_cycle : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_NM_Break : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_2nd_cycle : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_mux0003 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Result : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg : STD_LOGIC_VECTOR ( 32 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg : STD_LOGIC_VECTOR ( 32 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_brki_hit : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_1 : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert1_wg_cy : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert1_wg_lut : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain : STD_LOGIC_VECTOR ( 31 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_wb_read_imm_reg_1_i : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Op1_Low : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_PC_EX_i : STD_LOGIC_VECTOR ( 29 downto 17 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_PC_OF : STD_LOGIC_VECTOR ( 29 downto 17 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_alu_Op : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read : STD_LOGIC_VECTOR ( 31 downto 16 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_imm_Value : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Addr : STD_LOGIC_VECTOR ( 31 downto 30 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_reset_vec : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_rx_Data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_Sl_rdDBus : STD_LOGIC_VECTOR ( 31 downto 24 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr : STD_LOGIC_VECTOR ( 7 downto 7 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_4 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sel_n_delay : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_Din : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_DOut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_sum_A : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_addr_cy : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_sum_A : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_addr_cy : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result : STD_LOGIC_VECTOR ( 4 downto 0 ); 
begin
  INTC_IRQ <= NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_IRQ;
  PIT1_Toggle <= NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_PIT_I1_pit_toggle_i;
  FIT1_Toggle <= NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_FIT_I1_toggle_i;
  GPI1_Interrupt <= NlwRenamedSig_OI_GPI1_Interrupt;
  PIT1_Interrupt <= NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_PIT_I1_pit_interrupt_i;
  UART_Tx <= U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_TX_957;
  GPO1(31) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(31);
  GPO1(30) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(30);
  GPO1(29) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(29);
  GPO1(28) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(28);
  GPO1(27) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(27);
  GPO1(26) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(26);
  GPO1(25) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(25);
  GPO1(24) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(24);
  GPO1(23) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(23);
  GPO1(22) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(22);
  GPO1(21) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(21);
  GPO1(20) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(20);
  GPO1(19) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(19);
  GPO1(18) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(18);
  GPO1(17) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(17);
  GPO1(16) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(16);
  GPO1(15) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(15);
  GPO1(14) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(14);
  GPO1(13) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(13);
  GPO1(12) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(12);
  GPO1(11) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(11);
  GPO1(10) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(10);
  GPO1(9) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(9);
  GPO1(8) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(8);
  GPO1(7) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(7);
  GPO1(6) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(6);
  GPO1(5) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(5);
  GPO1(4) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(4);
  GPO1(3) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(3);
  GPO1(2) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(2);
  GPO1(1) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(1);
  GPO1(0) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(0);
  XST_GND : GND
    port map (
      G => NlwRenamedSig_OI_GPI1_Interrupt
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_7_I_Part_Of_Zero_Detect : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_zero_CI(7),
      DI => U0_microblaze_I_MicroBlaze_Core_I_reg_Test_Equal_N,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero(7),
      LO => U0_microblaze_I_MicroBlaze_Core_I_reg_zero
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_6_I_Part_Of_Zero_Detect : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_zero_CI(6),
      DI => U0_microblaze_I_MicroBlaze_Core_I_reg_Test_Equal_N,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero(6),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_zero_CI(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_5_I_Part_Of_Zero_Detect : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_zero_CI(5),
      DI => U0_microblaze_I_MicroBlaze_Core_I_reg_Test_Equal_N,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero(5),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_zero_CI(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_4_I_Part_Of_Zero_Detect : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_zero_CI(4),
      DI => U0_microblaze_I_MicroBlaze_Core_I_reg_Test_Equal_N,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero(4),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_zero_CI(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_3_I_Part_Of_Zero_Detect : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_zero_CI(3),
      DI => U0_microblaze_I_MicroBlaze_Core_I_reg_Test_Equal_N,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero(3),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_zero_CI(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_2_I_Part_Of_Zero_Detect : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_zero_CI(2),
      DI => U0_microblaze_I_MicroBlaze_Core_I_reg_Test_Equal_N,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero(2),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_zero_CI(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_1_I_Part_Of_Zero_Detect : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_zero_CI(1),
      DI => U0_microblaze_I_MicroBlaze_Core_I_reg_Test_Equal_N,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero(1),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_zero_CI(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_0_I_Part_Of_Zero_Detect : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_zero_CI(0),
      DI => U0_microblaze_I_MicroBlaze_Core_I_reg_Test_Equal_N,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_zero_CI(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Part_Of_Zero_Carry_Start : MUXCY_L
    port map (
      CI => N1,
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Part_Of_Zero_Carry_Start_rt_1950,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_zero_CI(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(31),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(31),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_dlmb_M_DBus(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(31),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(31),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(30),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(30),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_dlmb_M_DBus(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(30),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(30),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(29),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(29),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_dlmb_M_DBus(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(29),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(29),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(28),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(28),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_dlmb_M_DBus(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(28),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(28),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(27),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(27),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_dlmb_M_DBus(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(27),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(27),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(26),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(26),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_dlmb_M_DBus(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(26),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(26),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(25),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(25),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_dlmb_M_DBus(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(25),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(25),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(24),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(24),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_dlmb_M_DBus(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(24),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(24),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(23),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(23),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(23),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(23),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(22),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(22),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(22),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(22),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(21),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(21),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(21),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(21),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(20),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(20),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(20),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(20),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(19),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(19),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(19),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(19),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(18),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(18),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(18),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(18),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(17),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(17),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(17),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(17),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(16),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(16),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(16),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(16),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(15),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(15),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(15),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(15),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(14),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(14),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(14),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(14),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(13),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(13),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(13),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(13),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(12),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(12),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(12),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(12),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(11),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(11),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(11),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(11),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(10),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(10),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(10),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(10),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(9),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(9),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(9),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(9),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(8),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(8),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(8),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(8),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(7),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(7),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(7),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(7),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(6),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(6),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(6),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(6),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(5),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(5),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(5),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(5),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(4),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(4),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(4),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(4),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(3),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(3),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(3),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(3),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(2),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(2),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(2),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(2),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(1),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(1),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(1),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(1),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(0),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_data_Write_Low,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_reg1_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg1_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(0),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_data_Write_High,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_reg1_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_Using_LUT4_Data_Write_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_data_Write_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_data_Write_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_Using_LUT4_Reg1_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_reg1_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_reg1_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(0),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_Low_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_reg2_Data_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High : 
RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(0),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_Using_LUT4_RAM16x1D_Reg2_High_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_reg2_Data_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_Using_LUT4_Reg2_Mux : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_reg2_Data_Low,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_reg2_Data_High,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_reg_neg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_Using_LUT4_1_Both_PC_and_MSR_Op1_Mux2_2 : 
LUT4
    generic map(
      INIT => X"CAC0"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_carry,
      I1 => NlwRenamedSig_OI_GPI1_Interrupt,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      I3 => N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_Using_LUT4_2_Upper_Part_Exc_Addr_Bit_Is_0_Op2_Mux2_2 : 
LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(15),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_Using_LUT4_2_Upper_Part_Exc_Addr_Bit_Is_0_Op2_Mux2_2 : 
LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(14),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(14),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_Using_LUT4_2_Upper_Part_Exc_Addr_Bit_Is_0_Op2_Mux2_2 : 
LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(14),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(13),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(13),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_Using_LUT4_2_Upper_Part_Exc_Addr_Bit_Is_0_Op2_Mux2_2 : 
LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(13),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(12),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(12),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Using_LUT4_2_Upper_Part_Exc_Addr_Bit_Is_0_Op2_Mux2_2 : 
LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(12),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(11),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(11),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_Using_LUT4_2_Upper_Part_Exc_Addr_Bit_Is_0_Op2_Mux2_2 : 
LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(11),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(10),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Using_LUT4_2_Upper_Part_Exc_Addr_Bit_Is_0_Op2_Mux2_2 : 
LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(10),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(9),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_Using_LUT4_2_Upper_Part_Exc_Addr_Bit_Is_0_Op2_Mux2_2 : 
LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(8),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(8),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_Using_LUT4_2_Upper_Part_Exc_Addr_Bit_Is_0_Op2_Mux2_2 : 
LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(8),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(7),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(7),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_Using_LUT4_2_Upper_Part_Exc_Addr_Bit_Is_0_Op2_Mux2_2 : 
LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(7),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(6),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(6),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_Using_LUT4_2_Upper_Part_Exc_Addr_Bit_Is_0_Op2_Mux2_2 : 
LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(6),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_Using_LUT4_2_Upper_Part_Exc_Addr_Bit_Is_0_Op2_Mux2_2 : 
LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_Using_LUT4_2_Upper_Part_Exc_Addr_Bit_Is_0_Op2_Mux2_2 : 
LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_Using_LUT4_2_Upper_Part_Exc_Addr_Bit_Is_0_Op2_Mux2_2 : 
LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_Using_LUT4_2_Upper_Part_Exc_Addr_Bit_Is_0_Op2_Mux2_2 : 
LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_Using_LUT4_2_Upper_Part_Exc_Addr_Bit_Is_0_Op2_Mux2_2 : 
LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(23),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(23),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(23),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_Using_LUT4_2_Lower_Part_Op2_Mux2_2 : 
LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(7),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op2_Reg_1423,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(22),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(22),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(22),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_Using_LUT4_2_Lower_Part_Op2_Mux2_2 : 
LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(6),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op2_Reg_1417,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(21),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(21),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(21),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_Using_LUT4_2_Lower_Part_Op2_Mux2_2 : 
LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op2_Reg_1411,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(20),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(20),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(20),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_Using_LUT4_2_Lower_Part_Op2_Mux2_2 : 
LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op2_Reg_1405,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(19),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(19),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(19),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_Using_LUT4_2_Lower_Part_Op2_Mux2_2 : 
LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op2_Reg_1393,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(18),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(18),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(18),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_Using_LUT4_2_Lower_Part_Op2_Mux2_2 : 
LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op2_Reg_1387,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(17),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(17),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(17),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_Using_LUT4_2_Lower_Part_Op2_Mux2_2 : 
LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op2_Reg_1381,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(16),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(16),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_Using_LUT4_1_Only_PC_Op1_Mux2_2 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_Using_LUT4_2_Lower_Part_Op2_Mux2_2 : 
LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(26),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(26),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Using_LUT4_1_Both_PC_and_MSR_Op1_Mux2_2 : 
LUT4
    generic map(
      INIT => X"CAC0"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(26),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      I3 => N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Using_LUT4_2_Lower_Part_Op2_Mux2_2 : 
LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(10),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op2_Reg_1441,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(27),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(27),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Using_LUT4_1_Both_PC_and_MSR_Op1_Mux2_2 : 
LUT4
    generic map(
      INIT => X"CAC0"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(27),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      I3 => N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Using_LUT4_2_Lower_Part_Op2_Mux2_2 : 
LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(11),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op2_Reg_1447,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(28),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(28),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Using_LUT4_1_Both_PC_and_MSR_Op1_Mux2_2 : 
LUT4
    generic map(
      INIT => X"CAC0"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_bip_Active,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(28),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      I3 => N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Using_LUT4_2_Lower_Part_Op2_Mux2_2 : 
LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(12),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op2_Reg_1453,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Op1_Low(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(31),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(31),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_Using_LUT4_1_Both_PC_and_MSR_Op1_Mux2_2 : 
LUT4
    generic map(
      INIT => X"CAC0"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => NlwRenamedSig_OI_GPI1_Interrupt,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      I3 => N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_Using_LUT4_2_Lower_Part_Op2_Mux2_2 : 
LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(15),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Op1_Low(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(30),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(30),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_Using_LUT4_1_Both_PC_and_MSR_Op1_Mux2_2 : 
LUT4
    generic map(
      INIT => X"CAC0"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_enable_Interrupt_i,
      I1 => NlwRenamedSig_OI_GPI1_Interrupt,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      I3 => N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_Using_LUT4_2_Lower_Part_Op2_Mux2_2 : 
LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(14),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op2_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_29_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(29),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(29),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Using_LUT4_1_Both_PC_and_MSR_Op1_Mux2_2 : 
LUT4
    generic map(
      INIT => X"CAC0"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_carry,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(29),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      I3 => N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Using_LUT4_2_Lower_Part_Op2_Mux2_2 : 
LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(13),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op2_Reg_1459,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(25),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(25),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Using_LUT4_1_Both_PC_and_MSR_Op1_Mux2_2 : 
LUT4
    generic map(
      INIT => X"CAC0"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(25),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      I3 => N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Using_LUT4_2_Lower_Part_Op2_Mux2_2 : 
LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(9),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op2_Reg_1435,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Using_LUT4_1_Op1_Mux2_1 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(24),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(24),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Using_LUT4_1_Both_PC_and_MSR_Op1_Mux2_2 : 
LUT4
    generic map(
      INIT => X"CAC0"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(24),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC,
      I3 => N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Using_LUT4_1_Op1_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_Reg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_SPR,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Using_LUT4_2_Lower_Part_Op2_Mux2_2 : 
LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(8),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Using_LUT4_2_Op2_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op2_Reg_1429,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op2_Imm,
      S => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg_1 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg_2 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg_3 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg_4 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg_5 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(5),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg_6 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(6),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg_7 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(7),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg_8 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(8),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg_9 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(9),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg_10 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(10),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg_11 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(11),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg_12 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(12),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg_13 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(13),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg_14 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(14),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg_15 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(15),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_imm_Reg(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT4_Last_Bit_Pre_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(1),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Unsigned_Op_2206,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_maintain_sign_n,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_invert_result
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT4_Last_Bit_I_ALU_LUT_1 : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_alu_AddSub_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT4_Last_Bit_I_ALU_LUT_2 : LUT4
    generic map(
      INIT => X"FA0A"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_maintain_sign_n,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_alu_AddSub_1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT4_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT4_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_invert_result,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_alu_Carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT4_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_invert_result,
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(31),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Op1_Low(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(31),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(32),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(32),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_alu_AddSub,
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Addr(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(30),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Op1_Low(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(30),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(31),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(31),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_alu_AddSub,
      O => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Addr(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(29),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_29_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(29),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(30),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(30),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(28),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(28),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(28),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(29),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(29),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(27),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(27),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(27),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(28),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(28),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(26),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(26),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(26),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(27),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(27),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(25),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(25),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(25),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(26),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(26),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(24),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(24),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(25),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(25),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(23),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(23),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(23),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(24),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(24),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(22),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(22),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(22),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(23),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(23),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(21),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(21),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(21),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(22),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(22),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(20),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(20),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(20),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(21),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(21),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(19),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(19),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(19),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(20),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(20),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(18),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(18),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(18),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(19),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(19),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(17),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(17),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(17),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(18),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(18),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(16),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(16),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(17),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(17),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(15),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(15),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(15),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(16),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(16),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(14),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(14),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(14),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(15),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(15),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(13),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(13),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(13),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(14),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(14),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(12),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(12),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(12),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(13),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(13),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(11),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(11),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(11),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(12),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(12),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(10),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(11),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(11),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(9),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(9),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(9),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(10),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(10),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(8),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(8),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(8),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(9),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(9),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(7),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(7),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(7),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(8),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(8),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(6),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(6),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(6),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(7),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(7),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(6),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(6),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(4),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(5),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(5),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(3),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(4),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(4),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(3),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(3),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_I_ALU_LUT : LUT4
    generic map(
      INIT => X"A678"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(2),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_Using_FPGA_LUT4_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(2),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_CarryIn_MUXCY : MUXCY_L
    port map (
      CI => NlwRenamedSig_OI_GPI1_Interrupt,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_EX_CarryIn_I,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_control_carry,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_alu_carry(32)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_carry_In,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_carry_In,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_EX_CarryIn_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_alu_carry_select_LUT : LUT3
    generic map(
      INIT => X"00"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_carry_In,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_carry_In,
      I2 => N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_control_carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(31),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Op1_Low(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Op1_Low(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Op1_Low(1),
      I2 => NlwRenamedSig_OI_GPI1_Interrupt,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(30),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Op1_Low(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_29_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Op1_Low(0),
      I2 => NlwRenamedSig_OI_GPI1_Interrupt,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(29),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_29_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(28),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_29_Q,
      I2 => NlwRenamedSig_OI_GPI1_Interrupt,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(28),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(28),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(27),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(28),
      I2 => NlwRenamedSig_OI_GPI1_Interrupt,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(27),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(27),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(26),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(27),
      I2 => NlwRenamedSig_OI_GPI1_Interrupt,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(26),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(26),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(25),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(26),
      I2 => NlwRenamedSig_OI_GPI1_Interrupt,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(25),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(25),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(25),
      I2 => NlwRenamedSig_OI_GPI1_Interrupt,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(24),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(23),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      I2 => NlwRenamedSig_OI_GPI1_Interrupt,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(23),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(23),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(22),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(23),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_16_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(22),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(22),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(21),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(22),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_16_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(21),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(21),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(20),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(21),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_16_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(20),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(20),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(19),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(20),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_16_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(19),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(19),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(18),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(19),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_16_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(18),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(18),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(17),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(18),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_16_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(17),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(17),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(16),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(17),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_16_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(16),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(16),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(15),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(16),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_16_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(15),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(14),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(14),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(14),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(13),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(14),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(13),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(13),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(12),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(13),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(12),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(12),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(11),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(12),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(11),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(11),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(11),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(10),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(9),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(10),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(9),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(8),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(8),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(8),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(7),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(8),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(7),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(7),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(6),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(7),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(6),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(6),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(6),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_msb,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => NlwRenamedSig_OI_GPI1_Interrupt,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Addr(31),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(31),
      I2 => N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(31),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => NlwRenamedSig_OI_GPI1_Interrupt,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Addr(30),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(30),
      I2 => N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(30),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => NlwRenamedSig_OI_GPI1_Interrupt,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(29),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(29),
      I2 => N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(29),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => NlwRenamedSig_OI_GPI1_Interrupt,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(28),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(28),
      I2 => N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(28),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => NlwRenamedSig_OI_GPI1_Interrupt,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(27),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(27),
      I2 => N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(27),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => NlwRenamedSig_OI_GPI1_Interrupt,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(26),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(26),
      I2 => N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(26),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => NlwRenamedSig_OI_GPI1_Interrupt,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(25),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(25),
      I2 => N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(25),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => NlwRenamedSig_OI_GPI1_Interrupt,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(24),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(24),
      I2 => N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(24),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => NlwRenamedSig_OI_GPI1_Interrupt,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(23),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(23),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_16_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(23),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => NlwRenamedSig_OI_GPI1_Interrupt,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(22),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(22),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_16_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(22),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => NlwRenamedSig_OI_GPI1_Interrupt,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(21),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(21),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_16_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(21),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => NlwRenamedSig_OI_GPI1_Interrupt,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(20),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(20),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_16_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(20),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => NlwRenamedSig_OI_GPI1_Interrupt,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(19),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(19),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_16_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(19),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => NlwRenamedSig_OI_GPI1_Interrupt,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(18),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(18),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_16_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(18),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => NlwRenamedSig_OI_GPI1_Interrupt,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(17),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(17),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_16_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(17),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => NlwRenamedSig_OI_GPI1_Interrupt,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(16),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(16),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_16_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(16),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => NlwRenamedSig_OI_GPI1_Interrupt,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(15),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_Q,
      I3 => U0_dlmb_LMB_ReadDBus(15),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => NlwRenamedSig_OI_GPI1_Interrupt,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(14),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(14),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_Q,
      I3 => U0_dlmb_LMB_ReadDBus(14),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => NlwRenamedSig_OI_GPI1_Interrupt,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(13),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(13),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_Q,
      I3 => U0_dlmb_LMB_ReadDBus(13),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => NlwRenamedSig_OI_GPI1_Interrupt,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(12),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(12),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_Q,
      I3 => U0_dlmb_LMB_ReadDBus(12),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => NlwRenamedSig_OI_GPI1_Interrupt,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(11),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(11),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_Q,
      I3 => U0_dlmb_LMB_ReadDBus(11),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => NlwRenamedSig_OI_GPI1_Interrupt,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(10),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(10),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_Q,
      I3 => U0_dlmb_LMB_ReadDBus(10),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => NlwRenamedSig_OI_GPI1_Interrupt,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(9),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_Q,
      I3 => U0_dlmb_LMB_ReadDBus(9),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => NlwRenamedSig_OI_GPI1_Interrupt,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(8),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(8),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_Q,
      I3 => U0_dlmb_LMB_ReadDBus(8),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => NlwRenamedSig_OI_GPI1_Interrupt,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(7),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(7),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_Q,
      I3 => U0_dlmb_LMB_ReadDBus(7),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => NlwRenamedSig_OI_GPI1_Interrupt,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(6),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(6),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_Q,
      I3 => U0_dlmb_LMB_ReadDBus(6),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => NlwRenamedSig_OI_GPI1_Interrupt,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_Q,
      I3 => U0_dlmb_LMB_ReadDBus(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => NlwRenamedSig_OI_GPI1_Interrupt,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_Q,
      I3 => U0_dlmb_LMB_ReadDBus(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => NlwRenamedSig_OI_GPI1_Interrupt,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_Q,
      I3 => U0_dlmb_LMB_ReadDBus(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => NlwRenamedSig_OI_GPI1_Interrupt,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_Q,
      I3 => U0_dlmb_LMB_ReadDBus(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => NlwRenamedSig_OI_GPI1_Interrupt,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_Q,
      I3 => U0_dlmb_LMB_ReadDBus(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => NlwRenamedSig_OI_GPI1_Interrupt,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_Q,
      I3 => U0_dlmb_LMB_ReadDBus(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(31),
      Q => U0_microblaze_I_local_sig_3728_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(30),
      Q => U0_microblaze_I_local_sig_3727_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(29),
      Q => U0_microblaze_I_local_sig_3726_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(28),
      Q => U0_microblaze_I_local_sig_3725_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(27),
      Q => U0_microblaze_I_local_sig_3724_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(26),
      Q => U0_microblaze_I_local_sig_3723_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(25),
      Q => U0_microblaze_I_local_sig_3722_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(24),
      Q => U0_microblaze_I_local_sig_3721_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(23),
      Q => U0_microblaze_I_local_sig_3720_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(22),
      Q => U0_microblaze_I_local_sig_3719_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(21),
      Q => U0_microblaze_I_local_sig_3718_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(20),
      Q => U0_microblaze_I_local_sig_3717_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(19),
      Q => U0_microblaze_I_local_sig_3716_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(18),
      Q => U0_microblaze_I_local_sig_3715_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(17),
      Q => U0_microblaze_I_local_sig_3714_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(16),
      Q => U0_microblaze_I_local_sig_3713_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(15),
      Q => U0_microblaze_I_local_sig_3712_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(14),
      Q => U0_microblaze_I_local_sig_3711_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(13),
      Q => U0_microblaze_I_local_sig_3710_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(12),
      Q => U0_microblaze_I_local_sig_3709_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(11),
      Q => U0_microblaze_I_local_sig_3708_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(10),
      Q => U0_microblaze_I_local_sig_3707_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(9),
      Q => U0_microblaze_I_local_sig_3706_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(8),
      Q => U0_microblaze_I_local_sig_3705_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(7),
      Q => U0_microblaze_I_local_sig_3704_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(6),
      Q => U0_microblaze_I_local_sig_3703_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(5),
      Q => U0_microblaze_I_local_sig_3702_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(4),
      Q => U0_microblaze_I_local_sig_3701_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(3),
      Q => U0_microblaze_I_local_sig_3700_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(2),
      Q => U0_microblaze_I_local_sig_3699_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(1),
      Q => U0_microblaze_I_local_sig_3698_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(0),
      Q => U0_microblaze_I_local_sig_3697_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_28_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_MTSMSR_Write,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(28),
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II(28),
      S => U0_microblaze_I_MicroBlaze_Core_I_set_BIP,
      Q => U0_microblaze_I_MicroBlaze_Core_I_bip_Active
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_we_Bits(29),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_new_Value_I(29),
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II(29),
      S => U0_microblaze_I_MicroBlaze_Core_I_write_Carry,
      Q => U0_microblaze_I_MicroBlaze_Core_I_carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_30_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_MTSMSR_Write,
      D => U0_microblaze_I_MicroBlaze_Core_I_Op1_Low(0),
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II(30),
      S => U0_microblaze_I_MicroBlaze_Core_I_enable_Interrupts,
      Q => U0_microblaze_I_MicroBlaze_Core_I_enable_Interrupt_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_pc_Incr,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_GPI1_Interrupt,
      I3 => NlwRenamedSig_OI_GPI1_Interrupt,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => NlwRenamedSig_OI_GPI1_Interrupt,
      DI => U0_microblaze_I_MicroBlaze_Core_I_pc_Incr,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => NlwRenamedSig_OI_GPI1_Interrupt,
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(29),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I3 => NlwRenamedSig_OI_GPI1_Interrupt,
      O => U0_ilmb_M_ABus(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_GPI1_Interrupt,
      I3 => NlwRenamedSig_OI_GPI1_Interrupt,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(29),
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(29),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(28),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I3 => NlwRenamedSig_OI_GPI1_Interrupt,
      O => U0_ilmb_M_ABus(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_GPI1_Interrupt,
      I3 => NlwRenamedSig_OI_GPI1_Interrupt,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(28),
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(28),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(27),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I3 => NlwRenamedSig_OI_GPI1_Interrupt,
      O => U0_ilmb_M_ABus(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_GPI1_Interrupt,
      I3 => NlwRenamedSig_OI_GPI1_Interrupt,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(27),
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(27),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(26),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I3 => NlwRenamedSig_OI_GPI1_Interrupt,
      O => U0_ilmb_M_ABus(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_GPI1_Interrupt,
      I3 => NlwRenamedSig_OI_GPI1_Interrupt,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(26),
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(26),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(25),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I3 => NlwRenamedSig_OI_GPI1_Interrupt,
      O => U0_ilmb_M_ABus(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_GPI1_Interrupt,
      I3 => NlwRenamedSig_OI_GPI1_Interrupt,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(25),
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(25),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(24),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I3 => NlwRenamedSig_OI_GPI1_Interrupt,
      O => U0_ilmb_M_ABus(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_GPI1_Interrupt,
      I3 => NlwRenamedSig_OI_GPI1_Interrupt,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(24),
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(24),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(23),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I3 => NlwRenamedSig_OI_GPI1_Interrupt,
      O => U0_ilmb_M_ABus(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_GPI1_Interrupt,
      I3 => NlwRenamedSig_OI_GPI1_Interrupt,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(23),
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(23),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(22),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I3 => NlwRenamedSig_OI_GPI1_Interrupt,
      O => U0_ilmb_M_ABus(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_GPI1_Interrupt,
      I3 => NlwRenamedSig_OI_GPI1_Interrupt,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(22),
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(22),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(21),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I3 => NlwRenamedSig_OI_GPI1_Interrupt,
      O => U0_ilmb_M_ABus(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_GPI1_Interrupt,
      I3 => NlwRenamedSig_OI_GPI1_Interrupt,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(21),
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(21),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(20),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I3 => NlwRenamedSig_OI_GPI1_Interrupt,
      O => U0_ilmb_M_ABus(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_GPI1_Interrupt,
      I3 => NlwRenamedSig_OI_GPI1_Interrupt,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(20),
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(20),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(19),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I3 => NlwRenamedSig_OI_GPI1_Interrupt,
      O => U0_ilmb_M_ABus(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_GPI1_Interrupt,
      I3 => NlwRenamedSig_OI_GPI1_Interrupt,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(19),
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(19),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(18),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I3 => NlwRenamedSig_OI_GPI1_Interrupt,
      O => U0_ilmb_M_ABus(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_GPI1_Interrupt,
      I3 => NlwRenamedSig_OI_GPI1_Interrupt,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(18),
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_xor_Sum,
      LO => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_MUXCY_X_LO_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Carry(18),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(17),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I3 => NlwRenamedSig_OI_GPI1_Interrupt,
      O => U0_ilmb_M_ABus(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_pc_write_I,
      D => U0_ilmb_M_ABus(29),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(29),
      Q => U0_microblaze_I_MicroBlaze_Core_I_PC_EX_i(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_pc_write_I,
      D => U0_ilmb_M_ABus(28),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(28),
      Q => U0_microblaze_I_MicroBlaze_Core_I_PC_EX_i(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_pc_write_I,
      D => U0_ilmb_M_ABus(27),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(27),
      Q => U0_microblaze_I_MicroBlaze_Core_I_PC_EX_i(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_pc_write_I,
      D => U0_ilmb_M_ABus(26),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(26),
      Q => U0_microblaze_I_MicroBlaze_Core_I_PC_EX_i(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_pc_write_I,
      D => U0_ilmb_M_ABus(25),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(25),
      Q => U0_microblaze_I_MicroBlaze_Core_I_PC_EX_i(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_pc_write_I,
      D => U0_ilmb_M_ABus(24),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(24),
      Q => U0_microblaze_I_MicroBlaze_Core_I_PC_EX_i(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_pc_write_I,
      D => U0_ilmb_M_ABus(23),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(23),
      Q => U0_microblaze_I_MicroBlaze_Core_I_PC_EX_i(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_pc_write_I,
      D => U0_ilmb_M_ABus(22),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(22),
      Q => U0_microblaze_I_MicroBlaze_Core_I_PC_EX_i(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_pc_write_I,
      D => U0_ilmb_M_ABus(21),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(21),
      Q => U0_microblaze_I_MicroBlaze_Core_I_PC_EX_i(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_pc_write_I,
      D => U0_ilmb_M_ABus(20),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(20),
      Q => U0_microblaze_I_MicroBlaze_Core_I_PC_EX_i(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_pc_write_I,
      D => U0_ilmb_M_ABus(19),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(19),
      Q => U0_microblaze_I_MicroBlaze_Core_I_PC_EX_i(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_pc_write_I,
      D => U0_ilmb_M_ABus(18),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(18),
      Q => U0_microblaze_I_MicroBlaze_Core_I_PC_EX_i(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_pc_write_I,
      D => U0_ilmb_M_ABus(17),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(17),
      Q => U0_microblaze_I_MicroBlaze_Core_I_PC_EX_i(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_21 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_21_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_22 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_22_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_17 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_17_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_23 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_23_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_18 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_18_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_24 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_24_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_19 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_19_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_30 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_30_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_25 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_25_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_26 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_26_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_27 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_27_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_31 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_31_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_32 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_32_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(32)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i_and0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i_2683
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_28 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_28_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sleep_1 : FD
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i(0),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sleep_1_2782
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_29 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_29_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd_and0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd_2784
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_and0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_2559
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_clear : FDRS
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_clear_or0000,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_clear_2557
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_hold : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_hold_or0000_2693,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_hold_2692
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_and0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_2685
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => N1,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_or0000,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_2480
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_reg_Write_dbg,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_hold : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_hold_or0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_hold_2681
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_mem_Strobe,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_22_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_17_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_and0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_2709
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_local_sig_2_Q,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_25_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N : FDSE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_ok_To_Stop,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N_mux0001,
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N_2776
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_running_clock : FDC
    port map (
      C => Clk,
      CLR => U0_Debug_mdm_0_update,
      D => N1,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_running_clock_2716
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_1 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_1_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_not0001_2788,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_2786
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_2 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_2_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_3 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_3_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_4 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_4_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_5 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_5_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_delay_slot_instr : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Debug_capture_info,
      D => U0_microblaze_I_MicroBlaze_Core_I_branch_with_delay,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_delay_slot_instr_2678
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_6 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_6_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_and0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_2712
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_7 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_7_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_8 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_8_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_31 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_tdi,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_9 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_9_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i_and0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i_2694
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_11 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_11_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_10 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_10_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_wb_read_imm_reg_1_i_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm(0),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_wb_read_imm_reg_1_i(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_12 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_12_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Full_32_bit : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Debug_capture_info,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm(0),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Full_32_bit_2402
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_13 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_13_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_14 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_14_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_15 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_15_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_20 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_20_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Dbg_Wakeup : FDCE
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En,
      CLR => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_no_sleeping,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(31),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Dbg_Wakeup_2399
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_1 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_2712,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_1_2713
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr2_TCK : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => N1,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_inv,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr2_TCK_2479
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_32 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(32),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(32)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(31),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(30),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(29),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(28),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(27),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(26),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(25),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(24),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(23),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(22),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(21),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(20),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(19),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(18),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(17),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(16),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(15),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(14),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(13),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(12),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(11),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(10),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(9),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(8),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(7),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(6),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(5),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(4),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(3),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(2),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(1),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(0),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_stop_CPU_1 : FD
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_stop_CPU_1_2800
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_running_clock_1 : FD
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_running_clock_2716,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_running_clock_1_2717
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_dbg_exec : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_2685,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_dbg_exec_2783
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Full_32_bit_2402,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_18_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_delay_slot_instr_2678,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_19_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_2709,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_2710
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sleep_1_2782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_27_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_brki_hit_1 : FDR
    port map (
      C => U0_Debug_mdm_0_drck,
      D => N1,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_brki_hit_inv,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_brki_hit_1_2672
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_new_dbg_instr_shifting_CLK : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Instr_Insert_Reg_En_1_2404,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_new_dbg_instr_shifting_CLK_2688
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_30 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(31),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Full_32_bit_1 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Debug_capture_info,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_wb_read_imm_reg_1_i(0),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Full_32_bit_1_2403
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample_6 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr2_TCK_2479,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Full_32_bit_1_2403,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_20_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_stop_CPU_1_2800,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_16_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_brki_hit_1_2672,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_23_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_running_clock_1_2717,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_24_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_1 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Command_Reg_En,
      CLR => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_clear_2557,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(31),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_0 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Command_Reg_En,
      CLR => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_clear_2557,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(30),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_29 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(30),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample_3 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg(0),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample_4 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg(1),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_new_dbg_instr_CLK : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample(6),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_new_dbg_instr_CLK_2687
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_TClk : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En,
      CLR => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(29),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_TClk_2679
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_28 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(29),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample_1 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_TClk_2679,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_TClk : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En,
      CLR => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(28),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_TClk_2690
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_27 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(28),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample_0 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_TClk_2690,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_26 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(27),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_25 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(26),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_24 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(25),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_TClk : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En,
      CLR => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_2559,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(24),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_TClk_2560
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_23 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(24),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample_5 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_TClk_2560,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_TClk : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En,
      CLR => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_2786,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(23),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_TClk_2778
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_22 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(23),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample_2 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_TClk_2778,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(30),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_8_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(27),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_5_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(26),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_4_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(25),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_3_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(22),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_0_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_21 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(22),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample_1_ren_5 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample(5),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample_1_ren_5_2725
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample_1_ren_4 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample(4),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample_1_ren_4_2724
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample_1_ren_3 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample(3),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample_1_ren_3_2723
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample_1_ren_2 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample(2),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample_1_ren_2_2722
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample_1_ren_1 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample(1),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample_1_ren_1_2721
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample_1_ren_0 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample(0),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample_1_ren_0_2720
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_20 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(21),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_i,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_0_and0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_19 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(20),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_1_0 : FD
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit(0),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_1(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_18 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(19),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_1(0),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_0_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_17 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(18),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_16 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(17),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_15 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(16),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_14 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(15),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_13 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(14),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_12 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(13),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_11 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(12),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_10 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(11),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_9 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(10),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_8 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(9),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(8),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(7),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(6),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(5),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(4),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(3),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(2),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_2480,
      D => U0_Debug_mdm_0_tdi,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_2480,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(31),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_2480,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(30),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_2480,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(29),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_2480,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(28),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_2480,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(27),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_2480,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(26),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_2480,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(25),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_2480,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(24),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_2480,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(23),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_2480,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(22),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_2480,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(21),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_2480,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(20),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_2480,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(19),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_2480,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(18),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_2480,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(17),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_2480,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(16),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_2480,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(15),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_2480,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(14),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_2480,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(13),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_2480,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(12),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_2480,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(11),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_2480,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(10),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_2480,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(9),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_2480,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(8),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_2480,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(7),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_2480,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(6),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_2480,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(5),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_2480,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(4),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_2480,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(3),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_2480,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(2),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_2480,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(1),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_Using_FPGA_Stop_CPU_FDRSE : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_stopping_allowed_2801,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_point_hit_2708,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_CPU_2,
      S => NlwRenamedSig_OI_GPI1_Interrupt,
      Q => U0_microblaze_I_LOCKSTEP_Master_Out_9_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_Using_FPGA_Dbg_Inhibit_EX_FDRSE : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_stopping_allowed_2801,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_point_hit_2708,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_CPU_1,
      S => NlwRenamedSig_OI_GPI1_Interrupt,
      Q => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_Using_FPGA_Stop_Instr_Fetch_FDRSE : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_stopping_allowed_2801,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_CPU,
      S => NlwRenamedSig_OI_GPI1_Interrupt,
      Q => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count_1 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count1,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Result(0),
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Shift_inv,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Result(1),
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Shift_inv,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Result(2),
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Shift_inv,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Result(3),
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Shift_inv,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_4 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Result(4),
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Shift_inv,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_5 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Result(5),
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Shift_inv,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_6 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Result(6),
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Shift_inv,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_7 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Result(7),
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Shift_inv,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_2_f5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_4_2466,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_3_2465,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_TDO_Status_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_4 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_1_1_2731,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_4_2466
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_3 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_6_f6_2467,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_7_f51,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_3_2465
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_7_f5_0 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_92_2475,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_81_2471,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_7_f51
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_92 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_24_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_25_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_92_2475
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_81 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_27_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_81_2471
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_6_f6 : MUXF6
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_8_f5_2472,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_7_f5_2468,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_6_f6_2467
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_8_f5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_10_2464,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_91_2474,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_8_f5_2472
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_10 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_16_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_20_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_10_2464
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_91 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_17_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_91_2474
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_7_f5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_9_2473,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_8_2470,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_7_f5_2468
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_9 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_18_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_22_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_9_2473
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_8 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_19_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_23_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Status_Reg_8_2470
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_5_f8 : MUXF8
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_7_f7_2455,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_6_f7_2453,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_5_f8_2452
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_7_f7 : MUXF7
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_9_f6_2463,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_8_f61,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_7_f7_2455
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_9_f6 : MUXF6
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_11_f5_2446,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_10_f52,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_9_f6_2463
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_11_f5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_13_2451,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_123_2450,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_11_f5_2446
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_13 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_13_2451
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_123 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_123_2450
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_10_f5_1 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_122_2449,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_115_2445,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_10_f52
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_122 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_122_2449
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_115 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(6),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(7),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_115_2445
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_8_f6_0 : MUXF6
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_10_f51,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_9_f52,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_8_f61
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_10_f5_0 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_121_2448,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_114_2444,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_10_f51
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_121 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(8),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(9),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_121_2448
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_114 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(10),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(11),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_114_2444
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_9_f5_1 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_113_2443,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_103_2436,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_9_f52
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_113 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(12),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(13),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_113_2443
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_103 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(14),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(15),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_103_2436
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_6_f7 : MUXF7
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_8_f6_2457,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_7_f6_2454,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_6_f7_2453
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_8_f6 : MUXF6
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_10_f5_2437,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_9_f51,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_8_f6_2457
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_10_f5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_12_2447,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_112_2442,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_10_f5_2437
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_12 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(16),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(17),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_12_2447
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_112 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(18),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(19),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_112_2442
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_9_f5_0 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_111_2441,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_102_2435,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_9_f51
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_111 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(20),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(21),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_111_2441
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_102 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(22),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(23),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_102_2435
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_7_f6 : MUXF6
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_9_f5_2460,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_8_f5_2456,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_7_f6_2454
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_9_f5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_11_2440,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_101_2434,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_9_f5_2460
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(24),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(25),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_11_2440
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_101 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(26),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(27),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_101_2434
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_8_f5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_10_2433,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_9_2459,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_8_f5_2456
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_10 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(28),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(29),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_10_2433
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_9 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(30),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(31),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_9_2459
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_GPI1_Interrupt,
      DI => N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_0_Q : XORCY
    port map (
      CI => NlwRenamedSig_OI_GPI1_Interrupt,
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Result(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_1_Q : MUXCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(0),
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_1_rt_2408,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_1_Q : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(0),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_1_rt_2408,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Result(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_2_Q : MUXCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(1),
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_2_rt_2410,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_2_Q : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(1),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_2_rt_2410,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Result(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_3_Q : MUXCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(2),
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_3_rt_2412,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_3_Q : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(2),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_3_rt_2412,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Result(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_4_Q : MUXCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(3),
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_4_rt_2414,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_4_Q : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(3),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_4_rt_2414,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Result(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_5_Q : MUXCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(4),
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_5_rt_2416,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_5_Q : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(4),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_5_rt_2416,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Result(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_6_Q : MUXCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(5),
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_6_rt_2418,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_6_Q : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(5),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_6_rt_2418,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Result(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_7_Q : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(6),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_7_rt_2420,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Result(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_9_f5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_11_2424,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_10_2423,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_9_f5_2432
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_8_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_9_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_11_2424
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_10 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_10_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_11_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_10_2423
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_5_f6 : MUXF6
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_7_f5_2428,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_6_f5_2426,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(6),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_5_f6_2425
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_7_f5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_9_2431,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_81_2430,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_7_f5_2428
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_9 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_0_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_1_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_9_2431
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_81 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_2_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_3_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_81_2430
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_6_f5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_8_2429,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_7_2427,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_6_f5_2426
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_8 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_4_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_5_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_8_2429
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_7 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_6_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_7_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_7_2427
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_1_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"001B"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_GPI1_Interrupt,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_0_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_2_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0006"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_GPI1_Interrupt,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_1_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_5_SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"FFFF"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_GPI1_Interrupt,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_6_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_1_SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"FFFF"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_GPI1_Interrupt,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_2_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_6_SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"3FFF"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_GPI1_Interrupt,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_7_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_2_SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"3FFF"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_GPI1_Interrupt,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_3_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_8_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_GPI1_Interrupt,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_15_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_7_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_GPI1_Interrupt,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_14_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_8_SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_GPI1_Interrupt,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_9_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_7_SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_GPI1_Interrupt,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_8_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_4_SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_GPI1_Interrupt,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_5_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_3_SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_GPI1_Interrupt,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_4_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_3_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"1820"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_GPI1_Interrupt,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_10_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_4_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"1A00"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_GPI1_Interrupt,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_11_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_7_SRLC16E_I_Use_unisim_MB_SRL16CE_I1 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_GPI1_Interrupt,
      A1 => NlwRenamedSig_OI_GPI1_Interrupt,
      A2 => NlwRenamedSig_OI_GPI1_Interrupt,
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_which_pc,
      CLK => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_tdi,
      Q => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_7_Q,
      Q15 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_7_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_6_SRLC16E_I_Use_unisim_MB_SRL16CE_I1 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_GPI1_Interrupt,
      A1 => NlwRenamedSig_OI_GPI1_Interrupt,
      A2 => NlwRenamedSig_OI_GPI1_Interrupt,
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_which_pc,
      CLK => U0_Debug_mdm_0_drck,
      D => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_7_Q,
      Q => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_6_Q,
      Q15 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_6_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_5_SRLC16E_I_Use_unisim_MB_SRL16CE_I1 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_GPI1_Interrupt,
      A1 => NlwRenamedSig_OI_GPI1_Interrupt,
      A2 => NlwRenamedSig_OI_GPI1_Interrupt,
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_which_pc,
      CLK => U0_Debug_mdm_0_drck,
      D => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_6_Q,
      Q => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_5_Q,
      Q15 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_5_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_4_SRLC16E_I_Use_unisim_MB_SRL16CE_I1 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_GPI1_Interrupt,
      A1 => NlwRenamedSig_OI_GPI1_Interrupt,
      A2 => NlwRenamedSig_OI_GPI1_Interrupt,
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_which_pc,
      CLK => U0_Debug_mdm_0_drck,
      D => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_5_Q,
      Q => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_4_Q,
      Q15 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_4_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_3_SRLC16E_I_Use_unisim_MB_SRL16CE_I1 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(19),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(18),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(17),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_which_pc,
      CLK => U0_Debug_mdm_0_drck,
      D => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_4_Q,
      Q => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_3_Q,
      Q15 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_3_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_2_SRLC16E_I_Use_unisim_MB_SRL16CE_I1 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(23),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(22),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(21),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(20),
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_which_pc,
      CLK => U0_Debug_mdm_0_drck,
      D => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_3_Q,
      Q => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_2_Q,
      Q15 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_2_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_1_SRLC16E_I_Use_unisim_MB_SRL16CE_I1 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(27),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(26),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(25),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(24),
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_which_pc,
      CLK => U0_Debug_mdm_0_drck,
      D => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_2_Q,
      Q => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_1_Q,
      Q15 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_1_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_0_SRLC16E_I_Use_unisim_MB_SRL16CE_I1 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_GPI1_Interrupt,
      A1 => NlwRenamedSig_OI_GPI1_Interrupt,
      A2 => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(29),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_PC_OF(28),
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_which_pc,
      CLK => U0_Debug_mdm_0_drck,
      D => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_1_Q,
      Q => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_0_Q,
      Q15 => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_0_SRLC16E_I_Use_unisim_MB_SRL16CE_I1_Q15_UNCONNECTED

    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_The_First_BreakPoints_MUXCY_Post : 
MUXCY
    port map (
      CI => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_8_Q,
      DI => N1,
      S => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_The_First_BreakPoints_MUXCY_Post_rt_2546
,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_0_MUXCY_I : 
MUXCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_0_Q,
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_0_Q,
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_1_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_1_MUXCY_I : 
MUXCY
    port map (
      CI => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_1_Q,
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_1_Q,
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_2_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_2_MUXCY_I : 
MUXCY
    port map (
      CI => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_2_Q,
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_2_Q,
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_3_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_3_MUXCY_I : 
MUXCY
    port map (
      CI => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_3_Q,
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_3_Q,
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_4_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_4_MUXCY_I : 
MUXCY
    port map (
      CI => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_4_Q,
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_4_Q,
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_5_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_5_MUXCY_I : 
MUXCY
    port map (
      CI => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_5_Q,
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_5_Q,
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_6_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_6_MUXCY_I : 
MUXCY
    port map (
      CI => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_6_Q,
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_6_Q,
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_7_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_7_MUXCY_I : 
MUXCY
    port map (
      CI => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_7_Q,
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_7_Q,
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_8_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_2nd_cycle_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_2nd_cycle_0_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_2nd_cycle_0_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_2nd_cycle(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_delay_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_delay(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_0_and0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i_0_and0000,
      D => N1,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i_0_or0000,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_0_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_0_mux0000_2284,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_0 : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_0_and0000,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      S => U0_ilmb_M_AddrStrobe,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_EX_First_Cycle_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => N1,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_EX_First_Cycle_0_or0000,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_EX_First_Cycle(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_0_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_0_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_0_not0001_2332,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_0_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_0_or0000,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_LWX_SWX_Carry,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Write_DIV_result_0_or0000,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_0_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_0_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_active_wakeup_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_active_wakeup_0_and0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_active_wakeup(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I : FDR
    port map (
      C => Clk,
      D => N1,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I_or0000_2232,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I_2231
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_0_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_0_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n : FDSE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_mux0001,
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_2310
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_0_and0000,
      D => N1,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i_0_or0000,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2nd_cycle_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_2nd_cycle_0_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2nd_cycle_0_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2nd_cycle(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_0_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_0_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Valid_Instr : FDR
    port map (
      C => Clk,
      D => N1,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Valid_Instr_or0000,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Valid_Instr_2210
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_0_not0001,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I_0_mux0000_2282,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_NM_Break_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ext_nm_brk_i,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_NM_Break(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack_1 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack_mux0003(1),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack_mux0003(0),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_0_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing_0_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_0_and0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8_0_mux0000_2200,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i_0_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i_0_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Unsigned_Op : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Unsigned_Op_mux0001,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Unsigned_Op_2206
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i_0_mux0000_2309,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I_0_mux0000_2287,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I_0_mux0000_2341,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_0_and0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Prefetch_Reset,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I_0_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_BIP_I_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_BIP_I_0_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_BIP_I(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_0_and0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Compare_Instr : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Compare_Instr_mux0002,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Compare_Instr_2155
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_4 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_mux0003(4),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_3 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_mux0003(3),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_2 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_mux0003(2),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_1 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_mux0003(1),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_mux0003(0),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_1 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_mux0001(1),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_mux0001(0),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Dbg_Clean_Stop_0 : FDSE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Dbg_Clean_Stop_0_not0001,
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Dbg_Clean_Stop(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_select_ALU_Carry_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_select_ALU_Carry_0_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_select_ALU_Carry(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_old_IE_value_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_enable_Interrupt,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_old_IE_value(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_decode_I_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_mbar_decode,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_decode_I(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i_0_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_0_mux0000_2205,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16_0_mux0000_2198,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_0_mux0000,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_0 : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_0_mux0000_2267,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_0_or0000,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Carry_In : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Carry_In_2201
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_is_sleep_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(6),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_is_sleep(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Oper_1 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(10),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Oper(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Oper_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(9),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Oper(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper_1 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_OP0_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I(0),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_OP1_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I(1),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_alu_Op(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_Carry_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_II,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      Q => U0_microblaze_I_MicroBlaze_Core_I_carry_In
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force1_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force1_i,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force2_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2_i,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val1_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val1_i,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val2_FDRSE : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val2_n_i_2258,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_delay_slot_jump,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val2_N
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Use_Reg_Neg_S_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_S_i,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_S
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Use_Reg_Neg_DI_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_DI_i,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_DI
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Reg_Test_Equal_FDSE : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump,
      Q => U0_microblaze_I_MicroBlaze_Core_I_reg_Test_Equal
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Reg_Test_Equal_N_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_N_i,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump,
      Q => U0_microblaze_I_MicroBlaze_Core_I_reg_Test_Equal_N
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => NlwRenamedSig_OI_GPI1_Interrupt,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clr_NM_BRK,
      S => U0_Ext_NM_BRK,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ext_nm_brk_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_I_LUT : LUT4
    generic map(
      INIT => X"F800"
    )
    port map (
      I0 => U0_dlmb_LMB_Ready,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_dready_Valid,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Valid_Reg,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_I_S
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_clean_iReady_MuxCY : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_sel_muxb,
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_clean_iReady_MuxCY_rt_2209,
      LO => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_iFetch_MuxCY_1 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_jump,
      DI => N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_buffer_Full,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_iFetch_MuxCY_2 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry1,
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_n,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_iFetch_MuxCY_3 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry2,
      DI => N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_n,
      LO => U0_microblaze_I_local_sig_2_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_of_PipeRun_Select_LUT4 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store,
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_9_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_Select
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_of_PipeRun_without_dready_LUT4 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store,
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_9_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_without_dready
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_of_PipeRun_MuxCY_1 : MUXCY_L
    port map (
      CI => U0_dlmb_LMB_Ready,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_without_dready,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_Select,
      LO => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_1 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_2 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_2_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_3 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_2_2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_4 : LUT3
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_2_1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_2_2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT1 : LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_res_forward1_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT2 : LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_res_forward1_2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT3 : LUT3
    generic map(
      INIT => X"90"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_res_forward1_3
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT4 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_res_forward1_1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_res_forward1_2,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_res_forward1_3,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_I_S,
      O => U0_microblaze_I_MicroBlaze_Core_I_res_Forward1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT1 : LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_res_forward2_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT2 : LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_res_forward2_2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT3 : LUT3
    generic map(
      INIT => X"90"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_res_forward2_3
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT4 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_res_forward2_1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_res_forward2_2,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_res_forward2_3,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_I_S,
      O => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_I_correct_Carry_Select : LUT4
    generic map(
      INIT => X"00F0"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_ALU_Carry,
      I3 => NlwRenamedSig_OI_GPI1_Interrupt,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_Select
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sub_Carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_Carry_MUXCY : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sub_Carry,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_Select,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Intr_Carry_MUXCY : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_I,
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Carry_Select,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_II
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_New_Carry_MUXCY : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_alu_Carry,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Op1_Low(1),
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_New_Carry_MUXCY_rt_2208,
      LO => U0_microblaze_I_MicroBlaze_Core_I_new_Carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Correct_Carry_MUXCY : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_new_Carry,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_MSR_Carry_2167,
      S => U0_microblaze_I_MicroBlaze_Core_I_write_Carry,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_jump1_LUT3 : LUT3
    generic map(
      INIT => X"B4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_reg_neg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_S,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_jump1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_di1_LUT3 : LUT3
    generic map(
      INIT => X"B4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_reg_neg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_DI,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_DI1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_jump2_LUT4 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0),
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I2 => NlwRenamedSig_OI_GPI1_Interrupt,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_jump2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_di2_LUT4 : LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val2_N,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0),
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_DI2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_MUXCY_JUMP_CARRY : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_reg_zero,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_DI1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_jump1,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_Carry1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_MUXCY_JUMP_CARRY2 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_Carry1,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_DI2,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_jump2,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_Carry2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_MUXCY_JUMP_CARRY3 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_Carry2,
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_carry3_sel,
      LO => U0_microblaze_I_MicroBlaze_Core_I_jump
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_Take_Intr_MUXCY_1 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_Take_Intr_MUXCY_2 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_I,
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select_I,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_II
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_Take_Intr_MUXCY_3 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_II,
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => N1,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_OpSel1_SPR_MUXCY_1 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      DI => N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select,
      LO => U0_microblaze_I_MicroBlaze_Core_I_opsel1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_0_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(0),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_1_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(1),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_2_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(2),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_3_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(3),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_4_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(4),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_5_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(5),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_6_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(6),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_7_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(7),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_8_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(8),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_9_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(9),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_10_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(10),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_11_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(11),
      Q => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_12_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(12),
      Q => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_13_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(13),
      Q => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_14_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(14),
      Q => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_15_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(15),
      Q => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_16_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(16),
      Q => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_17_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(17),
      Q => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_18_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(18),
      Q => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_19_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(19),
      Q => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_20_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(20),
      Q => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_21_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(21),
      Q => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_22_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(22),
      Q => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_23_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(23),
      Q => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_24_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(24),
      Q => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_25_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(25),
      Q => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_26_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(26),
      Q => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_27_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(27),
      Q => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_28_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(28),
      Q => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_29_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(29),
      Q => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_30_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(30),
      Q => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_31_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(31),
      Q => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_3_buffer_Addr_XORCY_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_S_I(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_3_buffer_Addr_MUXCY_L : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_valid_Fetch,
      DI => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(3),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Carry(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_2_buffer_Addr_XORCY_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Carry(3),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_S_I(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_2_buffer_Addr_MUXCY_L : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Carry(3),
      DI => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(2),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Carry(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_1_buffer_Addr_XORCY_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Carry(2),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_S_I(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_1_buffer_Addr_MUXCY_L : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Carry(2),
      DI => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(1),
      LO => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_1_buffer_Addr_MUXCY_L_LO_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_of_valid_FDR_I : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_of_Valid_early,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_3_FDS_I : FDS
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_S_I(3),
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr,
      Q => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_2_FDS_I : FDS
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_S_I(2),
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr,
      Q => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_1_FDS_I : FDS
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_S_I(1),
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr,
      Q => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT4_Target_BE_BYTE_0_I : LUT4
    generic map(
      INIT => X"8A8F"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i(0),
      O => U0_dlmb_M_BE(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT4_Target_BE_BYTE_1_I : LUT4
    generic map(
      INIT => X"0BAB"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(1),
      O => U0_dlmb_M_BE(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT4_Target_BE_BYTE_2_I : LUT4
    generic map(
      INIT => X"454F"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i(0),
      O => U0_dlmb_M_BE(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT4_Target_BE_BYTE_3_I : LUT4
    generic map(
      INIT => X"151F"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i(0),
      O => U0_dlmb_M_BE(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT4_Target_ReadSel_READ_SEL_LEFT_I : 
LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT4_Target_ReadSel_READ_SEL_RIGHT_I : 
LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT4_Target_WriteSel_WRITE_MSB_SEL_LEFT_I : 
LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT4_Target_ADDR_LOW_ADDR_OUT_LEFT_I : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_low_addr_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i(0),
      O => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT4_Target_ADDR_LOW_ADDR_OUT_LEFT_I_O_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT4_Target_ADDR_LOW_ADDR_OUT_RIGHT_I : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_low_addr_i(1),
      O => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT4_Target_ADDR_LOW_ADDR_OUT_RIGHT_I_O_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_7_MUXF5_I : 
MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(16),
      I1 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in6(1)
,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_7_LUT31_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(8),
      I1 => U0_dlmb_LMB_ReadDBus(24),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in6(1)

    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_7_LUT30_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(0),
      I1 => U0_dlmb_LMB_ReadDBus(16),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_6_MUXF5_I : 
MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(17),
      I1 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in5(1)
,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_6_LUT31_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(9),
      I1 => U0_dlmb_LMB_ReadDBus(25),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in5(1)

    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_6_LUT30_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(1),
      I1 => U0_dlmb_LMB_ReadDBus(17),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_5_MUXF5_I : 
MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(18),
      I1 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in4(1)
,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_5_LUT31_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(10),
      I1 => U0_dlmb_LMB_ReadDBus(26),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in4(1)

    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_5_LUT30_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(2),
      I1 => U0_dlmb_LMB_ReadDBus(18),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_4_MUXF5_I : 
MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(19),
      I1 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in3(1)
,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_4_LUT31_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(11),
      I1 => U0_dlmb_LMB_ReadDBus(27),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in3(1)

    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_4_LUT30_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(3),
      I1 => U0_dlmb_LMB_ReadDBus(19),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_3_MUXF5_I : 
MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(20),
      I1 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in2(1)
,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_3_LUT31_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(12),
      I1 => U0_dlmb_LMB_ReadDBus(28),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in2(1)

    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_3_LUT30_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(4),
      I1 => U0_dlmb_LMB_ReadDBus(20),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_2_MUXF5_I : 
MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(21),
      I1 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in1(1)
,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_2_LUT31_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(13),
      I1 => U0_dlmb_LMB_ReadDBus(29),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in1(1)

    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_2_LUT30_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(5),
      I1 => U0_dlmb_LMB_ReadDBus(21),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_1_MUXF5_I : 
MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(22),
      I1 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in0(1)
,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_1_LUT31_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(14),
      I1 => U0_dlmb_LMB_ReadDBus(30),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in0(1)

    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_1_LUT30_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(6),
      I1 => U0_dlmb_LMB_ReadDBus(22),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_0_MUXF5_I : 
MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(23),
      I1 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in(1)
,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_0_LUT31_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(15),
      I1 => U0_dlmb_LMB_ReadDBus(31),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_mux_f5_in(1)

    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT4_Target_GEN_LOOP_0_LUT30_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(7),
      I1 => U0_dlmb_LMB_ReadDBus(23),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_extend_Data_Read(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_7_MUXF5_I : 
MUXF5
    port map (
      I0 => U0_dlmb_M_DBus(15),
      I1 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in6(1)
,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O => U0_dlmb_M_DBus(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_7_LUT31_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(7),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(23),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in6(1)

    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_7_LUT30_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(15),
      I1 => U0_dlmb_M_DBus(31),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      O => U0_dlmb_M_DBus(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_6_MUXF5_I : 
MUXF5
    port map (
      I0 => U0_dlmb_M_DBus(14),
      I1 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in5(1)
,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O => U0_dlmb_M_DBus(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_6_LUT31_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(6),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(22),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in5(1)

    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_6_LUT30_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(14),
      I1 => U0_dlmb_M_DBus(30),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      O => U0_dlmb_M_DBus(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_5_MUXF5_I : 
MUXF5
    port map (
      I0 => U0_dlmb_M_DBus(13),
      I1 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in4(1)
,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O => U0_dlmb_M_DBus(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_5_LUT31_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(21),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in4(1)

    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_5_LUT30_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(13),
      I1 => U0_dlmb_M_DBus(29),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      O => U0_dlmb_M_DBus(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_4_MUXF5_I : 
MUXF5
    port map (
      I0 => U0_dlmb_M_DBus(12),
      I1 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in3(1)
,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O => U0_dlmb_M_DBus(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_4_LUT31_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(20),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in3(1)

    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_4_LUT30_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(12),
      I1 => U0_dlmb_M_DBus(28),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      O => U0_dlmb_M_DBus(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_3_MUXF5_I : 
MUXF5
    port map (
      I0 => U0_dlmb_M_DBus(11),
      I1 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in2(1)
,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O => U0_dlmb_M_DBus(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_3_LUT31_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(19),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in2(1)

    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_3_LUT30_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(11),
      I1 => U0_dlmb_M_DBus(27),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      O => U0_dlmb_M_DBus(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_2_MUXF5_I : 
MUXF5
    port map (
      I0 => U0_dlmb_M_DBus(10),
      I1 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in1(1)
,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O => U0_dlmb_M_DBus(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_2_LUT31_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(18),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in1(1)

    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_2_LUT30_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(10),
      I1 => U0_dlmb_M_DBus(26),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      O => U0_dlmb_M_DBus(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_1_MUXF5_I : 
MUXF5
    port map (
      I0 => U0_dlmb_M_DBus(9),
      I1 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in0(1)
,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O => U0_dlmb_M_DBus(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_1_LUT31_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(17),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in0(1)

    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_1_LUT30_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(9),
      I1 => U0_dlmb_M_DBus(25),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      O => U0_dlmb_M_DBus(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_0_MUXF5_I : 
MUXF5
    port map (
      I0 => U0_dlmb_M_DBus(8),
      I1 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in(1)
,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O => U0_dlmb_M_DBus(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_0_LUT31_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(16),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_mux_f5_in(1)

    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT4_Target_GEN_4_GEN4_LOOP_0_LUT30_I : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(8),
      I1 => U0_dlmb_M_DBus(24),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      O => U0_dlmb_M_DBus(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_sync_reset : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_reset_temp_2977,
      Q => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979
    );
  U0_iomodule_0_write_data_0 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(31),
      Q => U0_iomodule_0_write_data(0)
    );
  U0_iomodule_0_write_data_1 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(30),
      Q => U0_iomodule_0_write_data(1)
    );
  U0_iomodule_0_write_data_2 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(29),
      Q => U0_iomodule_0_write_data(2)
    );
  U0_iomodule_0_write_data_3 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(28),
      Q => U0_iomodule_0_write_data(3)
    );
  U0_iomodule_0_write_data_4 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(27),
      Q => U0_iomodule_0_write_data(4)
    );
  U0_iomodule_0_write_data_5 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(26),
      Q => U0_iomodule_0_write_data(5)
    );
  U0_iomodule_0_write_data_6 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(25),
      Q => U0_iomodule_0_write_data(6)
    );
  U0_iomodule_0_write_data_7 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(24),
      Q => U0_iomodule_0_write_data(7)
    );
  U0_iomodule_0_write_data_8 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(23),
      Q => U0_iomodule_0_write_data(8)
    );
  U0_iomodule_0_write_data_9 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(22),
      Q => U0_iomodule_0_write_data(9)
    );
  U0_iomodule_0_write_data_10 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(21),
      Q => U0_iomodule_0_write_data(10)
    );
  U0_iomodule_0_write_data_11 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(20),
      Q => U0_iomodule_0_write_data(11)
    );
  U0_iomodule_0_write_data_12 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(19),
      Q => U0_iomodule_0_write_data(12)
    );
  U0_iomodule_0_write_data_13 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(18),
      Q => U0_iomodule_0_write_data(13)
    );
  U0_iomodule_0_write_data_14 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(17),
      Q => U0_iomodule_0_write_data(14)
    );
  U0_iomodule_0_write_data_15 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(16),
      Q => U0_iomodule_0_write_data(15)
    );
  U0_iomodule_0_write_data_16 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(15),
      Q => U0_iomodule_0_write_data(16)
    );
  U0_iomodule_0_write_data_17 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(14),
      Q => U0_iomodule_0_write_data(17)
    );
  U0_iomodule_0_write_data_18 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(13),
      Q => U0_iomodule_0_write_data(18)
    );
  U0_iomodule_0_write_data_19 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(12),
      Q => U0_iomodule_0_write_data(19)
    );
  U0_iomodule_0_write_data_20 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(11),
      Q => U0_iomodule_0_write_data(20)
    );
  U0_iomodule_0_write_data_21 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(10),
      Q => U0_iomodule_0_write_data(21)
    );
  U0_iomodule_0_write_data_22 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(9),
      Q => U0_iomodule_0_write_data(22)
    );
  U0_iomodule_0_write_data_23 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(8),
      Q => U0_iomodule_0_write_data(23)
    );
  U0_iomodule_0_write_data_24 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(7),
      Q => U0_iomodule_0_write_data(24)
    );
  U0_iomodule_0_write_data_25 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(6),
      Q => U0_iomodule_0_write_data(25)
    );
  U0_iomodule_0_write_data_26 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(5),
      Q => U0_iomodule_0_write_data(26)
    );
  U0_iomodule_0_write_data_27 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(4),
      Q => U0_iomodule_0_write_data(27)
    );
  U0_iomodule_0_write_data_28 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(3),
      Q => U0_iomodule_0_write_data(28)
    );
  U0_iomodule_0_write_data_29 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(2),
      Q => U0_iomodule_0_write_data(29)
    );
  U0_iomodule_0_write_data_30 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(1),
      Q => U0_iomodule_0_write_data(30)
    );
  U0_iomodule_0_write_data_31 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(0),
      Q => U0_iomodule_0_write_data(31)
    );
  U0_iomodule_0_lmb_abus_Q_5 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_ABus(29),
      Q => U0_iomodule_0_lmb_abus_Q(5)
    );
  U0_iomodule_0_lmb_abus_Q_4 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_ABus(28),
      Q => U0_iomodule_0_lmb_abus_Q(4)
    );
  U0_iomodule_0_lmb_abus_Q_3 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_ABus(27),
      Q => U0_iomodule_0_lmb_abus_Q(3)
    );
  U0_iomodule_0_lmb_abus_Q_2 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_ABus(26),
      Q => U0_iomodule_0_lmb_abus_Q(2)
    );
  U0_iomodule_0_lmb_abus_Q_1 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_ABus(25),
      Q => U0_iomodule_0_lmb_abus_Q(1)
    );
  U0_iomodule_0_lmb_abus_Q_0 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_ABus(24),
      Q => U0_iomodule_0_lmb_abus_Q(0)
    );
  U0_iomodule_0_lmb_reg_read_Q : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_lmb_reg_read_1139,
      Q => U0_iomodule_0_lmb_reg_read_Q_1140
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_1 : FDS
    port map (
      C => Clk,
      D => UART_Rx,
      S => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_1_932
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_not0001,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_mux0000,
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_954
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_896,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected_0_and0000,
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_and0000,
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_926
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_2 : FDS
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_1_932,
      S => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_926,
      D => N1,
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_or0000,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_933
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_0_not0001,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected(0),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_previous_RX : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_896,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(0),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_previous_RX_928
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_0 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_926,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(8),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_1 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_926,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(7),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_2 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_926,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(6),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_3 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_926,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(5),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(3)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_4 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_926,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(4),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(4)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_5 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_926,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(3),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(5)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_6 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_926,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(2),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(6)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_7 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_926,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(1),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(7)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_0 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(0),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_1 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(1),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_2 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(2),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_3 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(3),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(3)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_4 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(4),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(4)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_5 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(5),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(5)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_6 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(6),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(6)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_7 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(7),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(7)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_1_First_Bit_First_Bit_I : FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_896,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(1),
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_2_Rest_Bits_Others_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_896,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(2),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_3_Rest_Bits_Others_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_896,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(3),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(3)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_4_Rest_Bits_Others_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_896,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(4),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(4)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_5_Rest_Bits_Others_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_896,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(5),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(5)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_6_Rest_Bits_Others_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_896,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(6),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(6)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_7_Rest_Bits_Others_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_896,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(7),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(7)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_8_Rest_Bits_Others_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_896,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(8),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(8)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Delay_16_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N1,
      A1 => N1,
      A2 => N1,
      A3 => N1,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_896,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_recycle,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mid_Start_Bit_SRL16_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_GPI1_Interrupt,
      A1 => N1,
      A2 => N1,
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_896,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected(0),
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i : FDSE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_or0000,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_995
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_7 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(0),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(7)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_6 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(1),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(6)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_5 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(2),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(5)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_4 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(3),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(4)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_3 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(4),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(3)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_2 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(5),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_1 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(6),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_0 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(7),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_and0000,
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_993
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_and0000,
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_962
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_TX : FDS
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_TX_and0000,
      S => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_TX_957
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_and0000,
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_990
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel_2 : FDSE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_sum_cnt(2),
      S => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel_1 : FDSE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_sum_cnt(1),
      S => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel_0 : FDSE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_sum_cnt(0),
      S => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_serial_Data : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_Out,
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_serial_Data_986
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_FDRE_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_896,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_div16,
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_2_Used_MuxCY_MUXCY_L_I : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(3),
      DI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2),
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(2),
      LO => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_2_XORCY_I : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(3),
      LI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(2),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_sum_cnt(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_1_Used_MuxCY_MUXCY_L_I : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(2),
      DI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(1),
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(1),
      LO => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_1_XORCY_I : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(2),
      LI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(1),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_sum_cnt(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_0_XORCY_I : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(1),
      LI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(0),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_sum_cnt(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_MUX_F5_1 : MUXF5
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_01,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_23,
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(1),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_0123
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_MUX_F5_2 : MUXF5
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_45,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_67,
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(1),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_4567
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_MUXF6_I : MUXF6
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_0123,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_4567,
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(0),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_Out
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_DIV16_SRL16E_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => N1,
      A1 => N1,
      A2 => N1,
      A3 => N1,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_896,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_div16,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_div16
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_16 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cier_1131,
      D => U0_iomodule_0_write_data(16),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_16_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_16 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cimr,
      D => U0_iomodule_0_write_data(16),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_16_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_17 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cier_1131,
      D => U0_iomodule_0_write_data(17),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_17_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_3 : FDRSE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_3_or0000_1091,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      R => U0_LMB_Rst_368,
      S => NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_PIT_I1_pit_interrupt_i,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_3_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_17 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cimr,
      D => U0_iomodule_0_write_data(17),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_17_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_3 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cimr,
      D => U0_iomodule_0_write_data(3),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_3_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_16 : FDR
    port map (
      C => Clk,
      D => INTC_Interrupt(0),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt(16)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_17 : FDR
    port map (
      C => Clk,
      D => INTC_Interrupt(1),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt(17)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_3 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cier_1131,
      D => U0_iomodule_0_write_data(3),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_3_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_do_fast_ack : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_do_fast_ack_mux0000_1096,
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_do_fast_ack_1095
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_IRQ : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_IRQ_mux0000,
      R => U0_LMB_Rst_368,
      Q => NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_IRQ
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_0 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_fast_state_cmp_eq0001,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_mux_res_0_0_Q,
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_0_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_1 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_fast_state_cmp_eq0001,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_3_Q,
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_1_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_fast_state_cmp_eq0001,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_mux_res_0_4_Q,
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_17 : FDRSE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_17_or0000,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      R => U0_LMB_Rst_368,
      S => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt(17),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_17_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_16 : FDRSE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_16_or0000,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      R => U0_LMB_Rst_368,
      S => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt(16),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_16_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_3 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_3_Q,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_READ_CISR_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_3_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_16 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_16_Q,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_READ_CISR_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_16_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_17 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_17_Q,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_READ_CISR_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_17_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i_0 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_varindex0000(0),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i_1 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_varindex0000(1),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i_2 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_varindex0000(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i_3 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_varindex0000(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i_4 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_varindex0000(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i_5 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_varindex0000(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i_6 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_varindex0000(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i_7 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_varindex0000(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i_8 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_varindex0000(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i_9 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_varindex0000(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i_10 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_varindex0000(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i_11 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_varindex0000(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i(11)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i_12 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_varindex0000(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i(12)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_0_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_1_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_2_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_3_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_3_Q,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_4_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_5_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_6_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_7_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_8_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_9_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_10_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_11_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(11)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_12_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(12)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_13_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(13)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_14_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(14)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_15_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(15)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_16_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_16_Q,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(16)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_17_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_17_Q,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(17)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_18_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(18)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_19_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(19)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_20_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(20)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_21_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(21)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_22_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(22)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_23_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(23)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_24_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(24)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_25_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(25)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_26_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(26)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_27_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(27)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_28_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(28)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_29_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(29)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_30_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(30)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_31_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(31)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar3 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_iomodule_0_lmb_abus_Q(5),
      A1 => U0_iomodule_0_lmb_abus_Q(4),
      A2 => U0_iomodule_0_lmb_abus_Q(3),
      A3 => U0_iomodule_0_lmb_abus_Q(2),
      D => U0_iomodule_0_write_data(3),
      DPRA0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_0_Q,
      DPRA1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_1_Q,
      DPRA2 => NlwRenamedSig_OI_GPI1_Interrupt,
      DPRA3 => NlwRenamedSig_OI_GPI1_Interrupt,
      WCLK => Clk,
      WE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_write_ctrl_1121,
      SPO => NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar3_SPO_UNCONNECTED,
      DPO => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N9
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar1 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_iomodule_0_lmb_abus_Q(5),
      A1 => U0_iomodule_0_lmb_abus_Q(4),
      A2 => U0_iomodule_0_lmb_abus_Q(3),
      A3 => U0_iomodule_0_lmb_abus_Q(2),
      D => U0_iomodule_0_write_data(2),
      DPRA0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_0_Q,
      DPRA1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_1_Q,
      DPRA2 => NlwRenamedSig_OI_GPI1_Interrupt,
      DPRA3 => NlwRenamedSig_OI_GPI1_Interrupt,
      WCLK => Clk,
      WE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_write_ctrl_1121,
      SPO => NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar1_SPO_UNCONNECTED,
      DPO => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N5
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar2 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_iomodule_0_lmb_abus_Q(5),
      A1 => U0_iomodule_0_lmb_abus_Q(4),
      A2 => U0_iomodule_0_lmb_abus_Q(3),
      A3 => U0_iomodule_0_lmb_abus_Q(2),
      D => U0_iomodule_0_write_data(2),
      DPRA0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_0_Q,
      DPRA1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_1_Q,
      DPRA2 => NlwRenamedSig_OI_GPI1_Interrupt,
      DPRA3 => NlwRenamedSig_OI_GPI1_Interrupt,
      WCLK => Clk,
      WE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_write_ctrl1_1122,
      SPO => NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar2_SPO_UNCONNECTED,
      DPO => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N7
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar6 : RAM16X1D
    generic map(
      INIT => X"FFFF"
    )
    port map (
      A0 => U0_iomodule_0_lmb_abus_Q(5),
      A1 => U0_iomodule_0_lmb_abus_Q(4),
      A2 => U0_iomodule_0_lmb_abus_Q(3),
      A3 => U0_iomodule_0_lmb_abus_Q(2),
      D => U0_iomodule_0_write_data(4),
      DPRA0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_0_Q,
      DPRA1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_1_Q,
      DPRA2 => NlwRenamedSig_OI_GPI1_Interrupt,
      DPRA3 => NlwRenamedSig_OI_GPI1_Interrupt,
      WCLK => Clk,
      WE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_write_ctrl1_1122,
      SPO => NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar6_SPO_UNCONNECTED,
      DPO => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N15
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar4 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_iomodule_0_lmb_abus_Q(5),
      A1 => U0_iomodule_0_lmb_abus_Q(4),
      A2 => U0_iomodule_0_lmb_abus_Q(3),
      A3 => U0_iomodule_0_lmb_abus_Q(2),
      D => U0_iomodule_0_write_data(3),
      DPRA0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_0_Q,
      DPRA1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_1_Q,
      DPRA2 => NlwRenamedSig_OI_GPI1_Interrupt,
      DPRA3 => NlwRenamedSig_OI_GPI1_Interrupt,
      WCLK => Clk,
      WE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_write_ctrl1_1122,
      SPO => NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar4_SPO_UNCONNECTED,
      DPO => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N11
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar5 : RAM16X1D
    generic map(
      INIT => X"FFFF"
    )
    port map (
      A0 => U0_iomodule_0_lmb_abus_Q(5),
      A1 => U0_iomodule_0_lmb_abus_Q(4),
      A2 => U0_iomodule_0_lmb_abus_Q(3),
      A3 => U0_iomodule_0_lmb_abus_Q(2),
      D => U0_iomodule_0_write_data(4),
      DPRA0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_0_Q,
      DPRA1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_1_Q,
      DPRA2 => NlwRenamedSig_OI_GPI1_Interrupt,
      DPRA3 => NlwRenamedSig_OI_GPI1_Interrupt,
      WCLK => Clk,
      WE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_write_ctrl_1121,
      SPO => NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar5_SPO_UNCONNECTED,
      DPO => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N13
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar7 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_iomodule_0_lmb_abus_Q(5),
      A1 => U0_iomodule_0_lmb_abus_Q(4),
      A2 => U0_iomodule_0_lmb_abus_Q(3),
      A3 => U0_iomodule_0_lmb_abus_Q(2),
      D => U0_iomodule_0_write_data(5),
      DPRA0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_0_Q,
      DPRA1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_1_Q,
      DPRA2 => NlwRenamedSig_OI_GPI1_Interrupt,
      DPRA3 => NlwRenamedSig_OI_GPI1_Interrupt,
      WCLK => Clk,
      WE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_write_ctrl_1121,
      SPO => NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar7_SPO_UNCONNECTED,
      DPO => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N17
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar8 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_iomodule_0_lmb_abus_Q(5),
      A1 => U0_iomodule_0_lmb_abus_Q(4),
      A2 => U0_iomodule_0_lmb_abus_Q(3),
      A3 => U0_iomodule_0_lmb_abus_Q(2),
      D => U0_iomodule_0_write_data(5),
      DPRA0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_0_Q,
      DPRA1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_1_Q,
      DPRA2 => NlwRenamedSig_OI_GPI1_Interrupt,
      DPRA3 => NlwRenamedSig_OI_GPI1_Interrupt,
      WCLK => Clk,
      WE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_write_ctrl1_1122,
      SPO => NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar8_SPO_UNCONNECTED,
      DPO => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N19
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar11 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_iomodule_0_lmb_abus_Q(5),
      A1 => U0_iomodule_0_lmb_abus_Q(4),
      A2 => U0_iomodule_0_lmb_abus_Q(3),
      A3 => U0_iomodule_0_lmb_abus_Q(2),
      D => U0_iomodule_0_write_data(7),
      DPRA0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_0_Q,
      DPRA1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_1_Q,
      DPRA2 => NlwRenamedSig_OI_GPI1_Interrupt,
      DPRA3 => NlwRenamedSig_OI_GPI1_Interrupt,
      WCLK => Clk,
      WE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_write_ctrl_1121,
      SPO => NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar11_SPO_UNCONNECTED,
      DPO => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N25
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar9 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_iomodule_0_lmb_abus_Q(5),
      A1 => U0_iomodule_0_lmb_abus_Q(4),
      A2 => U0_iomodule_0_lmb_abus_Q(3),
      A3 => U0_iomodule_0_lmb_abus_Q(2),
      D => U0_iomodule_0_write_data(6),
      DPRA0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_0_Q,
      DPRA1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_1_Q,
      DPRA2 => NlwRenamedSig_OI_GPI1_Interrupt,
      DPRA3 => NlwRenamedSig_OI_GPI1_Interrupt,
      WCLK => Clk,
      WE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_write_ctrl_1121,
      SPO => NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar9_SPO_UNCONNECTED,
      DPO => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N21
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar10 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_iomodule_0_lmb_abus_Q(5),
      A1 => U0_iomodule_0_lmb_abus_Q(4),
      A2 => U0_iomodule_0_lmb_abus_Q(3),
      A3 => U0_iomodule_0_lmb_abus_Q(2),
      D => U0_iomodule_0_write_data(6),
      DPRA0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_0_Q,
      DPRA1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_1_Q,
      DPRA2 => NlwRenamedSig_OI_GPI1_Interrupt,
      DPRA3 => NlwRenamedSig_OI_GPI1_Interrupt,
      WCLK => Clk,
      WE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_write_ctrl1_1122,
      SPO => NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar10_SPO_UNCONNECTED,
      DPO => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N23
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar12 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_iomodule_0_lmb_abus_Q(5),
      A1 => U0_iomodule_0_lmb_abus_Q(4),
      A2 => U0_iomodule_0_lmb_abus_Q(3),
      A3 => U0_iomodule_0_lmb_abus_Q(2),
      D => U0_iomodule_0_write_data(7),
      DPRA0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_0_Q,
      DPRA1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_1_Q,
      DPRA2 => NlwRenamedSig_OI_GPI1_Interrupt,
      DPRA3 => NlwRenamedSig_OI_GPI1_Interrupt,
      WCLK => Clk,
      WE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_write_ctrl1_1122,
      SPO => NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar12_SPO_UNCONNECTED,
      DPO => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N27
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar13 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_iomodule_0_lmb_abus_Q(5),
      A1 => U0_iomodule_0_lmb_abus_Q(4),
      A2 => U0_iomodule_0_lmb_abus_Q(3),
      A3 => U0_iomodule_0_lmb_abus_Q(2),
      D => U0_iomodule_0_write_data(8),
      DPRA0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_0_Q,
      DPRA1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_1_Q,
      DPRA2 => NlwRenamedSig_OI_GPI1_Interrupt,
      DPRA3 => NlwRenamedSig_OI_GPI1_Interrupt,
      WCLK => Clk,
      WE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_write_ctrl_1121,
      SPO => NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar13_SPO_UNCONNECTED,
      DPO => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N29
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar16 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_iomodule_0_lmb_abus_Q(5),
      A1 => U0_iomodule_0_lmb_abus_Q(4),
      A2 => U0_iomodule_0_lmb_abus_Q(3),
      A3 => U0_iomodule_0_lmb_abus_Q(2),
      D => U0_iomodule_0_write_data(9),
      DPRA0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_0_Q,
      DPRA1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_1_Q,
      DPRA2 => NlwRenamedSig_OI_GPI1_Interrupt,
      DPRA3 => NlwRenamedSig_OI_GPI1_Interrupt,
      WCLK => Clk,
      WE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_write_ctrl1_1122,
      SPO => NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar16_SPO_UNCONNECTED,
      DPO => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N35
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar14 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_iomodule_0_lmb_abus_Q(5),
      A1 => U0_iomodule_0_lmb_abus_Q(4),
      A2 => U0_iomodule_0_lmb_abus_Q(3),
      A3 => U0_iomodule_0_lmb_abus_Q(2),
      D => U0_iomodule_0_write_data(8),
      DPRA0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_0_Q,
      DPRA1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_1_Q,
      DPRA2 => NlwRenamedSig_OI_GPI1_Interrupt,
      DPRA3 => NlwRenamedSig_OI_GPI1_Interrupt,
      WCLK => Clk,
      WE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_write_ctrl1_1122,
      SPO => NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar14_SPO_UNCONNECTED,
      DPO => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N31
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar15 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_iomodule_0_lmb_abus_Q(5),
      A1 => U0_iomodule_0_lmb_abus_Q(4),
      A2 => U0_iomodule_0_lmb_abus_Q(3),
      A3 => U0_iomodule_0_lmb_abus_Q(2),
      D => U0_iomodule_0_write_data(9),
      DPRA0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_0_Q,
      DPRA1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_1_Q,
      DPRA2 => NlwRenamedSig_OI_GPI1_Interrupt,
      DPRA3 => NlwRenamedSig_OI_GPI1_Interrupt,
      WCLK => Clk,
      WE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_write_ctrl_1121,
      SPO => NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar15_SPO_UNCONNECTED,
      DPO => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N33
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar17 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_iomodule_0_lmb_abus_Q(5),
      A1 => U0_iomodule_0_lmb_abus_Q(4),
      A2 => U0_iomodule_0_lmb_abus_Q(3),
      A3 => U0_iomodule_0_lmb_abus_Q(2),
      D => U0_iomodule_0_write_data(10),
      DPRA0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_0_Q,
      DPRA1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_1_Q,
      DPRA2 => NlwRenamedSig_OI_GPI1_Interrupt,
      DPRA3 => NlwRenamedSig_OI_GPI1_Interrupt,
      WCLK => Clk,
      WE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_write_ctrl_1121,
      SPO => NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar17_SPO_UNCONNECTED,
      DPO => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N37
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar18 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_iomodule_0_lmb_abus_Q(5),
      A1 => U0_iomodule_0_lmb_abus_Q(4),
      A2 => U0_iomodule_0_lmb_abus_Q(3),
      A3 => U0_iomodule_0_lmb_abus_Q(2),
      D => U0_iomodule_0_write_data(10),
      DPRA0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_0_Q,
      DPRA1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_1_Q,
      DPRA2 => NlwRenamedSig_OI_GPI1_Interrupt,
      DPRA3 => NlwRenamedSig_OI_GPI1_Interrupt,
      WCLK => Clk,
      WE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_write_ctrl1_1122,
      SPO => NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar18_SPO_UNCONNECTED,
      DPO => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N39
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar21 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_iomodule_0_lmb_abus_Q(5),
      A1 => U0_iomodule_0_lmb_abus_Q(4),
      A2 => U0_iomodule_0_lmb_abus_Q(3),
      A3 => U0_iomodule_0_lmb_abus_Q(2),
      D => U0_iomodule_0_write_data(12),
      DPRA0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_0_Q,
      DPRA1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_1_Q,
      DPRA2 => NlwRenamedSig_OI_GPI1_Interrupt,
      DPRA3 => NlwRenamedSig_OI_GPI1_Interrupt,
      WCLK => Clk,
      WE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_write_ctrl_1121,
      SPO => NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar21_SPO_UNCONNECTED,
      DPO => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N45
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar19 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_iomodule_0_lmb_abus_Q(5),
      A1 => U0_iomodule_0_lmb_abus_Q(4),
      A2 => U0_iomodule_0_lmb_abus_Q(3),
      A3 => U0_iomodule_0_lmb_abus_Q(2),
      D => U0_iomodule_0_write_data(11),
      DPRA0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_0_Q,
      DPRA1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_1_Q,
      DPRA2 => NlwRenamedSig_OI_GPI1_Interrupt,
      DPRA3 => NlwRenamedSig_OI_GPI1_Interrupt,
      WCLK => Clk,
      WE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_write_ctrl_1121,
      SPO => NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar19_SPO_UNCONNECTED,
      DPO => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N41
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar20 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_iomodule_0_lmb_abus_Q(5),
      A1 => U0_iomodule_0_lmb_abus_Q(4),
      A2 => U0_iomodule_0_lmb_abus_Q(3),
      A3 => U0_iomodule_0_lmb_abus_Q(2),
      D => U0_iomodule_0_write_data(11),
      DPRA0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_0_Q,
      DPRA1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_1_Q,
      DPRA2 => NlwRenamedSig_OI_GPI1_Interrupt,
      DPRA3 => NlwRenamedSig_OI_GPI1_Interrupt,
      WCLK => Clk,
      WE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_write_ctrl1_1122,
      SPO => NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar20_SPO_UNCONNECTED,
      DPO => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N43
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar24 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_iomodule_0_lmb_abus_Q(5),
      A1 => U0_iomodule_0_lmb_abus_Q(4),
      A2 => U0_iomodule_0_lmb_abus_Q(3),
      A3 => U0_iomodule_0_lmb_abus_Q(2),
      D => U0_iomodule_0_write_data(13),
      DPRA0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_0_Q,
      DPRA1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_1_Q,
      DPRA2 => NlwRenamedSig_OI_GPI1_Interrupt,
      DPRA3 => NlwRenamedSig_OI_GPI1_Interrupt,
      WCLK => Clk,
      WE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_write_ctrl1_1122,
      SPO => NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar24_SPO_UNCONNECTED,
      DPO => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N51
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar22 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_iomodule_0_lmb_abus_Q(5),
      A1 => U0_iomodule_0_lmb_abus_Q(4),
      A2 => U0_iomodule_0_lmb_abus_Q(3),
      A3 => U0_iomodule_0_lmb_abus_Q(2),
      D => U0_iomodule_0_write_data(12),
      DPRA0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_0_Q,
      DPRA1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_1_Q,
      DPRA2 => NlwRenamedSig_OI_GPI1_Interrupt,
      DPRA3 => NlwRenamedSig_OI_GPI1_Interrupt,
      WCLK => Clk,
      WE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_write_ctrl1_1122,
      SPO => NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar22_SPO_UNCONNECTED,
      DPO => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N47
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar23 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_iomodule_0_lmb_abus_Q(5),
      A1 => U0_iomodule_0_lmb_abus_Q(4),
      A2 => U0_iomodule_0_lmb_abus_Q(3),
      A3 => U0_iomodule_0_lmb_abus_Q(2),
      D => U0_iomodule_0_write_data(13),
      DPRA0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_0_Q,
      DPRA1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_1_Q,
      DPRA2 => NlwRenamedSig_OI_GPI1_Interrupt,
      DPRA3 => NlwRenamedSig_OI_GPI1_Interrupt,
      WCLK => Clk,
      WE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_write_ctrl_1121,
      SPO => NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar23_SPO_UNCONNECTED,
      DPO => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N49
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar25 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_iomodule_0_lmb_abus_Q(5),
      A1 => U0_iomodule_0_lmb_abus_Q(4),
      A2 => U0_iomodule_0_lmb_abus_Q(3),
      A3 => U0_iomodule_0_lmb_abus_Q(2),
      D => U0_iomodule_0_write_data(14),
      DPRA0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_0_Q,
      DPRA1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_1_Q,
      DPRA2 => NlwRenamedSig_OI_GPI1_Interrupt,
      DPRA3 => NlwRenamedSig_OI_GPI1_Interrupt,
      WCLK => Clk,
      WE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_write_ctrl_1121,
      SPO => NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar25_SPO_UNCONNECTED,
      DPO => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N53
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar26 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_iomodule_0_lmb_abus_Q(5),
      A1 => U0_iomodule_0_lmb_abus_Q(4),
      A2 => U0_iomodule_0_lmb_abus_Q(3),
      A3 => U0_iomodule_0_lmb_abus_Q(2),
      D => U0_iomodule_0_write_data(14),
      DPRA0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_0_Q,
      DPRA1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_1_Q,
      DPRA2 => NlwRenamedSig_OI_GPI1_Interrupt,
      DPRA3 => NlwRenamedSig_OI_GPI1_Interrupt,
      WCLK => Clk,
      WE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_write_ctrl1_1122,
      SPO => NLW_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mram_civar26_SPO_UNCONNECTED,
      DPO => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N55
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_has_fast_2_f5 : MUXF5
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_has_fast_4_1036,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_has_fast_3_1035,
      S => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Q,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_has_fast1
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_has_fast_4 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_3_Q,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_0_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_1_Q,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_has_fast_4_1036
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_has_fast_3 : LUT4
    generic map(
      INIT => X"FF47"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_17_Q,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_0_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_16_Q,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_1_Q,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_has_fast_3_1035
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_fast_state_FSM_FFd1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_fast_state_FSM_FFd1_In,
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_fast_state_FSM_FFd1_1097
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_fast_state_FSM_FFd2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_fast_state_FSM_FFd2_In_1100,
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_fast_state_FSM_FFd2_1099
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_pit1_write_ctrl,
      D => U0_iomodule_0_write_data(0),
      R => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_or0000,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_788
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_reload : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_pit1_write_ctrl,
      D => U0_iomodule_0_write_data(1),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_reload_894
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_written : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_pit1_write_preload,
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_written_893
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value_0 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_pit1_write_preload,
      D => U0_iomodule_0_write_data(0),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(0)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value_1 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_pit1_write_preload,
      D => U0_iomodule_0_write_data(1),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(1)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value_2 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_pit1_write_preload,
      D => U0_iomodule_0_write_data(2),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(2)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value_3 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_pit1_write_preload,
      D => U0_iomodule_0_write_data(3),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(3)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value_4 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_pit1_write_preload,
      D => U0_iomodule_0_write_data(4),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(4)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value_5 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_pit1_write_preload,
      D => U0_iomodule_0_write_data(5),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(5)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value_6 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_pit1_write_preload,
      D => U0_iomodule_0_write_data(6),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(6)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value_7 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_pit1_write_preload,
      D => U0_iomodule_0_write_data(7),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(7)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value_8 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_pit1_write_preload,
      D => U0_iomodule_0_write_data(8),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(8)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value_9 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_pit1_write_preload,
      D => U0_iomodule_0_write_data(9),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(9)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value_10 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_pit1_write_preload,
      D => U0_iomodule_0_write_data(10),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(10)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value_11 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_pit1_write_preload,
      D => U0_iomodule_0_write_data(11),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(11)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value_12 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_pit1_write_preload,
      D => U0_iomodule_0_write_data(12),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(12)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value_13 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_pit1_write_preload,
      D => U0_iomodule_0_write_data(13),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(13)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value_14 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_pit1_write_preload,
      D => U0_iomodule_0_write_data(14),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(14)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value_15 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_pit1_write_preload,
      D => U0_iomodule_0_write_data(15),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(15)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value_16 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_pit1_write_preload,
      D => U0_iomodule_0_write_data(16),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(16)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value_17 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_pit1_write_preload,
      D => U0_iomodule_0_write_data(17),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(17)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value_18 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_pit1_write_preload,
      D => U0_iomodule_0_write_data(18),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(18)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value_19 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_pit1_write_preload,
      D => U0_iomodule_0_write_data(19),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(19)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value_20 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_pit1_write_preload,
      D => U0_iomodule_0_write_data(20),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(20)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value_21 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_pit1_write_preload,
      D => U0_iomodule_0_write_data(21),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(21)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value_22 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_pit1_write_preload,
      D => U0_iomodule_0_write_data(22),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(22)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value_23 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_pit1_write_preload,
      D => U0_iomodule_0_write_data(23),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(23)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value_24 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_pit1_write_preload,
      D => U0_iomodule_0_write_data(24),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(24)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value_25 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_pit1_write_preload,
      D => U0_iomodule_0_write_data(25),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(25)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value_26 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_pit1_write_preload,
      D => U0_iomodule_0_write_data(26),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(26)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value_27 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_pit1_write_preload,
      D => U0_iomodule_0_write_data(27),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(27)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value_28 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_pit1_write_preload,
      D => U0_iomodule_0_write_data(28),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(28)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value_29 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_pit1_write_preload,
      D => U0_iomodule_0_write_data(29),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(29)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value_30 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_pit1_write_preload,
      D => U0_iomodule_0_write_data(30),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(30)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value_31 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_pit1_write_preload,
      D => U0_iomodule_0_write_data(31),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(31)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n : FDSE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_not0001,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      S => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_or0000,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_pit_interrupt_i : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_pit_interrupt_i_and0000,
      R => U0_LMB_Rst_368,
      Q => NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_PIT_I1_pit_interrupt_i
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_pit_toggle_i : FDRE
    port map (
      C => Clk,
      CE => NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_PIT_I1_pit_interrupt_i,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_pit_toggle_i_not0001,
      R => U0_LMB_Rst_368,
      Q => NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_PIT_I1_pit_toggle_i
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_0 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_788,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(0),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(0)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_1 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_788,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(1),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(1)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_2 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_788,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(2),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(2)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_3 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_788,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(3),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(3)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_4 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_788,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(4),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(4)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_5 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_788,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(5),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(5)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_6 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_788,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(6),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(6)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_7 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_788,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(7),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(7)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_8 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_788,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(8),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(8)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_9 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_788,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(9),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(9)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_10 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_788,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(10),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(10)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_11 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_788,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(11),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(11)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_12 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_788,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(12),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(12)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_13 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_788,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(13),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(13)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_14 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_788,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(14),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(14)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_15 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_788,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(15),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(15)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_16 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_788,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(16),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(16)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_17 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_788,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(17),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(17)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_18 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_788,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(18),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(18)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_19 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_788,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(19),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(19)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_20 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_788,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(20),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(20)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_21 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_788,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(21),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(21)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_22 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_788,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(22),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(22)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_23 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_788,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(23),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(23)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_24 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_788,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(24),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(24)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_25 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_788,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(25),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(25)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_26 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_788,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(26),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(26)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_27 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_788,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(27),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(27)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_28 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_788,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(28),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(28)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_29 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_788,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(29),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(29)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_30 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_788,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(30),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(30)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_31 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_788,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(31),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(31)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data_0 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(0),
      R => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Read_inv_691,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(0)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data_1 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(1),
      R => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Read_inv_691,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(1)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data_2 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(2),
      R => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Read_inv_691,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(2)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data_3 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(3),
      R => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Read_inv_691,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(3)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data_4 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(4),
      R => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Read_inv_691,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(4)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data_5 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(5),
      R => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Read_inv_691,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(5)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data_6 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(6),
      R => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Read_inv_691,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(6)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data_7 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(7),
      R => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Read_inv_691,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(7)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data_8 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(8),
      R => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Read_inv_691,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(8)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data_9 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(9),
      R => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Read_inv_691,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(9)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data_10 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(10),
      R => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Read_inv_691,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(10)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data_11 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(11),
      R => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Read_inv_691,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(11)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data_12 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(12),
      R => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Read_inv_691,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(12)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data_13 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(13),
      R => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Read_inv_691,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(13)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data_14 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(14),
      R => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Read_inv_691,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(14)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data_15 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(15),
      R => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Read_inv_691,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(15)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data_16 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(16),
      R => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Read_inv_691,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(16)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data_17 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(17),
      R => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Read_inv_691,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(17)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data_18 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(18),
      R => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Read_inv_691,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(18)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data_19 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(19),
      R => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Read_inv_691,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(19)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data_20 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(20),
      R => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Read_inv_691,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(20)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data_21 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(21),
      R => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Read_inv_691,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(21)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data_22 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(22),
      R => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Read_inv_691,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(22)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data_23 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(23),
      R => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Read_inv_691,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(23)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data_24 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(24),
      R => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Read_inv_691,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(24)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data_25 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(25),
      R => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Read_inv_691,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(25)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data_26 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(26),
      R => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Read_inv_691,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(26)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data_27 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(27),
      R => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Read_inv_691,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(27)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data_28 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(28),
      R => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Read_inv_691,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(28)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data_29 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(29),
      R => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Read_inv_691,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(29)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data_30 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(30),
      R => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Read_inv_691,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(30)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data_31 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(31),
      R => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Read_inv_691,
      Q => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(31)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_0_Count_LUT : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(0),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(0)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_0_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(0),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(0)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_0_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => NlwRenamedSig_OI_GPI1_Interrupt,
      DI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(0),
      S => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(0),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(1)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_0_XORCY_I1 : XORCY
    port map (
      CI => NlwRenamedSig_OI_GPI1_Interrupt,
      LI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(0),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(0)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_1_Count_LUT : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(1),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(1),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(1)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_1_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(1),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(1)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_1_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(1),
      DI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(1),
      S => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(1),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(2)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_1_XORCY_I1 : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(1),
      LI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(1),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(1)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_2_Count_LUT : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(2),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(2),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(2)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_2_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(2),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(2)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_2_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(2),
      DI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(2),
      S => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(2),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(3)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_2_XORCY_I1 : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(2),
      LI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(2),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(2)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_3_Count_LUT : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(3),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(3),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(3)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_3_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(3),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(3)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_3_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(3),
      DI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(3),
      S => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(3),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(4)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_3_XORCY_I1 : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(3),
      LI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(3),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(3)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_4_Count_LUT : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(4),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(4),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(4)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_4_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(4),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(4)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_4_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(4),
      DI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(4),
      S => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(4),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(5)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_4_XORCY_I1 : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(4),
      LI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(4),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(4)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_5_Count_LUT : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(5),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(5),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(5)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_5_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(5),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(5)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_5_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(5),
      DI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(5),
      S => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(5),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(6)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_5_XORCY_I1 : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(5),
      LI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(5),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(5)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_6_Count_LUT : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(6),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(6),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(6)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_6_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(6),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(6)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_6_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(6),
      DI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(6),
      S => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(6),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(7)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_6_XORCY_I1 : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(6),
      LI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(6),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(6)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_7_Count_LUT : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(7),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(7),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(7)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_7_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(7),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(7)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_7_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(7),
      DI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(7),
      S => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(7),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(8)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_7_XORCY_I1 : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(7),
      LI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(7),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(7)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_8_Count_LUT : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(8),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(8),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(8)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_8_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(8),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(8)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_8_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(8),
      DI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(8),
      S => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(8),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(9)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_8_XORCY_I1 : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(8),
      LI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(8),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(8)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_9_Count_LUT : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(9),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(9),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(9)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_9_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(9),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(9)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_9_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(9),
      DI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(9),
      S => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(9),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(10)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_9_XORCY_I1 : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(9),
      LI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(9),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(9)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_10_Count_LUT : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(10),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(10),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(10)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_10_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(10),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(10)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_10_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(10),
      DI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(10),
      S => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(10),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(11)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_10_XORCY_I1 : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(10),
      LI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(10),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(10)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_11_Count_LUT : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(11),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(11),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(11)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_11_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(11),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(11)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_11_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(11),
      DI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(11),
      S => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(11),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(12)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_11_XORCY_I1 : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(11),
      LI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(11),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(11)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_12_Count_LUT : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(12),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(12),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(12)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_12_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(12),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(12)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_12_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(12),
      DI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(12),
      S => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(12),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(13)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_12_XORCY_I1 : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(12),
      LI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(12),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(12)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_13_Count_LUT : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(13),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(13),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(13)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_13_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(13),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(13)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_13_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(13),
      DI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(13),
      S => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(13),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(14)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_13_XORCY_I1 : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(13),
      LI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(13),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(13)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_14_Count_LUT : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(14),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(14),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(14)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_14_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(14),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(14)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_14_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(14),
      DI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(14),
      S => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(14),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(15)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_14_XORCY_I1 : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(14),
      LI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(14),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(14)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_15_Count_LUT : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(15),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(15),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(15)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_15_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(15),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(15)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_15_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(15),
      DI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(15),
      S => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(15),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(16)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_15_XORCY_I1 : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(15),
      LI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(15),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(15)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_16_Count_LUT : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(16),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(16),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(16)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_16_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(16),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(16)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_16_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(16),
      DI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(16),
      S => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(16),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(17)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_16_XORCY_I1 : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(16),
      LI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(16),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(16)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_17_Count_LUT : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(17),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(17),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(17)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_17_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(17),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(17)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_17_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(17),
      DI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(17),
      S => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(17),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(18)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_17_XORCY_I1 : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(17),
      LI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(17),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(17)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_18_Count_LUT : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(18),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(18),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(18)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_18_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(18),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(18)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_18_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(18),
      DI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(18),
      S => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(18),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(19)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_18_XORCY_I1 : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(18),
      LI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(18),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(18)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_19_Count_LUT : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(19),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(19),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(19)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_19_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(19),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(19)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_19_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(19),
      DI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(19),
      S => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(19),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(20)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_19_XORCY_I1 : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(19),
      LI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(19),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(19)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_20_Count_LUT : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(20),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(20),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(20)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_20_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(20),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(20)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_20_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(20),
      DI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(20),
      S => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(20),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(21)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_20_XORCY_I1 : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(20),
      LI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(20),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(20)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_21_Count_LUT : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(21),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(21),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(21)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_21_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(21),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(21)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_21_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(21),
      DI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(21),
      S => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(21),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(22)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_21_XORCY_I1 : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(21),
      LI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(21),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(21)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_22_Count_LUT : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(22),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(22),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(22)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_22_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(22),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(22)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_22_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(22),
      DI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(22),
      S => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(22),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(23)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_22_XORCY_I1 : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(22),
      LI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(22),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(22)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_23_Count_LUT : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(23),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(23),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(23)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_23_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(23),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(23)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_23_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(23),
      DI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(23),
      S => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(23),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(24)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_23_XORCY_I1 : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(23),
      LI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(23),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(23)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_24_Count_LUT : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(24),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(24),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(24)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_24_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(24),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(24)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_24_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(24),
      DI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(24),
      S => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(24),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(25)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_24_XORCY_I1 : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(24),
      LI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(24),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(24)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_25_Count_LUT : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(25),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(25),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(25)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_25_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(25),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(25)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_25_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(25),
      DI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(25),
      S => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(25),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(26)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_25_XORCY_I1 : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(25),
      LI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(25),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(25)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_26_Count_LUT : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(26),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(26),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(26)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_26_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(26),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(26)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_26_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(26),
      DI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(26),
      S => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(26),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(27)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_26_XORCY_I1 : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(26),
      LI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(26),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(26)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_27_Count_LUT : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(27),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(27),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(27)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_27_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(27),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(27)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_27_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(27),
      DI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(27),
      S => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(27),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(28)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_27_XORCY_I1 : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(27),
      LI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(27),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(27)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_28_Count_LUT : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(28),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(28),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(28)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_28_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(28),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(28)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_28_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(28),
      DI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(28),
      S => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(28),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(29)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_28_XORCY_I1 : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(28),
      LI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(28),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(28)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_29_Count_LUT : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(29),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(29),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(29)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_29_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(29),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(29)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_29_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(29),
      DI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(29),
      S => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(29),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(30)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_29_XORCY_I1 : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(29),
      LI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(29),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(29)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_30_Count_LUT : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(30),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(30),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(30)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_30_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(30),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(30)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_30_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(30),
      DI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(30),
      S => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(30),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(31)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_30_XORCY_I1 : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(30),
      LI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(30),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(30)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_31_Count_LUT : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(31),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_value(31),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(31)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_31_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count(31),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(31)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_31_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(31),
      DI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt_di(31),
      S => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(31),
      LO => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(32)
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_Using_PIT_All_Bits_31_XORCY_I1 : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(31),
      LI => U0_iomodule_0_IOModule_Core_I1_PIT_I1_new_cnt(31),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_cnt(31)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_0 : FDR
    port map (
      C => Clk,
      D => GPI1(0),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(0)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_1 : FDR
    port map (
      C => Clk,
      D => GPI1(1),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(1)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_2 : FDR
    port map (
      C => Clk,
      D => GPI1(2),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(2)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_3 : FDR
    port map (
      C => Clk,
      D => GPI1(3),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(3)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_4 : FDR
    port map (
      C => Clk,
      D => GPI1(4),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(4)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_5 : FDR
    port map (
      C => Clk,
      D => GPI1(5),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(5)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_6 : FDR
    port map (
      C => Clk,
      D => GPI1(6),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(6)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_7 : FDR
    port map (
      C => Clk,
      D => GPI1(7),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(7)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_8 : FDR
    port map (
      C => Clk,
      D => GPI1(8),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(8)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_9 : FDR
    port map (
      C => Clk,
      D => GPI1(9),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(9)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_10 : FDR
    port map (
      C => Clk,
      D => GPI1(10),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(10)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_11 : FDR
    port map (
      C => Clk,
      D => GPI1(11),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(11)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_12 : FDR
    port map (
      C => Clk,
      D => GPI1(12),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(12)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_13 : FDR
    port map (
      C => Clk,
      D => GPI1(13),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(13)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_14 : FDR
    port map (
      C => Clk,
      D => GPI1(14),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(14)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_15 : FDR
    port map (
      C => Clk,
      D => GPI1(15),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(15)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_16 : FDR
    port map (
      C => Clk,
      D => GPI1(16),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(16)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_17 : FDR
    port map (
      C => Clk,
      D => GPI1(17),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(17)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_18 : FDR
    port map (
      C => Clk,
      D => GPI1(18),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(18)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_19 : FDR
    port map (
      C => Clk,
      D => GPI1(19),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(19)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_20 : FDR
    port map (
      C => Clk,
      D => GPI1(20),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(20)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_21 : FDR
    port map (
      C => Clk,
      D => GPI1(21),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(21)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_22 : FDR
    port map (
      C => Clk,
      D => GPI1(22),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(22)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_23 : FDR
    port map (
      C => Clk,
      D => GPI1(23),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(23)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_24 : FDR
    port map (
      C => Clk,
      D => GPI1(24),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(24)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_25 : FDR
    port map (
      C => Clk,
      D => GPI1(25),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(25)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_26 : FDR
    port map (
      C => Clk,
      D => GPI1(26),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(26)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_27 : FDR
    port map (
      C => Clk,
      D => GPI1(27),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(27)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_28 : FDR
    port map (
      C => Clk,
      D => GPI1(28),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(28)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_29 : FDR
    port map (
      C => Clk,
      D => GPI1(29),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(29)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_30 : FDR
    port map (
      C => Clk,
      D => GPI1(30),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(30)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_31 : FDR
    port map (
      C => Clk,
      D => GPI1(31),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(31)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_0 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(0),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(0)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_1 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(1),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(1)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_2 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(2),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(2)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_3 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(3),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(3)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_4 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(4),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(4)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_5 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(5),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(5)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_6 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(6),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(6)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_7 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(7),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(7)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_8 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(8),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(8)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_9 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(9),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(9)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_10 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(10),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(10)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_11 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(11),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(11)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_12 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(12),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(12)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_13 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(13),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(13)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_14 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(14),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(14)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_15 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(15),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(15)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_16 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(16),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(16)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_17 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(17),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(17)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_18 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(18),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(18)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_19 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(19),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(19)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_20 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(20),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(20)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_21 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(21),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(21)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_22 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(22),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(22)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_23 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(23),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(23)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_24 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(24),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(24)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_25 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(25),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(25)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_26 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(26),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(26)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_27 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(27),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(27)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_28 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(28),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(28)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_29 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(29),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(29)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_30 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(30),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(30)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_31 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(31),
      R => U0_LMB_Rst_368,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(31)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_3 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_3_not0001,
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_3_Q
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error : FDRSE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_status_read,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      R => U0_LMB_Rst_368,
      S => U0_iomodule_0_IOModule_Core_I1_rx_overrun_error,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error_906
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_0 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_933,
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_0_Q
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error : FDRSE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_status_read,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      R => U0_LMB_Rst_368,
      S => U0_iomodule_0_IOModule_Core_I1_rx_frame_error,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error_905
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_5 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error_906,
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_5_Q
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_6 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error_905,
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_6_Q
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_1_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => N1,
      A1 => N1,
      A2 => N1,
      A3 => N1,
      CE => N1,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Clk_En_I(1),
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Clk_En_I(1)
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => N1,
      A1 => NlwRenamedSig_OI_GPI1_Interrupt,
      A2 => NlwRenamedSig_OI_GPI1_Interrupt,
      A3 => N1,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_568,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_loop_Bit
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => N1,
      A1 => NlwRenamedSig_OI_GPI1_Interrupt,
      A2 => NlwRenamedSig_OI_GPI1_Interrupt,
      A3 => N1,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Clk_En_I(1),
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_loop_Bit
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => NlwRenamedSig_OI_GPI1_Interrupt,
      A1 => NlwRenamedSig_OI_GPI1_Interrupt,
      A2 => N1,
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_Clk_En_Out_i_586,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_loop_Bit
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => NlwRenamedSig_OI_GPI1_Interrupt,
      A1 => NlwRenamedSig_OI_GPI1_Interrupt,
      A2 => N1,
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_Clk_En_Out_i_583,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_loop_Bit
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => NlwRenamedSig_OI_GPI1_Interrupt,
      A1 => NlwRenamedSig_OI_GPI1_Interrupt,
      A2 => N1,
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_Clk_En_Out_i_580,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_loop_Bit
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => NlwRenamedSig_OI_GPI1_Interrupt,
      A1 => NlwRenamedSig_OI_GPI1_Interrupt,
      A2 => N1,
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_Clk_En_Out_i_577,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_loop_Bit
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => NlwRenamedSig_OI_GPI1_Interrupt,
      A1 => NlwRenamedSig_OI_GPI1_Interrupt,
      A2 => N1,
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_Clk_En_Out_i_574,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_loop_Bit
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => NlwRenamedSig_OI_GPI1_Interrupt,
      A1 => NlwRenamedSig_OI_GPI1_Interrupt,
      A2 => N1,
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_571,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_loop_Bit
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_1_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => NlwRenamedSig_OI_GPI1_Interrupt,
      A1 => NlwRenamedSig_OI_GPI1_Interrupt,
      A2 => NlwRenamedSig_OI_GPI1_Interrupt,
      A3 => N1,
      CE => N1,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Clk_En_I(1),
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Clk_En_I(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => NlwRenamedSig_OI_GPI1_Interrupt,
      A1 => N1,
      A2 => NlwRenamedSig_OI_GPI1_Interrupt,
      A3 => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Clk_En_I(1),
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_loop_Bit
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_toggle_i : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_Clk_En_Out_i_589,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_toggle_i_not0001,
      R => U0_LMB_Rst_368,
      Q => NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_FIT_I1_toggle_i
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Out1_572,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_568,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_571
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Out1 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Out1_572
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Out1_569,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Clk_En_I(1),
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_568
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Out1 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Out1_569
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_Clk_En_Out_i : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_Out1_590,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_Clk_En_Out_i_586,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_Clk_En_Out_i_589
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_Out1 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_Out1_590
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_Clk_En_Out_i : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_Out1_587,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_Clk_En_Out_i_583,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_Clk_En_Out_i_586
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_Out1 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_Out1_587
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_Clk_En_Out_i : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_Out1_584,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_Clk_En_Out_i_580,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_Clk_En_Out_i_583
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_Out1 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_Out1_584
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_Clk_En_Out_i : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_Out1_581,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_Clk_En_Out_i_577,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_Clk_En_Out_i_580
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_Out1 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_Out1_581
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_Clk_En_Out_i : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_Out1_578,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_Clk_En_Out_i_574,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_Clk_En_Out_i_577
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_Out1 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_Out1_578
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_Clk_En_Out_i : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_Out1_575,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_571,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_Clk_En_Out_i_574
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_Out1 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_Out1_575
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Out1_897,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Clk_En_I(1),
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_896
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Out1 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Out1_897
    );
  U0_dlmb_cntlr_lmb_as : FDR
    port map (
      C => Clk,
      D => U0_dlmb_M_AddrStrobe,
      R => U0_dlmb_LMB_Rst,
      Q => U0_dlmb_cntlr_lmb_as_480
    );
  U0_dlmb_cntlr_Sl_Rdy : FDR
    port map (
      C => Clk,
      D => U0_dlmb_cntlr_lmb_select,
      R => U0_dlmb_LMB_Rst,
      Q => U0_dlmb_cntlr_Sl_Rdy_479
    );
  U0_dlmb_POR_FF_I : FDS
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      S => U0_LMB_Rst_368,
      Q => U0_dlmb_LMB_Rst
    );
  U0_ilmb_cntlr_lmb_as : FDR
    port map (
      C => Clk,
      D => U0_ilmb_M_AddrStrobe,
      R => U0_ilmb_LMB_Rst,
      Q => U0_ilmb_cntlr_lmb_as_534
    );
  U0_ilmb_cntlr_Sl_Rdy : FDR
    port map (
      C => Clk,
      D => N1,
      R => U0_ilmb_LMB_Rst,
      Q => U0_ilmb_cntlr_Sl_Rdy_533
    );
  U0_Debug_mdm_0_Use_Spartan3_BSCAN_SPARTAN3_I : BSCAN_SPARTAN3
    port map (
      TDI => U0_Debug_mdm_0_tdi,
      SHIFT => U0_Debug_mdm_0_shift,
      DRCK1 => U0_Debug_mdm_0_drck1_i,
      DRCK2 => U0_Debug_mdm_0_drck_i,
      RESET => U0_Debug_mdm_0_reset,
      UPDATE => U0_Debug_mdm_0_update,
      TDO1 => NlwRenamedSig_OI_GPI1_Interrupt,
      TDO2 => U0_Debug_mdm_0_tdo,
      CAPTURE => U0_Debug_mdm_0_capture,
      SEL1 => NLW_U0_Debug_mdm_0_Use_Spartan3_BSCAN_SPARTAN3_I_SEL1_UNCONNECTED,
      SEL2 => U0_Debug_mdm_0_sel
    );
  U0_Debug_mdm_0_BUFG_DRCK1 : BUFG
    port map (
      I => U0_Debug_mdm_0_drck1_i,
      O => NLW_U0_Debug_mdm_0_BUFG_DRCK1_O_UNCONNECTED
    );
  U0_Debug_mdm_0_BUFG_DRCK : BUFG
    port map (
      I => U0_Debug_mdm_0_drck_i,
      O => U0_Debug_mdm_0_drck
    );
  U0_ilmb_POR_FF_I : FDS
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      S => U0_LMB_Rst_368,
      Q => U0_ilmb_LMB_Rst
    );
  U0_reset_vec_2 : FD
    port map (
      C => Clk,
      D => U0_reset_vec(1),
      Q => U0_reset_vec(2)
    );
  U0_reset_vec_1 : FD
    port map (
      C => Clk,
      D => U0_reset_vec(0),
      Q => U0_reset_vec(1)
    );
  U0_LMB_Rst : FD
    port map (
      C => Clk,
      D => U0_LMB_Rst_or0000,
      Q => U0_LMB_Rst_368
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert1_wg_lut_0_Q : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(7),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert1_wg_lut(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert1_wg_cy_0_Q : MUXCY
    port map (
      CI => N1,
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert1_wg_lut(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert1_wg_cy(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert1_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(6),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(4),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(10),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert1_wg_lut(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert1_wg_cy_1_Q : MUXCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert1_wg_cy(0),
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert1_wg_lut(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert1_wg_cy(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert1_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(8),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(13),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert1_wg_lut(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert1_wg_cy_2_Q : MUXCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert1_wg_cy(1),
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert1_wg_lut(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert1_wg_cy(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert1_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(11),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(15),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(12),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert1_wg_lut(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert1_wg_cy_3_Q : MUXCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert1_wg_cy(2),
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert1_wg_lut(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert1_wg_cy(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert1_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(14),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N23,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert1_wg_lut(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert1_wg_cy_4_Q : MUXCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert1_wg_cy(3),
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert1_wg_lut(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert1_wg_cy(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert1_wg_lut_5_Q : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N14,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_8_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert1_wg_lut(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert1_wg_cy_5_Q : MUXCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert1_wg_cy(4),
      DI => NlwRenamedSig_OI_GPI1_Interrupt,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert1_wg_lut(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Debug_of_brki_hit
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_which_pc_0_mux00001 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_microblaze_0_mdm_bus_Dbg_Reg_En(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_N16,
      I2 => U0_microblaze_0_mdm_bus_Dbg_Reg_En(7),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_which_pc
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mem_Strobe1 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N20,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_mem_Strobe
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd_and00001 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample_1_ren_2_2722,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd_and0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_and00001 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample_1_ren_4_2724,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_and0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_and00001 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample_1_ren_3_2723,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_and0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i_and00001 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample_1_ren_0_2720,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i_and0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_and00001 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample(6),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_new_dbg_instr_CLK_2687,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_and0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i_and00001 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample_1_ren_1_2721,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i_and0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_and00001 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_sample_1_ren_5_2725,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_and0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Dbg_Clean_Stop_0_not00011 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Dbg_Clean_Stop_0_not0001
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N_mux00011 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_2786,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N_mux0001
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_active_wakeup_0_and00001 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i(0),
      I1 => NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_IRQ,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Dbg_Wakeup_2399,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_active_wakeup_0_and0000
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_TX_and00001 : LUT3
    generic map(
      INIT => X"51"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_993,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_990,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_serial_Data_986,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_TX_and0000
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected_0_and00001 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(0),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_previous_RX_928,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running(0),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected_0_and0000
    );
  U0_LMB_Rst_or00001 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => U0_reset_vec(1),
      I1 => U0_reset_vec(0),
      I2 => U0_reset_vec(2),
      O => U0_LMB_Rst_or0000
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_fast_state_FSM_FFd1_In1 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_fast_state_FSM_FFd2_1099,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack(0),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_fast_state_FSM_FFd1_1097,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_fast_state_FSM_FFd1_In
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_IRQ_mux00001 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_fast_state_FSM_FFd2_1099,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_fast_state_FSM_FFd1_1097,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack(0),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_IRQ_mux0000
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_and00001 : LUT4
    generic map(
      INIT => X"0F02"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_995,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_990,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_993,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_and0000
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_and00001 : LUT4
    generic map(
      INIT => X"0F08"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_993,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_962,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_990,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_and0000
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_and00001 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(0),
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(1),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_and0000
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_fast_state_FSM_Out01 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_fast_state_FSM_FFd2_1099,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_fast_state_FSM_FFd1_1097,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_fast_state_cmp_eq0001
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i_0_and00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i_0_and0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i_2694,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_hold_2692,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_0_and00001 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_i,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N_2776,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_0_and0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_clear_or00001 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_2710,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_1_2713,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_clear_or0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i_0_or00001 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_active_wakeup(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i_0_or0000
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_or00001 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_LMB_Rst_368,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_962,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_or0000
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Overrun_Error1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_933,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_926,
      O => U0_iomodule_0_IOModule_Core_I1_rx_overrun_error
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_or00001 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_788,
      I2 => U0_LMB_Rst_368,
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_or0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_CPU1 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_2786,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_2559,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_CPU
    );
  U0_iomodule_0_intc_write_cier_SW0 : LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(3),
      I1 => U0_iomodule_0_lmb_abus_Q(0),
      I2 => U0_iomodule_0_lmb_abus_Q(4),
      I3 => U0_iomodule_0_lmb_abus_Q(1),
      O => N2
    );
  U0_iomodule_0_intc_write_cier : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(5),
      I1 => U0_iomodule_0_lmb_abus_Q(2),
      I2 => N2,
      I3 => U0_iomodule_0_lmb_reg_write_1142,
      O => U0_iomodule_0_intc_write_cier_1131
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_671 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(6),
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(7),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_67
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_451 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(4),
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(5),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_45
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_231 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(2),
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(3),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_23
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_011 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(1),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_01
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_lwx_swx_Carry_i1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_LWX_SWX_Carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_32_mux00001 : LUT4
    generic map(
      INIT => X"3F2F"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_2710,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_N0,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Valid_Instr_2210,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_32_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack_mux0003_1_1 : LUT4
    generic map(
      INIT => X"22F2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_2nd_cycle(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_enable_Interrupt,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_old_IE_value(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack_mux0003(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_30_mux00001 : LUT4
    generic map(
      INIT => X"D580"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_N0,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_enable_Interrupt_i,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_2710,
      I3 => U0_microblaze_I_local_sig_3727_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_30_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_27_mux00001 : LUT4
    generic map(
      INIT => X"3B08"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_PC_EX_i(27),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_2710,
      I3 => U0_microblaze_I_local_sig_3724_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_27_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_26_mux00001 : LUT4
    generic map(
      INIT => X"3B08"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_PC_EX_i(26),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_2710,
      I3 => U0_microblaze_I_local_sig_3723_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_26_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_25_mux00001 : LUT4
    generic map(
      INIT => X"3B08"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_PC_EX_i(25),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_2710,
      I3 => U0_microblaze_I_local_sig_3722_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_25_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_24_mux00001 : LUT4
    generic map(
      INIT => X"3B08"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_PC_EX_i(24),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_2710,
      I3 => U0_microblaze_I_local_sig_3721_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_24_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_23_mux00001 : LUT4
    generic map(
      INIT => X"3B08"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_PC_EX_i(23),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_2710,
      I3 => U0_microblaze_I_local_sig_3720_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_23_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_22_mux00001 : LUT4
    generic map(
      INIT => X"3B08"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_PC_EX_i(22),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_2710,
      I3 => U0_microblaze_I_local_sig_3719_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_22_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_21_mux00003 : LUT4
    generic map(
      INIT => X"3B08"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_PC_EX_i(21),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_2710,
      I3 => U0_microblaze_I_local_sig_3718_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_21_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_mux00011 : LUT4
    generic map(
      INIT => X"5702"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_2310,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_sel_muxb,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_mux0001
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Read_inv_SW0 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(3),
      I1 => U0_iomodule_0_lmb_reg_read_1139,
      I2 => U0_iomodule_0_lmb_abus_Q(4),
      O => N12
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Read_inv : LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(5),
      I1 => U0_iomodule_0_lmb_abus_Q(2),
      I2 => U0_iomodule_0_lmb_abus_Q(1),
      I3 => N12,
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Read_inv_691
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_or00007 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_microblaze_0_mdm_bus_Dbg_Reg_En(0),
      I1 => U0_microblaze_0_mdm_bus_Dbg_Reg_En(1),
      I2 => U0_microblaze_0_mdm_bus_Dbg_Reg_En(2),
      I3 => U0_microblaze_0_mdm_bus_Dbg_Reg_En(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_or00007_2484
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_or000015 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => U0_microblaze_0_mdm_bus_Dbg_Reg_En(4),
      I1 => U0_microblaze_0_mdm_bus_Dbg_Reg_En(7),
      I2 => U0_microblaze_0_mdm_bus_Dbg_Reg_En(5),
      I3 => U0_microblaze_0_mdm_bus_Dbg_Reg_En(6),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_or000015_2483
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_16_or000011 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_do_fast_ack_1095,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_1_Q,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N3
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_0_and00001 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_decode_I(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_EX_First_Cycle(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_is_sleep(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N20,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_0_and0000
    );
  U0_iomodule_0_uart_tx_write1 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(4),
      I1 => U0_iomodule_0_lmb_abus_Q(5),
      I2 => U0_iomodule_0_lmb_abus_Q(3),
      I3 => U0_iomodule_0_N1,
      O => U0_iomodule_0_uart_tx_write
    );
  U0_iomodule_0_pit1_write_preload1 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(2),
      I1 => U0_iomodule_0_N0,
      I2 => U0_iomodule_0_lmb_abus_Q(4),
      I3 => U0_iomodule_0_lmb_abus_Q(3),
      O => U0_iomodule_0_pit1_write_preload
    );
  U0_iomodule_0_pit1_write_ctrl11 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(5),
      I1 => U0_iomodule_0_lmb_abus_Q(1),
      I2 => U0_iomodule_0_lmb_abus_Q(0),
      I3 => U0_iomodule_0_lmb_reg_write_1142,
      O => U0_iomodule_0_N0
    );
  U0_iomodule_0_pit1_write_ctrl1 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(2),
      I1 => U0_iomodule_0_lmb_abus_Q(4),
      I2 => U0_iomodule_0_lmb_abus_Q(3),
      I3 => U0_iomodule_0_N0,
      O => U0_iomodule_0_pit1_write_ctrl
    );
  U0_iomodule_0_intc_write_cimr1 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(5),
      I1 => U0_iomodule_0_N1,
      I2 => U0_iomodule_0_lmb_abus_Q(4),
      I3 => U0_iomodule_0_lmb_abus_Q(3),
      O => U0_iomodule_0_intc_write_cimr
    );
  U0_iomodule_0_gpo1_write11 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(2),
      I1 => U0_iomodule_0_lmb_reg_write_1142,
      I2 => U0_iomodule_0_lmb_abus_Q(1),
      I3 => U0_iomodule_0_lmb_abus_Q(0),
      O => U0_iomodule_0_N1
    );
  U0_iomodule_0_gpo1_write1 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(5),
      I1 => U0_iomodule_0_N1,
      I2 => U0_iomodule_0_lmb_abus_Q(4),
      I3 => U0_iomodule_0_lmb_abus_Q(3),
      O => U0_iomodule_0_gpo1_write
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_do_fast_ack_mux0000_SW0 : LUT4
    generic map(
      INIT => X"8180"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Q,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_fast_state_FSM_FFd1_1097,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack(1),
      O => N14
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_do_fast_ack_mux0000 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => N14,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_fast_state_FSM_FFd2_1099,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_has_fast1,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_do_fast_ack_mux0000_1096
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_inst_LPM_MUX911 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Q,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N41,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N43,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_varindex0000(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_inst_LPM_MUX811 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Q,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N37,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N39,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_varindex0000(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_inst_LPM_MUX711 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Q,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N33,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N35,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_varindex0000(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_inst_LPM_MUX611 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Q,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N29,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N31,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_varindex0000(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_inst_LPM_MUX511 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Q,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N25,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N27,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_varindex0000(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_inst_LPM_MUX411 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Q,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N21,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N23,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_varindex0000(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_inst_LPM_MUX311 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Q,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N17,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N19,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_varindex0000(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_inst_LPM_MUX211 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Q,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N13,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N15,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_varindex0000(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_inst_LPM_MUX131 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Q,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N5,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N7,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_varindex0000(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_inst_LPM_MUX1211 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Q,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N53,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N55,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_varindex0000(12)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_inst_LPM_MUX11111 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Q,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N49,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N51,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_varindex0000(11)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_inst_LPM_MUX1111 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Q,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N9,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N11,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_varindex0000(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_inst_LPM_MUX1011 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Q,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N45,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N47,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_varindex0000(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Prefetch_Reset_0_or00001 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_9_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Prefetch_Reset
    );
  U0_iomodule_0_gpi1_read_and000011 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_read_1139,
      I1 => U0_iomodule_0_lmb_abus_Q(2),
      I2 => U0_iomodule_0_lmb_abus_Q(1),
      O => U0_iomodule_0_N2
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd1 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(5),
      I1 => U0_iomodule_0_N2,
      I2 => U0_iomodule_0_lmb_abus_Q(3),
      I3 => U0_iomodule_0_lmb_abus_Q(4),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_READ_CISR_inv1 : LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => U0_iomodule_0_N2,
      I1 => U0_iomodule_0_lmb_abus_Q(4),
      I2 => U0_iomodule_0_lmb_abus_Q(3),
      I3 => U0_iomodule_0_lmb_abus_Q(5),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_READ_CISR_inv
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv1 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(4),
      I1 => U0_iomodule_0_lmb_abus_Q(5),
      I2 => U0_iomodule_0_N2,
      I3 => U0_iomodule_0_lmb_abus_Q(3),
      O => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_17_or00001 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => U0_iomodule_0_intc_write_ciar_1130,
      I1 => U0_iomodule_0_write_data(17),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_0_Q,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N3,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_17_or0000
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_16_or00001 : LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_0_Q,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_N3,
      I2 => U0_iomodule_0_intc_write_ciar_1130,
      I3 => U0_iomodule_0_write_data(16),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_16_or0000
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_3_or0000_SW0 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_1_Q,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_0_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Q,
      O => N16
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_3_or0000 : LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      I0 => N16,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_do_fast_ack_1095,
      I2 => U0_iomodule_0_write_data(3),
      I3 => U0_iomodule_0_intc_write_ciar_1130,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_3_or0000_1091
    );
  U0_iomodule_0_intc_write_ciar : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_write_1142,
      I1 => U0_iomodule_0_lmb_abus_Q(5),
      I2 => U0_iomodule_0_lmb_abus_Q(2),
      I3 => N2,
      O => U0_iomodule_0_intc_write_ciar_1130
    );
  U0_microblaze_I_MicroBlaze_Core_I_enable_Interrupt_0_and00001 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_enable_Interrupt_i,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_3_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_enable_Interrupt
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i_2683,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_hold_2681,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_21_mux000011 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_N0
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_3_and00001 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_3_Q,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_3_Q,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_3_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_17_and00001 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_17_Q,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_17_Q,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_17_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_16_and00001 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_16_Q,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_16_Q,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_16_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_D_AS1 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I_2231,
      I2 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation(0),
      O => U0_dlmb_M_AddrStrobe
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_fast_state_FSM_FFd2_In : LUT4
    generic map(
      INIT => X"2A3B"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_fast_state_FSM_FFd2_1099,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_fast_state_FSM_FFd1_1097,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack(0),
      I3 => N20,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_fast_state_FSM_FFd2_In_1100
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_branch_with_delay_i_0_and00001 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      O => U0_microblaze_I_MicroBlaze_Core_I_branch_with_delay
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_lwx_swx_Write_Carry_i_and00001 : LUT4
    generic map(
      INIT => X"3020"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N20,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_LWX_SWX_Write_Carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_n1 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_n
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_extend_Data_Write_I_23_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(23),
      I2 => U0_dlmb_M_DBus(31),
      O => U0_dlmb_M_DBus(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_extend_Data_Write_I_22_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(22),
      I2 => U0_dlmb_M_DBus(30),
      O => U0_dlmb_M_DBus(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_extend_Data_Write_I_21_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(21),
      I2 => U0_dlmb_M_DBus(29),
      O => U0_dlmb_M_DBus(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_extend_Data_Write_I_20_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(20),
      I2 => U0_dlmb_M_DBus(28),
      O => U0_dlmb_M_DBus(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_extend_Data_Write_I_19_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(19),
      I2 => U0_dlmb_M_DBus(27),
      O => U0_dlmb_M_DBus(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_extend_Data_Write_I_18_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(18),
      I2 => U0_dlmb_M_DBus(26),
      O => U0_dlmb_M_DBus(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_extend_Data_Write_I_17_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(17),
      I2 => U0_dlmb_M_DBus(25),
      O => U0_dlmb_M_DBus(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_extend_Data_Write_I_16_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_raw_Data_Write(16),
      I2 => U0_dlmb_M_DBus(24),
      O => U0_dlmb_M_DBus(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB_9_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_2685,
      I1 => U0_ilmb_port_BRAM_Din(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(9),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB_8_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_2685,
      I1 => U0_ilmb_port_BRAM_Din(8),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(8),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB_7_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_2685,
      I1 => U0_ilmb_port_BRAM_Din(7),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(7),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB_6_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_2685,
      I1 => U0_ilmb_port_BRAM_Din(6),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(6),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB_5_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_2685,
      I1 => U0_ilmb_port_BRAM_Din(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB_4_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_2685,
      I1 => U0_ilmb_port_BRAM_Din(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB_3_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_2685,
      I1 => U0_ilmb_port_BRAM_Din(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB_31_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_2685,
      I1 => U0_ilmb_port_BRAM_Din(31),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(31),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB_30_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_2685,
      I1 => U0_ilmb_port_BRAM_Din(30),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(30),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB_2_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_2685,
      I1 => U0_ilmb_port_BRAM_Din(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB_29_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_2685,
      I1 => U0_ilmb_port_BRAM_Din(29),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(29),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB_28_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_2685,
      I1 => U0_ilmb_port_BRAM_Din(28),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(28),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB_27_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_2685,
      I1 => U0_ilmb_port_BRAM_Din(27),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(27),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB_26_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_2685,
      I1 => U0_ilmb_port_BRAM_Din(26),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(26),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB_25_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_2685,
      I1 => U0_ilmb_port_BRAM_Din(25),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(25),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB_24_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_2685,
      I1 => U0_ilmb_port_BRAM_Din(24),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(24),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB_23_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_2685,
      I1 => U0_ilmb_port_BRAM_Din(23),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(23),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB_22_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_2685,
      I1 => U0_ilmb_port_BRAM_Din(22),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(22),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB_21_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_2685,
      I1 => U0_ilmb_port_BRAM_Din(21),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(21),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB_20_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_2685,
      I1 => U0_ilmb_port_BRAM_Din(20),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(20),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB_1_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_2685,
      I1 => U0_ilmb_port_BRAM_Din(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB_19_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_2685,
      I1 => U0_ilmb_port_BRAM_Din(19),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(19),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB_18_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_2685,
      I1 => U0_ilmb_port_BRAM_Din(18),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(18),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB_17_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_2685,
      I1 => U0_ilmb_port_BRAM_Din(17),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(17),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB_16_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_2685,
      I1 => U0_ilmb_port_BRAM_Din(16),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(16),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB_15_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_2685,
      I1 => U0_ilmb_port_BRAM_Din(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(15),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB_14_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_2685,
      I1 => U0_ilmb_port_BRAM_Din(14),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(14),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB_13_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_2685,
      I1 => U0_ilmb_port_BRAM_Din(13),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(13),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB_12_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_2685,
      I1 => U0_ilmb_port_BRAM_Din(12),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(12),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB_11_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_2685,
      I1 => U0_ilmb_port_BRAM_Din(11),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(11),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB_10_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_2685,
      I1 => U0_ilmb_port_BRAM_Din(10),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(10),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB_0_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_2685,
      I1 => U0_ilmb_port_BRAM_Din(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_muxB(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_MSR_Carry_SW0 : LUT4
    generic map(
      INIT => X"EF45"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_carry,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation(0),
      O => N24
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_MSR_Carry : LUT4
    generic map(
      INIT => X"A2AE"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_carry,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N20,
      I3 => N24,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_MSR_Carry_2167
    );
  U0_iomodule_0_uart_status_read_and00001 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_iomodule_0_N6,
      I1 => U0_iomodule_0_lmb_abus_Q(4),
      I2 => U0_iomodule_0_lmb_abus_Q(3),
      O => U0_iomodule_0_uart_status_read
    );
  U0_iomodule_0_uart_rx_read_and000011 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(5),
      I1 => U0_iomodule_0_lmb_reg_read_1139,
      I2 => U0_iomodule_0_lmb_abus_Q(2),
      I3 => U0_iomodule_0_lmb_abus_Q(1),
      O => U0_iomodule_0_N6
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_sel_muxb1 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_2685,
      I1 => U0_ilmb_cntlr_Sl_Rdy_533,
      I2 => U0_ilmb_cntlr_lmb_as_534,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_sel_muxb
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Write_High_or00001 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_delay(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg_Write_dbg,
      O => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_High
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Write_Low_or000021 : LUT4
    generic map(
      INIT => X"0F02"
    )
    port map (
      I0 => U0_dlmb_LMB_Ready,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N20,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_reg_Write_dbg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Write_Low_or00001 : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_reg_Write_dbg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Valid_Reg_0_and0000_2393,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_delay(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Reg_Write_Low
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PC_Write_0_or00001 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_ilmb_M_AddrStrobe,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_pc_write_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_not00011 : LUT3
    generic map(
      INIT => X"5D"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_2310,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I2 => U0_ilmb_M_AddrStrobe,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_not0001
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_0_not00011 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_ilmb_M_AddrStrobe,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_0_not0001
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_i_AS_I_0_and0001 : LUT4
    generic map(
      INIT => X"A020"
    )
    port map (
      I0 => N26,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry2,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_sel_muxb,
      O => U0_ilmb_M_AddrStrobe
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_capture_information_0_and00001 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Debug_capture_info
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_0_not00011 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_ilmb_M_AddrStrobe,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_0_not0001
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_0_not00011 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_0_not0001
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_normal_piperun_0_and00001 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_normal_piperun
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_0_not00011 : LUT4
    generic map(
      INIT => X"FCF8"
    )
    port map (
      I0 => U0_dlmb_LMB_Ready,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_0_not0001
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_0_and00001 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ext_nm_brk_i,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N56,
      I2 => U0_Ext_BRK,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_bip_Active,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_0_and0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_0_and00002 : LUT4
    generic map(
      INIT => X"040C"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I(0),
      I1 => NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_IRQ,
      I2 => N30,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N56
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_2nd_cycle_0_not00011 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_2nd_cycle_0_not0001
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select_or00001 : LUT4
    generic map(
      INIT => X"AAAB"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Write_DIV_result_0_or00001 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Write_DIV_result_0_or0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_mux0003_4_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_mux0003(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Unsigned_Op_mux00011 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(14),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Unsigned_Op_mux0001
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_0_and00001 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_0_and0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_mux0001_1_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_mux0001(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_mux0001_0_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_mux0001(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_mux000011 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(8),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_954,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_mux0003_0_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(6),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_mux0003(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_and00001 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(0),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_896,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_954,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_and0000
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel_8_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_954,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(7),
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(8),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(8)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel_7_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_954,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(6),
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(7),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(7)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel_6_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_954,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(5),
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(6),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(6)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel_5_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_954,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(4),
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(5),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(5)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel_4_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_954,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(3),
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(4),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(4)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel_3_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_954,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(2),
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(3),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(3)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel_2_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_954,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(1),
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(2),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel_1_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_954,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(0),
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(1),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_recycle11 : LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_954,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_recycle
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clr_NM_BRK_and00001 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_NM_Break(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clr_NM_BRK
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_0_or00001 : LUT4
    generic map(
      INIT => X"FFAE"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N20,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_0_or0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Set_BIP_0_or00002 : LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N20,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_set_BIP
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_not00011 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_896,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_954,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_not0001
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_0_not00011 : LUT4
    generic map(
      INIT => X"C888"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected(0),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_896,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_954,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_0_not0001
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_maintain_sign_n1 : LUT4
    generic map(
      INIT => X"FFD7"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Compare_Instr_2155,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(0),
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_maintain_sign_n
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_msb1 : LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Oper(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Oper(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Carry_In_2201,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_msb
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_carry3_sel1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_carry3_sel
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_mux00001 : LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_2786,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_ok_To_Stop,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count_xor_0_11 : LUT4
    generic map(
      INIT => X"7323"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_ok_To_Stop,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd_2784,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_5_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_not00011 : LUT4
    generic map(
      INIT => X"BAAA"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_preload_written_893,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(32),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_reload_894,
      I3 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_788,
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_not0001
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero_7_not00001 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_reg_neg,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero(7)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Frame_Error1 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_896,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_954,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(0),
      O => U0_iomodule_0_IOModule_Core_I1_rx_frame_error
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select_I_or0000_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i(0),
      O => N36
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select_I_or0000 : LUT4
    generic map(
      INIT => X"FF2A"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_break_Pipe_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0),
      I2 => N36,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero_6_not00001 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(7),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(6),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero_5_not00001 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(11),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(10),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(9),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(8),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero_4_not00001 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(15),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(14),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(13),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(12),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Mxor_buffer_Addr_Sum_1_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero_3_not00001 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(19),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(18),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(17),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(16),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_1_1 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_0_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_1_1_2731
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_EX_First_Cycle_0_or00001 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_EX_First_Cycle_0_or0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I_or0000 : LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Valid_Instr_or0000,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I_or0000_2232
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Start_Div_i_mux0002111 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_select_ALU_Carry_0_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_0_mux000011 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N67
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i_0_mux00001 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N17,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i_0_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_0_mux000011 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N17
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i_0_mux00001 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N23,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i_0_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i_0_mux00001 : LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N67,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i_0_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Compare_Instr_mux00021 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_select_ALU_Carry_0_mux0000,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Compare_Instr_mux0002
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8_0_mux0000 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N14,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N7,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(15),
      I3 => N44,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8_0_mux0000_2200
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16_0_mux0000 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N14,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N7,
      I3 => N44,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16_0_mux0000_2198
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I_0_mux0000_SW0 : LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      O => N50
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I_0_mux0000 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N14,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I3 => N50,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I_0_mux0000_2341
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_0_mux0000_SW0 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      O => N52
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_0_mux0000 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N23,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I2 => N52,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_0_mux0000_2284
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I_0_mux0000 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N23,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I3 => N52,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I_0_mux0000_2282
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_0_mux0000_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N67,
      O => N56
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_0_mux0000 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N7,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I3 => N56,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_0_mux0000_2205
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_i11 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_i11_2190
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero_2_not00001 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(23),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(22),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(21),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(20),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero_1_not00001 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(27),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(26),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(25),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(24),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1st_cycle_0_not00011 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1st_cycle_0_not0001
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero_0_not00001 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(31),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(30),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(29),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(28),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_nibble_Zero(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count_xor_1_1 : LUT4
    generic map(
      INIT => X"9F90"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count(1),
      I2 => N60,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_4_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_0_or000011 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_0_and0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II_29_mux00001 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_new_Carry,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_write_Carry,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_11 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_16_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_ALU_Carry_0_mux00001 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_ALU_Carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_0_mux000011 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(9),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(10),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N7
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I_0_mux0000_SW1 : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1st_cycle_0_not0001,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(6),
      O => N67
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I_0_mux0000 : LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N14,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I2 => N67,
      I3 => N66,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I_0_mux0000_2287
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Set_BIP_0_or000011 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0),
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N20
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Full_I1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_buffer_Full
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PC_Incr_0_and00001 : LUT4
    generic map(
      INIT => X"0301"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_buffer_Full,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N20,
      O => U0_microblaze_I_MicroBlaze_Core_I_pc_Incr
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Mxor_buffer_Addr_Sum_2_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_0_mux0000112 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i(0),
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Mxor_buffer_Addr_Sum_3_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_buffer_Addr(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_of_Valid_early1 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_S_I(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_S_I(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_S_I(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_of_Valid_early
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Valid_Reg_0_and0000_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      O => N69
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Valid_Reg_0_and0000 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      I3 => N69,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Valid_Reg_0_and0000_2393
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_0_mux00001 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_mbar_decode,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_0_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val1_i2 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2_i,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val1_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force1_i1 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2_i,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force1_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I_0_1 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_0_and00001 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N21,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1st_cycle_0_not0001,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_0_and0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_BIP_I_0_mux00001 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N21,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_BIP_I_0_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val1_i11 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N14,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I_0_mux00001 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N21,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I_0_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I_1_2 : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N5,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_N_i1 : LUT4
    generic map(
      INIT => X"0600"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2_i,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_N_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_S_i1 : LUT4
    generic map(
      INIT => X"2400"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2_i,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_S_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_DI_i1 : LUT4
    generic map(
      INIT => X"2400"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(10),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2_i,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_DI_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first_mux00024_SW0 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(3),
      O => N71
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first_mux00024 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N14,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I3 => N71,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_mbar_decode
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_0_mux000019 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_0_mux000017_2383,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N21,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_0_mux00006_2384,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_0_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first_mux000233 : LUT4
    generic map(
      INIT => X"CC4C"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first_mux000222_2296,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1st_cycle_0_not0001,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first_mux000233_2297
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_or000011 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_load_n_790,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_788,
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_carry(32),
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_pit_interrupt_i_and0000
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_or00001 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_reload_894,
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_pit_interrupt_i_and0000,
      I2 => U0_LMB_Rst_368,
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_count_en_or0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_0_mux000022 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N14,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N21
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Imm_Instr_0_and00001 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N21,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_imm_Instr
    );
  U0_iomodule_0_Sl_Ready_or00001 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_write_1142,
      I1 => U0_iomodule_0_lmb_reg_read_Q_1140,
      O => U0_dlmb_Sl_Ready(1)
    );
  U0_dlmb_cntlr_Sl_Ready_i1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_dlmb_cntlr_Sl_Rdy_479,
      I1 => U0_dlmb_cntlr_lmb_as_480,
      O => U0_dlmb_Sl_Ready(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(9),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(9),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(8),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(8),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(15),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(15),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(14),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(14),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(13),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(13),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(12),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(12),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(11),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(11),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(10),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(10),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(7),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(7),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(6),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(6),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op2_Reg
    );
  U0_dlmb_cntlr_lmb_we_3_and00001 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_dlmb_M_WriteStrobe,
      I1 => U0_dlmb_M_BE(3),
      I2 => U0_dlmb_M_ABus(0),
      O => U0_dlmb_port_BRAM_WEN(3)
    );
  U0_dlmb_cntlr_lmb_we_2_and00001 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_dlmb_M_WriteStrobe,
      I1 => U0_dlmb_M_BE(2),
      I2 => U0_dlmb_M_ABus(0),
      O => U0_dlmb_port_BRAM_WEN(2)
    );
  U0_dlmb_cntlr_lmb_we_1_and00001 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_dlmb_M_WriteStrobe,
      I1 => U0_dlmb_M_BE(1),
      I2 => U0_dlmb_M_ABus(0),
      O => U0_dlmb_port_BRAM_WEN(1)
    );
  U0_dlmb_cntlr_lmb_we_0_and00001 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_dlmb_M_WriteStrobe,
      I1 => U0_dlmb_M_BE(0),
      I2 => U0_dlmb_M_ABus(0),
      O => U0_dlmb_port_BRAM_WEN(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(16),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(4),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(3),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OpSel1_PC_0_mux0000_SW0 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(15),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      O => N73
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OpSel1_PC_0_mux0000 : LUT4
    generic map(
      INIT => X"FF54"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N14,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I2 => N73,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => U0_microblaze_I_MicroBlaze_Core_I_opsel1_PC
    );
  U0_dlmb_or0030_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(1),
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(1),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(1),
      O => N75
    );
  U0_dlmb_or0030 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Din(30),
      I1 => U0_dlmb_Sl_Ready(0),
      I2 => U0_dlmb_Sl_Ready(1),
      I3 => N75,
      O => U0_dlmb_LMB_ReadDBus(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Mxor_low_addr_i_1_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Op1_Low(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(31),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_low_addr_i(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(31),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(31),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(30),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(30),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op2_Reg
    );
  U0_dlmb_or0015_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(16),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_16_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(16),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(16),
      O => N77
    );
  U0_dlmb_or0015 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Din(15),
      I1 => U0_dlmb_Sl_Ready(0),
      I2 => U0_dlmb_Sl_Ready(1),
      I3 => N77,
      O => U0_dlmb_LMB_ReadDBus(15)
    );
  U0_dlmb_or0014_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(17),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_17_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(17),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(17),
      O => N79
    );
  U0_dlmb_or0014 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Din(14),
      I1 => U0_dlmb_Sl_Ready(0),
      I2 => U0_dlmb_Sl_Ready(1),
      I3 => N79,
      O => U0_dlmb_LMB_ReadDBus(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op2_Reg1 : LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op2_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x18_0_and000011 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N14
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_new_dbg_instr_CLK_2687,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_point_hit_2708,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_pc_brk_insert
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_point_hit : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Debug_of_brki_hit,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_i,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_point_hit_2708
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux000029 : LUT4
    generic map(
      INIT => X"01AB"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(12),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(13),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux000029_2389
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Mxor_low_addr_i_0_xo_0_1 : LUT4
    generic map(
      INIT => X"9666"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Op1_Low(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(30),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Op1_Low(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(31),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_low_addr_i(0)
    );
  U0_dlmb_or0029_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(2),
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(2),
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(2),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(2),
      O => N124
    );
  U0_dlmb_or0029 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Din(29),
      I1 => U0_dlmb_Sl_Ready(0),
      I2 => U0_dlmb_Sl_Ready(1),
      I3 => N124,
      O => U0_dlmb_LMB_ReadDBus(29)
    );
  U0_dlmb_or0027_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(4),
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(4),
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(4),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(4),
      O => N126
    );
  U0_dlmb_or0027 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Din(27),
      I1 => U0_dlmb_Sl_Ready(0),
      I2 => U0_dlmb_Sl_Ready(1),
      I3 => N126,
      O => U0_dlmb_LMB_ReadDBus(27)
    );
  U0_dlmb_or0024_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(7),
      I1 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(7),
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(7),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(7),
      O => N128
    );
  U0_dlmb_or0024 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Din(24),
      I1 => U0_dlmb_Sl_Ready(0),
      I2 => U0_dlmb_Sl_Ready(1),
      I3 => N128,
      O => U0_dlmb_LMB_ReadDBus(24)
    );
  U0_dlmb_or00286 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_3_Q,
      I1 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(3),
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(3),
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_3_Q,
      O => U0_dlmb_or00286_373
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II_1_mux00021 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N5,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x18_0_and000021 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N23
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En_cmp_eq000011 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => U0_microblaze_0_mdm_bus_Dbg_Reg_En(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_N4,
      I2 => U0_microblaze_0_mdm_bus_Dbg_Reg_En(6),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_N16
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En_cmp_eq00001 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_N16,
      I1 => U0_microblaze_0_mdm_bus_Dbg_Reg_En(7),
      I2 => U0_microblaze_0_mdm_bus_Dbg_Reg_En(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Command_Reg_En_cmp_eq000011 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U0_microblaze_0_mdm_bus_Dbg_Reg_En(0),
      I1 => U0_microblaze_0_mdm_bus_Dbg_Reg_En(1),
      I2 => U0_microblaze_0_mdm_bus_Dbg_Reg_En(2),
      I3 => U0_microblaze_0_mdm_bus_Dbg_Reg_En(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_N4
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Instr_Insert_Reg_En_1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Instr_Insert_Reg_En_cmp_eq00001,
      R => U0_microblaze_0_mdm_bus_Dbg_Reg_En(6),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Instr_Insert_Reg_En_1_2404
    );
  U0_microblaze_I_MicroBlaze_Core_I_reset_temp : FDS
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      D => U0_microblaze_0_mdm_bus_Debug_Rst,
      S => U0_ilmb_LMB_Rst,
      Q => U0_microblaze_I_MicroBlaze_Core_I_reset_temp_2977
    );
  U0_iomodule_0_lmb_reg_read : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_lmb_reg_read_and00001_1141,
      R => U0_dlmb_M_ABus(1),
      Q => U0_iomodule_0_lmb_reg_read_1139
    );
  U0_iomodule_0_lmb_reg_write : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_lmb_reg_write_and00001,
      R => U0_dlmb_M_ABus(1),
      Q => U0_iomodule_0_lmb_reg_write_1142
    );
  U0_iomodule_0_lmb_reg_write_and000011 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_dlmb_M_WriteStrobe,
      I1 => U0_dlmb_M_AddrStrobe,
      I2 => U0_dlmb_M_ABus(0),
      O => U0_iomodule_0_lmb_reg_write_and00001
    );
  U0_reset_vec_0 : FDS
    port map (
      C => Clk,
      D => Reset,
      S => U0_Debug_SYS_Rst,
      Q => U0_reset_vec(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first_0 : FDRS
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first_mux000242,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first_mux000233_2297,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_0 : FDRS
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_0_or00001,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ext_nm_brk_i,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_0_or000011 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_Ext_BRK,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_bip_Active,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_0_or00001
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_break_Pipe_i_0 : FDRS
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_break_Pipe_i_0_or00001,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ext_nm_brk_i,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_break_Pipe_i(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_break_Pipe_i_0_or000011 : LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_bip_Active,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N56,
      I2 => U0_Ext_BRK,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_break_Pipe_i_0_or00001
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_brki_hit_0 : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      D => NlwRenamedSig_OI_GPI1_Interrupt,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Debug_of_brki_hit,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_brki_hit(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Part_Of_Zero_Carry_Start_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_reg_Test_Equal,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Part_Of_Zero_Carry_Start_rt_1950
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_1_rt_2408
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_2_rt_2410
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_3_rt_2412
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_4_rt_2414
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_5_rt_2416
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(6),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_6_rt_2418
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_The_First_BreakPoints_MUXCY_Post_rt : 
LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N_2776,
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_The_First_BreakPoints_MUXCY_Post_rt_2546

    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_clean_iReady_MuxCY_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_2310,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_clean_iReady_MuxCY_rt_2209
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_New_Carry_MUXCY_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_select_ALU_Carry(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_New_Carry_MUXCY_rt_2208
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(7),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_7_rt_2420
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op2_Reg_SW2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(23),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(23),
      O => N174
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op2_Reg : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => N174,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i(6),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op2_Reg_1423
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op2_Reg_SW2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(22),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(22),
      O => N176
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op2_Reg : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => N176,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i(7),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op2_Reg_1417
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op2_Reg_SW2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(21),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(21),
      O => N178
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op2_Reg : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => N178,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i(8),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op2_Reg_1411
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op2_Reg_SW2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(20),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(20),
      O => N180
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op2_Reg : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => N180,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i(9),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op2_Reg_1405
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op2_Reg_SW2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(19),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(19),
      O => N182
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op2_Reg : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => N182,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i(10),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op2_Reg_1393
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op2_Reg_SW2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(18),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(18),
      O => N184
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op2_Reg : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => N184,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i(11),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op2_Reg_1387
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op2_Reg_SW2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(17),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(17),
      O => N186
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op2_Reg : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => N186,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i(12),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op2_Reg_1381
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op2_Reg_SW2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(29),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(29),
      O => N188
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op2_Reg : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => N188,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op2_Reg_1459
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op2_Reg_SW2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(28),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(28),
      O => N190
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op2_Reg : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => N190,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op2_Reg_1453
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op2_Reg_SW2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(27),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(27),
      O => N192
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op2_Reg : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => N192,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op2_Reg_1447
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op2_Reg_SW2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(26),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(26),
      O => N194
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op2_Reg : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => N194,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op2_Reg_1441
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op2_Reg_SW2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(25),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(25),
      O => N196
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op2_Reg : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => N196,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op2_Reg_1435
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op2_Reg_SW2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(24),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(24),
      O => N198
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op2_Reg : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => N198,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_addr_i(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op2_Reg_1429
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_i35_SW0 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => N200
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_i35 : LUT4
    generic map(
      INIT => X"FEEF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_i11_2190,
      I1 => N200,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(10),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_TDO138_SW0 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => U0_microblaze_0_mdm_bus_Dbg_Reg_En(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_TDO84_2529,
      I2 => U0_microblaze_0_mdm_bus_Dbg_Reg_En(7),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_TDO_Status_Reg,
      O => N202
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_TDO138 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => N202,
      I1 => U0_microblaze_0_mdm_bus_Dbg_Reg_En(6),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_N4,
      I3 => U0_microblaze_0_mdm_bus_Dbg_Reg_En(3),
      O => U0_microblaze_0_mdm_bus_Dbg_TDO
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_write_ctrl : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_write_1142,
      I1 => U0_iomodule_0_lmb_abus_Q(0),
      I2 => U0_iomodule_0_lmb_abus_Q(1),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_write_ctrl_1121
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_or000055_SW0 : LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      O => N204
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_or000055 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_or000015_2483,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_or00007_2484,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      I3 => N204,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_or0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first_mux000222_SW0 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep(0),
      O => N206
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first_mux000222 : LUT4
    generic map(
      INIT => X"3020"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_EX_First_Cycle(0),
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first(0),
      I3 => N206,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first_mux000222_2296
    );
  U0_dlmb_or003110_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(0),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_0_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(0),
      I3 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(0),
      O => N208
    );
  U0_dlmb_or003110 : LUT4
    generic map(
      INIT => X"FAC8"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_read_Q_1140,
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(0),
      I2 => U0_iomodule_0_lmb_reg_write_1142,
      I3 => N208,
      O => U0_dlmb_or003110_374
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OpSel2_Imm_0_or000124_SW0 : LUT4
    generic map(
      INIT => X"3331"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N14,
      O => N210
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OpSel2_Imm_0_or000124 : LUT4
    generic map(
      INIT => X"F111"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_II,
      I1 => N210,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2nd_cycle(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_opsel2_Imm
    );
  U0_dlmb_or002610_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(5),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_5_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(5),
      I3 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(5),
      O => N214
    );
  U0_dlmb_or002610 : LUT4
    generic map(
      INIT => X"FAC8"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_read_Q_1140,
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(5),
      I2 => U0_iomodule_0_lmb_reg_write_1142,
      I3 => N214,
      O => U0_dlmb_or002610_371
    );
  U0_dlmb_or002510_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(6),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_6_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(6),
      I3 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(6),
      O => N216
    );
  U0_dlmb_or002510 : LUT4
    generic map(
      INIT => X"FAC8"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_read_Q_1140,
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(6),
      I2 => U0_iomodule_0_lmb_reg_write_1142,
      I3 => N216,
      O => U0_dlmb_or002510_370
    );
  U0_dlmb_or002813 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(3),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(3),
      I3 => U0_dlmb_or00286_373,
      O => U0_dlmb_or002813_372
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_TDO29 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(7),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_9_f5_2432,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(6),
      I3 => N218,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_TDO29_2526
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_20_mux00001 : LUT4
    generic map(
      INIT => X"3B08"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_PC_EX_i(20),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_2710,
      I3 => U0_microblaze_I_local_sig_3717_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_20_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_19_mux00001 : LUT4
    generic map(
      INIT => X"3B08"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_PC_EX_i(19),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_2710,
      I3 => U0_microblaze_I_local_sig_3716_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_19_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_18_mux00001 : LUT4
    generic map(
      INIT => X"3B08"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_PC_EX_i(18),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_2710,
      I3 => U0_microblaze_I_local_sig_3715_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_18_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_17_mux00001 : LUT4
    generic map(
      INIT => X"3B08"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_PC_EX_i(17),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_N0,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_2710,
      I3 => U0_microblaze_I_local_sig_3714_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_17_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_mux0003_3_1 : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_mux0003(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_mux0003_2_1 : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_mux0003(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_mux0003_1_2 : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(7),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_mux0003(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_1 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(16),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_write_ctrl1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(1),
      I1 => U0_iomodule_0_lmb_abus_Q(0),
      I2 => U0_iomodule_0_lmb_reg_write_1142,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_write_ctrl1_1122
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_9_mux00001 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_local_sig_3706_Q,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_9_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_8_mux00001 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_local_sig_3705_Q,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_8_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_7_mux00001 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_local_sig_3704_Q,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_7_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_6_mux00001 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_local_sig_3703_Q,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_6_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_5_mux00001 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_local_sig_3702_Q,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_5_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_4_mux00001 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_local_sig_3701_Q,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_4_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_3_mux00001 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_local_sig_3700_Q,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_3_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_31_mux00001 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_local_sig_3728_Q,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_31_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_2_mux00001 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_local_sig_3699_Q,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_2_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_1_mux00001 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_local_sig_3698_Q,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_1_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_mux00001 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_local_sig_3713_Q,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_15_mux00001 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_local_sig_3712_Q,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_15_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_14_mux00001 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_local_sig_3711_Q,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_14_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_13_mux00001 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_local_sig_3710_Q,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_13_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_12_mux00001 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_local_sig_3709_Q,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_12_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_11_mux00001 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_local_sig_3708_Q,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_11_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_10_mux00001 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_local_sig_3707_Q,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_10_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_mux00001 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_local_sig_3697_Q,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_0_mux00001 : LUT4
    generic map(
      INIT => X"1F5F"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_2685,
      I1 => U0_ilmb_cntlr_lmb_as_534,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch(0),
      I3 => U0_ilmb_cntlr_Sl_Rdy_533,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_0_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_0_mux00001 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0),
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_0_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack_mux0003_0_1 : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_enable_Interrupt_i,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_old_IE_value(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_3_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack_mux0003(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_mux_res_0_mux0000_4_1 : LUT4
    generic map(
      INIT => X"5F4C"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_3_Q,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_16_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_3_Q,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_17_Q,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_mux_res_0_4_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_mux_res_0_mux0000_0_1 : LUT4
    generic map(
      INIT => X"FF2A"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_17_Q,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_16_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_16_Q,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_3_Q,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_mux_res_0_0_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_0_and00001 : LUT4
    generic map(
      INIT => X"C888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_2685,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress(0),
      I2 => U0_ilmb_cntlr_Sl_Rdy_533,
      I3 => U0_ilmb_cntlr_lmb_as_534,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_0_and0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_not00011 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_1_2713,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_2710,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_not0001
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Enable_Interrupts_0_and00001 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0),
      I2 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_enable_Interrupts
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II_28_mux00001 : LUT4
    generic map(
      INIT => X"BAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_BIP_I(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_new_Value_I_29_mux00011 : LUT4
    generic map(
      INIT => X"3B08"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_LWX_SWX_Write_Carry,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_29_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_new_Value_I(29)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_fast_state_FSM_FFd2_In_SW0 : LUT4
    generic map(
      INIT => X"0103"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_3_Q,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_17_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_16_Q,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_3_Q,
      O => N20
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_ii_0_and00001 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0),
      I2 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_MTSMSR_Write
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Write_Strobe_No_Dbg_and0000_SW1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation(0),
      O => N224
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Write_Strobe_No_Dbg_and0000 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => N224,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i(0),
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      O => U0_dlmb_M_WriteStrobe
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv1 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(4),
      I1 => U0_iomodule_0_N6,
      I2 => U0_iomodule_0_lmb_abus_Q(3),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv1 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => U0_iomodule_0_N6,
      I1 => U0_iomodule_0_lmb_abus_Q(4),
      I2 => U0_iomodule_0_lmb_abus_Q(3),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_S_and00001 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0),
      I2 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_write_Carry
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_or00001 : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => U0_iomodule_0_N6,
      I1 => U0_iomodule_0_lmb_abus_Q(4),
      I2 => U0_iomodule_0_lmb_abus_Q(3),
      I3 => U0_LMB_Rst_368,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_or0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr_or00001 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      I2 => U0_microblaze_I_LOCKSTEP_Master_Out_9_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_i_AS_I_0_and0001_SW0 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_decode_I(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0),
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      O => N26
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_0_not0001_SW1 : LUT4
    generic map(
      INIT => X"FAC8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I(0),
      I1 => U0_dlmb_LMB_Ready,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      O => N226
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_0_not0001 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => N226,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i(0),
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_0_not0001_2332
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_0_and00002_SW0 : LUT4
    generic map(
      INIT => X"FFD5"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_enable_Interrupt_i,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_3_Q,
      O => N30
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_0_mux00006 : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store,
      I1 => U0_dlmb_Sl_Ready(0),
      I2 => U0_dlmb_Sl_Ready(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_0_mux00006_2245
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first_and00001 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_delay_slot_jump
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump_or00001 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Valid_Instr_or00001 : LUT4
    generic map(
      INIT => X"FFD5"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Valid_Instr_or0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_stopping_allowed_SW1 : LUT4
    generic map(
      INIT => X"FFAB"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Dbg_Clean_Stop(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_hold_2692,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i_2694,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd,
      O => N228
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_stopping_allowed : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => N228,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1st_cycle_0_not0001,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_stopping_allowed_2801
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_2nd_cycle_0_mux00001 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_2nd_cycle_0_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2nd_cycle_0_mux00001 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2nd_cycle_0_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_hold_or00001 : LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_ok_To_Stop,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_hold_2681,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i_2683,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_hold_or0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_hold_or0000_SW1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Dbg_Clean_Stop(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_hold_2681,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i_2683,
      O => N230
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_hold_or0000 : LUT4
    generic map(
      INIT => X"5F4C"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_ok_To_Stop,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_hold_2692,
      I2 => N230,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i_2694,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_hold_or0000_2693
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count_not00011 : LUT4
    generic map(
      INIT => X"BAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd_2784,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1st_cycle_0_not0001,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count_not0001
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_not0001_SW1 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_2786,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      O => N232
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_not0001 : LUT4
    generic map(
      INIT => X"BAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd_2784,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1st_cycle_0_not0001,
      I3 => N232,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_not0001_2788
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing_0_mux00001 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing_0_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_0_mux00002 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N67,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_0_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_0_mux00001 : LUT4
    generic map(
      INIT => X"0888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N17,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_0_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val2_n_i_SW1 : LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => N234
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val2_n_i : LUT4
    generic map(
      INIT => X"FAF7"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I2 => N234,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val2_n_i_2258
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8_0_mux0000_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      O => N44
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_0_mux0000_SW1 : LUT4
    generic map(
      INIT => X"FFD5"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N14,
      O => N236
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_0_mux0000 : LUT4
    generic map(
      INIT => X"0207"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(6),
      I2 => N236,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_0_mux0000_2267
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_16_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_16_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count_xor_1_1_SW0 : LUT4
    generic map(
      INIT => X"08FF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1st_cycle_0_not0001,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd_2784,
      O => N60
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II_30_mux00001 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_0_or00001 : LUT4
    generic map(
      INIT => X"22F2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_sel_muxb,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_2310,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_0_or0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i_0_mux0000_SW1 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => N238
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i_0_mux0000 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N14,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I3 => N238,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i_0_mux0000_2309
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I_0_mux0000_SW0 : LUT4
    generic map(
      INIT => X"0888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX(0),
      O => N66
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Valid_Reg_0_not00001 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      I3 => N69,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Valid_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_0_mux00006 : LUT4
    generic map(
      INIT => X"0103"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_imm_Value(9),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_0_mux00006_2384
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_0_mux000017 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_0_mux000017_2383
    );
  U0_dlmb_or003115 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => U0_dlmb_cntlr_Sl_Rdy_479,
      I1 => U0_dlmb_cntlr_lmb_as_480,
      I2 => U0_dlmb_port_BRAM_Din(31),
      I3 => U0_dlmb_or003110_374,
      O => U0_dlmb_LMB_ReadDBus(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects_1_1 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Op1_Low(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(31),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II_0_mux00011 : LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N14,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects_0_1 : LUT4
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Op1_Low(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(30),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Op1_Low(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(31),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(0)
    );
  U0_dlmb_or0023_SW1 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(8),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(8),
      I3 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(8),
      O => N240
    );
  U0_dlmb_or0023 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => U0_dlmb_cntlr_Sl_Rdy_479,
      I1 => U0_dlmb_cntlr_lmb_as_480,
      I2 => U0_dlmb_port_BRAM_Din(23),
      I3 => N240,
      O => U0_dlmb_LMB_ReadDBus(23)
    );
  U0_dlmb_or0022_SW1 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(9),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(9),
      I3 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(9),
      O => N242
    );
  U0_dlmb_or0022 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => U0_dlmb_cntlr_Sl_Rdy_479,
      I1 => U0_dlmb_cntlr_lmb_as_480,
      I2 => U0_dlmb_port_BRAM_Din(22),
      I3 => N242,
      O => U0_dlmb_LMB_ReadDBus(22)
    );
  U0_dlmb_or0007_SW1 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(24),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(24),
      I3 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(24),
      O => N244
    );
  U0_dlmb_or0007 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => U0_dlmb_cntlr_Sl_Rdy_479,
      I1 => U0_dlmb_cntlr_lmb_as_480,
      I2 => U0_dlmb_port_BRAM_Din(7),
      I3 => N244,
      O => U0_dlmb_LMB_ReadDBus(7)
    );
  U0_dlmb_or0006_SW1 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(25),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(25),
      I3 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(25),
      O => N246
    );
  U0_dlmb_or0006 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => U0_dlmb_cntlr_Sl_Rdy_479,
      I1 => U0_dlmb_cntlr_lmb_as_480,
      I2 => U0_dlmb_port_BRAM_Din(6),
      I3 => N246,
      O => U0_dlmb_LMB_ReadDBus(6)
    );
  U0_dlmb_or0021_SW1 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(10),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(10),
      I3 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(10),
      O => N248
    );
  U0_dlmb_or0021 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => U0_dlmb_cntlr_Sl_Rdy_479,
      I1 => U0_dlmb_cntlr_lmb_as_480,
      I2 => U0_dlmb_port_BRAM_Din(21),
      I3 => N248,
      O => U0_dlmb_LMB_ReadDBus(21)
    );
  U0_dlmb_or0020_SW1 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(11),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(11),
      I3 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(11),
      O => N250
    );
  U0_dlmb_or0020 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => U0_dlmb_cntlr_Sl_Rdy_479,
      I1 => U0_dlmb_cntlr_lmb_as_480,
      I2 => U0_dlmb_port_BRAM_Din(20),
      I3 => N250,
      O => U0_dlmb_LMB_ReadDBus(20)
    );
  U0_dlmb_or0019_SW1 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(12),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(12),
      I3 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(12),
      O => N252
    );
  U0_dlmb_or0019 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => U0_dlmb_cntlr_Sl_Rdy_479,
      I1 => U0_dlmb_cntlr_lmb_as_480,
      I2 => U0_dlmb_port_BRAM_Din(19),
      I3 => N252,
      O => U0_dlmb_LMB_ReadDBus(19)
    );
  U0_dlmb_or0018_SW1 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(13),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(13),
      I3 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(13),
      O => N254
    );
  U0_dlmb_or0018 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => U0_dlmb_cntlr_Sl_Rdy_479,
      I1 => U0_dlmb_cntlr_lmb_as_480,
      I2 => U0_dlmb_port_BRAM_Din(18),
      I3 => N254,
      O => U0_dlmb_LMB_ReadDBus(18)
    );
  U0_dlmb_or0017_SW1 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(14),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(14),
      I3 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(14),
      O => N256
    );
  U0_dlmb_or0017 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => U0_dlmb_cntlr_Sl_Rdy_479,
      I1 => U0_dlmb_cntlr_lmb_as_480,
      I2 => U0_dlmb_port_BRAM_Din(17),
      I3 => N256,
      O => U0_dlmb_LMB_ReadDBus(17)
    );
  U0_dlmb_or0016_SW1 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(15),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(15),
      I3 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(15),
      O => N258
    );
  U0_dlmb_or0016 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => U0_dlmb_cntlr_Sl_Rdy_479,
      I1 => U0_dlmb_cntlr_lmb_as_480,
      I2 => U0_dlmb_port_BRAM_Din(16),
      I3 => N258,
      O => U0_dlmb_LMB_ReadDBus(16)
    );
  U0_dlmb_or002615 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => U0_dlmb_cntlr_Sl_Rdy_479,
      I1 => U0_dlmb_cntlr_lmb_as_480,
      I2 => U0_dlmb_port_BRAM_Din(26),
      I3 => U0_dlmb_or002610_371,
      O => U0_dlmb_LMB_ReadDBus(26)
    );
  U0_dlmb_or002515 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => U0_dlmb_cntlr_Sl_Rdy_479,
      I1 => U0_dlmb_cntlr_lmb_as_480,
      I2 => U0_dlmb_port_BRAM_Din(25),
      I3 => U0_dlmb_or002510_370,
      O => U0_dlmb_LMB_ReadDBus(25)
    );
  U0_dlmb_or002819 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => U0_dlmb_cntlr_Sl_Rdy_479,
      I1 => U0_dlmb_cntlr_lmb_as_480,
      I2 => U0_dlmb_port_BRAM_Din(28),
      I3 => U0_dlmb_or002813_372,
      O => U0_dlmb_LMB_ReadDBus(28)
    );
  U0_dlmb_or0013_SW1 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(18),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(18),
      I3 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(18),
      O => N260
    );
  U0_dlmb_or0013 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => U0_dlmb_cntlr_Sl_Rdy_479,
      I1 => U0_dlmb_cntlr_lmb_as_480,
      I2 => U0_dlmb_port_BRAM_Din(13),
      I3 => N260,
      O => U0_dlmb_LMB_ReadDBus(13)
    );
  U0_dlmb_or0012_SW1 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(19),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(19),
      I3 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(19),
      O => N262
    );
  U0_dlmb_or0012 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => U0_dlmb_cntlr_Sl_Rdy_479,
      I1 => U0_dlmb_cntlr_lmb_as_480,
      I2 => U0_dlmb_port_BRAM_Din(12),
      I3 => N262,
      O => U0_dlmb_LMB_ReadDBus(12)
    );
  U0_dlmb_or0011_SW1 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(20),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(20),
      I3 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(20),
      O => N264
    );
  U0_dlmb_or0011 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => U0_dlmb_cntlr_Sl_Rdy_479,
      I1 => U0_dlmb_cntlr_lmb_as_480,
      I2 => U0_dlmb_port_BRAM_Din(11),
      I3 => N264,
      O => U0_dlmb_LMB_ReadDBus(11)
    );
  U0_dlmb_or0010_SW1 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(21),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(21),
      I3 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(21),
      O => N266
    );
  U0_dlmb_or0010 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => U0_dlmb_cntlr_Sl_Rdy_479,
      I1 => U0_dlmb_cntlr_lmb_as_480,
      I2 => U0_dlmb_port_BRAM_Din(10),
      I3 => N266,
      O => U0_dlmb_LMB_ReadDBus(10)
    );
  U0_dlmb_or0009_SW1 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(22),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(22),
      I3 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(22),
      O => N268
    );
  U0_dlmb_or0009 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => U0_dlmb_cntlr_Sl_Rdy_479,
      I1 => U0_dlmb_cntlr_lmb_as_480,
      I2 => U0_dlmb_port_BRAM_Din(9),
      I3 => N268,
      O => U0_dlmb_LMB_ReadDBus(9)
    );
  U0_dlmb_or0008_SW1 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(23),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(23),
      I3 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(23),
      O => N270
    );
  U0_dlmb_or0008 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => U0_dlmb_cntlr_Sl_Rdy_479,
      I1 => U0_dlmb_cntlr_lmb_as_480,
      I2 => U0_dlmb_port_BRAM_Din(8),
      I3 => N270,
      O => U0_dlmb_LMB_ReadDBus(8)
    );
  U0_dlmb_or0005_SW1 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(26),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(26),
      I3 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(26),
      O => N272
    );
  U0_dlmb_or0005 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => U0_dlmb_cntlr_Sl_Rdy_479,
      I1 => U0_dlmb_cntlr_lmb_as_480,
      I2 => U0_dlmb_port_BRAM_Din(5),
      I3 => N272,
      O => U0_dlmb_LMB_ReadDBus(5)
    );
  U0_dlmb_or0004_SW1 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(27),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(27),
      I3 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(27),
      O => N274
    );
  U0_dlmb_or0004 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => U0_dlmb_cntlr_Sl_Rdy_479,
      I1 => U0_dlmb_cntlr_lmb_as_480,
      I2 => U0_dlmb_port_BRAM_Din(4),
      I3 => N274,
      O => U0_dlmb_LMB_ReadDBus(4)
    );
  U0_dlmb_or0003_SW1 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(28),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(28),
      I3 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(28),
      O => N276
    );
  U0_dlmb_or0003 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => U0_dlmb_cntlr_Sl_Rdy_479,
      I1 => U0_dlmb_cntlr_lmb_as_480,
      I2 => U0_dlmb_port_BRAM_Din(3),
      I3 => N276,
      O => U0_dlmb_LMB_ReadDBus(3)
    );
  U0_dlmb_or0002_SW1 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(29),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(29),
      I3 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(29),
      O => N278
    );
  U0_dlmb_or0002 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => U0_dlmb_cntlr_Sl_Rdy_479,
      I1 => U0_dlmb_cntlr_lmb_as_480,
      I2 => U0_dlmb_port_BRAM_Din(2),
      I3 => N278,
      O => U0_dlmb_LMB_ReadDBus(2)
    );
  U0_dlmb_or0001_SW1 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(30),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(30),
      I3 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(30),
      O => N280
    );
  U0_dlmb_or0001 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => U0_dlmb_cntlr_Sl_Rdy_479,
      I1 => U0_dlmb_cntlr_lmb_as_480,
      I2 => U0_dlmb_port_BRAM_Din(1),
      I3 => N280,
      O => U0_dlmb_LMB_ReadDBus(1)
    );
  U0_dlmb_or0000_SW1 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(31),
      I2 => U0_iomodule_0_IOModule_Core_I1_PIT_I1_PIT_Data(31),
      I3 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(31),
      O => N282
    );
  U0_dlmb_or0000 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => U0_dlmb_cntlr_Sl_Rdy_479,
      I1 => U0_dlmb_cntlr_lmb_as_480,
      I2 => U0_dlmb_port_BRAM_Din(0),
      I3 => N282,
      O => U0_dlmb_LMB_ReadDBus(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Instr_Insert_Reg_En_cmp_eq000011 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => U0_microblaze_0_mdm_bus_Dbg_Reg_En(7),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_N4,
      I2 => U0_microblaze_0_mdm_bus_Dbg_Reg_En(3),
      I3 => U0_microblaze_0_mdm_bus_Dbg_Reg_En(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Instr_Insert_Reg_En_cmp_eq00001
    );
  U0_iomodule_0_lmb_reg_read_and00001_SW0 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing(0),
      O => N284
    );
  U0_iomodule_0_lmb_reg_read_and00001 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I1 => U0_dlmb_M_ABus(0),
      I2 => N284,
      I3 => U0_dlmb_M_AddrStrobe,
      O => U0_iomodule_0_lmb_reg_read_and00001_1141
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_we_Bits_29_mux00021 : LUT4
    generic map(
      INIT => X"BAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_LWX_SWX_Write_Carry,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_we_Bits(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first_and00011 : LUT4
    generic map(
      INIT => X"040C"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      O => U0_microblaze_I_MicroBlaze_Core_I_ok_To_Stop
    );
  U0_dlmb_LMB_Ready1 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_read_Q_1140,
      I1 => U0_dlmb_cntlr_Sl_Rdy_479,
      I2 => U0_dlmb_cntlr_lmb_as_480,
      I3 => U0_iomodule_0_lmb_reg_write_1142,
      O => U0_dlmb_LMB_Ready
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first_mux0002421 : LUT4
    generic map(
      INIT => X"0888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_mbar_decode,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_first_mux000242
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_TDO84 : MUXF5
    port map (
      I0 => N288,
      I1 => N289,
      S => U0_microblaze_0_mdm_bus_Dbg_Reg_En(7),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_TDO84_2529
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_TDO84_F : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Data_Reg_5_f8_2452,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(32),
      O => N288
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_TDO84_G : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(7),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_5_f6_2425,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_TDO29_2526,
      O => N289
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux000047 : MUXF5
    port map (
      I0 => N290,
      I1 => N291,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux000047_2390
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux000047_F : LUT3
    generic map(
      INIT => X"5D"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux000029_2389,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      O => N290
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux000047_G : LUT3
    generic map(
      INIT => X"5D"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      O => N291
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_0_INV_0 : INV
    port map (
      I => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_no_sleeping1_INV_0 : INV
    port map (
      I => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_no_sleeping
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_brki_hit_inv1_INV_0 : INV
    port map (
      I => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_brki_hit(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_brki_hit_inv
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_n1_INV_0 : INV
    port map (
      I => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_n
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_3_not00011_INV_0 : INV
    port map (
      I => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_995,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_3_not0001
    );
  U0_iomodule_0_IOModule_Core_I1_PIT_I1_pit_toggle_i_not00011_INV_0 : INV
    port map (
      I => NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_PIT_I1_pit_toggle_i,
      O => U0_iomodule_0_IOModule_Core_I1_PIT_I1_pit_toggle_i_not0001
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_toggle_i_not00011_INV_0 : INV
    port map (
      I => NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_FIT_I1_toggle_i,
      O => U0_iomodule_0_IOModule_Core_I1_FIT_I1_toggle_i_not0001
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt_0_mux00001_INV_0 : INV
    port map (
      I => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(0),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_inv1_INV_0 : INV
    port map (
      I => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_2480,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_inv
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB_0_not00001_INV_0 : INV
    port map (
      I => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy_3_not00001_INV_0 : INV
    port map (
      I => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_990,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(3)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt_1_mux00001_INV_0 : INV
    port map (
      I => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(1),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt_2_mux00001_INV_0 : INV
    port map (
      I => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Carry_Select1_INV_0 : INV
    port map (
      I => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Carry_Select
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_dready_Valid_0_not00001_INV_0 : INV
    port map (
      I => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_dready_Valid
    );
  U0_dlmb_cntlr_lmb_mux_I_one_lmb_pselect_mask_lmb_CS_cmp_eq00001_INV_0 : INV
    port map (
      I => U0_dlmb_M_ABus(0),
      O => U0_dlmb_cntlr_lmb_select
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Shift_inv1_INV_0 : INV
    port map (
      I => U0_microblaze_0_mdm_bus_Dbg_Shift,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Shift_inv
    );
  U0_lmb_bram_I_RAM_Inst_Using_B16_S2_The_BRAMs_0_RAMB16_S2_1 : RAMB16_S2_S2
    generic map(
      WRITE_MODE_B => "READ_FIRST",
      SRVAL_A => X"0",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      SIM_COLLISION_CHECK => "NONE",
      INIT_A => X"0",
      INIT_B => X"0",
      WRITE_MODE_A => "READ_FIRST",
      SRVAL_B => X"0"
    )
    port map (
      CLKA => Clk,
      CLKB => Clk,
      ENA => U0_ilmb_M_AddrStrobe,
      ENB => U0_dlmb_M_AddrStrobe,
      SSRA => NlwRenamedSig_OI_GPI1_Interrupt,
      SSRB => NlwRenamedSig_OI_GPI1_Interrupt,
      WEA => NlwRenamedSig_OI_GPI1_Interrupt,
      WEB => U0_dlmb_port_BRAM_WEN(0),
      ADDRA(12) => U0_ilmb_M_ABus(17),
      ADDRA(11) => U0_ilmb_M_ABus(18),
      ADDRA(10) => U0_ilmb_M_ABus(19),
      ADDRA(9) => U0_ilmb_M_ABus(20),
      ADDRA(8) => U0_ilmb_M_ABus(21),
      ADDRA(7) => U0_ilmb_M_ABus(22),
      ADDRA(6) => U0_ilmb_M_ABus(23),
      ADDRA(5) => U0_ilmb_M_ABus(24),
      ADDRA(4) => U0_ilmb_M_ABus(25),
      ADDRA(3) => U0_ilmb_M_ABus(26),
      ADDRA(2) => U0_ilmb_M_ABus(27),
      ADDRA(1) => U0_ilmb_M_ABus(28),
      ADDRA(0) => U0_ilmb_M_ABus(29),
      ADDRB(12) => U0_dlmb_M_ABus(17),
      ADDRB(11) => U0_dlmb_M_ABus(18),
      ADDRB(10) => U0_dlmb_M_ABus(19),
      ADDRB(9) => U0_dlmb_M_ABus(20),
      ADDRB(8) => U0_dlmb_M_ABus(21),
      ADDRB(7) => U0_dlmb_M_ABus(22),
      ADDRB(6) => U0_dlmb_M_ABus(23),
      ADDRB(5) => U0_dlmb_M_ABus(24),
      ADDRB(4) => U0_dlmb_M_ABus(25),
      ADDRB(3) => U0_dlmb_M_ABus(26),
      ADDRB(2) => U0_dlmb_M_ABus(27),
      ADDRB(1) => U0_dlmb_M_ABus(28),
      ADDRB(0) => U0_dlmb_M_ABus(29),
      DIA(1) => NlwRenamedSig_OI_GPI1_Interrupt,
      DIA(0) => NlwRenamedSig_OI_GPI1_Interrupt,
      DIB(1) => U0_dlmb_M_DBus(0),
      DIB(0) => U0_dlmb_M_DBus(1),
      DOA(1) => U0_ilmb_port_BRAM_Din(0),
      DOA(0) => U0_ilmb_port_BRAM_Din(1),
      DOB(1) => U0_dlmb_port_BRAM_Din(0),
      DOB(0) => U0_dlmb_port_BRAM_Din(1)
    );
  U0_lmb_bram_I_RAM_Inst_Using_B16_S2_The_BRAMs_1_RAMB16_S2_1 : RAMB16_S2_S2
    generic map(
      WRITE_MODE_B => "READ_FIRST",
      SRVAL_A => X"0",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      SIM_COLLISION_CHECK => "NONE",
      INIT_A => X"0",
      INIT_B => X"0",
      WRITE_MODE_A => "READ_FIRST",
      SRVAL_B => X"0"
    )
    port map (
      CLKA => Clk,
      CLKB => Clk,
      ENA => U0_ilmb_M_AddrStrobe,
      ENB => U0_dlmb_M_AddrStrobe,
      SSRA => NlwRenamedSig_OI_GPI1_Interrupt,
      SSRB => NlwRenamedSig_OI_GPI1_Interrupt,
      WEA => NlwRenamedSig_OI_GPI1_Interrupt,
      WEB => U0_dlmb_port_BRAM_WEN(0),
      ADDRA(12) => U0_ilmb_M_ABus(17),
      ADDRA(11) => U0_ilmb_M_ABus(18),
      ADDRA(10) => U0_ilmb_M_ABus(19),
      ADDRA(9) => U0_ilmb_M_ABus(20),
      ADDRA(8) => U0_ilmb_M_ABus(21),
      ADDRA(7) => U0_ilmb_M_ABus(22),
      ADDRA(6) => U0_ilmb_M_ABus(23),
      ADDRA(5) => U0_ilmb_M_ABus(24),
      ADDRA(4) => U0_ilmb_M_ABus(25),
      ADDRA(3) => U0_ilmb_M_ABus(26),
      ADDRA(2) => U0_ilmb_M_ABus(27),
      ADDRA(1) => U0_ilmb_M_ABus(28),
      ADDRA(0) => U0_ilmb_M_ABus(29),
      ADDRB(12) => U0_dlmb_M_ABus(17),
      ADDRB(11) => U0_dlmb_M_ABus(18),
      ADDRB(10) => U0_dlmb_M_ABus(19),
      ADDRB(9) => U0_dlmb_M_ABus(20),
      ADDRB(8) => U0_dlmb_M_ABus(21),
      ADDRB(7) => U0_dlmb_M_ABus(22),
      ADDRB(6) => U0_dlmb_M_ABus(23),
      ADDRB(5) => U0_dlmb_M_ABus(24),
      ADDRB(4) => U0_dlmb_M_ABus(25),
      ADDRB(3) => U0_dlmb_M_ABus(26),
      ADDRB(2) => U0_dlmb_M_ABus(27),
      ADDRB(1) => U0_dlmb_M_ABus(28),
      ADDRB(0) => U0_dlmb_M_ABus(29),
      DIA(1) => NlwRenamedSig_OI_GPI1_Interrupt,
      DIA(0) => NlwRenamedSig_OI_GPI1_Interrupt,
      DIB(1) => U0_dlmb_M_DBus(2),
      DIB(0) => U0_dlmb_M_DBus(3),
      DOA(1) => U0_ilmb_port_BRAM_Din(2),
      DOA(0) => U0_ilmb_port_BRAM_Din(3),
      DOB(1) => U0_dlmb_port_BRAM_Din(2),
      DOB(0) => U0_dlmb_port_BRAM_Din(3)
    );
  U0_lmb_bram_I_RAM_Inst_Using_B16_S2_The_BRAMs_2_RAMB16_S2_1 : RAMB16_S2_S2
    generic map(
      WRITE_MODE_B => "READ_FIRST",
      SRVAL_A => X"0",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      SIM_COLLISION_CHECK => "NONE",
      INIT_A => X"0",
      INIT_B => X"0",
      WRITE_MODE_A => "READ_FIRST",
      SRVAL_B => X"0"
    )
    port map (
      CLKA => Clk,
      CLKB => Clk,
      ENA => U0_ilmb_M_AddrStrobe,
      ENB => U0_dlmb_M_AddrStrobe,
      SSRA => NlwRenamedSig_OI_GPI1_Interrupt,
      SSRB => NlwRenamedSig_OI_GPI1_Interrupt,
      WEA => NlwRenamedSig_OI_GPI1_Interrupt,
      WEB => U0_dlmb_port_BRAM_WEN(0),
      ADDRA(12) => U0_ilmb_M_ABus(17),
      ADDRA(11) => U0_ilmb_M_ABus(18),
      ADDRA(10) => U0_ilmb_M_ABus(19),
      ADDRA(9) => U0_ilmb_M_ABus(20),
      ADDRA(8) => U0_ilmb_M_ABus(21),
      ADDRA(7) => U0_ilmb_M_ABus(22),
      ADDRA(6) => U0_ilmb_M_ABus(23),
      ADDRA(5) => U0_ilmb_M_ABus(24),
      ADDRA(4) => U0_ilmb_M_ABus(25),
      ADDRA(3) => U0_ilmb_M_ABus(26),
      ADDRA(2) => U0_ilmb_M_ABus(27),
      ADDRA(1) => U0_ilmb_M_ABus(28),
      ADDRA(0) => U0_ilmb_M_ABus(29),
      ADDRB(12) => U0_dlmb_M_ABus(17),
      ADDRB(11) => U0_dlmb_M_ABus(18),
      ADDRB(10) => U0_dlmb_M_ABus(19),
      ADDRB(9) => U0_dlmb_M_ABus(20),
      ADDRB(8) => U0_dlmb_M_ABus(21),
      ADDRB(7) => U0_dlmb_M_ABus(22),
      ADDRB(6) => U0_dlmb_M_ABus(23),
      ADDRB(5) => U0_dlmb_M_ABus(24),
      ADDRB(4) => U0_dlmb_M_ABus(25),
      ADDRB(3) => U0_dlmb_M_ABus(26),
      ADDRB(2) => U0_dlmb_M_ABus(27),
      ADDRB(1) => U0_dlmb_M_ABus(28),
      ADDRB(0) => U0_dlmb_M_ABus(29),
      DIA(1) => NlwRenamedSig_OI_GPI1_Interrupt,
      DIA(0) => NlwRenamedSig_OI_GPI1_Interrupt,
      DIB(1) => U0_dlmb_M_DBus(4),
      DIB(0) => U0_dlmb_M_DBus(5),
      DOA(1) => U0_ilmb_port_BRAM_Din(4),
      DOA(0) => U0_ilmb_port_BRAM_Din(5),
      DOB(1) => U0_dlmb_port_BRAM_Din(4),
      DOB(0) => U0_dlmb_port_BRAM_Din(5)
    );
  U0_lmb_bram_I_RAM_Inst_Using_B16_S2_The_BRAMs_3_RAMB16_S2_1 : RAMB16_S2_S2
    generic map(
      WRITE_MODE_B => "READ_FIRST",
      SRVAL_A => X"0",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      SIM_COLLISION_CHECK => "NONE",
      INIT_A => X"0",
      INIT_B => X"0",
      WRITE_MODE_A => "READ_FIRST",
      SRVAL_B => X"0"
    )
    port map (
      CLKA => Clk,
      CLKB => Clk,
      ENA => U0_ilmb_M_AddrStrobe,
      ENB => U0_dlmb_M_AddrStrobe,
      SSRA => NlwRenamedSig_OI_GPI1_Interrupt,
      SSRB => NlwRenamedSig_OI_GPI1_Interrupt,
      WEA => NlwRenamedSig_OI_GPI1_Interrupt,
      WEB => U0_dlmb_port_BRAM_WEN(0),
      ADDRA(12) => U0_ilmb_M_ABus(17),
      ADDRA(11) => U0_ilmb_M_ABus(18),
      ADDRA(10) => U0_ilmb_M_ABus(19),
      ADDRA(9) => U0_ilmb_M_ABus(20),
      ADDRA(8) => U0_ilmb_M_ABus(21),
      ADDRA(7) => U0_ilmb_M_ABus(22),
      ADDRA(6) => U0_ilmb_M_ABus(23),
      ADDRA(5) => U0_ilmb_M_ABus(24),
      ADDRA(4) => U0_ilmb_M_ABus(25),
      ADDRA(3) => U0_ilmb_M_ABus(26),
      ADDRA(2) => U0_ilmb_M_ABus(27),
      ADDRA(1) => U0_ilmb_M_ABus(28),
      ADDRA(0) => U0_ilmb_M_ABus(29),
      ADDRB(12) => U0_dlmb_M_ABus(17),
      ADDRB(11) => U0_dlmb_M_ABus(18),
      ADDRB(10) => U0_dlmb_M_ABus(19),
      ADDRB(9) => U0_dlmb_M_ABus(20),
      ADDRB(8) => U0_dlmb_M_ABus(21),
      ADDRB(7) => U0_dlmb_M_ABus(22),
      ADDRB(6) => U0_dlmb_M_ABus(23),
      ADDRB(5) => U0_dlmb_M_ABus(24),
      ADDRB(4) => U0_dlmb_M_ABus(25),
      ADDRB(3) => U0_dlmb_M_ABus(26),
      ADDRB(2) => U0_dlmb_M_ABus(27),
      ADDRB(1) => U0_dlmb_M_ABus(28),
      ADDRB(0) => U0_dlmb_M_ABus(29),
      DIA(1) => NlwRenamedSig_OI_GPI1_Interrupt,
      DIA(0) => NlwRenamedSig_OI_GPI1_Interrupt,
      DIB(1) => U0_dlmb_M_DBus(6),
      DIB(0) => U0_dlmb_M_DBus(7),
      DOA(1) => U0_ilmb_port_BRAM_Din(6),
      DOA(0) => U0_ilmb_port_BRAM_Din(7),
      DOB(1) => U0_dlmb_port_BRAM_Din(6),
      DOB(0) => U0_dlmb_port_BRAM_Din(7)
    );
  U0_lmb_bram_I_RAM_Inst_Using_B16_S2_The_BRAMs_4_RAMB16_S2_1 : RAMB16_S2_S2
    generic map(
      WRITE_MODE_B => "READ_FIRST",
      SRVAL_A => X"0",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      SIM_COLLISION_CHECK => "NONE",
      INIT_A => X"0",
      INIT_B => X"0",
      WRITE_MODE_A => "READ_FIRST",
      SRVAL_B => X"0"
    )
    port map (
      CLKA => Clk,
      CLKB => Clk,
      ENA => U0_ilmb_M_AddrStrobe,
      ENB => U0_dlmb_M_AddrStrobe,
      SSRA => NlwRenamedSig_OI_GPI1_Interrupt,
      SSRB => NlwRenamedSig_OI_GPI1_Interrupt,
      WEA => NlwRenamedSig_OI_GPI1_Interrupt,
      WEB => U0_dlmb_port_BRAM_WEN(1),
      ADDRA(12) => U0_ilmb_M_ABus(17),
      ADDRA(11) => U0_ilmb_M_ABus(18),
      ADDRA(10) => U0_ilmb_M_ABus(19),
      ADDRA(9) => U0_ilmb_M_ABus(20),
      ADDRA(8) => U0_ilmb_M_ABus(21),
      ADDRA(7) => U0_ilmb_M_ABus(22),
      ADDRA(6) => U0_ilmb_M_ABus(23),
      ADDRA(5) => U0_ilmb_M_ABus(24),
      ADDRA(4) => U0_ilmb_M_ABus(25),
      ADDRA(3) => U0_ilmb_M_ABus(26),
      ADDRA(2) => U0_ilmb_M_ABus(27),
      ADDRA(1) => U0_ilmb_M_ABus(28),
      ADDRA(0) => U0_ilmb_M_ABus(29),
      ADDRB(12) => U0_dlmb_M_ABus(17),
      ADDRB(11) => U0_dlmb_M_ABus(18),
      ADDRB(10) => U0_dlmb_M_ABus(19),
      ADDRB(9) => U0_dlmb_M_ABus(20),
      ADDRB(8) => U0_dlmb_M_ABus(21),
      ADDRB(7) => U0_dlmb_M_ABus(22),
      ADDRB(6) => U0_dlmb_M_ABus(23),
      ADDRB(5) => U0_dlmb_M_ABus(24),
      ADDRB(4) => U0_dlmb_M_ABus(25),
      ADDRB(3) => U0_dlmb_M_ABus(26),
      ADDRB(2) => U0_dlmb_M_ABus(27),
      ADDRB(1) => U0_dlmb_M_ABus(28),
      ADDRB(0) => U0_dlmb_M_ABus(29),
      DIA(1) => NlwRenamedSig_OI_GPI1_Interrupt,
      DIA(0) => NlwRenamedSig_OI_GPI1_Interrupt,
      DIB(1) => U0_dlmb_M_DBus(8),
      DIB(0) => U0_dlmb_M_DBus(9),
      DOA(1) => U0_ilmb_port_BRAM_Din(8),
      DOA(0) => U0_ilmb_port_BRAM_Din(9),
      DOB(1) => U0_dlmb_port_BRAM_Din(8),
      DOB(0) => U0_dlmb_port_BRAM_Din(9)
    );
  U0_lmb_bram_I_RAM_Inst_Using_B16_S2_The_BRAMs_5_RAMB16_S2_1 : RAMB16_S2_S2
    generic map(
      WRITE_MODE_B => "READ_FIRST",
      SRVAL_A => X"0",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      SIM_COLLISION_CHECK => "NONE",
      INIT_A => X"0",
      INIT_B => X"0",
      WRITE_MODE_A => "READ_FIRST",
      SRVAL_B => X"0"
    )
    port map (
      CLKA => Clk,
      CLKB => Clk,
      ENA => U0_ilmb_M_AddrStrobe,
      ENB => U0_dlmb_M_AddrStrobe,
      SSRA => NlwRenamedSig_OI_GPI1_Interrupt,
      SSRB => NlwRenamedSig_OI_GPI1_Interrupt,
      WEA => NlwRenamedSig_OI_GPI1_Interrupt,
      WEB => U0_dlmb_port_BRAM_WEN(1),
      ADDRA(12) => U0_ilmb_M_ABus(17),
      ADDRA(11) => U0_ilmb_M_ABus(18),
      ADDRA(10) => U0_ilmb_M_ABus(19),
      ADDRA(9) => U0_ilmb_M_ABus(20),
      ADDRA(8) => U0_ilmb_M_ABus(21),
      ADDRA(7) => U0_ilmb_M_ABus(22),
      ADDRA(6) => U0_ilmb_M_ABus(23),
      ADDRA(5) => U0_ilmb_M_ABus(24),
      ADDRA(4) => U0_ilmb_M_ABus(25),
      ADDRA(3) => U0_ilmb_M_ABus(26),
      ADDRA(2) => U0_ilmb_M_ABus(27),
      ADDRA(1) => U0_ilmb_M_ABus(28),
      ADDRA(0) => U0_ilmb_M_ABus(29),
      ADDRB(12) => U0_dlmb_M_ABus(17),
      ADDRB(11) => U0_dlmb_M_ABus(18),
      ADDRB(10) => U0_dlmb_M_ABus(19),
      ADDRB(9) => U0_dlmb_M_ABus(20),
      ADDRB(8) => U0_dlmb_M_ABus(21),
      ADDRB(7) => U0_dlmb_M_ABus(22),
      ADDRB(6) => U0_dlmb_M_ABus(23),
      ADDRB(5) => U0_dlmb_M_ABus(24),
      ADDRB(4) => U0_dlmb_M_ABus(25),
      ADDRB(3) => U0_dlmb_M_ABus(26),
      ADDRB(2) => U0_dlmb_M_ABus(27),
      ADDRB(1) => U0_dlmb_M_ABus(28),
      ADDRB(0) => U0_dlmb_M_ABus(29),
      DIA(1) => NlwRenamedSig_OI_GPI1_Interrupt,
      DIA(0) => NlwRenamedSig_OI_GPI1_Interrupt,
      DIB(1) => U0_dlmb_M_DBus(10),
      DIB(0) => U0_dlmb_M_DBus(11),
      DOA(1) => U0_ilmb_port_BRAM_Din(10),
      DOA(0) => U0_ilmb_port_BRAM_Din(11),
      DOB(1) => U0_dlmb_port_BRAM_Din(10),
      DOB(0) => U0_dlmb_port_BRAM_Din(11)
    );
  U0_lmb_bram_I_RAM_Inst_Using_B16_S2_The_BRAMs_6_RAMB16_S2_1 : RAMB16_S2_S2
    generic map(
      WRITE_MODE_B => "READ_FIRST",
      SRVAL_A => X"0",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      SIM_COLLISION_CHECK => "NONE",
      INIT_A => X"0",
      INIT_B => X"0",
      WRITE_MODE_A => "READ_FIRST",
      SRVAL_B => X"0"
    )
    port map (
      CLKA => Clk,
      CLKB => Clk,
      ENA => U0_ilmb_M_AddrStrobe,
      ENB => U0_dlmb_M_AddrStrobe,
      SSRA => NlwRenamedSig_OI_GPI1_Interrupt,
      SSRB => NlwRenamedSig_OI_GPI1_Interrupt,
      WEA => NlwRenamedSig_OI_GPI1_Interrupt,
      WEB => U0_dlmb_port_BRAM_WEN(1),
      ADDRA(12) => U0_ilmb_M_ABus(17),
      ADDRA(11) => U0_ilmb_M_ABus(18),
      ADDRA(10) => U0_ilmb_M_ABus(19),
      ADDRA(9) => U0_ilmb_M_ABus(20),
      ADDRA(8) => U0_ilmb_M_ABus(21),
      ADDRA(7) => U0_ilmb_M_ABus(22),
      ADDRA(6) => U0_ilmb_M_ABus(23),
      ADDRA(5) => U0_ilmb_M_ABus(24),
      ADDRA(4) => U0_ilmb_M_ABus(25),
      ADDRA(3) => U0_ilmb_M_ABus(26),
      ADDRA(2) => U0_ilmb_M_ABus(27),
      ADDRA(1) => U0_ilmb_M_ABus(28),
      ADDRA(0) => U0_ilmb_M_ABus(29),
      ADDRB(12) => U0_dlmb_M_ABus(17),
      ADDRB(11) => U0_dlmb_M_ABus(18),
      ADDRB(10) => U0_dlmb_M_ABus(19),
      ADDRB(9) => U0_dlmb_M_ABus(20),
      ADDRB(8) => U0_dlmb_M_ABus(21),
      ADDRB(7) => U0_dlmb_M_ABus(22),
      ADDRB(6) => U0_dlmb_M_ABus(23),
      ADDRB(5) => U0_dlmb_M_ABus(24),
      ADDRB(4) => U0_dlmb_M_ABus(25),
      ADDRB(3) => U0_dlmb_M_ABus(26),
      ADDRB(2) => U0_dlmb_M_ABus(27),
      ADDRB(1) => U0_dlmb_M_ABus(28),
      ADDRB(0) => U0_dlmb_M_ABus(29),
      DIA(1) => NlwRenamedSig_OI_GPI1_Interrupt,
      DIA(0) => NlwRenamedSig_OI_GPI1_Interrupt,
      DIB(1) => U0_dlmb_M_DBus(12),
      DIB(0) => U0_dlmb_M_DBus(13),
      DOA(1) => U0_ilmb_port_BRAM_Din(12),
      DOA(0) => U0_ilmb_port_BRAM_Din(13),
      DOB(1) => U0_dlmb_port_BRAM_Din(12),
      DOB(0) => U0_dlmb_port_BRAM_Din(13)
    );
  U0_lmb_bram_I_RAM_Inst_Using_B16_S2_The_BRAMs_7_RAMB16_S2_1 : RAMB16_S2_S2
    generic map(
      WRITE_MODE_B => "READ_FIRST",
      SRVAL_A => X"0",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      SIM_COLLISION_CHECK => "NONE",
      INIT_A => X"0",
      INIT_B => X"0",
      WRITE_MODE_A => "READ_FIRST",
      SRVAL_B => X"0"
    )
    port map (
      CLKA => Clk,
      CLKB => Clk,
      ENA => U0_ilmb_M_AddrStrobe,
      ENB => U0_dlmb_M_AddrStrobe,
      SSRA => NlwRenamedSig_OI_GPI1_Interrupt,
      SSRB => NlwRenamedSig_OI_GPI1_Interrupt,
      WEA => NlwRenamedSig_OI_GPI1_Interrupt,
      WEB => U0_dlmb_port_BRAM_WEN(1),
      ADDRA(12) => U0_ilmb_M_ABus(17),
      ADDRA(11) => U0_ilmb_M_ABus(18),
      ADDRA(10) => U0_ilmb_M_ABus(19),
      ADDRA(9) => U0_ilmb_M_ABus(20),
      ADDRA(8) => U0_ilmb_M_ABus(21),
      ADDRA(7) => U0_ilmb_M_ABus(22),
      ADDRA(6) => U0_ilmb_M_ABus(23),
      ADDRA(5) => U0_ilmb_M_ABus(24),
      ADDRA(4) => U0_ilmb_M_ABus(25),
      ADDRA(3) => U0_ilmb_M_ABus(26),
      ADDRA(2) => U0_ilmb_M_ABus(27),
      ADDRA(1) => U0_ilmb_M_ABus(28),
      ADDRA(0) => U0_ilmb_M_ABus(29),
      ADDRB(12) => U0_dlmb_M_ABus(17),
      ADDRB(11) => U0_dlmb_M_ABus(18),
      ADDRB(10) => U0_dlmb_M_ABus(19),
      ADDRB(9) => U0_dlmb_M_ABus(20),
      ADDRB(8) => U0_dlmb_M_ABus(21),
      ADDRB(7) => U0_dlmb_M_ABus(22),
      ADDRB(6) => U0_dlmb_M_ABus(23),
      ADDRB(5) => U0_dlmb_M_ABus(24),
      ADDRB(4) => U0_dlmb_M_ABus(25),
      ADDRB(3) => U0_dlmb_M_ABus(26),
      ADDRB(2) => U0_dlmb_M_ABus(27),
      ADDRB(1) => U0_dlmb_M_ABus(28),
      ADDRB(0) => U0_dlmb_M_ABus(29),
      DIA(1) => NlwRenamedSig_OI_GPI1_Interrupt,
      DIA(0) => NlwRenamedSig_OI_GPI1_Interrupt,
      DIB(1) => U0_dlmb_M_DBus(14),
      DIB(0) => U0_dlmb_M_DBus(15),
      DOA(1) => U0_ilmb_port_BRAM_Din(14),
      DOA(0) => U0_ilmb_port_BRAM_Din(15),
      DOB(1) => U0_dlmb_port_BRAM_Din(14),
      DOB(0) => U0_dlmb_port_BRAM_Din(15)
    );
  U0_lmb_bram_I_RAM_Inst_Using_B16_S2_The_BRAMs_8_RAMB16_S2_1 : RAMB16_S2_S2
    generic map(
      WRITE_MODE_B => "READ_FIRST",
      SRVAL_A => X"0",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      SIM_COLLISION_CHECK => "NONE",
      INIT_A => X"0",
      INIT_B => X"0",
      WRITE_MODE_A => "READ_FIRST",
      SRVAL_B => X"0"
    )
    port map (
      CLKA => Clk,
      CLKB => Clk,
      ENA => U0_ilmb_M_AddrStrobe,
      ENB => U0_dlmb_M_AddrStrobe,
      SSRA => NlwRenamedSig_OI_GPI1_Interrupt,
      SSRB => NlwRenamedSig_OI_GPI1_Interrupt,
      WEA => NlwRenamedSig_OI_GPI1_Interrupt,
      WEB => U0_dlmb_port_BRAM_WEN(2),
      ADDRA(12) => U0_ilmb_M_ABus(17),
      ADDRA(11) => U0_ilmb_M_ABus(18),
      ADDRA(10) => U0_ilmb_M_ABus(19),
      ADDRA(9) => U0_ilmb_M_ABus(20),
      ADDRA(8) => U0_ilmb_M_ABus(21),
      ADDRA(7) => U0_ilmb_M_ABus(22),
      ADDRA(6) => U0_ilmb_M_ABus(23),
      ADDRA(5) => U0_ilmb_M_ABus(24),
      ADDRA(4) => U0_ilmb_M_ABus(25),
      ADDRA(3) => U0_ilmb_M_ABus(26),
      ADDRA(2) => U0_ilmb_M_ABus(27),
      ADDRA(1) => U0_ilmb_M_ABus(28),
      ADDRA(0) => U0_ilmb_M_ABus(29),
      ADDRB(12) => U0_dlmb_M_ABus(17),
      ADDRB(11) => U0_dlmb_M_ABus(18),
      ADDRB(10) => U0_dlmb_M_ABus(19),
      ADDRB(9) => U0_dlmb_M_ABus(20),
      ADDRB(8) => U0_dlmb_M_ABus(21),
      ADDRB(7) => U0_dlmb_M_ABus(22),
      ADDRB(6) => U0_dlmb_M_ABus(23),
      ADDRB(5) => U0_dlmb_M_ABus(24),
      ADDRB(4) => U0_dlmb_M_ABus(25),
      ADDRB(3) => U0_dlmb_M_ABus(26),
      ADDRB(2) => U0_dlmb_M_ABus(27),
      ADDRB(1) => U0_dlmb_M_ABus(28),
      ADDRB(0) => U0_dlmb_M_ABus(29),
      DIA(1) => NlwRenamedSig_OI_GPI1_Interrupt,
      DIA(0) => NlwRenamedSig_OI_GPI1_Interrupt,
      DIB(1) => U0_dlmb_M_DBus(16),
      DIB(0) => U0_dlmb_M_DBus(17),
      DOA(1) => U0_ilmb_port_BRAM_Din(16),
      DOA(0) => U0_ilmb_port_BRAM_Din(17),
      DOB(1) => U0_dlmb_port_BRAM_Din(16),
      DOB(0) => U0_dlmb_port_BRAM_Din(17)
    );
  U0_lmb_bram_I_RAM_Inst_Using_B16_S2_The_BRAMs_9_RAMB16_S2_1 : RAMB16_S2_S2
    generic map(
      WRITE_MODE_B => "READ_FIRST",
      SRVAL_A => X"0",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      SIM_COLLISION_CHECK => "NONE",
      INIT_A => X"0",
      INIT_B => X"0",
      WRITE_MODE_A => "READ_FIRST",
      SRVAL_B => X"0"
    )
    port map (
      CLKA => Clk,
      CLKB => Clk,
      ENA => U0_ilmb_M_AddrStrobe,
      ENB => U0_dlmb_M_AddrStrobe,
      SSRA => NlwRenamedSig_OI_GPI1_Interrupt,
      SSRB => NlwRenamedSig_OI_GPI1_Interrupt,
      WEA => NlwRenamedSig_OI_GPI1_Interrupt,
      WEB => U0_dlmb_port_BRAM_WEN(2),
      ADDRA(12) => U0_ilmb_M_ABus(17),
      ADDRA(11) => U0_ilmb_M_ABus(18),
      ADDRA(10) => U0_ilmb_M_ABus(19),
      ADDRA(9) => U0_ilmb_M_ABus(20),
      ADDRA(8) => U0_ilmb_M_ABus(21),
      ADDRA(7) => U0_ilmb_M_ABus(22),
      ADDRA(6) => U0_ilmb_M_ABus(23),
      ADDRA(5) => U0_ilmb_M_ABus(24),
      ADDRA(4) => U0_ilmb_M_ABus(25),
      ADDRA(3) => U0_ilmb_M_ABus(26),
      ADDRA(2) => U0_ilmb_M_ABus(27),
      ADDRA(1) => U0_ilmb_M_ABus(28),
      ADDRA(0) => U0_ilmb_M_ABus(29),
      ADDRB(12) => U0_dlmb_M_ABus(17),
      ADDRB(11) => U0_dlmb_M_ABus(18),
      ADDRB(10) => U0_dlmb_M_ABus(19),
      ADDRB(9) => U0_dlmb_M_ABus(20),
      ADDRB(8) => U0_dlmb_M_ABus(21),
      ADDRB(7) => U0_dlmb_M_ABus(22),
      ADDRB(6) => U0_dlmb_M_ABus(23),
      ADDRB(5) => U0_dlmb_M_ABus(24),
      ADDRB(4) => U0_dlmb_M_ABus(25),
      ADDRB(3) => U0_dlmb_M_ABus(26),
      ADDRB(2) => U0_dlmb_M_ABus(27),
      ADDRB(1) => U0_dlmb_M_ABus(28),
      ADDRB(0) => U0_dlmb_M_ABus(29),
      DIA(1) => NlwRenamedSig_OI_GPI1_Interrupt,
      DIA(0) => NlwRenamedSig_OI_GPI1_Interrupt,
      DIB(1) => U0_dlmb_M_DBus(18),
      DIB(0) => U0_dlmb_M_DBus(19),
      DOA(1) => U0_ilmb_port_BRAM_Din(18),
      DOA(0) => U0_ilmb_port_BRAM_Din(19),
      DOB(1) => U0_dlmb_port_BRAM_Din(18),
      DOB(0) => U0_dlmb_port_BRAM_Din(19)
    );
  U0_lmb_bram_I_RAM_Inst_Using_B16_S2_The_BRAMs_10_RAMB16_S2_1 : RAMB16_S2_S2
    generic map(
      WRITE_MODE_B => "READ_FIRST",
      SRVAL_A => X"0",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      SIM_COLLISION_CHECK => "NONE",
      INIT_A => X"0",
      INIT_B => X"0",
      WRITE_MODE_A => "READ_FIRST",
      SRVAL_B => X"0"
    )
    port map (
      CLKA => Clk,
      CLKB => Clk,
      ENA => U0_ilmb_M_AddrStrobe,
      ENB => U0_dlmb_M_AddrStrobe,
      SSRA => NlwRenamedSig_OI_GPI1_Interrupt,
      SSRB => NlwRenamedSig_OI_GPI1_Interrupt,
      WEA => NlwRenamedSig_OI_GPI1_Interrupt,
      WEB => U0_dlmb_port_BRAM_WEN(2),
      ADDRA(12) => U0_ilmb_M_ABus(17),
      ADDRA(11) => U0_ilmb_M_ABus(18),
      ADDRA(10) => U0_ilmb_M_ABus(19),
      ADDRA(9) => U0_ilmb_M_ABus(20),
      ADDRA(8) => U0_ilmb_M_ABus(21),
      ADDRA(7) => U0_ilmb_M_ABus(22),
      ADDRA(6) => U0_ilmb_M_ABus(23),
      ADDRA(5) => U0_ilmb_M_ABus(24),
      ADDRA(4) => U0_ilmb_M_ABus(25),
      ADDRA(3) => U0_ilmb_M_ABus(26),
      ADDRA(2) => U0_ilmb_M_ABus(27),
      ADDRA(1) => U0_ilmb_M_ABus(28),
      ADDRA(0) => U0_ilmb_M_ABus(29),
      ADDRB(12) => U0_dlmb_M_ABus(17),
      ADDRB(11) => U0_dlmb_M_ABus(18),
      ADDRB(10) => U0_dlmb_M_ABus(19),
      ADDRB(9) => U0_dlmb_M_ABus(20),
      ADDRB(8) => U0_dlmb_M_ABus(21),
      ADDRB(7) => U0_dlmb_M_ABus(22),
      ADDRB(6) => U0_dlmb_M_ABus(23),
      ADDRB(5) => U0_dlmb_M_ABus(24),
      ADDRB(4) => U0_dlmb_M_ABus(25),
      ADDRB(3) => U0_dlmb_M_ABus(26),
      ADDRB(2) => U0_dlmb_M_ABus(27),
      ADDRB(1) => U0_dlmb_M_ABus(28),
      ADDRB(0) => U0_dlmb_M_ABus(29),
      DIA(1) => NlwRenamedSig_OI_GPI1_Interrupt,
      DIA(0) => NlwRenamedSig_OI_GPI1_Interrupt,
      DIB(1) => U0_dlmb_M_DBus(20),
      DIB(0) => U0_dlmb_M_DBus(21),
      DOA(1) => U0_ilmb_port_BRAM_Din(20),
      DOA(0) => U0_ilmb_port_BRAM_Din(21),
      DOB(1) => U0_dlmb_port_BRAM_Din(20),
      DOB(0) => U0_dlmb_port_BRAM_Din(21)
    );
  U0_lmb_bram_I_RAM_Inst_Using_B16_S2_The_BRAMs_11_RAMB16_S2_1 : RAMB16_S2_S2
    generic map(
      WRITE_MODE_B => "READ_FIRST",
      SRVAL_A => X"0",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      SIM_COLLISION_CHECK => "NONE",
      INIT_A => X"0",
      INIT_B => X"0",
      WRITE_MODE_A => "READ_FIRST",
      SRVAL_B => X"0"
    )
    port map (
      CLKA => Clk,
      CLKB => Clk,
      ENA => U0_ilmb_M_AddrStrobe,
      ENB => U0_dlmb_M_AddrStrobe,
      SSRA => NlwRenamedSig_OI_GPI1_Interrupt,
      SSRB => NlwRenamedSig_OI_GPI1_Interrupt,
      WEA => NlwRenamedSig_OI_GPI1_Interrupt,
      WEB => U0_dlmb_port_BRAM_WEN(2),
      ADDRA(12) => U0_ilmb_M_ABus(17),
      ADDRA(11) => U0_ilmb_M_ABus(18),
      ADDRA(10) => U0_ilmb_M_ABus(19),
      ADDRA(9) => U0_ilmb_M_ABus(20),
      ADDRA(8) => U0_ilmb_M_ABus(21),
      ADDRA(7) => U0_ilmb_M_ABus(22),
      ADDRA(6) => U0_ilmb_M_ABus(23),
      ADDRA(5) => U0_ilmb_M_ABus(24),
      ADDRA(4) => U0_ilmb_M_ABus(25),
      ADDRA(3) => U0_ilmb_M_ABus(26),
      ADDRA(2) => U0_ilmb_M_ABus(27),
      ADDRA(1) => U0_ilmb_M_ABus(28),
      ADDRA(0) => U0_ilmb_M_ABus(29),
      ADDRB(12) => U0_dlmb_M_ABus(17),
      ADDRB(11) => U0_dlmb_M_ABus(18),
      ADDRB(10) => U0_dlmb_M_ABus(19),
      ADDRB(9) => U0_dlmb_M_ABus(20),
      ADDRB(8) => U0_dlmb_M_ABus(21),
      ADDRB(7) => U0_dlmb_M_ABus(22),
      ADDRB(6) => U0_dlmb_M_ABus(23),
      ADDRB(5) => U0_dlmb_M_ABus(24),
      ADDRB(4) => U0_dlmb_M_ABus(25),
      ADDRB(3) => U0_dlmb_M_ABus(26),
      ADDRB(2) => U0_dlmb_M_ABus(27),
      ADDRB(1) => U0_dlmb_M_ABus(28),
      ADDRB(0) => U0_dlmb_M_ABus(29),
      DIA(1) => NlwRenamedSig_OI_GPI1_Interrupt,
      DIA(0) => NlwRenamedSig_OI_GPI1_Interrupt,
      DIB(1) => U0_dlmb_M_DBus(22),
      DIB(0) => U0_dlmb_M_DBus(23),
      DOA(1) => U0_ilmb_port_BRAM_Din(22),
      DOA(0) => U0_ilmb_port_BRAM_Din(23),
      DOB(1) => U0_dlmb_port_BRAM_Din(22),
      DOB(0) => U0_dlmb_port_BRAM_Din(23)
    );
  U0_lmb_bram_I_RAM_Inst_Using_B16_S2_The_BRAMs_12_RAMB16_S2_1 : RAMB16_S2_S2
    generic map(
      WRITE_MODE_B => "READ_FIRST",
      SRVAL_A => X"0",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      SIM_COLLISION_CHECK => "NONE",
      INIT_A => X"0",
      INIT_B => X"0",
      WRITE_MODE_A => "READ_FIRST",
      SRVAL_B => X"0"
    )
    port map (
      CLKA => Clk,
      CLKB => Clk,
      ENA => U0_ilmb_M_AddrStrobe,
      ENB => U0_dlmb_M_AddrStrobe,
      SSRA => NlwRenamedSig_OI_GPI1_Interrupt,
      SSRB => NlwRenamedSig_OI_GPI1_Interrupt,
      WEA => NlwRenamedSig_OI_GPI1_Interrupt,
      WEB => U0_dlmb_port_BRAM_WEN(3),
      ADDRA(12) => U0_ilmb_M_ABus(17),
      ADDRA(11) => U0_ilmb_M_ABus(18),
      ADDRA(10) => U0_ilmb_M_ABus(19),
      ADDRA(9) => U0_ilmb_M_ABus(20),
      ADDRA(8) => U0_ilmb_M_ABus(21),
      ADDRA(7) => U0_ilmb_M_ABus(22),
      ADDRA(6) => U0_ilmb_M_ABus(23),
      ADDRA(5) => U0_ilmb_M_ABus(24),
      ADDRA(4) => U0_ilmb_M_ABus(25),
      ADDRA(3) => U0_ilmb_M_ABus(26),
      ADDRA(2) => U0_ilmb_M_ABus(27),
      ADDRA(1) => U0_ilmb_M_ABus(28),
      ADDRA(0) => U0_ilmb_M_ABus(29),
      ADDRB(12) => U0_dlmb_M_ABus(17),
      ADDRB(11) => U0_dlmb_M_ABus(18),
      ADDRB(10) => U0_dlmb_M_ABus(19),
      ADDRB(9) => U0_dlmb_M_ABus(20),
      ADDRB(8) => U0_dlmb_M_ABus(21),
      ADDRB(7) => U0_dlmb_M_ABus(22),
      ADDRB(6) => U0_dlmb_M_ABus(23),
      ADDRB(5) => U0_dlmb_M_ABus(24),
      ADDRB(4) => U0_dlmb_M_ABus(25),
      ADDRB(3) => U0_dlmb_M_ABus(26),
      ADDRB(2) => U0_dlmb_M_ABus(27),
      ADDRB(1) => U0_dlmb_M_ABus(28),
      ADDRB(0) => U0_dlmb_M_ABus(29),
      DIA(1) => NlwRenamedSig_OI_GPI1_Interrupt,
      DIA(0) => NlwRenamedSig_OI_GPI1_Interrupt,
      DIB(1) => U0_dlmb_M_DBus(24),
      DIB(0) => U0_dlmb_M_DBus(25),
      DOA(1) => U0_ilmb_port_BRAM_Din(24),
      DOA(0) => U0_ilmb_port_BRAM_Din(25),
      DOB(1) => U0_dlmb_port_BRAM_Din(24),
      DOB(0) => U0_dlmb_port_BRAM_Din(25)
    );
  U0_lmb_bram_I_RAM_Inst_Using_B16_S2_The_BRAMs_13_RAMB16_S2_1 : RAMB16_S2_S2
    generic map(
      WRITE_MODE_B => "READ_FIRST",
      SRVAL_A => X"0",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      SIM_COLLISION_CHECK => "NONE",
      INIT_A => X"0",
      INIT_B => X"0",
      WRITE_MODE_A => "READ_FIRST",
      SRVAL_B => X"0"
    )
    port map (
      CLKA => Clk,
      CLKB => Clk,
      ENA => U0_ilmb_M_AddrStrobe,
      ENB => U0_dlmb_M_AddrStrobe,
      SSRA => NlwRenamedSig_OI_GPI1_Interrupt,
      SSRB => NlwRenamedSig_OI_GPI1_Interrupt,
      WEA => NlwRenamedSig_OI_GPI1_Interrupt,
      WEB => U0_dlmb_port_BRAM_WEN(3),
      ADDRA(12) => U0_ilmb_M_ABus(17),
      ADDRA(11) => U0_ilmb_M_ABus(18),
      ADDRA(10) => U0_ilmb_M_ABus(19),
      ADDRA(9) => U0_ilmb_M_ABus(20),
      ADDRA(8) => U0_ilmb_M_ABus(21),
      ADDRA(7) => U0_ilmb_M_ABus(22),
      ADDRA(6) => U0_ilmb_M_ABus(23),
      ADDRA(5) => U0_ilmb_M_ABus(24),
      ADDRA(4) => U0_ilmb_M_ABus(25),
      ADDRA(3) => U0_ilmb_M_ABus(26),
      ADDRA(2) => U0_ilmb_M_ABus(27),
      ADDRA(1) => U0_ilmb_M_ABus(28),
      ADDRA(0) => U0_ilmb_M_ABus(29),
      ADDRB(12) => U0_dlmb_M_ABus(17),
      ADDRB(11) => U0_dlmb_M_ABus(18),
      ADDRB(10) => U0_dlmb_M_ABus(19),
      ADDRB(9) => U0_dlmb_M_ABus(20),
      ADDRB(8) => U0_dlmb_M_ABus(21),
      ADDRB(7) => U0_dlmb_M_ABus(22),
      ADDRB(6) => U0_dlmb_M_ABus(23),
      ADDRB(5) => U0_dlmb_M_ABus(24),
      ADDRB(4) => U0_dlmb_M_ABus(25),
      ADDRB(3) => U0_dlmb_M_ABus(26),
      ADDRB(2) => U0_dlmb_M_ABus(27),
      ADDRB(1) => U0_dlmb_M_ABus(28),
      ADDRB(0) => U0_dlmb_M_ABus(29),
      DIA(1) => NlwRenamedSig_OI_GPI1_Interrupt,
      DIA(0) => NlwRenamedSig_OI_GPI1_Interrupt,
      DIB(1) => U0_dlmb_M_DBus(26),
      DIB(0) => U0_dlmb_M_DBus(27),
      DOA(1) => U0_ilmb_port_BRAM_Din(26),
      DOA(0) => U0_ilmb_port_BRAM_Din(27),
      DOB(1) => U0_dlmb_port_BRAM_Din(26),
      DOB(0) => U0_dlmb_port_BRAM_Din(27)
    );
  U0_lmb_bram_I_RAM_Inst_Using_B16_S2_The_BRAMs_14_RAMB16_S2_1 : RAMB16_S2_S2
    generic map(
      WRITE_MODE_B => "READ_FIRST",
      SRVAL_A => X"0",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      SIM_COLLISION_CHECK => "NONE",
      INIT_A => X"0",
      INIT_B => X"0",
      WRITE_MODE_A => "READ_FIRST",
      SRVAL_B => X"0"
    )
    port map (
      CLKA => Clk,
      CLKB => Clk,
      ENA => U0_ilmb_M_AddrStrobe,
      ENB => U0_dlmb_M_AddrStrobe,
      SSRA => NlwRenamedSig_OI_GPI1_Interrupt,
      SSRB => NlwRenamedSig_OI_GPI1_Interrupt,
      WEA => NlwRenamedSig_OI_GPI1_Interrupt,
      WEB => U0_dlmb_port_BRAM_WEN(3),
      ADDRA(12) => U0_ilmb_M_ABus(17),
      ADDRA(11) => U0_ilmb_M_ABus(18),
      ADDRA(10) => U0_ilmb_M_ABus(19),
      ADDRA(9) => U0_ilmb_M_ABus(20),
      ADDRA(8) => U0_ilmb_M_ABus(21),
      ADDRA(7) => U0_ilmb_M_ABus(22),
      ADDRA(6) => U0_ilmb_M_ABus(23),
      ADDRA(5) => U0_ilmb_M_ABus(24),
      ADDRA(4) => U0_ilmb_M_ABus(25),
      ADDRA(3) => U0_ilmb_M_ABus(26),
      ADDRA(2) => U0_ilmb_M_ABus(27),
      ADDRA(1) => U0_ilmb_M_ABus(28),
      ADDRA(0) => U0_ilmb_M_ABus(29),
      ADDRB(12) => U0_dlmb_M_ABus(17),
      ADDRB(11) => U0_dlmb_M_ABus(18),
      ADDRB(10) => U0_dlmb_M_ABus(19),
      ADDRB(9) => U0_dlmb_M_ABus(20),
      ADDRB(8) => U0_dlmb_M_ABus(21),
      ADDRB(7) => U0_dlmb_M_ABus(22),
      ADDRB(6) => U0_dlmb_M_ABus(23),
      ADDRB(5) => U0_dlmb_M_ABus(24),
      ADDRB(4) => U0_dlmb_M_ABus(25),
      ADDRB(3) => U0_dlmb_M_ABus(26),
      ADDRB(2) => U0_dlmb_M_ABus(27),
      ADDRB(1) => U0_dlmb_M_ABus(28),
      ADDRB(0) => U0_dlmb_M_ABus(29),
      DIA(1) => NlwRenamedSig_OI_GPI1_Interrupt,
      DIA(0) => NlwRenamedSig_OI_GPI1_Interrupt,
      DIB(1) => U0_dlmb_M_DBus(28),
      DIB(0) => U0_dlmb_M_DBus(29),
      DOA(1) => U0_ilmb_port_BRAM_Din(28),
      DOA(0) => U0_ilmb_port_BRAM_Din(29),
      DOB(1) => U0_dlmb_port_BRAM_Din(28),
      DOB(0) => U0_dlmb_port_BRAM_Din(29)
    );
  U0_lmb_bram_I_RAM_Inst_Using_B16_S2_The_BRAMs_15_RAMB16_S2_1 : RAMB16_S2_S2
    generic map(
      WRITE_MODE_B => "READ_FIRST",
      SRVAL_A => X"0",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      SIM_COLLISION_CHECK => "NONE",
      INIT_A => X"0",
      INIT_B => X"0",
      WRITE_MODE_A => "READ_FIRST",
      SRVAL_B => X"0"
    )
    port map (
      CLKA => Clk,
      CLKB => Clk,
      ENA => U0_ilmb_M_AddrStrobe,
      ENB => U0_dlmb_M_AddrStrobe,
      SSRA => NlwRenamedSig_OI_GPI1_Interrupt,
      SSRB => NlwRenamedSig_OI_GPI1_Interrupt,
      WEA => NlwRenamedSig_OI_GPI1_Interrupt,
      WEB => U0_dlmb_port_BRAM_WEN(3),
      ADDRA(12) => U0_ilmb_M_ABus(17),
      ADDRA(11) => U0_ilmb_M_ABus(18),
      ADDRA(10) => U0_ilmb_M_ABus(19),
      ADDRA(9) => U0_ilmb_M_ABus(20),
      ADDRA(8) => U0_ilmb_M_ABus(21),
      ADDRA(7) => U0_ilmb_M_ABus(22),
      ADDRA(6) => U0_ilmb_M_ABus(23),
      ADDRA(5) => U0_ilmb_M_ABus(24),
      ADDRA(4) => U0_ilmb_M_ABus(25),
      ADDRA(3) => U0_ilmb_M_ABus(26),
      ADDRA(2) => U0_ilmb_M_ABus(27),
      ADDRA(1) => U0_ilmb_M_ABus(28),
      ADDRA(0) => U0_ilmb_M_ABus(29),
      ADDRB(12) => U0_dlmb_M_ABus(17),
      ADDRB(11) => U0_dlmb_M_ABus(18),
      ADDRB(10) => U0_dlmb_M_ABus(19),
      ADDRB(9) => U0_dlmb_M_ABus(20),
      ADDRB(8) => U0_dlmb_M_ABus(21),
      ADDRB(7) => U0_dlmb_M_ABus(22),
      ADDRB(6) => U0_dlmb_M_ABus(23),
      ADDRB(5) => U0_dlmb_M_ABus(24),
      ADDRB(4) => U0_dlmb_M_ABus(25),
      ADDRB(3) => U0_dlmb_M_ABus(26),
      ADDRB(2) => U0_dlmb_M_ABus(27),
      ADDRB(1) => U0_dlmb_M_ABus(28),
      ADDRB(0) => U0_dlmb_M_ABus(29),
      DIA(1) => NlwRenamedSig_OI_GPI1_Interrupt,
      DIA(0) => NlwRenamedSig_OI_GPI1_Interrupt,
      DIB(1) => U0_dlmb_M_DBus(30),
      DIB(0) => U0_dlmb_M_DBus(31),
      DOA(1) => U0_ilmb_port_BRAM_Din(30),
      DOA(0) => U0_ilmb_port_BRAM_Din(31),
      DOB(1) => U0_dlmb_port_BRAM_Din(30),
      DOB(0) => U0_dlmb_port_BRAM_Din(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_CPU_21 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_2786,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_2559,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_new_dbg_instr_shifting_CLK_2688,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_CPU_21_2775
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_CPU_2_f5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_CPU_21_2775,
      I1 => N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_CPU_2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_CPU_11 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_2786,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_2559,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_dbg_exec_2783,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_CPU_11_2773
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_CPU_1_f5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_CPU_11_2773,
      I1 => N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_2979,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_CPU_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux00001001 : LUT4
    generic map(
      INIT => X"5155"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux0000100
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux00001002 : LUT3
    generic map(
      INIT => X"51"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux00001001_2388
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux0000100_f5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux00001001_2388,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux0000100,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux000047_2390,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_0_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I_1_11 : LUT4
    generic map(
      INIT => X"6444"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I_1_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I_1_12 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I_1_11_2218
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I_1_1_f5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I_1_11_2218,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I_1_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_reg1_Addr(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_N5
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Command_Reg_En_cmp_eq000022 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => U0_microblaze_0_mdm_bus_Dbg_Reg_En(7),
      I1 => U0_microblaze_0_mdm_bus_Dbg_Reg_En(6),
      I2 => U0_microblaze_0_mdm_bus_Dbg_Reg_En(3),
      I3 => U0_microblaze_0_mdm_bus_Dbg_Reg_En(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Command_Reg_En_cmp_eq00002
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Command_Reg_En_cmp_eq00002_f5 : MUXF5
    port map (
      I0 => NlwRenamedSig_OI_GPI1_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Command_Reg_En_cmp_eq00002,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_N4,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Command_Reg_En
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_TDO29_SW01 : LUT4
    generic map(
      INIT => X"C080"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(6),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_14_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_TDO29_SW0
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_TDO29_SW02 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(6),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_14_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_TDO29_SW01_2528
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_TDO29_SW0_f5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_TDO29_SW01_2528,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_TDO29_SW0,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_tdo_config_word1_15_Q,
      O => N218
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_29_mux00001 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_carry,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write(0),
      I3 => U0_microblaze_I_local_sig_3726_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_29_mux00001_2615
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_29_mux00002 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_PC_EX_i(29),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write(0),
      I3 => U0_microblaze_I_local_sig_3726_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_29_mux00002_2616
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_29_mux0000_f5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_29_mux00002_2616,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_29_mux00001_2615,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_2710,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_29_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_28_mux00001 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_bip_Active,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write(0),
      I3 => U0_microblaze_I_local_sig_3725_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_28_mux00001_2611
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_28_mux00002 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_PC_EX_i(28),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write(0),
      I3 => U0_microblaze_I_local_sig_3725_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_28_mux00002_2612
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_28_mux0000_f5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_28_mux00002_2612,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_28_mux00001_2611,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_2710,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_28_mux0000
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_1_1846
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_2 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_2_1847
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_f5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_2_1847,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_1_1846,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_0_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_0_mux0000341 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_jump,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_0_mux000034
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_0_mux0000342 : LUT4
    generic map(
      INIT => X"BAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_0_mux00006_2245,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_Carry2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_0_mux0000341_2244
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_0_mux000034_f5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_0_mux0000341_2244,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_0_mux000034,
      S => U0_microblaze_I_MicroBlaze_Core_I_of_PipeRun,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_0_mux0000
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_10 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_1011_4,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_10_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_1011 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_101_3,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift14_21,
      O => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_1011_4
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_3 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_311_13,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_3_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_311 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_31_Q,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift5_25,
      O => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_311_13
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_26 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_2611_9,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_26_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_2611 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_261_8,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift3_23,
      O => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_2611_9
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift14 : FDC
    port map (
      C => U0_Debug_mdm_0_drck,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift13_20,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift14_21
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift13 : FDC
    port map (
      C => U0_Debug_mdm_0_drck,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift12_19,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift13_20
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift12 : FDC
    port map (
      C => U0_Debug_mdm_0_drck,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift11_18,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift12_19
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift11 : FDC
    port map (
      C => U0_Debug_mdm_0_drck,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift10_17,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift11_18
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift10 : FDC
    port map (
      C => U0_Debug_mdm_0_drck,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift9_29,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift10_17
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift9 : FDC
    port map (
      C => U0_Debug_mdm_0_drck,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift8_28,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift9_29
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift8 : FDC
    port map (
      C => U0_Debug_mdm_0_drck,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift7_27,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift8_28
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift7 : FDC
    port map (
      C => U0_Debug_mdm_0_drck,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift6_26,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift7_27
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift6 : FDC
    port map (
      C => U0_Debug_mdm_0_drck,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift5_25,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift6_26
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift5 : FDC
    port map (
      C => U0_Debug_mdm_0_drck,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift4_24,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift5_25
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift4 : FDC
    port map (
      C => U0_Debug_mdm_0_drck,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift3_23,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift4_24
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift3 : FDC
    port map (
      C => U0_Debug_mdm_0_drck,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift2_22,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift3_23
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift2 : FDC
    port map (
      C => U0_Debug_mdm_0_drck,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift1_16,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift2_22
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift1 : FDC
    port map (
      C => U0_Debug_mdm_0_drck,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_abus,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv_shift1_16
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_101 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_10_180,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_101_3
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_10 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_abus,
      A3 => U0_Debug_mdm_0_MDM_Core_I1_abus,
      CLK => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_25_Q,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_10_180
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_261 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_26_181,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_261_8
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_26 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_abus,
      A1 => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      CLK => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_30_Q,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_26_181
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_31 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_3_182,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_31_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_3 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_abus,
      A1 => U0_Debug_mdm_0_MDM_Core_I1_abus,
      A2 => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      CLK => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_9_Q,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_3_182
    );
  U0_Debug_mdm_0_MDM_Core_I1_TDO_i205_f5 : MUXF5
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_TDO_i2051_218,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_TDO_i205,
      S => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(0),
      O => U0_Debug_mdm_0_tdo
    );
  U0_Debug_mdm_0_MDM_Core_I1_TDO_i2052 : LUT4
    generic map(
      INIT => X"FFAE"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(2),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_0_Q,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(1),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(3),
      O => U0_Debug_mdm_0_MDM_Core_I1_TDO_i2051_218
    );
  U0_Debug_mdm_0_MDM_Core_I1_TDO_i2051 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(2),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(3),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_N20,
      I3 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(1),
      O => U0_Debug_mdm_0_MDM_Core_I1_TDO_i205
    );
  U0_Debug_mdm_0_MDM_Core_I1_TDO_i46_f5 : MUXF5
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_TDO_i462_224,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_TDO_i461_223,
      S => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(4),
      O => U0_Debug_mdm_0_MDM_Core_I1_TDO_i46
    );
  U0_Debug_mdm_0_MDM_Core_I1_TDO_i462 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(4),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_ID_TDO_1,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5),
      O => U0_Debug_mdm_0_MDM_Core_I1_TDO_i462_224
    );
  U0_Debug_mdm_0_MDM_Core_I1_TDO_i461 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(4),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_ID_TDO_2,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5),
      O => U0_Debug_mdm_0_MDM_Core_I1_TDO_i461_223
    );
  U0_Debug_mdm_0_MDM_Core_I1_TDO_i28_f5 : MUXF5
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_TDO_i282_221,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_TDO_i281_220,
      S => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(4),
      O => U0_Debug_mdm_0_MDM_Core_I1_TDO_i28
    );
  U0_Debug_mdm_0_MDM_Core_I1_TDO_i282 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_config_TDO_1,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(4),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5),
      O => U0_Debug_mdm_0_MDM_Core_I1_TDO_i282_221
    );
  U0_Debug_mdm_0_MDM_Core_I1_TDO_i281 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_config_TDO_2,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(4),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5),
      O => U0_Debug_mdm_0_MDM_Core_I1_TDO_i281_220
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result_4_f5 : MUXF5
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result_4_2_61,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result_4_1_60,
      S => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(4),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result(4)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result_4_2 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(2),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(3),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(1),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(0),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result_4_2_61
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result_4_1 : LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(1),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(0),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(2),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(3),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result_4_1_60
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001_4_43_f5 : MUXF5
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg(3),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001_4_43,
      S => U0_Debug_mdm_0_capture,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001(4)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001_4_431 : LUT4
    generic map(
      INIT => X"FF2A"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_DOut(4),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(6),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_N10,
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001_4_14_170,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001_4_43
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001_6_43_f5 : MUXF5
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg(5),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001_6_43,
      S => U0_Debug_mdm_0_capture,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001(6)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001_6_431 : LUT4
    generic map(
      INIT => X"FF2A"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_DOut(6),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(6),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_N10,
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001_6_14_175,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001_6_43
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_0_11_INV_0 : INV
    port map (
      I => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(0),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd_n1_INV_0 : INV
    port map (
      I => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd_n
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv1_INV_0 : INV
    port map (
      I => U0_Debug_mdm_0_shift,
      O => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv
    );
  U0_Debug_mdm_0_MDM_Core_I1_SEL_inv1_INV_0 : INV
    port map (
      I => U0_Debug_mdm_0_sel,
      O => U0_Debug_mdm_0_MDM_Core_I1_SEL_inv
    );
  U0_Debug_mdm_0_MDM_Core_I1_TDO_i90_G : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg(7),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(4),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5),
      O => U0_Debug_mdm_0_MDM_Core_I1_N23
    );
  U0_Debug_mdm_0_MDM_Core_I1_TDO_i90_F : LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(7),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_TDO_i28,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_TDO_i46,
      O => U0_Debug_mdm_0_MDM_Core_I1_N22
    );
  U0_Debug_mdm_0_MDM_Core_I1_TDO_i90 : MUXF5
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_N22,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_N23,
      S => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(6),
      O => U0_Debug_mdm_0_MDM_Core_I1_TDO_i90_225
    );
  U0_Debug_mdm_0_MDM_Core_I1_TDO_i205_SW0_SW0 : LUT4
    generic map(
      INIT => X"ECE4"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_TDO_and0000,
      I1 => U0_microblaze_0_mdm_bus_Dbg_TDO,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_TDO_i90_225,
      I3 => U0_Debug_mdm_0_MDM_Core_I1_N12,
      O => U0_Debug_mdm_0_MDM_Core_I1_N20
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_and00001 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => U0_Debug_mdm_0_shift,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(0),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_N1,
      I3 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(1),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_and0000
    );
  U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_and00001 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(0),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_N1,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(1),
      I3 => U0_Debug_mdm_0_shift,
      O => U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_and0000
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001_0_1 : LUT4
    generic map(
      INIT => X"0888"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_DOut(0),
      I1 => U0_Debug_mdm_0_capture,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(6),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_N10,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sel_n_delay_0_not00001 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_N1,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(0),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(1),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sel_n_delay(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_and00001 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(1),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_N1,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      I3 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(0),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_and0000
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync_detected_and000024 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(0),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(2),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_N14,
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync_detected_and000012_146,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync_detected
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync_detected_and000024_SW0 : LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(4),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(5),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(7),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(3),
      O => U0_Debug_mdm_0_MDM_Core_I1_N14
    );
  U0_Debug_mdm_0_MDM_Core_I1_TDO_i156_SW0 : LUT4
    generic map(
      INIT => X"DF9E"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(6),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(4),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(7),
      O => U0_Debug_mdm_0_MDM_Core_I1_N12
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001_5_Q : LUT4
    generic map(
      INIT => X"FAD8"
    )
    port map (
      I0 => U0_Debug_mdm_0_capture,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_DOut(5),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg(4),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_N8,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001(5)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001_7_Q : LUT4
    generic map(
      INIT => X"3B08"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_DOut(7),
      I1 => U0_Debug_mdm_0_capture,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_N8,
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg(6),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001(7)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001_7_SW2 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_N10,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(6),
      O => U0_Debug_mdm_0_MDM_Core_I1_N8
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3_XORCY_I_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(3),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3_XORCY_I_rt_85
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3_XORCY_I_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(3),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3_XORCY_I_rt_70
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2_Used_MuxCY_MUXCY_L_I_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(2),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2_Used_MuxCY_MUXCY_L_I_rt_84
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1_Used_MuxCY_MUXCY_L_I_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(1),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1_Used_MuxCY_MUXCY_L_I_rt_83
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0_Used_MuxCY_MUXCY_L_I_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(0),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0_Used_MuxCY_MUXCY_L_I_rt_82
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2_Used_MuxCY_MUXCY_L_I_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(2),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2_Used_MuxCY_MUXCY_L_I_rt_69
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1_Used_MuxCY_MUXCY_L_I_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(1),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1_Used_MuxCY_MUXCY_L_I_rt_68
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0_Used_MuxCY_MUXCY_L_I_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(0),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0_Used_MuxCY_MUXCY_L_I_rt_67
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Dbg_Reg_En_I_0_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(0),
      O => U0_microblaze_0_mdm_bus_Dbg_Reg_En(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Dbg_Reg_En_I_1_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(1),
      O => U0_microblaze_0_mdm_bus_Dbg_Reg_En(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Dbg_Reg_En_I_2_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(2),
      O => U0_microblaze_0_mdm_bus_Dbg_Reg_En(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Dbg_Reg_En_I_4_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(4),
      O => U0_microblaze_0_mdm_bus_Dbg_Reg_En(4)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shifting_Data33 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => U0_Debug_mdm_0_shift,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shifting_Data2_143,
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shifting_Data13_142,
      O => U0_microblaze_0_mdm_bus_Dbg_Shift
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shifting_Data13 : LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(7),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_TDO_and0000,
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(6),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shifting_Data13_142
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shifting_Data2 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(4),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shifting_Data2_143
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Debug_SYS_Rst_i_and000011 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(0),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(1),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(2),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(3),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_TDO_and0000
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Debug_SYS_Rst_i_and000021 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(7),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_TDO_and0000,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(4),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_N10
    );
  U0_Debug_mdm_0_MDM_Core_I1_Ext_JTAG_SEL11 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(2),
      I1 => U0_Debug_mdm_0_sel,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(3),
      O => U0_Debug_mdm_0_MDM_Core_I1_N1
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Debug_SYS_Rst_i_and00003 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_N10,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(6),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Debug_SYS_Rst_i_and0000
    );
  U0_Debug_mdm_0_MDM_Core_I1_Old_MDM_SEL1 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_N1,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(0),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(1),
      O => U0_Debug_mdm_0_MDM_Core_I1_Old_MDM_SEL
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Dbg_Reg_En_I_3_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(3),
      O => U0_microblaze_0_mdm_bus_Dbg_Reg_En(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Dbg_Reg_En_I_5_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5),
      O => U0_microblaze_0_mdm_bus_Dbg_Reg_En(5)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Dbg_Reg_En_I_6_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(6),
      O => U0_microblaze_0_mdm_bus_Dbg_Reg_En(6)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Dbg_Reg_En_I_7_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(7),
      O => U0_microblaze_0_mdm_bus_Dbg_Reg_En(7)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync_detected_and000012 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(1),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(6),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync_detected_and000012_146
    );
  U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL1 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(0),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_N1,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(1),
      O => U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001_1_1 : LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      I0 => U0_Debug_mdm_0_capture,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg(0),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_DOut(1),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_N3,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001_2_1 : LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      I0 => U0_Debug_mdm_0_capture,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg(1),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_DOut(2),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_N3,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001_3_1 : LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      I0 => U0_Debug_mdm_0_capture,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg(2),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_DOut(3),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_N3,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001_4_16 : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => U0_Debug_mdm_0_capture,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(6),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_N10,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_N3
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001_4_14 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(0),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(1),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001_4_12_169,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001_4_14_170
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001_4_12 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(2),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(3),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_N10,
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(6),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001_4_12_169
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001_6_14 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(0),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(1),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001_6_12_174,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001_6_14_175
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001_6_12 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(2),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(3),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_N10,
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(6),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001_6_12_174
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result_3_1 : LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(3),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(2),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(1),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(0),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_2_11 : LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(2),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(1),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(0),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_1_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(1),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(0),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_not00011 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_Debug_mdm_0_shift,
      I1 => U0_Debug_mdm_0_capture,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_not0001
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_not0001,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001(7),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg(7)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_not0001,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001(6),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg(6)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_not0001,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001(5),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg(5)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_not0001,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001(4),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg(4)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_not0001,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001(3),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_not0001,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001(2),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_not0001,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001(1),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_not0001,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg_mux0001(0),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdo_reg(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_Din_0 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_0_mdm_bus_Dbg_Shift,
      D => U0_Debug_mdm_0_tdi,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_Din(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_7 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_and0000,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(6),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(7)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_6 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_and0000,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(5),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(6)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_5 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_and0000,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(4),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(5)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_4 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_and0000,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(3),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(4)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_3 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_and0000,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(2),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_2 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_and0000,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(1),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_1 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_and0000,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(0),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_0 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_and0000,
      D => U0_Debug_mdm_0_tdi,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Debug_SYS_Rst_i : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Debug_SYS_Rst_i_and0000,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(1),
      Q => U0_Debug_SYS_Rst
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Debug_Rst_i : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Debug_SYS_Rst_i_and0000,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(0),
      Q => U0_microblaze_0_mdm_bus_Debug_Rst
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_Din_1 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_0_mdm_bus_Dbg_Shift,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_Din(0),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_Din(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Ext_NM_BRK_i : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Debug_SYS_Rst_i_and0000,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(3),
      Q => U0_Ext_NM_BRK
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_set_Ext_BRK : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Debug_SYS_Rst_i_and0000,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(2),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_set_Ext_BRK_136
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_7 : FDE
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_and0000,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(7),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(7)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_6 : FDE
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_and0000,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(6),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(6)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_5 : FDE
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_and0000,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(5),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(5)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_4 : FDE
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_and0000,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(4),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(4)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_3 : FDE
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_and0000,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(3),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_2 : FDE
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_and0000,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(2),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_1 : FDE
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_and0000,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(1),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_0 : FDE
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_and0000,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(0),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_Din_2 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_0_mdm_bus_Dbg_Shift,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_Din(1),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_Din(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_7 : FDE_1
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_Old_MDM_SEL,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(7),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(7)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_6 : FDE_1
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_Old_MDM_SEL,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(6),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(6)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_5 : FDE_1
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_Old_MDM_SEL,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(5),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_4 : FDE_1
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_Old_MDM_SEL,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(4),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(4)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_3 : FDE_1
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_Old_MDM_SEL,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(3),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_2 : FDE_1
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_Old_MDM_SEL,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(2),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1 : FDE_1
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_Old_MDM_SEL,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(1),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_0 : FDE_1
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_Old_MDM_SEL,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(0),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_Din_3 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_0_mdm_bus_Dbg_Shift,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_Din(2),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_Din(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_Din_4 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_0_mdm_bus_Dbg_Shift,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_Din(3),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_Din(4)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_Din_5 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_0_mdm_bus_Dbg_Shift,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_Din(4),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_Din(5)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_Din_6 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_0_mdm_bus_Dbg_Shift,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_Din(5),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_Din(6)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_Din_7 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_0_mdm_bus_Dbg_Shift,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_Din(6),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_Din(7)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_FDC_I : FDC_1
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_local_sel_n3,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd_n,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SYNC_FDRE : FDRE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync_detected,
      D => U0_Debug_mdm_0_MDM_Core_I1_abus,
      R => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd_n,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_Ext_BRK_FDRSE : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      CE => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      D => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      R => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      S => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_set_Ext_BRK_136,
      Q => U0_Ext_BRK
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result(0),
      R => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result(1),
      R => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result(2),
      R => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result(3),
      R => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_4 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result(4),
      R => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(4)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_0_LUT_Delay : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sel_n_delay(0),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_local_sel_n
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_1_LUT_Delay : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_local_sel_n,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_local_sel_n0
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_2_LUT_Delay : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_local_sel_n0,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_local_sel_n1
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_3_LUT_Delay : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_local_sel_n1,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_local_sel_n2
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_4_LUT_Delay : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_local_sel_n2,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_local_sel_n3
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_1 : SRL16E
    generic map(
      INIT => X"0167"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(3),
      CE => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      CLK => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_config_TDO_1
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_2 : SRL16E
    generic map(
      INIT => X"4227"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(3),
      CE => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      CLK => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_config_TDO_2
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_1 : SRL16E
    generic map(
      INIT => X"4443"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(3),
      CE => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      CLK => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_ID_TDO_1
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_2 : SRL16E
    generic map(
      INIT => X"584D"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(3),
      CE => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      CLK => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_ID_TDO_2
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_7_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(3),
      CE => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      CLK => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      D => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_DOut(7)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_6_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(3),
      CE => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      CLK => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      D => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_DOut(6)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_5_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(3),
      CE => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      CLK => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      D => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_DOut(5)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_4_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(3),
      CE => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      CLK => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      D => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_DOut(4)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_3_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(3),
      CE => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      CLK => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      D => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_DOut(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_2_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(3),
      CE => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      CLK => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      D => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_DOut(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_1_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(3),
      CE => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      CLK => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      D => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_DOut(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_0_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(3),
      CE => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      CLK => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      D => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_DOut(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3_XORCY_I : XORCY
    port map (
      CI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_addr_cy(3),
      LI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3_XORCY_I_rt_85,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_sum_A(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2_XORCY_I : XORCY
    port map (
      CI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_addr_cy(2),
      LI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2_Used_MuxCY_MUXCY_L_I_rt_84,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_sum_A(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2_Used_MuxCY_MUXCY_L_I : MUXCY_L
    port map (
      CI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_addr_cy(2),
      DI => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      S => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2_Used_MuxCY_MUXCY_L_I_rt_84,
      LO => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_addr_cy(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1_XORCY_I : XORCY
    port map (
      CI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_addr_cy(1),
      LI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1_Used_MuxCY_MUXCY_L_I_rt_83,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_sum_A(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1_Used_MuxCY_MUXCY_L_I : MUXCY_L
    port map (
      CI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_addr_cy(1),
      DI => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      S => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1_Used_MuxCY_MUXCY_L_I_rt_83,
      LO => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_addr_cy(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0_XORCY_I : XORCY
    port map (
      CI => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      LI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0_Used_MuxCY_MUXCY_L_I_rt_82,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_sum_A(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0_Used_MuxCY_MUXCY_L_I : MUXCY_L
    port map (
      CI => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      DI => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      S => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0_Used_MuxCY_MUXCY_L_I_rt_82,
      LO => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_addr_cy(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3_FDRE_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      CE => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_sum_A(3),
      R => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2_FDRE_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      CE => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_sum_A(2),
      R => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1_FDRE_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      CE => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_sum_A(1),
      R => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0_FDRE_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      CE => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_sum_A(0),
      R => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_7_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(3),
      CE => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      CLK => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_Din(7),
      Q => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(7)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_6_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(3),
      CE => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      CLK => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_Din(6),
      Q => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(6)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_5_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(3),
      CE => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      CLK => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_Din(5),
      Q => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(5)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_4_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(3),
      CE => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      CLK => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_Din(4),
      Q => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(4)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_3_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(3),
      CE => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      CLK => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_Din(3),
      Q => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_2_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(3),
      CE => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      CLK => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_Din(2),
      Q => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_1_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(3),
      CE => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      CLK => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_Din(1),
      Q => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_0_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(3),
      CE => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      CLK => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_fifo_Din(0),
      Q => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3_XORCY_I : XORCY
    port map (
      CI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_addr_cy(3),
      LI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3_XORCY_I_rt_70,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_sum_A(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2_XORCY_I : XORCY
    port map (
      CI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_addr_cy(2),
      LI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2_Used_MuxCY_MUXCY_L_I_rt_69,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_sum_A(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2_Used_MuxCY_MUXCY_L_I : MUXCY_L
    port map (
      CI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_addr_cy(2),
      DI => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      S => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2_Used_MuxCY_MUXCY_L_I_rt_69,
      LO => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_addr_cy(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1_XORCY_I : XORCY
    port map (
      CI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_addr_cy(1),
      LI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1_Used_MuxCY_MUXCY_L_I_rt_68,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_sum_A(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1_Used_MuxCY_MUXCY_L_I : MUXCY_L
    port map (
      CI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_addr_cy(1),
      DI => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      S => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1_Used_MuxCY_MUXCY_L_I_rt_68,
      LO => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_addr_cy(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0_XORCY_I : XORCY
    port map (
      CI => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      LI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0_Used_MuxCY_MUXCY_L_I_rt_67,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_sum_A(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0_Used_MuxCY_MUXCY_L_I : MUXCY_L
    port map (
      CI => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      DI => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      S => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0_Used_MuxCY_MUXCY_L_I_rt_67,
      LO => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_addr_cy(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3_FDRE_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      CE => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_sum_A(3),
      R => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2_FDRE_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      CE => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_sum_A(2),
      R => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1_FDRE_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      CE => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_sum_A(1),
      R => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0_FDRE_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      CE => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_sum_A(0),
      R => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_0 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_1_Q,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_0_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_1 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_2_Q,
      PRE => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_1_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_2 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_3_Q,
      PRE => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_2_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_9 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_10_Q,
      PRE => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_9_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_25 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_26_Q,
      PRE => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_25_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_30 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      PRE => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_Acst_inv,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_30_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_Use_UART_TX_Buffer_Empty_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      CE => U0_Debug_mdm_0_MDM_Core_I1_abus,
      D => U0_Debug_mdm_0_MDM_Core_I1_abus,
      R => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      Q => NLW_U0_Debug_mdm_0_MDM_Core_I1_Use_UART_TX_Buffer_Empty_FDRE_Q_UNCONNECTED
    );
  U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_31_PLBv46_rdBus_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      D => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(7),
      R => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      Q => U0_Debug_mdm_0_MDM_Core_I1_Sl_rdDBus(31)
    );
  U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_30_PLBv46_rdBus_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      D => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(6),
      R => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      Q => U0_Debug_mdm_0_MDM_Core_I1_Sl_rdDBus(30)
    );
  U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_29_PLBv46_rdBus_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      D => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(5),
      R => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      Q => U0_Debug_mdm_0_MDM_Core_I1_Sl_rdDBus(29)
    );
  U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_28_PLBv46_rdBus_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      D => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(4),
      R => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      Q => U0_Debug_mdm_0_MDM_Core_I1_Sl_rdDBus(28)
    );
  U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_27_PLBv46_rdBus_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      D => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(3),
      R => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      Q => U0_Debug_mdm_0_MDM_Core_I1_Sl_rdDBus(27)
    );
  U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_26_PLBv46_rdBus_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      D => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(2),
      R => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      Q => U0_Debug_mdm_0_MDM_Core_I1_Sl_rdDBus(26)
    );
  U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_25_PLBv46_rdBus_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      D => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(1),
      R => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      Q => U0_Debug_mdm_0_MDM_Core_I1_Sl_rdDBus(25)
    );
  U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_24_PLBv46_rdBus_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_GPI1_Interrupt,
      CE => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      D => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(0),
      R => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7),
      Q => U0_Debug_mdm_0_MDM_Core_I1_Sl_rdDBus(24)
    );
  U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_3 : FDC_1
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_SEL_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_4(3),
      Q => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_2 : FDC_1
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_SEL_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_4(2),
      Q => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1 : FDC_1
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_SEL_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_4(1),
      Q => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_0 : FDC_1
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_SEL_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_4(0),
      Q => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_3 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_SEL_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter(3),
      Q => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_4(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_2 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_SEL_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter(2),
      Q => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_4(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_1 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_SEL_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter(1),
      Q => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_4(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_0 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_SEL_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter(0),
      Q => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_4(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_3 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_and0000,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_SEL_inv,
      D => U0_Debug_mdm_0_tdi,
      Q => U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_2 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_and0000,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_SEL_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter(3),
      Q => U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_1 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_and0000,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_SEL_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter(2),
      Q => U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_0 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_and0000,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_SEL_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter(1),
      Q => U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_XST_VCC : VCC
    port map (
      P => U0_Debug_mdm_0_MDM_Core_I1_abus
    );
  U0_Debug_mdm_0_MDM_Core_I1_XST_GND : GND
    port map (
      G => U0_Debug_mdm_0_MDM_Core_I1_Sl_MRdErr(7)
    );

end STRUCTURE;

-- synthesis translate_on

