Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Oct 18 16:28:21 2021
| Host         : birlutiuclaudiu-HP-Pavilion-Laptop-15-cs3xxx running 64-bit Ubuntu 21.04
| Command      : report_timing_summary -max_paths 10 -file main_mul_timing_summary_routed.rpt -pb main_mul_timing_summary_routed.pb -rpx main_mul_timing_summary_routed.rpx -warn_on_violation
| Design       : main_mul
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.948        0.000                      0                   20        0.329        0.000                      0                   20        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.948        0.000                      0                   20        0.329        0.000                      0                   20        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.329ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 mux_disp/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 1.021ns (25.391%)  route 3.000ns (74.609%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.713     5.316    mux_disp/clk
    SLICE_X2Y80          FDRE                                         r  mux_disp/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.478     5.794 f  mux_disp/count_reg[9]/Q
                         net (fo=2, routed)           0.815     6.609    mux_disp/count_reg_n_0_[9]
    SLICE_X2Y79          LUT4 (Prop_lut4_I3_O)        0.295     6.904 r  mux_disp/count[19]_i_7/O
                         net (fo=1, routed)           0.796     7.700    mux_disp/count[19]_i_7_n_0
    SLICE_X2Y80          LUT4 (Prop_lut4_I3_O)        0.124     7.824 r  mux_disp/count[19]_i_2/O
                         net (fo=20, routed)          1.389     9.213    mux_disp/count[19]_i_2_n_0
    SLICE_X0Y79          LUT2 (Prop_lut2_I1_O)        0.124     9.337 r  mux_disp/count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.337    mux_disp/count[1]
    SLICE_X0Y79          FDRE                                         r  mux_disp/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.594    15.017    mux_disp/clk
    SLICE_X0Y79          FDRE                                         r  mux_disp/count_reg[1]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.029    15.285    mux_disp/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                  5.948    

Slack (MET) :             5.955ns  (required time - arrival time)
  Source:                 mux_disp/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 1.021ns (25.419%)  route 2.996ns (74.581%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.713     5.316    mux_disp/clk
    SLICE_X2Y80          FDRE                                         r  mux_disp/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.478     5.794 f  mux_disp/count_reg[9]/Q
                         net (fo=2, routed)           0.815     6.609    mux_disp/count_reg_n_0_[9]
    SLICE_X2Y79          LUT4 (Prop_lut4_I3_O)        0.295     6.904 r  mux_disp/count[19]_i_7/O
                         net (fo=1, routed)           0.796     7.700    mux_disp/count[19]_i_7_n_0
    SLICE_X2Y80          LUT4 (Prop_lut4_I3_O)        0.124     7.824 r  mux_disp/count[19]_i_2/O
                         net (fo=20, routed)          1.385     9.208    mux_disp/count[19]_i_2_n_0
    SLICE_X0Y80          LUT2 (Prop_lut2_I1_O)        0.124     9.332 r  mux_disp/count[12]_i_1/O
                         net (fo=1, routed)           0.000     9.332    mux_disp/count[12]
    SLICE_X0Y80          FDRE                                         r  mux_disp/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.594    15.017    mux_disp/clk
    SLICE_X0Y80          FDRE                                         r  mux_disp/count_reg[12]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)        0.031    15.287    mux_disp/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  5.955    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 mux_disp/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 1.049ns (25.906%)  route 3.000ns (74.094%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.713     5.316    mux_disp/clk
    SLICE_X2Y80          FDRE                                         r  mux_disp/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.478     5.794 f  mux_disp/count_reg[9]/Q
                         net (fo=2, routed)           0.815     6.609    mux_disp/count_reg_n_0_[9]
    SLICE_X2Y79          LUT4 (Prop_lut4_I3_O)        0.295     6.904 r  mux_disp/count[19]_i_7/O
                         net (fo=1, routed)           0.796     7.700    mux_disp/count[19]_i_7_n_0
    SLICE_X2Y80          LUT4 (Prop_lut4_I3_O)        0.124     7.824 r  mux_disp/count[19]_i_2/O
                         net (fo=20, routed)          1.389     9.213    mux_disp/count[19]_i_2_n_0
    SLICE_X0Y79          LUT2 (Prop_lut2_I0_O)        0.152     9.365 r  mux_disp/count[7]_i_1/O
                         net (fo=1, routed)           0.000     9.365    mux_disp/count[7]
    SLICE_X0Y79          FDRE                                         r  mux_disp/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.594    15.017    mux_disp/clk
    SLICE_X0Y79          FDRE                                         r  mux_disp/count_reg[7]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.075    15.331    mux_disp/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.331    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 mux_disp/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 1.051ns (25.972%)  route 2.996ns (74.028%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.713     5.316    mux_disp/clk
    SLICE_X2Y80          FDRE                                         r  mux_disp/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.478     5.794 f  mux_disp/count_reg[9]/Q
                         net (fo=2, routed)           0.815     6.609    mux_disp/count_reg_n_0_[9]
    SLICE_X2Y79          LUT4 (Prop_lut4_I3_O)        0.295     6.904 r  mux_disp/count[19]_i_7/O
                         net (fo=1, routed)           0.796     7.700    mux_disp/count[19]_i_7_n_0
    SLICE_X2Y80          LUT4 (Prop_lut4_I3_O)        0.124     7.824 r  mux_disp/count[19]_i_2/O
                         net (fo=20, routed)          1.385     9.208    mux_disp/count[19]_i_2_n_0
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.154     9.362 r  mux_disp/count[16]_i_1/O
                         net (fo=1, routed)           0.000     9.362    mux_disp/count[16]
    SLICE_X0Y80          FDRE                                         r  mux_disp/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.594    15.017    mux_disp/clk
    SLICE_X0Y80          FDRE                                         r  mux_disp/count_reg[16]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)        0.075    15.331    mux_disp/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.331    
                         arrival time                          -9.362    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             6.133ns  (required time - arrival time)
  Source:                 mux_disp/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 1.021ns (26.598%)  route 2.818ns (73.402%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.713     5.316    mux_disp/clk
    SLICE_X2Y80          FDRE                                         r  mux_disp/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.478     5.794 f  mux_disp/count_reg[9]/Q
                         net (fo=2, routed)           0.815     6.609    mux_disp/count_reg_n_0_[9]
    SLICE_X2Y79          LUT4 (Prop_lut4_I3_O)        0.295     6.904 r  mux_disp/count[19]_i_7/O
                         net (fo=1, routed)           0.796     7.700    mux_disp/count[19]_i_7_n_0
    SLICE_X2Y80          LUT4 (Prop_lut4_I3_O)        0.124     7.824 r  mux_disp/count[19]_i_2/O
                         net (fo=20, routed)          1.207     9.030    mux_disp/count[19]_i_2_n_0
    SLICE_X0Y79          LUT2 (Prop_lut2_I1_O)        0.124     9.154 r  mux_disp/count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.154    mux_disp/count[2]
    SLICE_X0Y79          FDRE                                         r  mux_disp/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.594    15.017    mux_disp/clk
    SLICE_X0Y79          FDRE                                         r  mux_disp/count_reg[2]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.031    15.287    mux_disp/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                  6.133    

Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 mux_disp/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 1.049ns (27.129%)  route 2.818ns (72.871%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.713     5.316    mux_disp/clk
    SLICE_X2Y80          FDRE                                         r  mux_disp/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.478     5.794 f  mux_disp/count_reg[9]/Q
                         net (fo=2, routed)           0.815     6.609    mux_disp/count_reg_n_0_[9]
    SLICE_X2Y79          LUT4 (Prop_lut4_I3_O)        0.295     6.904 r  mux_disp/count[19]_i_7/O
                         net (fo=1, routed)           0.796     7.700    mux_disp/count[19]_i_7_n_0
    SLICE_X2Y80          LUT4 (Prop_lut4_I3_O)        0.124     7.824 r  mux_disp/count[19]_i_2/O
                         net (fo=20, routed)          1.207     9.030    mux_disp/count[19]_i_2_n_0
    SLICE_X0Y79          LUT2 (Prop_lut2_I0_O)        0.152     9.182 r  mux_disp/count[4]_i_1/O
                         net (fo=1, routed)           0.000     9.182    mux_disp/count[4]
    SLICE_X0Y79          FDRE                                         r  mux_disp/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.594    15.017    mux_disp/clk
    SLICE_X0Y79          FDRE                                         r  mux_disp/count_reg[4]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.075    15.331    mux_disp/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.331    
                         arrival time                          -9.182    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 mux_disp/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 1.021ns (27.127%)  route 2.743ns (72.873%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.713     5.316    mux_disp/clk
    SLICE_X2Y80          FDRE                                         r  mux_disp/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.478     5.794 f  mux_disp/count_reg[9]/Q
                         net (fo=2, routed)           0.815     6.609    mux_disp/count_reg_n_0_[9]
    SLICE_X2Y79          LUT4 (Prop_lut4_I3_O)        0.295     6.904 r  mux_disp/count[19]_i_7/O
                         net (fo=1, routed)           0.796     7.700    mux_disp/count[19]_i_7_n_0
    SLICE_X2Y80          LUT4 (Prop_lut4_I3_O)        0.124     7.824 r  mux_disp/count[19]_i_2/O
                         net (fo=20, routed)          1.132     8.955    mux_disp/count[19]_i_2_n_0
    SLICE_X0Y81          LUT2 (Prop_lut2_I0_O)        0.124     9.079 r  mux_disp/count[0]_i_1/O
                         net (fo=1, routed)           0.000     9.079    mux_disp/count[0]
    SLICE_X0Y81          FDRE                                         r  mux_disp/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.595    15.018    mux_disp/clk
    SLICE_X0Y81          FDRE                                         r  mux_disp/count_reg[0]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.029    15.286    mux_disp/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.259ns  (required time - arrival time)
  Source:                 mux_disp/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 1.015ns (27.011%)  route 2.743ns (72.989%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.713     5.316    mux_disp/clk
    SLICE_X2Y80          FDRE                                         r  mux_disp/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.478     5.794 f  mux_disp/count_reg[9]/Q
                         net (fo=2, routed)           0.815     6.609    mux_disp/count_reg_n_0_[9]
    SLICE_X2Y79          LUT4 (Prop_lut4_I3_O)        0.295     6.904 r  mux_disp/count[19]_i_7/O
                         net (fo=1, routed)           0.796     7.700    mux_disp/count[19]_i_7_n_0
    SLICE_X2Y80          LUT4 (Prop_lut4_I3_O)        0.124     7.824 r  mux_disp/count[19]_i_2/O
                         net (fo=20, routed)          1.132     8.955    mux_disp/count[19]_i_2_n_0
    SLICE_X0Y81          LUT2 (Prop_lut2_I0_O)        0.118     9.073 r  mux_disp/count[15]_i_1/O
                         net (fo=1, routed)           0.000     9.073    mux_disp/count[15]
    SLICE_X0Y81          FDRE                                         r  mux_disp/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.595    15.018    mux_disp/clk
    SLICE_X0Y81          FDRE                                         r  mux_disp/count_reg[15]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.075    15.332    mux_disp/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                  6.259    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 mux_disp/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 1.021ns (27.685%)  route 2.667ns (72.315%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.713     5.316    mux_disp/clk
    SLICE_X2Y80          FDRE                                         r  mux_disp/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.478     5.794 f  mux_disp/count_reg[9]/Q
                         net (fo=2, routed)           0.815     6.609    mux_disp/count_reg_n_0_[9]
    SLICE_X2Y79          LUT4 (Prop_lut4_I3_O)        0.295     6.904 r  mux_disp/count[19]_i_7/O
                         net (fo=1, routed)           0.796     7.700    mux_disp/count[19]_i_7_n_0
    SLICE_X2Y80          LUT4 (Prop_lut4_I3_O)        0.124     7.824 r  mux_disp/count[19]_i_2/O
                         net (fo=20, routed)          1.056     8.880    mux_disp/count[19]_i_2_n_0
    SLICE_X0Y80          LUT2 (Prop_lut2_I1_O)        0.124     9.004 r  mux_disp/count[11]_i_1/O
                         net (fo=1, routed)           0.000     9.004    mux_disp/count[11]
    SLICE_X0Y80          FDRE                                         r  mux_disp/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.594    15.017    mux_disp/clk
    SLICE_X0Y80          FDRE                                         r  mux_disp/count_reg[11]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)        0.031    15.287    mux_disp/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 mux_disp/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 1.021ns (27.705%)  route 2.664ns (72.295%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.713     5.316    mux_disp/clk
    SLICE_X2Y80          FDRE                                         r  mux_disp/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.478     5.794 f  mux_disp/count_reg[9]/Q
                         net (fo=2, routed)           0.815     6.609    mux_disp/count_reg_n_0_[9]
    SLICE_X2Y79          LUT4 (Prop_lut4_I3_O)        0.295     6.904 r  mux_disp/count[19]_i_7/O
                         net (fo=1, routed)           0.796     7.700    mux_disp/count[19]_i_7_n_0
    SLICE_X2Y80          LUT4 (Prop_lut4_I3_O)        0.124     7.824 r  mux_disp/count[19]_i_2/O
                         net (fo=20, routed)          1.053     8.877    mux_disp/count[19]_i_2_n_0
    SLICE_X0Y80          LUT2 (Prop_lut2_I1_O)        0.124     9.001 r  mux_disp/count[10]_i_1/O
                         net (fo=1, routed)           0.000     9.001    mux_disp/count[10]
    SLICE_X0Y80          FDRE                                         r  mux_disp/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.594    15.017    mux_disp/clk
    SLICE_X0Y80          FDRE                                         r  mux_disp/count_reg[10]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)        0.029    15.285    mux_disp/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                  6.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 mux_disp/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.254%)  route 0.234ns (55.746%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.597     1.516    mux_disp/clk
    SLICE_X0Y81          FDRE                                         r  mux_disp/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 f  mux_disp/count_reg[0]/Q
                         net (fo=3, routed)           0.234     1.892    mux_disp/count_reg_n_0_[0]
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.045     1.937 r  mux_disp/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.937    mux_disp/count[0]
    SLICE_X0Y81          FDRE                                         r  mux_disp/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.868     2.033    mux_disp/clk
    SLICE_X0Y81          FDRE                                         r  mux_disp/count_reg[0]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X0Y81          FDRE (Hold_fdre_C_D)         0.091     1.607    mux_disp/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 mux_disp/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.360ns (61.615%)  route 0.224ns (38.385%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.596     1.515    mux_disp/clk
    SLICE_X0Y80          FDRE                                         r  mux_disp/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  mux_disp/count_reg[11]/Q
                         net (fo=2, routed)           0.063     1.719    mux_disp/count_reg_n_0_[11]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  mux_disp/count_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.161     1.992    mux_disp/count_reg[12]_i_2_n_5
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.108     2.100 r  mux_disp/count[11]_i_1/O
                         net (fo=1, routed)           0.000     2.100    mux_disp/count[11]
    SLICE_X0Y80          FDRE                                         r  mux_disp/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.867     2.032    mux_disp/clk
    SLICE_X0Y80          FDRE                                         r  mux_disp/count_reg[11]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.092     1.607    mux_disp/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 mux_disp/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.320ns (45.902%)  route 0.377ns (54.098%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.597     1.516    mux_disp/clk
    SLICE_X0Y81          FDRE                                         r  mux_disp/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.128     1.644 f  mux_disp/count_reg[15]/Q
                         net (fo=2, routed)           0.116     1.761    mux_disp/count_reg_n_0_[15]
    SLICE_X2Y80          LUT6 (Prop_lut6_I1_O)        0.099     1.860 r  mux_disp/count[19]_i_6/O
                         net (fo=1, routed)           0.054     1.913    mux_disp/count[19]_i_6_n_0
    SLICE_X2Y80          LUT4 (Prop_lut4_I2_O)        0.045     1.958 r  mux_disp/count[19]_i_2/O
                         net (fo=20, routed)          0.207     2.165    mux_disp/count[19]_i_2_n_0
    SLICE_X2Y80          LUT2 (Prop_lut2_I1_O)        0.048     2.213 r  mux_disp/count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.213    mux_disp/count[9]
    SLICE_X2Y80          FDRE                                         r  mux_disp/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.867     2.032    mux_disp/clk
    SLICE_X2Y80          FDRE                                         r  mux_disp/count_reg[9]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.131     1.660    mux_disp/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 mux_disp/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.317ns (45.669%)  route 0.377ns (54.331%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.597     1.516    mux_disp/clk
    SLICE_X0Y81          FDRE                                         r  mux_disp/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.128     1.644 f  mux_disp/count_reg[15]/Q
                         net (fo=2, routed)           0.116     1.761    mux_disp/count_reg_n_0_[15]
    SLICE_X2Y80          LUT6 (Prop_lut6_I1_O)        0.099     1.860 r  mux_disp/count[19]_i_6/O
                         net (fo=1, routed)           0.054     1.913    mux_disp/count[19]_i_6_n_0
    SLICE_X2Y80          LUT4 (Prop_lut4_I2_O)        0.045     1.958 r  mux_disp/count[19]_i_2/O
                         net (fo=20, routed)          0.207     2.165    mux_disp/count[19]_i_2_n_0
    SLICE_X2Y80          LUT2 (Prop_lut2_I0_O)        0.045     2.210 r  mux_disp/count[17]_i_1/O
                         net (fo=1, routed)           0.000     2.210    mux_disp/count[17]
    SLICE_X2Y80          FDRE                                         r  mux_disp/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.867     2.032    mux_disp/clk
    SLICE_X2Y80          FDRE                                         r  mux_disp/count_reg[17]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.120     1.649    mux_disp/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 mux_disp/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.395ns (59.410%)  route 0.270ns (40.590%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.596     1.515    mux_disp/clk
    SLICE_X0Y80          FDRE                                         r  mux_disp/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  mux_disp/count_reg[11]/Q
                         net (fo=2, routed)           0.063     1.719    mux_disp/count_reg_n_0_[11]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.863 r  mux_disp/count_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.207     2.070    mux_disp/count_reg[12]_i_2_n_4
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.110     2.180 r  mux_disp/count[12]_i_1/O
                         net (fo=1, routed)           0.000     2.180    mux_disp/count[12]
    SLICE_X0Y80          FDRE                                         r  mux_disp/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.867     2.032    mux_disp/clk
    SLICE_X0Y80          FDRE                                         r  mux_disp/count_reg[12]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.092     1.607    mux_disp/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 mux_disp/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.358ns (53.221%)  route 0.315ns (46.779%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.595     1.514    mux_disp/clk
    SLICE_X0Y79          FDRE                                         r  mux_disp/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  mux_disp/count_reg[2]/Q
                         net (fo=2, routed)           0.120     1.775    mux_disp/count_reg_n_0_[2]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.885 r  mux_disp/count_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.195     2.080    mux_disp/count_reg[4]_i_2_n_6
    SLICE_X0Y79          LUT2 (Prop_lut2_I0_O)        0.107     2.187 r  mux_disp/count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.187    mux_disp/count[2]
    SLICE_X0Y79          FDRE                                         r  mux_disp/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.866     2.031    mux_disp/clk
    SLICE_X0Y79          FDRE                                         r  mux_disp/count_reg[2]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.092     1.606    mux_disp/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 mux_disp/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.471ns (66.696%)  route 0.235ns (33.304%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.596     1.515    mux_disp/clk
    SLICE_X0Y80          FDRE                                         r  mux_disp/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  mux_disp/count_reg[11]/Q
                         net (fo=2, routed)           0.063     1.719    mux_disp/count_reg_n_0_[11]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.879 r  mux_disp/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.879    mux_disp/count_reg[12]_i_2_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.944 r  mux_disp/count_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.172     2.117    mux_disp/count_reg[16]_i_2_n_5
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.105     2.222 r  mux_disp/count[15]_i_1/O
                         net (fo=1, routed)           0.000     2.222    mux_disp/count[15]
    SLICE_X0Y81          FDRE                                         r  mux_disp/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.868     2.033    mux_disp/clk
    SLICE_X0Y81          FDRE                                         r  mux_disp/count_reg[15]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X0Y81          FDRE (Hold_fdre_C_D)         0.107     1.637    mux_disp/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 mux_disp/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.421ns (58.321%)  route 0.301ns (41.679%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.595     1.514    mux_disp/clk
    SLICE_X2Y79          FDRE                                         r  mux_disp/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.148     1.662 r  mux_disp/count_reg[6]/Q
                         net (fo=2, routed)           0.113     1.775    mux_disp/count_reg_n_0_[6]
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.164     1.939 r  mux_disp/count_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.188     2.127    mux_disp/count_reg[8]_i_2_n_6
    SLICE_X2Y79          LUT2 (Prop_lut2_I0_O)        0.109     2.236 r  mux_disp/count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.236    mux_disp/count[6]
    SLICE_X2Y79          FDRE                                         r  mux_disp/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.866     2.031    mux_disp/clk
    SLICE_X2Y79          FDRE                                         r  mux_disp/count_reg[6]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.131     1.645    mux_disp/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 mux_disp/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.398ns (56.973%)  route 0.301ns (43.027%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.595     1.514    mux_disp/clk
    SLICE_X0Y79          FDRE                                         r  mux_disp/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.128     1.642 r  mux_disp/count_reg[7]/Q
                         net (fo=2, routed)           0.128     1.771    mux_disp/count_reg_n_0_[7]
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.165     1.936 r  mux_disp/count_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.172     2.108    mux_disp/count_reg[8]_i_2_n_5
    SLICE_X0Y79          LUT2 (Prop_lut2_I1_O)        0.105     2.213 r  mux_disp/count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.213    mux_disp/count[7]
    SLICE_X0Y79          FDRE                                         r  mux_disp/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.866     2.031    mux_disp/clk
    SLICE_X0Y79          FDRE                                         r  mux_disp/count_reg[7]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.107     1.621    mux_disp/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 mux_disp/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.417ns (56.166%)  route 0.325ns (43.833%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.595     1.514    mux_disp/clk
    SLICE_X2Y79          FDRE                                         r  mux_disp/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.148     1.662 r  mux_disp/count_reg[8]/Q
                         net (fo=2, routed)           0.114     1.776    mux_disp/count_reg_n_0_[8]
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.161     1.937 r  mux_disp/count_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.212     2.149    mux_disp/count_reg[8]_i_2_n_4
    SLICE_X2Y79          LUT2 (Prop_lut2_I0_O)        0.108     2.257 r  mux_disp/count[8]_i_1/O
                         net (fo=1, routed)           0.000     2.257    mux_disp/count[8]
    SLICE_X2Y79          FDRE                                         r  mux_disp/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.866     2.031    mux_disp/clk
    SLICE_X2Y79          FDRE                                         r  mux_disp/count_reg[8]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.131     1.645    mux_disp/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.611    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81     mux_disp/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     mux_disp/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     mux_disp/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     mux_disp/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     mux_disp/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     mux_disp/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81     mux_disp/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     mux_disp/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y80     mux_disp/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     mux_disp/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     mux_disp/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     mux_disp/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     mux_disp/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     mux_disp/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     mux_disp/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     mux_disp/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     mux_disp/count_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     mux_disp/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     mux_disp/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     mux_disp/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     mux_disp/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     mux_disp/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     mux_disp/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     mux_disp/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     mux_disp/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     mux_disp/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     mux_disp/count_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     mux_disp/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     mux_disp/count_reg[16]/C



