Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib uni9000_ver -lib aim_ver -lib cpld_ver -lib xilinxcorelib_ver -o D:/Documentos/Proyectos_Digitales/contador_modulo7/test_conMod7_isim_beh.exe -prj D:/Documentos/Proyectos_Digitales/contador_modulo7/test_conMod7_beh.prj work.test_conMod7 work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Documentos/Proyectos_Digitales/contador_modulo7/FFD.v" into library work
Analyzing Verilog file "D:/Documentos/Proyectos_Digitales/contador_modulo7/Con_mod7.v" into library work
Analyzing Verilog file "D:/Documentos/Proyectos_Digitales/contador_modulo7/test_conMod7.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "D:/Documentos/Proyectos_Digitales/contador_modulo7/Con_mod7.v" Line 50: Size mismatch in connection of port <J>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/Documentos/Proyectos_Digitales/contador_modulo7/Con_mod7.v" Line 51: Size mismatch in connection of port <K>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module FFJK
Compiling module Con_mod7
Compiling module test_conMod7
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable D:/Documentos/Proyectos_Digitales/contador_modulo7/test_conMod7_isim_beh.exe
Fuse Memory Usage: 28220 KB
Fuse CPU Usage: 437 ms
