// Seed: 667482519
module module_0 (
    output tri  id_0,
    input  wand id_1,
    input  wire id_2,
    output wire id_3
);
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    output supply0 id_2,
    output tri0 id_3,
    output supply1 id_4,
    output tri1 id_5,
    output tri1 id_6,
    input supply1 id_7
    , id_15,
    input uwire id_8,
    output tri1 id_9,
    input supply1 id_10,
    output tri1 id_11,
    input wor id_12,
    input tri id_13
);
  assign id_5 = id_10;
  id_16(
      .id_0(1),
      .id_1(1),
      .id_2(id_10),
      .id_3(1 & 1 - 1'b0),
      .id_4(),
      .id_5(id_13),
      .id_6(-1),
      .id_7(id_12),
      .id_8(id_8 != id_3)
  ); module_0(
      id_6, id_10, id_10, id_5
  );
  always id_6 = 1'd0;
endmodule
