INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:43:46 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.135ns  (required time - arrival time)
  Source:                 buffer12/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.580ns period=7.160ns})
  Destination:            buffer12/dataReg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.580ns period=7.160ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.160ns  (clk rise@7.160ns - clk rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 1.498ns (22.125%)  route 5.273ns (77.875%))
  Logic Levels:           17  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.643 - 7.160 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1656, unset)         0.508     0.508    buffer12/control/clk
    SLICE_X16Y143        FDRE                                         r  buffer12/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y143        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer12/control/fullReg_reg/Q
                         net (fo=139, routed)         0.307     1.069    buffer12/control/fullReg_reg_0
    SLICE_X17Y144        LUT3 (Prop_lut3_I2_O)        0.043     1.112 f  buffer12/control/feature_loadEn_INST_0_i_56/O
                         net (fo=2, routed)           0.416     1.528    cmpi0/buffer12_outs[16]
    SLICE_X16Y143        LUT6 (Prop_lut6_I3_O)        0.043     1.571 r  cmpi0/feature_loadEn_INST_0_i_17/O
                         net (fo=1, routed)           0.336     1.907    cmpi0/feature_loadEn_INST_0_i_17_n_0
    SLICE_X14Y144        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     2.183 r  cmpi0/feature_loadEn_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.183    cmpi0/feature_loadEn_INST_0_i_4_n_0
    SLICE_X14Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.233 r  cmpi0/feature_loadEn_INST_0_i_2/CO[3]
                         net (fo=96, routed)          0.527     2.760    buffer30/fifo/result[0]
    SLICE_X15Y137        LUT6 (Prop_lut6_I2_O)        0.043     2.803 r  buffer30/fifo/transmitValue_i_3__6/O
                         net (fo=27, routed)          0.504     3.307    cmpi1/p_2_in
    SLICE_X9Y140         LUT6 (Prop_lut6_I4_O)        0.043     3.350 r  cmpi1/Memory[0][0]_i_18/O
                         net (fo=1, routed)           0.355     3.704    cmpi1/Memory[0][0]_i_18_n_0
    SLICE_X8Y140         LUT6 (Prop_lut6_I5_O)        0.043     3.747 r  cmpi1/Memory[0][0]_i_8/O
                         net (fo=1, routed)           0.000     3.747    cmpi1/Memory[0][0]_i_8_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     3.920 r  cmpi1/Memory_reg[0][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.920    cmpi1/Memory_reg[0][0]_i_3_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.027 r  cmpi1/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=13, routed)          0.404     4.431    buffer66/fifo/result[0]
    SLICE_X8Y147         LUT6 (Prop_lut6_I3_O)        0.122     4.553 r  buffer66/fifo/Head[2]_i_6__1/O
                         net (fo=3, routed)           0.262     4.815    fork11/control/generateBlocks[1].regblock/buffer66_outs
    SLICE_X10Y148        LUT6 (Prop_lut6_I1_O)        0.043     4.858 f  fork11/control/generateBlocks[1].regblock/transmitValue_i_2__33/O
                         net (fo=4, routed)           0.313     5.171    fork11/control/generateBlocks[1].regblock/transmitValue_i_2__33_n_0
    SLICE_X11Y148        LUT4 (Prop_lut4_I0_O)        0.043     5.214 f  fork11/control/generateBlocks[1].regblock/Empty_i_5__0/O
                         net (fo=2, routed)           0.264     5.479    buffer48/fifo/cmpi1_result_ready
    SLICE_X11Y149        LUT6 (Prop_lut6_I2_O)        0.043     5.522 f  buffer48/fifo/Empty_i_2__17/O
                         net (fo=4, routed)           0.292     5.813    buffer48/fifo/Empty_i_2__17_n_0
    SLICE_X13Y149        LUT3 (Prop_lut3_I1_O)        0.043     5.856 r  buffer48/fifo/transmitValue_i_2__58/O
                         net (fo=2, routed)           0.408     6.264    fork6/control/generateBlocks[0].regblock/fullReg_i_3_2
    SLICE_X13Y147        LUT5 (Prop_lut5_I3_O)        0.043     6.307 f  fork6/control/generateBlocks[0].regblock/fullReg_i_5__1/O
                         net (fo=1, routed)           0.331     6.638    fork6/control/generateBlocks[0].regblock/fullReg_i_5__1_n_0
    SLICE_X14Y146        LUT6 (Prop_lut6_I0_O)        0.043     6.681 f  fork6/control/generateBlocks[0].regblock/fullReg_i_3/O
                         net (fo=27, routed)          0.196     6.878    fork3/control/generateBlocks[1].regblock/cmpi0_result_ready
    SLICE_X13Y145        LUT6 (Prop_lut6_I1_O)        0.043     6.921 r  fork3/control/generateBlocks[1].regblock/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.358     7.279    buffer12/E[0]
    SLICE_X15Y144        FDRE                                         r  buffer12/dataReg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.160     7.160 r  
                                                      0.000     7.160 r  clk (IN)
                         net (fo=1656, unset)         0.483     7.643    buffer12/clk
    SLICE_X15Y144        FDRE                                         r  buffer12/dataReg_reg[12]/C
                         clock pessimism              0.000     7.643    
                         clock uncertainty           -0.035     7.607    
    SLICE_X15Y144        FDRE (Setup_fdre_C_CE)      -0.194     7.413    buffer12/dataReg_reg[12]
  -------------------------------------------------------------------
                         required time                          7.413    
                         arrival time                          -7.279    
  -------------------------------------------------------------------
                         slack                                  0.135    




