// Seed: 3659293836
module module_0 #(
    parameter id_4 = 32'd85
) (
    input  tri0 id_0
    , _id_4,
    output wand id_1,
    input  wand id_2
);
  wire id_5;
  assign id_4 = id_0;
  initial begin : LABEL_0
    `define pp_6 0
    `pp_6[id_4] = id_4;
    if (-1)
      if (-1) begin : LABEL_1
        `pp_6 <= -1'b0 && `pp_6.`pp_6[1+:-1];
      end
  end
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd72
) (
    output supply0 id_0,
    input uwire id_1,
    input wand id_2,
    output logic id_3,
    input supply0 id_4,
    input wire _id_5,
    output tri0 id_6,
    input tri id_7,
    inout wand id_8,
    input tri0 id_9,
    input uwire id_10,
    output logic id_11
    , id_15,
    output tri0 id_12[1 : id_5],
    input wor id_13
);
  final id_3 = id_5;
  assign id_12 = 1'h0;
  module_0 modCall_1 (
      id_8,
      id_12,
      id_4
  );
  logic id_16, id_17 = -1, id_18;
  logic id_19;
  assign id_6 = -1 - id_18;
  always id_11 = id_4 != -1;
  logic id_20 = id_2;
endmodule
