Release 13.3 - xst O.76xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: cbmia_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cbmia_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cbmia_top"
Output Format                      : NGC
Target Device                      : xc3s1500-4-fg456

---- Source Options
Top Module Name                    : cbmia_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/mcattin/projects/cbmia/hdl/rtl/mem_interface_pkg.vhd" in Library work.
Architecture mem_interface_pkg of Entity mem_interface_pkg is up to date.
Compiling vhdl file "/home/mcattin/projects/cbmia/hdl/rtl/cbmia_pkg.vhd" in Library work.
Architecture cbmia_pkg of Entity cbmia_pkg is up to date.
Compiling vhdl file "/home/mcattin/projects/cbmia/hdl/rtl/decr_cnt.vhd" in Library work.
Architecture rtl of Entity decr_cnt is up to date.
Compiling vhdl file "/home/mcattin/projects/cbmia/hdl/rtl/incr_cnt.vhd" in Library work.
Architecture rtl of Entity incr_cnt is up to date.
Compiling vhdl file "/home/mcattin/projects/cbmia/hdl/rtl/mil1553_rx_clk.vhd" in Library work.
Architecture rtl of Entity mil1553_rx_clk is up to date.
Compiling vhdl file "/home/mcattin/projects/cbmia/hdl/rtl/mil1553_rx_deglitcher.vhd" in Library work.
Architecture rtl of Entity mil1553_rx_deglitcher is up to date.
Compiling vhdl file "/home/mcattin/projects/cbmia/hdl/rtl/mil1553_rx_deserialiser.vhd" in Library work.
Architecture rtl of Entity mil1553_rx_deserialiser is up to date.
Compiling vhdl file "/home/mcattin/projects/cbmia/hdl/rtl/mil1553_tx_clk.vhd" in Library work.
Architecture rtl of Entity mil1553_tx_clk is up to date.
Compiling vhdl file "/home/mcattin/projects/cbmia/hdl/rtl/mil1553_tx_serialiser.vhd" in Library work.
Architecture rtl of Entity mil1553_tx_serialiser is up to date.
Compiling vhdl file "/home/mcattin/projects/cbmia/hdl/rtl/mem_interface_mux.vhd" in Library work.
Architecture rtl of Entity mem_interface_mux is up to date.
Compiling vhdl file "/home/mcattin/projects/cbmia/hdl/rtl/mem_interface.vhd" in Library work.
Architecture rtl of Entity mem_interface is up to date.
Compiling vhdl file "/home/mcattin/projects/cbmia/hdl/rtl/irq_regs.vhd" in Library work.
Architecture rtl of Entity irq_regs is up to date.
Compiling vhdl file "/home/mcattin/projects/cbmia/hdl/rtl/one_wire_ds1822.vhd" in Library work.
Architecture rtl of Entity one_wire_ds1822 is up to date.
Compiling vhdl file "/home/mcattin/projects/cbmia/hdl/rtl/mil1553_tx.vhd" in Library work.
Architecture rtl of Entity mil1553_tx is up to date.
Compiling vhdl file "/home/mcattin/projects/cbmia/hdl/rtl/mil1553_rx.vhd" in Library work.
Architecture rtl of Entity mil1553_rx is up to date.
Compiling vhdl file "/home/mcattin/projects/cbmia/hdl/rtl/monostable.vhd" in Library work.
Architecture rtl of Entity monostable is up to date.
Compiling vhdl file "/home/mcattin/projects/cbmia/hdl/rtl/plx_to_mem_interface.vhd" in Library work.
Architecture rtl of Entity plx_to_mem_interface is up to date.
Compiling vhdl file "/home/mcattin/projects/cbmia/hdl/rtl/mil1553_core.vhd" in Library work.
Architecture rtl of Entity mil1553_core is up to date.
Compiling vhdl file "/home/mcattin/projects/cbmia/hdl/rtl/cbmia_top.vhd" in Library work.
Entity <cbmia_top> compiled.
Entity <cbmia_top> (Architecture <rtl>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <cbmia_top> in library <work> (architecture <rtl>) with generics.
	g_HW_VERSION = "0000001000010001"

Analyzing hierarchy for entity <plx_to_mem_interface> in library <work> (architecture <rtl>) with generics.
	LALEFT = 2
	LARIGHT = 23

Analyzing hierarchy for entity <mil1553_core> in library <work> (architecture <rtl>) with generics.
	g_HW_VERSION = "0000001000010001"

Analyzing hierarchy for entity <monostable> in library <work> (architecture <rtl>) with generics.
	g_INPUT_POLARITY = '0'
	g_OUTPUT_LENGTH = 400000
	g_OUTPUT_POLARITY = '1'
	g_OUTPUT_RETRIG = false

Analyzing hierarchy for entity <mem_interface> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <irq_regs> in library <work> (architecture <rtl>) with generics.
	g_REG_WIDTH = 32

Analyzing hierarchy for entity <one_wire_ds1822> in library <work> (architecture <rtl>) with generics.
	FREQ = 40

Analyzing hierarchy for entity <mil1553_tx> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <mil1553_rx> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <monostable> in library <work> (architecture <rtl>) with generics.
	g_INPUT_POLARITY = '1'
	g_OUTPUT_LENGTH = 400000
	g_OUTPUT_POLARITY = '1'
	g_OUTPUT_RETRIG = false

Analyzing hierarchy for entity <mem_interface_mux> in library <work> (architecture <rtl>) with generics.
	INDH = 54
	INDL = 27

Analyzing hierarchy for entity <mem_interface_mux> in library <work> (architecture <rtl>) with generics.
	INDH = 26
	INDL = 0

Analyzing hierarchy for entity <mil1553_tx_clk> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <mil1553_tx_serialiser> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <mil1553_rx_clk> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <mil1553_rx_deglitcher> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <mil1553_rx_deserialiser> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <incr_cnt> in library <work> (architecture <rtl>) with generics.
	g_COUNTER_WIDTH = 6

Analyzing hierarchy for entity <decr_cnt> in library <work> (architecture <rtl>) with generics.
	g_COUNTER_WIDTH = 5


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <cbmia_top> in library <work> (Architecture <rtl>).
	g_HW_VERSION = "0000001000010001"
Entity <cbmia_top> analyzed. Unit <cbmia_top> generated.

Analyzing generic Entity <plx_to_mem_interface> in library <work> (Architecture <rtl>).
	LALEFT = 2
	LARIGHT = 23
INFO:Xst:2679 - Register <iLReadyN> in unit <plx_to_mem_interface> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <plx_to_mem_interface> analyzed. Unit <plx_to_mem_interface> generated.

Analyzing generic Entity <mil1553_core> in library <work> (Architecture <rtl>).
	g_HW_VERSION = "0000001000010001"
WARNING:Xst:753 - "/home/mcattin/projects/cbmia/hdl/rtl/mil1553_core.vhd" line 244: Unconnected output port 'IdRead' of component 'one_wire_ds1822'.
WARNING:Xst:753 - "/home/mcattin/projects/cbmia/hdl/rtl/mil1553_core.vhd" line 244: Unconnected output port 'IdOk' of component 'one_wire_ds1822'.
INFO:Xst:1561 - "/home/mcattin/projects/cbmia/hdl/rtl/mil1553_core.vhd" line 950: Mux is complete : default of case is discarded
WARNING:Xst:819 - "/home/mcattin/projects/cbmia/hdl/rtl/mil1553_core.vhd" line 932: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <transaction_progress>, <mil1553_tx_en>, <rx_in_progress>, <mil1553_rxd_a_i>, <tx_done_p>, <rx_done_p>, <rx_manch_error_p>, <rx_parity_error_p>, <rx_nb_word_error_p>, <resp_timeout_p>, <req_during_trans_p>, <tx_send_frame_p>, <send_frame_req_p>, <mil1553_txd>, <irq_req>, <rx_error_p>
INFO:Xst:1561 - "/home/mcattin/projects/cbmia/hdl/rtl/mil1553_core.vhd" line 973: Mux is complete : default of case is discarded
WARNING:Xst:819 - "/home/mcattin/projects/cbmia/hdl/rtl/mil1553_core.vhd" line 955: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <transaction_progress>, <mil1553_tx_en>, <rx_in_progress>, <mil1553_rxd_a_i>, <tx_done_p>, <rx_done_p>, <rx_manch_error_p>, <rx_parity_error_p>, <rx_nb_word_error_p>, <resp_timeout_p>, <req_during_trans_p>, <tx_send_frame_p>, <send_frame_req_p>, <mil1553_txd>, <irq_req>, <rx_error_p>
INFO:Xst:1561 - "/home/mcattin/projects/cbmia/hdl/rtl/mil1553_core.vhd" line 996: Mux is complete : default of case is discarded
WARNING:Xst:819 - "/home/mcattin/projects/cbmia/hdl/rtl/mil1553_core.vhd" line 978: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <transaction_progress>, <mil1553_tx_en>, <rx_in_progress>, <mil1553_rxd_a_i>, <tx_done_p>, <rx_done_p>, <rx_manch_error_p>, <rx_parity_error_p>, <rx_nb_word_error_p>, <resp_timeout_p>, <req_during_trans_p>, <tx_send_frame_p>, <send_frame_req_p>, <mil1553_txd>, <irq_req>, <rx_error_p>
INFO:Xst:1561 - "/home/mcattin/projects/cbmia/hdl/rtl/mil1553_core.vhd" line 1019: Mux is complete : default of case is discarded
WARNING:Xst:819 - "/home/mcattin/projects/cbmia/hdl/rtl/mil1553_core.vhd" line 1001: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <transaction_progress>, <mil1553_tx_en>, <rx_in_progress>, <mil1553_rxd_a_i>, <tx_done_p>, <rx_done_p>, <rx_manch_error_p>, <rx_parity_error_p>, <rx_nb_word_error_p>, <resp_timeout_p>, <req_during_trans_p>, <tx_send_frame_p>, <send_frame_req_p>, <mil1553_txd>, <irq_req>, <rx_error_p>
Entity <mil1553_core> analyzed. Unit <mil1553_core> generated.

Analyzing Entity <mem_interface> in library <work> (Architecture <rtl>).
Entity <mem_interface> analyzed. Unit <mem_interface> generated.

Analyzing generic Entity <mem_interface_mux.1> in library <work> (Architecture <rtl>).
	INDH = 54
	INDL = 27
Entity <mem_interface_mux.1> analyzed. Unit <mem_interface_mux.1> generated.

Analyzing generic Entity <mem_interface_mux.2> in library <work> (Architecture <rtl>).
	INDH = 26
	INDL = 0
Entity <mem_interface_mux.2> analyzed. Unit <mem_interface_mux.2> generated.

Analyzing generic Entity <irq_regs> in library <work> (Architecture <rtl>).
	g_REG_WIDTH = 32
Entity <irq_regs> analyzed. Unit <irq_regs> generated.

Analyzing generic Entity <one_wire_ds1822> in library <work> (Architecture <rtl>).
	FREQ = 40
Entity <one_wire_ds1822> analyzed. Unit <one_wire_ds1822> generated.

Analyzing Entity <mil1553_tx> in library <work> (Architecture <rtl>).
Entity <mil1553_tx> analyzed. Unit <mil1553_tx> generated.

Analyzing Entity <mil1553_tx_clk> in library <work> (Architecture <rtl>).
Entity <mil1553_tx_clk> analyzed. Unit <mil1553_tx_clk> generated.

Analyzing Entity <mil1553_tx_serialiser> in library <work> (Architecture <rtl>).
WARNING:Xst:790 - "/home/mcattin/projects/cbmia/hdl/rtl/mil1553_tx_serialiser.vhd" line 290: Index value(s) does not match array range, simulation mismatch.
Entity <mil1553_tx_serialiser> analyzed. Unit <mil1553_tx_serialiser> generated.

Analyzing Entity <mil1553_rx> in library <work> (Architecture <rtl>).
Entity <mil1553_rx> analyzed. Unit <mil1553_rx> generated.

Analyzing Entity <mil1553_rx_clk> in library <work> (Architecture <rtl>).
WARNING:Xst:753 - "/home/mcattin/projects/cbmia/hdl/rtl/mil1553_rx_clk.vhd" line 130: Unconnected output port 'counter_is_full_o' of component 'incr_cnt'.
Entity <mil1553_rx_clk> analyzed. Unit <mil1553_rx_clk> generated.

Analyzing generic Entity <incr_cnt> in library <work> (Architecture <rtl>).
	g_COUNTER_WIDTH = 6
Entity <incr_cnt> analyzed. Unit <incr_cnt> generated.

Analyzing Entity <mil1553_rx_deglitcher> in library <work> (Architecture <rtl>).
Entity <mil1553_rx_deglitcher> analyzed. Unit <mil1553_rx_deglitcher> generated.

Analyzing Entity <mil1553_rx_deserialiser> in library <work> (Architecture <rtl>).
WARNING:Xst:790 - "/home/mcattin/projects/cbmia/hdl/rtl/mil1553_rx_deserialiser.vhd" line 535: Index value(s) does not match array range, simulation mismatch.
Entity <mil1553_rx_deserialiser> analyzed. Unit <mil1553_rx_deserialiser> generated.

Analyzing generic Entity <decr_cnt> in library <work> (Architecture <rtl>).
	g_COUNTER_WIDTH = 5
Entity <decr_cnt> analyzed. Unit <decr_cnt> generated.

Analyzing generic Entity <monostable.2> in library <work> (Architecture <rtl>).
	g_INPUT_POLARITY = '1'
	g_OUTPUT_LENGTH = 400000
	g_OUTPUT_POLARITY = '1'
	g_OUTPUT_RETRIG = false
Entity <monostable.2> analyzed. Unit <monostable.2> generated.

Analyzing generic Entity <monostable.1> in library <work> (Architecture <rtl>).
	g_INPUT_POLARITY = '0'
	g_OUTPUT_LENGTH = 400000
	g_OUTPUT_POLARITY = '1'
	g_OUTPUT_RETRIG = false
Entity <monostable.1> analyzed. Unit <monostable.1> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <ram_data_b> in unit <cbmia_top> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <l_gpio_b> in unit <cbmia_top> is removed.
INFO:Xst:2679 - Register <Sel<52>> in unit <mem_interface_mux_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Sel<47>> in unit <mem_interface_mux_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Sel<53>> in unit <mem_interface_mux_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Sel<48>> in unit <mem_interface_mux_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Sel<54>> in unit <mem_interface_mux_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Sel<49>> in unit <mem_interface_mux_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Sel<30>> in unit <mem_interface_mux_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Sel<31>> in unit <mem_interface_mux_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Sel<32>> in unit <mem_interface_mux_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Sel<27>> in unit <mem_interface_mux_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Sel<33>> in unit <mem_interface_mux_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Sel<28>> in unit <mem_interface_mux_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Sel<34>> in unit <mem_interface_mux_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Sel<29>> in unit <mem_interface_mux_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Sel<40>> in unit <mem_interface_mux_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Sel<35>> in unit <mem_interface_mux_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Sel<41>> in unit <mem_interface_mux_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Sel<36>> in unit <mem_interface_mux_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Sel<42>> in unit <mem_interface_mux_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Sel<37>> in unit <mem_interface_mux_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Sel<43>> in unit <mem_interface_mux_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Sel<38>> in unit <mem_interface_mux_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Sel<44>> in unit <mem_interface_mux_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Sel<39>> in unit <mem_interface_mux_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Sel<50>> in unit <mem_interface_mux_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Sel<45>> in unit <mem_interface_mux_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Sel<51>> in unit <mem_interface_mux_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Sel<46>> in unit <mem_interface_mux_2> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <plx_to_mem_interface>.
    Related source file is "/home/mcattin/projects/cbmia/hdl/rtl/plx_to_mem_interface.vhd".
WARNING:Xst:1780 - Signal <readyWr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <iLReadyN> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <LCsReg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <LARegSum> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <LAReg<21:14>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <pciSt>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 17                                             |
    | Inputs             | 3                                              |
    | Outputs            | 8                                              |
    | Clock              | LClk                      (rising_edge)        |
    | Reset              | iRstN                     (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit tristate buffer for signal <LData>.
    Found 1-bit register for signal <incWatchDog>.
    Found 32-bit register for signal <inLDReg>.
    Found 1-bit register for signal <LAdSNIOFF>.
    Found 1-bit register for signal <LAdSNReg>.
    Found 22-bit register for signal <LAIOFF>.
    Found 22-bit register for signal <LAReg>.
    Found 22-bit register for signal <LARegT>.
    Found 7-bit up counter for signal <watchdog>.
    Found 1-bit register for signal <WrReg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 102 D-type flip-flop(s).
	inferred  32 Tristate(s).
Unit <plx_to_mem_interface> synthesized.


Synthesizing Unit <monostable_1>.
    Related source file is "/home/mcattin/projects/cbmia/hdl/rtl/monostable.vhd".
    Found 20-bit down counter for signal <s_monostable_cnt>.
    Found 1-bit register for signal <s_output_pulse>.
    Found 2-bit register for signal <s_trigger_d>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <monostable_1> synthesized.


Synthesizing Unit <irq_regs>.
    Related source file is "/home/mcattin/projects/cbmia/hdl/rtl/irq_regs.vhd".
    Found 32-bit register for signal <irq_en_reg>.
    Found 1-bit register for signal <irq_req_reg>.
    Found 32-bit register for signal <irq_src_reg>.
    Summary:
	inferred  65 D-type flip-flop(s).
Unit <irq_regs> synthesized.


Synthesizing Unit <one_wire_ds1822>.
    Related source file is "/home/mcattin/projects/cbmia/hdl/rtl/one_wire_ds1822.vhd".
WARNING:Xst:1780 - Signal <stateBit> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <setValue> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <nxStateBit> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <endPulse> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <doWriteBit> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <doReset> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <doReadBit> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <D> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <C> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <stateOp>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 13                                             |
    | Inputs             | 2                                              |
    | Outputs            | 21                                             |
    | Clock              | Clk                       (rising_edge)        |
    | Reset              | RstN                      (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | readidop                                       |
    | Power Up State     | readidop                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <stateCm>.
    Found 1-bit tristate buffer for signal <SerialId>.
    Found 64-bit register for signal <Id>.
    Found 1-bit register for signal <IdRead>.
    Found 1-bit register for signal <IdOk>.
    Found 16-bit register for signal <Temp>.
    Found 8-bit up counter for signal <bitCounter>.
    Found 72-bit register for signal <cmRg>.
    Found 8-bit register for signal <CrcVec>.
    Found 1-bit xor2 for signal <CrcVec_0$xor0000> created at line 542.
    Found 1-bit xor2 for signal <CrcVec_4$xor0000> created at line 544.
    Found 1-bit xor2 for signal <CrcVec_5$xor0000> created at line 545.
    Found 8-bit comparator equal for signal <endReadCm$cmp_eq0000> created at line 596.
    Found 1-bit register for signal <iIdRead>.
    Found 1-bit register for signal <initPulse>.
    Found 16-bit comparator greatequal for signal <initPulse$cmp_ge0000> created at line 447.
    Found 16-bit comparator lessequal for signal <initPulse$cmp_le0000> created at line 447.
    Found 1-bit register for signal <iserialIdOe>.
    Found 8-bit comparator less for signal <nxSerialIdOe$cmp_lt0000> created at line 383.
    Found 1-bit register for signal <pps_d>.
    Found 1-bit register for signal <preInitPulse>.
    Found 16-bit comparator greatequal for signal <preInitPulse$cmp_ge0000> created at line 453.
    Found 1-bit register for signal <preReadPulse>.
    Found 16-bit comparator greater for signal <preReadPulse$cmp_gt0000> created at line 459.
    Found 16-bit comparator greater for signal <preReadPulse$cmp_gt0001> created at line 459.
    Found 16-bit comparator lessequal for signal <preReadPulse$cmp_le0000> created at line 459.
    Found 1-bit register for signal <readValue>.
    Found 1-bit register for signal <serialIdOut>.
    Found 1-bit register for signal <serialIdr>.
    Found 8-bit register for signal <shiftedHeader>.
    Found 16-bit register for signal <slotCounter>.
    Found 16-bit adder for signal <slotCounter$add0000> created at line 437.
    Found 1-bit register for signal <startPulse>.
    Found 6-bit register for signal <stateCm>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 202 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   8 Comparator(s).
	inferred   1 Tristate(s).
Unit <one_wire_ds1822> synthesized.


Synthesizing Unit <monostable_2>.
    Related source file is "/home/mcattin/projects/cbmia/hdl/rtl/monostable.vhd".
    Found 20-bit down counter for signal <s_monostable_cnt>.
    Found 1-bit register for signal <s_output_pulse>.
    Found 2-bit register for signal <s_trigger_d>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <monostable_2> synthesized.


Synthesizing Unit <mem_interface_mux_1>.
    Related source file is "/home/mcattin/projects/cbmia/hdl/rtl/mem_interface_mux.vhd".
WARNING:Xst:647 - Input <DoneRam> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DataArray<0:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 14-bit comparator greatequal for signal <Sel_52$cmp_ge0000> created at line 90.
    Found 14-bit comparator greatequal for signal <Sel_52$cmp_ge0001> created at line 90.
    Found 14-bit comparator greatequal for signal <Sel_52$cmp_ge0002> created at line 90.
    Found 14-bit comparator greatequal for signal <Sel_52$cmp_ge0003> created at line 90.
    Found 14-bit comparator greatequal for signal <Sel_52$cmp_ge0004> created at line 90.
    Found 14-bit comparator greatequal for signal <Sel_52$cmp_ge0005> created at line 90.
    Found 14-bit comparator greatequal for signal <Sel_52$cmp_ge0006> created at line 90.
    Found 14-bit comparator greatequal for signal <Sel_52$cmp_ge0007> created at line 90.
    Found 14-bit comparator greatequal for signal <Sel_52$cmp_ge0008> created at line 90.
    Found 14-bit comparator greatequal for signal <Sel_52$cmp_ge0009> created at line 90.
    Found 14-bit comparator greatequal for signal <Sel_52$cmp_ge0010> created at line 90.
    Found 14-bit comparator greatequal for signal <Sel_52$cmp_ge0011> created at line 90.
    Found 14-bit comparator greatequal for signal <Sel_52$cmp_ge0012> created at line 90.
    Found 14-bit comparator greatequal for signal <Sel_52$cmp_ge0013> created at line 90.
    Found 14-bit comparator greatequal for signal <Sel_52$cmp_ge0014> created at line 90.
    Found 14-bit comparator greatequal for signal <Sel_52$cmp_ge0015> created at line 90.
    Found 14-bit comparator greatequal for signal <Sel_52$cmp_ge0016> created at line 90.
    Found 14-bit comparator greatequal for signal <Sel_52$cmp_ge0017> created at line 90.
    Found 14-bit comparator greatequal for signal <Sel_52$cmp_ge0018> created at line 90.
    Found 14-bit comparator greatequal for signal <Sel_52$cmp_ge0019> created at line 90.
    Found 14-bit comparator greatequal for signal <Sel_52$cmp_ge0020> created at line 90.
    Found 14-bit comparator greatequal for signal <Sel_52$cmp_ge0021> created at line 90.
    Found 14-bit comparator greatequal for signal <Sel_52$cmp_ge0022> created at line 90.
    Found 14-bit comparator greatequal for signal <Sel_52$cmp_ge0023> created at line 90.
    Found 14-bit comparator greatequal for signal <Sel_52$cmp_ge0024> created at line 90.
    Found 14-bit comparator greatequal for signal <Sel_52$cmp_ge0025> created at line 90.
    Found 14-bit comparator lessequal for signal <Sel_52$cmp_le0000> created at line 90.
    Found 14-bit comparator lessequal for signal <Sel_52$cmp_le0001> created at line 90.
    Found 14-bit comparator lessequal for signal <Sel_52$cmp_le0002> created at line 90.
    Found 14-bit comparator lessequal for signal <Sel_52$cmp_le0003> created at line 90.
    Found 14-bit comparator lessequal for signal <Sel_52$cmp_le0004> created at line 90.
    Found 14-bit comparator lessequal for signal <Sel_52$cmp_le0005> created at line 90.
    Found 14-bit comparator lessequal for signal <Sel_52$cmp_le0006> created at line 90.
    Found 14-bit comparator lessequal for signal <Sel_52$cmp_le0007> created at line 90.
    Found 14-bit comparator lessequal for signal <Sel_52$cmp_le0008> created at line 90.
    Found 14-bit comparator lessequal for signal <Sel_52$cmp_le0009> created at line 90.
    Found 14-bit comparator lessequal for signal <Sel_52$cmp_le0010> created at line 90.
    Found 14-bit comparator lessequal for signal <Sel_52$cmp_le0011> created at line 90.
    Found 14-bit comparator lessequal for signal <Sel_52$cmp_le0012> created at line 90.
    Found 14-bit comparator lessequal for signal <Sel_52$cmp_le0013> created at line 90.
    Found 14-bit comparator lessequal for signal <Sel_52$cmp_le0014> created at line 90.
    Found 14-bit comparator lessequal for signal <Sel_52$cmp_le0015> created at line 90.
    Found 14-bit comparator lessequal for signal <Sel_52$cmp_le0016> created at line 90.
    Found 14-bit comparator lessequal for signal <Sel_52$cmp_le0017> created at line 90.
    Found 14-bit comparator lessequal for signal <Sel_52$cmp_le0018> created at line 90.
    Found 14-bit comparator lessequal for signal <Sel_52$cmp_le0019> created at line 90.
    Found 14-bit comparator lessequal for signal <Sel_52$cmp_le0020> created at line 90.
    Found 14-bit comparator lessequal for signal <Sel_52$cmp_le0021> created at line 90.
    Found 14-bit comparator lessequal for signal <Sel_52$cmp_le0022> created at line 90.
    Found 14-bit comparator lessequal for signal <Sel_52$cmp_le0023> created at line 90.
    Found 14-bit comparator lessequal for signal <Sel_52$cmp_le0024> created at line 90.
    Found 14-bit comparator lessequal for signal <Sel_52$cmp_le0025> created at line 90.
    Found 14-bit comparator greatequal for signal <Sel_53$cmp_ge0000> created at line 90.
    Found 14-bit comparator lessequal for signal <Sel_53$cmp_le0000> created at line 90.
    Found 14-bit comparator greatequal for signal <Sel_54$cmp_ge0000> created at line 90.
    Summary:
	inferred  55 Comparator(s).
Unit <mem_interface_mux_1> synthesized.


Synthesizing Unit <mem_interface_mux_2>.
    Related source file is "/home/mcattin/projects/cbmia/hdl/rtl/mem_interface_mux.vhd".
WARNING:Xst:647 - Input <DoneRam> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DataArray<27:54>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 14-bit comparator greatequal for signal <DataOut$cmp_ge0000> created at line 90.
    Found 14-bit comparator greatequal for signal <DataOut$cmp_ge0001> created at line 90.
    Found 14-bit comparator greatequal for signal <DataOut$cmp_ge0002> created at line 90.
    Found 14-bit comparator greatequal for signal <DataOut$cmp_ge0003> created at line 90.
    Found 14-bit comparator greatequal for signal <DataOut$cmp_ge0004> created at line 90.
    Found 14-bit comparator greatequal for signal <DataOut$cmp_ge0005> created at line 90.
    Found 14-bit comparator greatequal for signal <DataOut$cmp_ge0006> created at line 90.
    Found 14-bit comparator greatequal for signal <DataOut$cmp_ge0007> created at line 90.
    Found 14-bit comparator greatequal for signal <DataOut$cmp_ge0008> created at line 90.
    Found 14-bit comparator greatequal for signal <DataOut$cmp_ge0009> created at line 90.
    Found 14-bit comparator greatequal for signal <DataOut$cmp_ge0010> created at line 90.
    Found 14-bit comparator greatequal for signal <DataOut$cmp_ge0011> created at line 90.
    Found 14-bit comparator greatequal for signal <DataOut$cmp_ge0012> created at line 90.
    Found 14-bit comparator greatequal for signal <DataOut$cmp_ge0013> created at line 90.
    Found 14-bit comparator greatequal for signal <DataOut$cmp_ge0014> created at line 90.
    Found 14-bit comparator greatequal for signal <DataOut$cmp_ge0015> created at line 90.
    Found 14-bit comparator greatequal for signal <DataOut$cmp_ge0016> created at line 90.
    Found 14-bit comparator greatequal for signal <DataOut$cmp_ge0017> created at line 90.
    Found 14-bit comparator greatequal for signal <DataOut$cmp_ge0018> created at line 90.
    Found 14-bit comparator greatequal for signal <DataOut$cmp_ge0019> created at line 90.
    Found 14-bit comparator greatequal for signal <DataOut$cmp_ge0020> created at line 90.
    Found 14-bit comparator greatequal for signal <DataOut$cmp_ge0021> created at line 90.
    Found 14-bit comparator greatequal for signal <DataOut$cmp_ge0022> created at line 90.
    Found 14-bit comparator greatequal for signal <DataOut$cmp_ge0023> created at line 90.
    Found 14-bit comparator greatequal for signal <DataOut$cmp_ge0024> created at line 90.
    Found 14-bit comparator greatequal for signal <DataOut$cmp_ge0025> created at line 90.
    Found 14-bit comparator lessequal for signal <DataOut$cmp_le0000> created at line 90.
    Found 14-bit comparator lessequal for signal <DataOut$cmp_le0001> created at line 90.
    Found 14-bit comparator lessequal for signal <DataOut$cmp_le0002> created at line 90.
    Found 14-bit comparator lessequal for signal <DataOut$cmp_le0003> created at line 90.
    Found 14-bit comparator lessequal for signal <DataOut$cmp_le0004> created at line 90.
    Found 14-bit comparator lessequal for signal <DataOut$cmp_le0005> created at line 90.
    Found 14-bit comparator lessequal for signal <DataOut$cmp_le0006> created at line 90.
    Found 14-bit comparator lessequal for signal <DataOut$cmp_le0007> created at line 90.
    Found 14-bit comparator lessequal for signal <DataOut$cmp_le0008> created at line 90.
    Found 14-bit comparator lessequal for signal <DataOut$cmp_le0009> created at line 90.
    Found 14-bit comparator lessequal for signal <DataOut$cmp_le0010> created at line 90.
    Found 14-bit comparator lessequal for signal <DataOut$cmp_le0011> created at line 90.
    Found 14-bit comparator lessequal for signal <DataOut$cmp_le0012> created at line 90.
    Found 14-bit comparator lessequal for signal <DataOut$cmp_le0013> created at line 90.
    Found 14-bit comparator lessequal for signal <DataOut$cmp_le0014> created at line 90.
    Found 14-bit comparator lessequal for signal <DataOut$cmp_le0015> created at line 90.
    Found 14-bit comparator lessequal for signal <DataOut$cmp_le0016> created at line 90.
    Found 14-bit comparator lessequal for signal <DataOut$cmp_le0017> created at line 90.
    Found 14-bit comparator lessequal for signal <DataOut$cmp_le0018> created at line 90.
    Found 14-bit comparator lessequal for signal <DataOut$cmp_le0019> created at line 90.
    Found 14-bit comparator lessequal for signal <DataOut$cmp_le0020> created at line 90.
    Found 14-bit comparator lessequal for signal <DataOut$cmp_le0021> created at line 90.
    Found 14-bit comparator lessequal for signal <DataOut$cmp_le0022> created at line 90.
    Found 14-bit comparator lessequal for signal <DataOut$cmp_le0023> created at line 90.
    Found 14-bit comparator lessequal for signal <DataOut$cmp_le0024> created at line 90.
    Found 14-bit comparator lessequal for signal <DataOut$cmp_le0025> created at line 90.
    Found 14-bit comparator lessequal for signal <DataOut$cmp_le0026> created at line 90.
    Summary:
	inferred  53 Comparator(s).
Unit <mem_interface_mux_2> synthesized.


Synthesizing Unit <mil1553_tx_clk>.
    Related source file is "/home/mcattin/projects/cbmia/hdl/rtl/mil1553_tx_clk.vhd".
    Found 1-bit register for signal <tx_bit_rate_p_o>.
    Found 5-bit down counter for signal <clk_div_cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <mil1553_tx_clk> synthesized.


Synthesizing Unit <mil1553_tx_serialiser>.
    Related source file is "/home/mcattin/projects/cbmia/hdl/rtl/mil1553_tx_serialiser.vhd".
    Found finite state machine <FSM_2> for signal <tx_fsm_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 1                                              |
    | Clock              | sys_clk_i                 (rising_edge)        |
    | Reset              | sys_rst_n_i               (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | tx_idle                                        |
    | Power Up State     | tx_idle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 40-bit 33-to-1 multiplexer for signal <$varindex0000> created at line 290.
    Found 6-bit down counter for signal <bit_cnt>.
    Found 1-bit register for signal <mil1553_tx_en>.
    Found 1-bit register for signal <mil1553_tx_en_d>.
    Found 1-bit register for signal <mil1553_txd>.
    Found 6-bit register for signal <nb_word_to_send>.
    Found 1-bit register for signal <tr_flag>.
    Found 1320-bit register for signal <tx_buffer_encoded>.
    Found 6-bit adder for signal <tx_buffer_encoded$add0000> created at line 290.
    Found 6-bit comparator equal for signal <tx_fsm_state$cmp_eq0001> created at line 199.
    Found 1-bit register for signal <tx_send_frame_p_d>.
    Found 40-bit register for signal <tx_shift_reg>.
    Found 6-bit comparator not equal for signal <tx_shift_reg$cmp_ne0000> created at line 289.
    Found 40-bit 4-to-1 multiplexer for signal <tx_shift_reg$mux0001>.
    Found 1-bit xor16 for signal <v_parity$xor0000> created at line 412.
    Found 1-bit xor16 for signal <v_parity0$xor0000> created at line 412.
    Found 1-bit xor16 for signal <v_parity1$xor0000> created at line 412.
    Found 1-bit xor16 for signal <v_parity10$xor0000> created at line 412.
    Found 1-bit xor16 for signal <v_parity11$xor0000> created at line 412.
    Found 1-bit xor16 for signal <v_parity12$xor0000> created at line 412.
    Found 1-bit xor16 for signal <v_parity13$xor0000> created at line 412.
    Found 1-bit xor16 for signal <v_parity14$xor0000> created at line 412.
    Found 1-bit xor16 for signal <v_parity15$xor0000> created at line 412.
    Found 1-bit xor16 for signal <v_parity16$xor0000> created at line 412.
    Found 1-bit xor16 for signal <v_parity17$xor0000> created at line 412.
    Found 1-bit xor16 for signal <v_parity18$xor0000> created at line 412.
    Found 1-bit xor16 for signal <v_parity19$xor0000> created at line 412.
    Found 1-bit xor16 for signal <v_parity2$xor0000> created at line 412.
    Found 1-bit xor16 for signal <v_parity20$xor0000> created at line 412.
    Found 1-bit xor16 for signal <v_parity21$xor0000> created at line 412.
    Found 1-bit xor16 for signal <v_parity22$xor0000> created at line 412.
    Found 1-bit xor16 for signal <v_parity23$xor0000> created at line 412.
    Found 1-bit xor16 for signal <v_parity24$xor0000> created at line 412.
    Found 1-bit xor16 for signal <v_parity25$xor0000> created at line 412.
    Found 1-bit xor16 for signal <v_parity26$xor0000> created at line 412.
    Found 1-bit xor16 for signal <v_parity27$xor0000> created at line 412.
    Found 1-bit xor16 for signal <v_parity28$xor0000> created at line 412.
    Found 1-bit xor16 for signal <v_parity29$xor0000> created at line 412.
    Found 1-bit xor16 for signal <v_parity3$xor0000> created at line 412.
    Found 1-bit xor16 for signal <v_parity30$xor0000> created at line 412.
    Found 1-bit xor16 for signal <v_parity31$xor0000> created at line 412.
    Found 1-bit xor16 for signal <v_parity4$xor0000> created at line 412.
    Found 1-bit xor16 for signal <v_parity5$xor0000> created at line 412.
    Found 1-bit xor16 for signal <v_parity6$xor0000> created at line 412.
    Found 1-bit xor16 for signal <v_parity7$xor0000> created at line 412.
    Found 1-bit xor16 for signal <v_parity8$xor0000> created at line 412.
    Found 1-bit xor16 for signal <v_parity9$xor0000> created at line 412.
    Found 6-bit up counter for signal <word_cnt>.
INFO:Xst:738 - HDL ADVISOR - 1320 flip-flops were inferred for signal <tx_buffer_encoded>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred 1371 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  80 Multiplexer(s).
	inferred  33 Xor(s).
Unit <mil1553_tx_serialiser> synthesized.


Synthesizing Unit <mil1553_rx_deglitcher>.
    Related source file is "/home/mcattin/projects/cbmia/hdl/rtl/mil1553_rx_deglitcher.vhd".
    Found 4-bit updown counter for signal <filt_cnt>.
    Found 1-bit register for signal <rxd_filt>.
    Found 1-bit register for signal <rxd_filt_d1>.
    Found 2-bit register for signal <rxd_sync>.
    Summary:
	inferred   1 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <mil1553_rx_deglitcher> synthesized.


Synthesizing Unit <incr_cnt>.
    Related source file is "/home/mcattin/projects/cbmia/hdl/rtl/incr_cnt.vhd".
    Found 6-bit up counter for signal <s_counter>.
    Summary:
	inferred   1 Counter(s).
Unit <incr_cnt> synthesized.


Synthesizing Unit <decr_cnt>.
    Related source file is "/home/mcattin/projects/cbmia/hdl/rtl/decr_cnt.vhd".
    Found 5-bit down counter for signal <s_counter>.
    Summary:
	inferred   1 Counter(s).
Unit <decr_cnt> synthesized.


Synthesizing Unit <mem_interface>.
    Related source file is "/home/mcattin/projects/cbmia/hdl/rtl/mem_interface.vhd".
WARNING:Xst:646 - Signal <thisIsLR> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <DataToInt>.
    Found 14-bit register for signal <addLHR>.
    Found 14-bit register for signal <addLLR>.
    Found 14-bit register for signal <addOffSet>.
    Found 14-bit subtractor for signal <addOffSet$sub0000> created at line 215.
    Found 32-bit register for signal <dataFromIntDelayed>.
    Found 32-bit register for signal <iDataToIntHR>.
    Found 32-bit register for signal <iDataToIntLR>.
    Found 14-bit register for signal <intAddDelayed>.
    Found 1-bit register for signal <intReadDelayed>.
    Found 1-bit register for signal <intReadDelayed2>.
    Found 1-bit register for signal <intReadDelayed3>.
    Found 1-bit register for signal <intWriteDelayed>.
    Found 1-bit register for signal <intWriteDelayed2>.
    Found 1-bit register for signal <intWriteDelayed3>.
    Found 1-bit register for signal <iOpDone>.
    Found 1-bit register for signal <iOpDoneD>.
    Found 55-bit register for signal <iSelectedPos>.
    Found 55-bit register for signal <nxSelectedPosHR>.
    Found 55-bit register for signal <nxSelectedPosLR>.
    Found 1-bit register for signal <opDoneMuxHR>.
    Found 1-bit register for signal <opDoneMuxLR>.
    Found 1-bit register for signal <thisIsHR>.
    Summary:
	inferred 360 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <mem_interface> synthesized.


Synthesizing Unit <mil1553_tx>.
    Related source file is "/home/mcattin/projects/cbmia/hdl/rtl/mil1553_tx.vhd".
Unit <mil1553_tx> synthesized.


Synthesizing Unit <mil1553_rx_clk>.
    Related source file is "/home/mcattin/projects/cbmia/hdl/rtl/mil1553_rx_clk.vhd".
    Found 1-bit xor2 for signal <rx_manch_clk_p_o>.
    Found 1-bit xor2 for signal <rx_bit_clk_p_o>.
    Found 1-bit register for signal <s_adjac_bits_edge_found>.
    Found 6-bit comparator greatequal for signal <s_adjac_bits_window$cmp_ge0000> created at line 167.
    Found 6-bit comparator less for signal <s_adjac_bits_window$cmp_lt0000> created at line 167.
    Found 1-bit register for signal <s_bit_clk>.
    Found 1-bit register for signal <s_bit_clk_d1>.
    Found 1-bit register for signal <s_manch_clk>.
    Found 1-bit register for signal <s_manch_clk_d1>.
    Found 1-bit register for signal <s_signif_edge_found>.
    Found 7-bit comparator greater for signal <s_signif_edge_window$cmp_gt0000> created at line 163.
    Found 6-bit comparator less for signal <s_signif_edge_window$cmp_lt0000> created at line 163.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <mil1553_rx_clk> synthesized.


Synthesizing Unit <mil1553_rx_deserialiser>.
    Related source file is "/home/mcattin/projects/cbmia/hdl/rtl/mil1553_rx_deserialiser.vhd".
WARNING:Xst:647 - Input <adjac_bits_window_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <rxd_idle> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <manch_r_edge_p> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <manch_f_edge_p> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bit_cnt_value> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_3> for signal <rx_fsm_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 28                                             |
    | Inputs             | 12                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk_i                 (rising_edge)        |
    | Reset              | sys_rst_n_i               (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | rx_idle                                        |
    | Power Up State     | rx_idle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit register for signal <rx_word_cnt_o>.
    Found 528-bit register for signal <rx_buffer_o>.
    Found 6-bit register for signal <arriving_data_sync>.
    Found 2-bit register for signal <arriving_stat_sync>.
    Found 1-bit xor17 for signal <parity_ok>.
    Found 17-bit register for signal <received_word>.
    Found 60-bit comparator equal for signal <rx_fsm_state$cmp_eq0000> created at line 173.
    Found 6-bit comparator equal for signal <rx_fsm_state$cmp_eq0002> created at line 221.
    Found 7-bit down counter for signal <rx_fsm_watchdog_cnt>.
    Found 60-bit register for signal <rxd_hist>.
    Found 6-bit up counter for signal <word_cnt>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred 619 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Xor(s).
Unit <mil1553_rx_deserialiser> synthesized.


Synthesizing Unit <mil1553_rx>.
    Related source file is "/home/mcattin/projects/cbmia/hdl/rtl/mil1553_rx.vhd".
Unit <mil1553_rx> synthesized.


Synthesizing Unit <mil1553_core>.
    Related source file is "/home/mcattin/projects/cbmia/hdl/rtl/mil1553_core.vhd".
WARNING:Xst:646 - Signal <to_regs.WrEn<54:43>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <to_regs.WrEn<26:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <to_regs.WrEn<7:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <to_regs.WrEn<3:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <to_regs.WrEn<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <to_regs.Wr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <to_regs.SelectedPos> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <to_regs.RdEn<54:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <to_regs.Rd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <to_regs.AddOffSet> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <to_regs.Add> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <irq_src_reg<31:15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit 16-to-1 multiplexer for signal <test_point_o>.
    Found 32-bit register for signal <cmd_reg>.
    Found 6-bit register for signal <expected_nb_word>.
    Found 6-bit adder for signal <expected_nb_word$addsub0000> created at line 395.
    Found 26-bit down counter for signal <pps_cnt>.
    Found 1-bit register for signal <pps_p>.
    Found 32-bit up counter for signal <received_frame_cnt>.
    Found 32-bit up counter for signal <req_during_trans_cnt>.
    Found 10-bit down counter for signal <resp_time_cnt>.
    Found 1-bit register for signal <resp_time_cnt_en>.
    Found 32-bit up counter for signal <resp_timeout_cnt>.
    Found 1-bit register for signal <resp_timeout_flag>.
    Found 1-bit register for signal <resp_timeout_p>.
    Found 528-bit register for signal <rx_buffer>.
    Found 32-bit up counter for signal <rx_error_cnt>.
    Found 1-bit register for signal <rx_error_flag>.
    Found 32-bit up counter for signal <rx_manch_error_cnt>.
    Found 1-bit register for signal <rx_manch_error_flag>.
    Found 32-bit up counter for signal <rx_nb_word_error_cnt>.
    Found 1-bit register for signal <rx_nb_word_error_flag>.
    Found 1-bit register for signal <rx_nb_word_error_p>.
    Found 6-bit comparator equal for signal <rx_nb_word_error_p$cmp_eq0000> created at line 670.
    Found 32-bit up counter for signal <rx_parity_error_cnt>.
    Found 1-bit register for signal <rx_parity_error_flag>.
    Found 32-bit register for signal <rx_reg>.
    Found 6-bit register for signal <rx_word_cnt>.
    Found 1-bit register for signal <send_frame_req_p>.
    Found 32-bit up counter for signal <sent_frame_cnt>.
    Found 1-bit register for signal <transaction_progress>.
    Found 1-bit register for signal <transaction_progress_d>.
    Found 512-bit register for signal <tx_buffer<1:32>>.
    Found 32-bit register for signal <tx_reg>.
    Found 1-bit register for signal <tx_tr_flag>.
    Found 6-bit register for signal <tx_word_cnt>.
INFO:Xst:738 - HDL ADVISOR - 512 flip-flops were inferred for signal <tx_buffer>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:738 - HDL ADVISOR - 528 flip-flops were inferred for signal <rx_buffer>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred  10 Counter(s).
	inferred 1167 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <mil1553_core> synthesized.


Synthesizing Unit <cbmia_top>.
    Related source file is "/home/mcattin/projects/cbmia/hdl/rtl/cbmia_top.vhd".
WARNING:Xst:647 - Input <l_wr_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mil1553_md_fault_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <l_cs_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <l_blast_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram_data_b<0>> is never assigned.
WARNING:Xst:2565 - Inout <ram_data_b<1>> is never assigned.
WARNING:Xst:2565 - Inout <ram_data_b<2>> is never assigned.
WARNING:Xst:2565 - Inout <ram_data_b<3>> is never assigned.
WARNING:Xst:2565 - Inout <ram_data_b<4>> is never assigned.
WARNING:Xst:2565 - Inout <ram_data_b<10>> is never assigned.
WARNING:Xst:647 - Input <l_ale_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram_data_b<5>> is never assigned.
WARNING:Xst:2565 - Inout <ram_data_b<11>> is never assigned.
WARNING:Xst:2565 - Inout <ram_data_b<6>> is never assigned.
WARNING:Xst:2565 - Inout <ram_data_b<12>> is never assigned.
WARNING:Xst:2565 - Inout <ram_data_b<7>> is never assigned.
WARNING:Xst:2565 - Inout <ram_data_b<13>> is never assigned.
WARNING:Xst:2565 - Inout <ram_data_b<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram_data_b<14>> is never assigned.
WARNING:Xst:2565 - Inout <l_gpio_b<4>> is never assigned.
WARNING:Xst:2565 - Inout <ram_data_b<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram_data_b<20>> is never assigned.
WARNING:Xst:2565 - Inout <ram_data_b<15>> is never assigned.
WARNING:Xst:2565 - Inout <l_gpio_b<5>> is never assigned.
WARNING:Xst:2565 - Inout <ram_data_b<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram_data_b<16>> is never assigned.
WARNING:Xst:2565 - Inout <l_gpio_b<6>> is never assigned.
WARNING:Xst:647 - Input <l_rd_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram_data_b<22>> is never assigned.
WARNING:Xst:2565 - Inout <ram_data_b<17>> is never assigned.
WARNING:Xst:2565 - Inout <l_gpio_b<7>> is never assigned.
WARNING:Xst:647 - Input <l_be_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram_data_b<18>> is never assigned.
WARNING:Xst:2565 - Inout <ram_data_b<23>> is never assigned.
WARNING:Xst:2565 - Inout <l_gpio_b<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram_data_b<19>> is never assigned.
WARNING:Xst:2565 - Inout <ram_data_b<24>> is never assigned.
WARNING:Xst:647 - Input <rs232_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram_data_b<30>> is never assigned.
WARNING:Xst:2565 - Inout <ram_data_b<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram_data_b<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram_data_b<26>> is never assigned.
WARNING:Xst:2565 - Inout <ram_data_b<27>> is never assigned.
WARNING:Xst:647 - Input <l_reset_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram_data_b<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram_data_b<29>> is never assigned.
    Found 2-bit register for signal <pwr_rst_sync_n>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <cbmia_top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 14-bit subtractor                                     : 1
 16-bit adder                                          : 1
 6-bit adder                                           : 2
# Counters                                             : 28
 10-bit down counter                                   : 1
 20-bit down counter                                   : 8
 26-bit down counter                                   : 1
 32-bit up counter                                     : 8
 4-bit updown counter                                  : 1
 5-bit down counter                                    : 2
 6-bit down counter                                    : 1
 6-bit up counter                                      : 3
 7-bit down counter                                    : 1
 7-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 380
 1-bit register                                        : 215
 14-bit register                                       : 4
 16-bit register                                       : 99
 17-bit register                                       : 1
 2-bit register                                        : 3
 22-bit register                                       : 3
 32-bit register                                       : 9
 40-bit register                                       : 34
 55-bit register                                       : 3
 6-bit register                                        : 7
 60-bit register                                       : 1
 64-bit register                                       : 1
# Comparators                                          : 125
 14-bit comparator greatequal                          : 54
 14-bit comparator lessequal                           : 54
 16-bit comparator greatequal                          : 2
 16-bit comparator greater                             : 2
 16-bit comparator lessequal                           : 2
 6-bit comparator equal                                : 3
 6-bit comparator greatequal                           : 1
 6-bit comparator less                                 : 2
 6-bit comparator not equal                            : 1
 60-bit comparator equal                               : 1
 7-bit comparator greater                              : 1
 8-bit comparator equal                                : 1
 8-bit comparator less                                 : 1
# Multiplexers                                         : 6
 1-bit 16-to-1 multiplexer                             : 4
 40-bit 33-to-1 multiplexer                            : 1
 40-bit 4-to-1 multiplexer                             : 1
# Tristates                                            : 2
 1-bit tristate buffer                                 : 1
 32-bit tristate buffer                                : 1
# Xors                                                 : 39
 1-bit xor16                                           : 33
 1-bit xor17                                           : 1
 1-bit xor2                                            : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <cmp_mil1553_core/cmp_mil1553_rx/cmp_mil1553_rx_deserialiser/rx_fsm_state/FSM> on signal <rx_fsm_state[1:4]> with user encoding.
----------------------------
 State          | Encoding
----------------------------
 rx_idle        | 0000
 rx_stat_sync   | 0001
 rx_get_bits    | 0010
 rx_manch_edge  | 0011
 rx_wait_end    | 0100
 rx_data_sync   | 0101
 rx_done        | 0110
 rx_manch_error | 0111
 rx_error       | 1000
----------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <cmp_mil1553_core/cmp_mil1553_tx/cmp_mil1553_serialiser/tx_fsm_state/FSM> on signal <tx_fsm_state[1:2]> with gray encoding.
------------------------
 State      | Encoding
------------------------
 tx_idle    | 00
 tx_command | 01
 tx_word    | 11
 tx_done    | 10
------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <cmp_mil1553_core/cmp_one_wire_ds1822/stateOp/FSM> on signal <stateOp[1:6]> with one-hot encoding.
------------------------
 State      | Encoding
------------------------
 readidop   | 000001
 skipromop1 | 000100
 convertop1 | 000010
 convertop2 | 100000
 skipromop2 | 010000
 readtempop | 001000
------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <cmp_plx_to_mem_interface/pciSt/FSM> on signal <pciSt[1:3]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 000
 011000 | 001
 010001 | 011
 010010 | 010
 000010 | 110
 100010 | 111
 001000 | 101
--------------------
INFO:Xst:2261 - The FF/Latch <tx_buffer_encoded_31_37> in Unit <cmp_mil1553_serialiser> is equivalent to the following 98 FFs/Latches, which will be removed : <tx_buffer_encoded_31_38> <tx_buffer_encoded_31_39> <tx_buffer_encoded_30_37> <tx_buffer_encoded_30_38> <tx_buffer_encoded_30_39> <tx_buffer_encoded_25_37> <tx_buffer_encoded_25_38> <tx_buffer_encoded_25_39> <tx_buffer_encoded_26_37> <tx_buffer_encoded_26_38> <tx_buffer_encoded_26_39> <tx_buffer_encoded_32_37> <tx_buffer_encoded_32_38> <tx_buffer_encoded_32_39> <tx_buffer_encoded_29_37> <tx_buffer_encoded_29_38> <tx_buffer_encoded_29_39> <tx_buffer_encoded_27_37> <tx_buffer_encoded_27_38> <tx_buffer_encoded_27_39> <tx_buffer_encoded_28_37> <tx_buffer_encoded_28_38> <tx_buffer_encoded_28_39> <tx_buffer_encoded_2_37> <tx_buffer_encoded_2_38> <tx_buffer_encoded_2_39> <tx_buffer_encoded_0_34> <tx_buffer_encoded_0_35> <tx_buffer_encoded_0_36> <tx_buffer_encoded_1_37> <tx_buffer_encoded_1_38> <tx_buffer_encoded_1_39> <tx_buffer_encoded_3_37>
   <tx_buffer_encoded_3_38> <tx_buffer_encoded_3_39> <tx_buffer_encoded_4_37> <tx_buffer_encoded_4_38> <tx_buffer_encoded_4_39> <tx_buffer_encoded_7_37> <tx_buffer_encoded_7_38> <tx_buffer_encoded_7_39> <tx_buffer_encoded_5_37> <tx_buffer_encoded_5_38> <tx_buffer_encoded_5_39> <tx_buffer_encoded_6_37> <tx_buffer_encoded_6_38> <tx_buffer_encoded_6_39> <tx_buffer_encoded_8_37> <tx_buffer_encoded_8_38> <tx_buffer_encoded_8_39> <tx_buffer_encoded_9_37> <tx_buffer_encoded_9_38> <tx_buffer_encoded_9_39> <tx_buffer_encoded_10_37> <tx_buffer_encoded_10_38> <tx_buffer_encoded_10_39> <tx_buffer_encoded_11_37> <tx_buffer_encoded_11_38> <tx_buffer_encoded_11_39> <tx_buffer_encoded_12_37> <tx_buffer_encoded_12_38> <tx_buffer_encoded_12_39> <tx_buffer_encoded_20_37> <tx_buffer_encoded_20_38> <tx_buffer_encoded_20_39> <tx_buffer_encoded_13_37> <tx_buffer_encoded_13_38> <tx_buffer_encoded_13_39> <tx_buffer_encoded_14_37> <tx_buffer_encoded_14_38> <tx_buffer_encoded_14_39> <tx_buffer_encoded_15_37> <tx_buffer_encoded_15_38>
   <tx_buffer_encoded_15_39> <tx_buffer_encoded_21_37> <tx_buffer_encoded_21_38> <tx_buffer_encoded_21_39> <tx_buffer_encoded_17_37> <tx_buffer_encoded_17_38> <tx_buffer_encoded_17_39> <tx_buffer_encoded_16_37> <tx_buffer_encoded_16_38> <tx_buffer_encoded_16_39> <tx_buffer_encoded_22_37> <tx_buffer_encoded_22_38> <tx_buffer_encoded_22_39> <tx_buffer_encoded_23_37> <tx_buffer_encoded_23_38> <tx_buffer_encoded_23_39> <tx_buffer_encoded_18_37> <tx_buffer_encoded_18_38> <tx_buffer_encoded_18_39> <tx_buffer_encoded_24_37> <tx_buffer_encoded_24_38> <tx_buffer_encoded_24_39> <tx_buffer_encoded_19_37> <tx_buffer_encoded_19_38> <tx_buffer_encoded_19_39> 
INFO:Xst:2261 - The FF/Latch <tx_buffer_encoded_31_34> in Unit <cmp_mil1553_serialiser> is equivalent to the following 98 FFs/Latches, which will be removed : <tx_buffer_encoded_31_35> <tx_buffer_encoded_31_36> <tx_buffer_encoded_30_34> <tx_buffer_encoded_30_35> <tx_buffer_encoded_30_36> <tx_buffer_encoded_25_34> <tx_buffer_encoded_25_35> <tx_buffer_encoded_25_36> <tx_buffer_encoded_26_34> <tx_buffer_encoded_26_35> <tx_buffer_encoded_26_36> <tx_buffer_encoded_32_34> <tx_buffer_encoded_32_35> <tx_buffer_encoded_32_36> <tx_buffer_encoded_29_34> <tx_buffer_encoded_29_35> <tx_buffer_encoded_29_36> <tx_buffer_encoded_27_34> <tx_buffer_encoded_27_35> <tx_buffer_encoded_27_36> <tx_buffer_encoded_28_34> <tx_buffer_encoded_28_35> <tx_buffer_encoded_28_36> <tx_buffer_encoded_2_34> <tx_buffer_encoded_2_35> <tx_buffer_encoded_2_36> <tx_buffer_encoded_0_37> <tx_buffer_encoded_0_38> <tx_buffer_encoded_0_39> <tx_buffer_encoded_1_34> <tx_buffer_encoded_1_35> <tx_buffer_encoded_1_36> <tx_buffer_encoded_3_34>
   <tx_buffer_encoded_3_35> <tx_buffer_encoded_3_36> <tx_buffer_encoded_4_34> <tx_buffer_encoded_4_35> <tx_buffer_encoded_4_36> <tx_buffer_encoded_7_34> <tx_buffer_encoded_7_35> <tx_buffer_encoded_7_36> <tx_buffer_encoded_5_34> <tx_buffer_encoded_5_35> <tx_buffer_encoded_5_36> <tx_buffer_encoded_6_34> <tx_buffer_encoded_6_35> <tx_buffer_encoded_6_36> <tx_buffer_encoded_8_34> <tx_buffer_encoded_8_35> <tx_buffer_encoded_8_36> <tx_buffer_encoded_9_34> <tx_buffer_encoded_9_35> <tx_buffer_encoded_9_36> <tx_buffer_encoded_10_34> <tx_buffer_encoded_10_35> <tx_buffer_encoded_10_36> <tx_buffer_encoded_11_34> <tx_buffer_encoded_11_35> <tx_buffer_encoded_11_36> <tx_buffer_encoded_12_34> <tx_buffer_encoded_12_35> <tx_buffer_encoded_12_36> <tx_buffer_encoded_20_34> <tx_buffer_encoded_20_35> <tx_buffer_encoded_20_36> <tx_buffer_encoded_13_34> <tx_buffer_encoded_13_35> <tx_buffer_encoded_13_36> <tx_buffer_encoded_14_34> <tx_buffer_encoded_14_35> <tx_buffer_encoded_14_36> <tx_buffer_encoded_15_34> <tx_buffer_encoded_15_35>
   <tx_buffer_encoded_15_36> <tx_buffer_encoded_21_34> <tx_buffer_encoded_21_35> <tx_buffer_encoded_21_36> <tx_buffer_encoded_17_34> <tx_buffer_encoded_17_35> <tx_buffer_encoded_17_36> <tx_buffer_encoded_16_34> <tx_buffer_encoded_16_35> <tx_buffer_encoded_16_36> <tx_buffer_encoded_22_34> <tx_buffer_encoded_22_35> <tx_buffer_encoded_22_36> <tx_buffer_encoded_23_34> <tx_buffer_encoded_23_35> <tx_buffer_encoded_23_36> <tx_buffer_encoded_18_34> <tx_buffer_encoded_18_35> <tx_buffer_encoded_18_36> <tx_buffer_encoded_24_34> <tx_buffer_encoded_24_35> <tx_buffer_encoded_24_36> <tx_buffer_encoded_19_34> <tx_buffer_encoded_19_35> <tx_buffer_encoded_19_36> 
INFO:Xst:2261 - The FF/Latch <tr_flag> in Unit <cmp_mil1553_serialiser> is equivalent to the following FF/Latch, which will be removed : <tx_buffer_encoded_0_23> 
WARNING:Xst:1710 - FF/Latch <tx_buffer_encoded_31_37> (without init value) has a constant value of 0 in block <cmp_mil1553_serialiser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <nxSelectedPosLR_42> (without init value) has a constant value of 0 in block <cmp_mem_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <nxSelectedPosLR_41> (without init value) has a constant value of 0 in block <cmp_mem_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <nxSelectedPosLR_40> (without init value) has a constant value of 0 in block <cmp_mem_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <nxSelectedPosLR_39> (without init value) has a constant value of 0 in block <cmp_mem_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <nxSelectedPosLR_38> (without init value) has a constant value of 0 in block <cmp_mem_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <nxSelectedPosLR_37> (without init value) has a constant value of 0 in block <cmp_mem_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <nxSelectedPosLR_36> (without init value) has a constant value of 0 in block <cmp_mem_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <nxSelectedPosLR_35> (without init value) has a constant value of 0 in block <cmp_mem_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <nxSelectedPosLR_34> (without init value) has a constant value of 0 in block <cmp_mem_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <nxSelectedPosLR_33> (without init value) has a constant value of 0 in block <cmp_mem_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <nxSelectedPosLR_32> (without init value) has a constant value of 0 in block <cmp_mem_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <nxSelectedPosLR_31> (without init value) has a constant value of 0 in block <cmp_mem_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <nxSelectedPosLR_30> (without init value) has a constant value of 0 in block <cmp_mem_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <nxSelectedPosLR_29> (without init value) has a constant value of 0 in block <cmp_mem_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <nxSelectedPosLR_28> (without init value) has a constant value of 0 in block <cmp_mem_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <nxSelectedPosLR_27> (without init value) has a constant value of 0 in block <cmp_mem_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <nxSelectedPosHR_8> (without init value) has a constant value of 0 in block <cmp_mem_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <nxSelectedPosHR_4> (without init value) has a constant value of 0 in block <cmp_mem_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <nxSelectedPosHR_1> (without init value) has a constant value of 0 in block <cmp_mem_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <nxSelectedPosHR_0> (without init value) has a constant value of 0 in block <cmp_mem_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <LAIOFF_14> of sequential type is unconnected in block <cmp_plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LAIOFF_15> of sequential type is unconnected in block <cmp_plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LAIOFF_16> of sequential type is unconnected in block <cmp_plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LAIOFF_17> of sequential type is unconnected in block <cmp_plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LAIOFF_18> of sequential type is unconnected in block <cmp_plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LAIOFF_19> of sequential type is unconnected in block <cmp_plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LAIOFF_20> of sequential type is unconnected in block <cmp_plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LAIOFF_21> of sequential type is unconnected in block <cmp_plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LAReg_14> of sequential type is unconnected in block <cmp_plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LAReg_15> of sequential type is unconnected in block <cmp_plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LAReg_16> of sequential type is unconnected in block <cmp_plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LAReg_17> of sequential type is unconnected in block <cmp_plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LAReg_18> of sequential type is unconnected in block <cmp_plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LAReg_19> of sequential type is unconnected in block <cmp_plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LAReg_20> of sequential type is unconnected in block <cmp_plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LAReg_21> of sequential type is unconnected in block <cmp_plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LARegT_14> of sequential type is unconnected in block <cmp_plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LARegT_15> of sequential type is unconnected in block <cmp_plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LARegT_16> of sequential type is unconnected in block <cmp_plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LARegT_17> of sequential type is unconnected in block <cmp_plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LARegT_18> of sequential type is unconnected in block <cmp_plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LARegT_19> of sequential type is unconnected in block <cmp_plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LARegT_20> of sequential type is unconnected in block <cmp_plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LARegT_21> of sequential type is unconnected in block <cmp_plx_to_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosHR_2> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosHR_3> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosHR_5> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosHR_6> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosHR_7> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosHR_9> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosHR_10> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosHR_11> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosHR_12> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosHR_13> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosHR_14> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosHR_15> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosHR_16> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosHR_17> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosHR_18> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosHR_19> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosHR_20> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosHR_21> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosHR_22> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosHR_23> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosHR_24> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosHR_25> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosHR_26> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosHR_43> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosHR_44> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosHR_45> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosHR_46> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosHR_47> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosHR_48> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosHR_49> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosHR_50> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosHR_51> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosHR_52> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosHR_53> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosHR_54> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosLR_2> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosLR_3> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosLR_5> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosLR_6> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosLR_7> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosLR_9> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosLR_10> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosLR_11> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosLR_12> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosLR_13> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosLR_14> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosLR_15> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosLR_16> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosLR_17> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosLR_18> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosLR_19> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosLR_20> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosLR_21> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosLR_22> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosLR_23> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosLR_24> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosLR_25> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosLR_26> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosLR_43> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosLR_44> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosLR_45> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosLR_46> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosLR_47> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosLR_48> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosLR_49> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosLR_50> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosLR_51> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosLR_52> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosLR_53> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <nxSelectedPosLR_54> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <iSelectedPos_2> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <iSelectedPos_3> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <iSelectedPos_5> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <iSelectedPos_6> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <iSelectedPos_7> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <iSelectedPos_9> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <iSelectedPos_10> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <iSelectedPos_11> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <iSelectedPos_12> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <iSelectedPos_13> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <iSelectedPos_14> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <iSelectedPos_15> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <iSelectedPos_16> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <iSelectedPos_17> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <iSelectedPos_18> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <iSelectedPos_19> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <iSelectedPos_20> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <iSelectedPos_21> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <iSelectedPos_22> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <iSelectedPos_23> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <iSelectedPos_24> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <iSelectedPos_25> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <iSelectedPos_26> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <iSelectedPos_43> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <iSelectedPos_44> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <iSelectedPos_45> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <iSelectedPos_46> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <iSelectedPos_47> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <iSelectedPos_48> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <iSelectedPos_49> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <iSelectedPos_50> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <iSelectedPos_51> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <iSelectedPos_52> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <iSelectedPos_53> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <iSelectedPos_54> of sequential type is unconnected in block <cmp_mem_interface>.
WARNING:Xst:2677 - Node <irq_src_reg_15> of sequential type is unconnected in block <cmp_irq_regs>.
WARNING:Xst:2677 - Node <irq_src_reg_16> of sequential type is unconnected in block <cmp_irq_regs>.
WARNING:Xst:2677 - Node <irq_src_reg_17> of sequential type is unconnected in block <cmp_irq_regs>.
WARNING:Xst:2677 - Node <irq_src_reg_18> of sequential type is unconnected in block <cmp_irq_regs>.
WARNING:Xst:2677 - Node <irq_src_reg_19> of sequential type is unconnected in block <cmp_irq_regs>.
WARNING:Xst:2677 - Node <irq_src_reg_20> of sequential type is unconnected in block <cmp_irq_regs>.
WARNING:Xst:2677 - Node <irq_src_reg_21> of sequential type is unconnected in block <cmp_irq_regs>.
WARNING:Xst:2677 - Node <irq_src_reg_22> of sequential type is unconnected in block <cmp_irq_regs>.
WARNING:Xst:2677 - Node <irq_src_reg_23> of sequential type is unconnected in block <cmp_irq_regs>.
WARNING:Xst:2677 - Node <irq_src_reg_24> of sequential type is unconnected in block <cmp_irq_regs>.
WARNING:Xst:2677 - Node <irq_src_reg_25> of sequential type is unconnected in block <cmp_irq_regs>.
WARNING:Xst:2677 - Node <irq_src_reg_26> of sequential type is unconnected in block <cmp_irq_regs>.
WARNING:Xst:2677 - Node <irq_src_reg_27> of sequential type is unconnected in block <cmp_irq_regs>.
WARNING:Xst:2677 - Node <irq_src_reg_28> of sequential type is unconnected in block <cmp_irq_regs>.
WARNING:Xst:2677 - Node <irq_src_reg_29> of sequential type is unconnected in block <cmp_irq_regs>.
WARNING:Xst:2677 - Node <irq_src_reg_30> of sequential type is unconnected in block <cmp_irq_regs>.
WARNING:Xst:2677 - Node <irq_src_reg_31> of sequential type is unconnected in block <cmp_irq_regs>.
WARNING:Xst:2404 -  FFs/Latches <tx_buffer_encoded_30<39:37>> (without init value) have a constant value of 0 in block <mil1553_tx_serialiser>.
WARNING:Xst:2404 -  FFs/Latches <tx_buffer_encoded_25<39:37>> (without init value) have a constant value of 0 in block <mil1553_tx_serialiser>.
WARNING:Xst:2404 -  FFs/Latches <tx_buffer_encoded_26<39:37>> (without init value) have a constant value of 0 in block <mil1553_tx_serialiser>.
WARNING:Xst:2404 -  FFs/Latches <tx_buffer_encoded_31<39:37>> (without init value) have a constant value of 0 in block <mil1553_tx_serialiser>.
WARNING:Xst:2404 -  FFs/Latches <tx_buffer_encoded_32<39:37>> (without init value) have a constant value of 0 in block <mil1553_tx_serialiser>.
WARNING:Xst:2404 -  FFs/Latches <tx_buffer_encoded_28<39:37>> (without init value) have a constant value of 0 in block <mil1553_tx_serialiser>.
WARNING:Xst:2404 -  FFs/Latches <tx_buffer_encoded_27<39:37>> (without init value) have a constant value of 0 in block <mil1553_tx_serialiser>.
WARNING:Xst:2404 -  FFs/Latches <tx_buffer_encoded_29<39:37>> (without init value) have a constant value of 0 in block <mil1553_tx_serialiser>.
WARNING:Xst:2404 -  FFs/Latches <tx_buffer_encoded_1<39:37>> (without init value) have a constant value of 0 in block <mil1553_tx_serialiser>.
WARNING:Xst:2404 -  FFs/Latches <tx_buffer_encoded_2<39:37>> (without init value) have a constant value of 0 in block <mil1553_tx_serialiser>.
WARNING:Xst:2404 -  FFs/Latches <tx_buffer_encoded_3<39:37>> (without init value) have a constant value of 0 in block <mil1553_tx_serialiser>.
WARNING:Xst:2404 -  FFs/Latches <tx_buffer_encoded_4<39:37>> (without init value) have a constant value of 0 in block <mil1553_tx_serialiser>.
WARNING:Xst:2404 -  FFs/Latches <tx_buffer_encoded_6<39:37>> (without init value) have a constant value of 0 in block <mil1553_tx_serialiser>.
WARNING:Xst:2404 -  FFs/Latches <tx_buffer_encoded_5<39:37>> (without init value) have a constant value of 0 in block <mil1553_tx_serialiser>.
WARNING:Xst:2404 -  FFs/Latches <tx_buffer_encoded_7<39:37>> (without init value) have a constant value of 0 in block <mil1553_tx_serialiser>.
WARNING:Xst:2404 -  FFs/Latches <tx_buffer_encoded_8<39:37>> (without init value) have a constant value of 0 in block <mil1553_tx_serialiser>.
WARNING:Xst:2404 -  FFs/Latches <tx_buffer_encoded_9<39:37>> (without init value) have a constant value of 0 in block <mil1553_tx_serialiser>.
WARNING:Xst:2404 -  FFs/Latches <tx_buffer_encoded_10<39:37>> (without init value) have a constant value of 0 in block <mil1553_tx_serialiser>.
WARNING:Xst:2404 -  FFs/Latches <tx_buffer_encoded_11<39:37>> (without init value) have a constant value of 0 in block <mil1553_tx_serialiser>.
WARNING:Xst:2404 -  FFs/Latches <tx_buffer_encoded_12<39:37>> (without init value) have a constant value of 0 in block <mil1553_tx_serialiser>.
WARNING:Xst:2404 -  FFs/Latches <tx_buffer_encoded_14<39:37>> (without init value) have a constant value of 0 in block <mil1553_tx_serialiser>.
WARNING:Xst:2404 -  FFs/Latches <tx_buffer_encoded_13<39:37>> (without init value) have a constant value of 0 in block <mil1553_tx_serialiser>.
WARNING:Xst:2404 -  FFs/Latches <tx_buffer_encoded_20<39:37>> (without init value) have a constant value of 0 in block <mil1553_tx_serialiser>.
WARNING:Xst:2404 -  FFs/Latches <tx_buffer_encoded_15<39:37>> (without init value) have a constant value of 0 in block <mil1553_tx_serialiser>.
WARNING:Xst:2404 -  FFs/Latches <tx_buffer_encoded_21<39:37>> (without init value) have a constant value of 0 in block <mil1553_tx_serialiser>.
WARNING:Xst:2404 -  FFs/Latches <tx_buffer_encoded_22<39:37>> (without init value) have a constant value of 0 in block <mil1553_tx_serialiser>.
WARNING:Xst:2404 -  FFs/Latches <tx_buffer_encoded_16<39:37>> (without init value) have a constant value of 0 in block <mil1553_tx_serialiser>.
WARNING:Xst:2404 -  FFs/Latches <tx_buffer_encoded_17<39:37>> (without init value) have a constant value of 0 in block <mil1553_tx_serialiser>.
WARNING:Xst:2404 -  FFs/Latches <tx_buffer_encoded_23<39:37>> (without init value) have a constant value of 0 in block <mil1553_tx_serialiser>.
WARNING:Xst:2404 -  FFs/Latches <tx_buffer_encoded_18<39:37>> (without init value) have a constant value of 0 in block <mil1553_tx_serialiser>.
WARNING:Xst:2404 -  FFs/Latches <tx_buffer_encoded_19<39:37>> (without init value) have a constant value of 0 in block <mil1553_tx_serialiser>.
WARNING:Xst:2404 -  FFs/Latches <tx_buffer_encoded_24<39:37>> (without init value) have a constant value of 0 in block <mil1553_tx_serialiser>.
WARNING:Xst:2677 - Node <LAIOFF_14> of sequential type is unconnected in block <plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LAIOFF_15> of sequential type is unconnected in block <plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LAIOFF_16> of sequential type is unconnected in block <plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LAIOFF_17> of sequential type is unconnected in block <plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LAIOFF_18> of sequential type is unconnected in block <plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LAIOFF_19> of sequential type is unconnected in block <plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LAIOFF_20> of sequential type is unconnected in block <plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LAIOFF_21> of sequential type is unconnected in block <plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LAReg_14> of sequential type is unconnected in block <plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LAReg_15> of sequential type is unconnected in block <plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LAReg_16> of sequential type is unconnected in block <plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LAReg_17> of sequential type is unconnected in block <plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LAReg_18> of sequential type is unconnected in block <plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LAReg_19> of sequential type is unconnected in block <plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LAReg_20> of sequential type is unconnected in block <plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LAReg_21> of sequential type is unconnected in block <plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LARegT_14> of sequential type is unconnected in block <plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LARegT_15> of sequential type is unconnected in block <plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LARegT_16> of sequential type is unconnected in block <plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LARegT_17> of sequential type is unconnected in block <plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LARegT_18> of sequential type is unconnected in block <plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LARegT_19> of sequential type is unconnected in block <plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LARegT_20> of sequential type is unconnected in block <plx_to_mem_interface>.
WARNING:Xst:2677 - Node <LARegT_21> of sequential type is unconnected in block <plx_to_mem_interface>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 4
# Adders/Subtractors                                   : 4
 14-bit subtractor                                     : 1
 16-bit adder                                          : 1
 6-bit adder                                           : 2
# Counters                                             : 28
 10-bit down counter                                   : 1
 20-bit down counter                                   : 8
 26-bit down counter                                   : 1
 32-bit up counter                                     : 8
 4-bit updown counter                                  : 1
 5-bit down counter                                    : 2
 6-bit down counter                                    : 1
 6-bit up counter                                      : 3
 7-bit down counter                                    : 1
 7-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 3803
 Flip-Flops                                            : 3803
# Comparators                                          : 125
 14-bit comparator greatequal                          : 54
 14-bit comparator lessequal                           : 54
 16-bit comparator greatequal                          : 2
 16-bit comparator greater                             : 2
 16-bit comparator lessequal                           : 2
 6-bit comparator equal                                : 3
 6-bit comparator greatequal                           : 1
 6-bit comparator less                                 : 2
 6-bit comparator not equal                            : 1
 60-bit comparator equal                               : 1
 7-bit comparator greater                              : 1
 8-bit comparator equal                                : 1
 8-bit comparator less                                 : 1
# Multiplexers                                         : 6
 1-bit 16-to-1 multiplexer                             : 4
 40-bit 33-to-1 multiplexer                            : 1
 40-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 39
 1-bit xor16                                           : 33
 1-bit xor17                                           : 1
 1-bit xor2                                            : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <tx_buffer_encoded_0_34> (without init value) has a constant value of 0 in block <mil1553_tx_serialiser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_buffer_encoded_0_35> (without init value) has a constant value of 0 in block <mil1553_tx_serialiser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_buffer_encoded_0_36> (without init value) has a constant value of 0 in block <mil1553_tx_serialiser>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <tx_buffer_encoded_0_37> in Unit <mil1553_tx_serialiser> is equivalent to the following 98 FFs/Latches, which will be removed : <tx_buffer_encoded_0_38> <tx_buffer_encoded_0_39> <tx_buffer_encoded_30_34> <tx_buffer_encoded_30_35> <tx_buffer_encoded_30_36> <tx_buffer_encoded_25_34> <tx_buffer_encoded_25_35> <tx_buffer_encoded_25_36> <tx_buffer_encoded_32_34> <tx_buffer_encoded_32_35> <tx_buffer_encoded_32_36> <tx_buffer_encoded_26_34> <tx_buffer_encoded_26_35> <tx_buffer_encoded_26_36> <tx_buffer_encoded_31_34> <tx_buffer_encoded_31_35> <tx_buffer_encoded_31_36> <tx_buffer_encoded_28_34> <tx_buffer_encoded_28_35> <tx_buffer_encoded_28_36> <tx_buffer_encoded_27_34> <tx_buffer_encoded_27_35> <tx_buffer_encoded_27_36> <tx_buffer_encoded_2_34> <tx_buffer_encoded_2_35> <tx_buffer_encoded_2_36> <tx_buffer_encoded_29_34> <tx_buffer_encoded_29_35> <tx_buffer_encoded_29_36> <tx_buffer_encoded_1_34> <tx_buffer_encoded_1_35> <tx_buffer_encoded_1_36> <tx_buffer_encoded_3_34>
   <tx_buffer_encoded_3_35> <tx_buffer_encoded_3_36> <tx_buffer_encoded_4_34> <tx_buffer_encoded_4_35> <tx_buffer_encoded_4_36> <tx_buffer_encoded_7_34> <tx_buffer_encoded_7_35> <tx_buffer_encoded_7_36> <tx_buffer_encoded_6_34> <tx_buffer_encoded_6_35> <tx_buffer_encoded_6_36> <tx_buffer_encoded_5_34> <tx_buffer_encoded_5_35> <tx_buffer_encoded_5_36> <tx_buffer_encoded_8_34> <tx_buffer_encoded_8_35> <tx_buffer_encoded_8_36> <tx_buffer_encoded_9_34> <tx_buffer_encoded_9_35> <tx_buffer_encoded_9_36> <tx_buffer_encoded_12_34> <tx_buffer_encoded_12_35> <tx_buffer_encoded_12_36> <tx_buffer_encoded_10_34> <tx_buffer_encoded_10_35> <tx_buffer_encoded_10_36> <tx_buffer_encoded_11_34> <tx_buffer_encoded_11_35> <tx_buffer_encoded_11_36> <tx_buffer_encoded_14_34> <tx_buffer_encoded_14_35> <tx_buffer_encoded_14_36> <tx_buffer_encoded_13_34> <tx_buffer_encoded_13_35> <tx_buffer_encoded_13_36> <tx_buffer_encoded_21_34> <tx_buffer_encoded_21_35> <tx_buffer_encoded_21_36> <tx_buffer_encoded_20_34> <tx_buffer_encoded_20_35>
   <tx_buffer_encoded_20_36> <tx_buffer_encoded_15_34> <tx_buffer_encoded_15_35> <tx_buffer_encoded_15_36> <tx_buffer_encoded_22_34> <tx_buffer_encoded_22_35> <tx_buffer_encoded_22_36> <tx_buffer_encoded_16_34> <tx_buffer_encoded_16_35> <tx_buffer_encoded_16_36> <tx_buffer_encoded_18_34> <tx_buffer_encoded_18_35> <tx_buffer_encoded_18_36> <tx_buffer_encoded_17_34> <tx_buffer_encoded_17_35> <tx_buffer_encoded_17_36> <tx_buffer_encoded_23_34> <tx_buffer_encoded_23_35> <tx_buffer_encoded_23_36> <tx_buffer_encoded_19_34> <tx_buffer_encoded_19_35> <tx_buffer_encoded_19_36> <tx_buffer_encoded_24_34> <tx_buffer_encoded_24_35> <tx_buffer_encoded_24_36> 
INFO:Xst:2261 - The FF/Latch <tr_flag> in Unit <mil1553_tx_serialiser> is equivalent to the following FF/Latch, which will be removed : <tx_buffer_encoded_0_23> 
WARNING:Xst:1710 - FF/Latch <irq_src_reg_31> (without init value) has a constant value of 0 in block <irq_regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_src_reg_30> (without init value) has a constant value of 0 in block <irq_regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_src_reg_29> (without init value) has a constant value of 0 in block <irq_regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_src_reg_28> (without init value) has a constant value of 0 in block <irq_regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_src_reg_27> (without init value) has a constant value of 0 in block <irq_regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_src_reg_26> (without init value) has a constant value of 0 in block <irq_regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_src_reg_25> (without init value) has a constant value of 0 in block <irq_regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_src_reg_24> (without init value) has a constant value of 0 in block <irq_regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_src_reg_23> (without init value) has a constant value of 0 in block <irq_regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_src_reg_22> (without init value) has a constant value of 0 in block <irq_regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_src_reg_21> (without init value) has a constant value of 0 in block <irq_regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_src_reg_20> (without init value) has a constant value of 0 in block <irq_regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_src_reg_19> (without init value) has a constant value of 0 in block <irq_regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_src_reg_18> (without init value) has a constant value of 0 in block <irq_regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_src_reg_17> (without init value) has a constant value of 0 in block <irq_regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_src_reg_16> (without init value) has a constant value of 0 in block <irq_regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_src_reg_15> (without init value) has a constant value of 0 in block <irq_regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_src_reg_14> (without init value) has a constant value of 0 in block <irq_regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_src_reg_13> (without init value) has a constant value of 0 in block <irq_regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_src_reg_12> (without init value) has a constant value of 0 in block <irq_regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_src_reg_11> (without init value) has a constant value of 0 in block <irq_regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_src_reg_10> (without init value) has a constant value of 0 in block <irq_regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_src_reg_9> (without init value) has a constant value of 0 in block <irq_regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_src_reg_8> (without init value) has a constant value of 0 in block <irq_regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_src_reg_7> (without init value) has a constant value of 0 in block <irq_regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_src_reg_6> (without init value) has a constant value of 0 in block <irq_regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_src_reg_5> (without init value) has a constant value of 0 in block <irq_regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_src_reg_4> (without init value) has a constant value of 0 in block <irq_regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_src_reg_3> (without init value) has a constant value of 0 in block <irq_regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_src_reg_2> (without init value) has a constant value of 0 in block <irq_regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_src_reg_1> (without init value) has a constant value of 0 in block <irq_regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_one_wire_ds1822/iIdRead> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_one_wire_ds1822/IdRead> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_one_wire_ds1822/IdOk> of sequential type is unconnected in block <cbmia_top>.

Optimizing unit <cbmia_top> ...

Optimizing unit <monostable_1> ...

Optimizing unit <irq_regs> ...

Optimizing unit <monostable_2> ...

Optimizing unit <mem_interface_mux_1> ...

Optimizing unit <mem_interface_mux_2> ...

Optimizing unit <mil1553_tx_serialiser> ...
INFO:Xst:2261 - The FF/Latch <nb_word_to_send_4> in Unit <mil1553_tx_serialiser> is equivalent to the following FF/Latch, which will be removed : <tx_buffer_encoded_0_11> 
INFO:Xst:2261 - The FF/Latch <nb_word_to_send_1> in Unit <mil1553_tx_serialiser> is equivalent to the following FF/Latch, which will be removed : <tx_buffer_encoded_0_5> 
INFO:Xst:2261 - The FF/Latch <nb_word_to_send_0> in Unit <mil1553_tx_serialiser> is equivalent to the following FF/Latch, which will be removed : <tx_buffer_encoded_0_3> 
INFO:Xst:2261 - The FF/Latch <nb_word_to_send_3> in Unit <mil1553_tx_serialiser> is equivalent to the following FF/Latch, which will be removed : <tx_buffer_encoded_0_9> 
INFO:Xst:2261 - The FF/Latch <nb_word_to_send_2> in Unit <mil1553_tx_serialiser> is equivalent to the following FF/Latch, which will be removed : <tx_buffer_encoded_0_7> 
INFO:Xst:2261 - The FF/Latch <nb_word_to_send_4> in Unit <mil1553_tx_serialiser> is equivalent to the following FF/Latch, which will be removed : <tx_buffer_encoded_0_11> 
INFO:Xst:2261 - The FF/Latch <nb_word_to_send_1> in Unit <mil1553_tx_serialiser> is equivalent to the following FF/Latch, which will be removed : <tx_buffer_encoded_0_5> 
INFO:Xst:2261 - The FF/Latch <nb_word_to_send_0> in Unit <mil1553_tx_serialiser> is equivalent to the following FF/Latch, which will be removed : <tx_buffer_encoded_0_3> 
INFO:Xst:2261 - The FF/Latch <nb_word_to_send_3> in Unit <mil1553_tx_serialiser> is equivalent to the following FF/Latch, which will be removed : <tx_buffer_encoded_0_9> 
INFO:Xst:2261 - The FF/Latch <nb_word_to_send_2> in Unit <mil1553_tx_serialiser> is equivalent to the following FF/Latch, which will be removed : <tx_buffer_encoded_0_7> 

Optimizing unit <mil1553_rx_deglitcher> ...

Optimizing unit <mem_interface> ...

Optimizing unit <mil1553_rx_clk> ...

Optimizing unit <mil1553_rx_deserialiser> ...
WARNING:Xst:1710 - FF/Latch <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosHR_0> (without init value) has a constant value of 0 in block <cbmia_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosHR_1> (without init value) has a constant value of 0 in block <cbmia_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosHR_4> (without init value) has a constant value of 0 in block <cbmia_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosHR_8> (without init value) has a constant value of 0 in block <cbmia_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_27> (without init value) has a constant value of 0 in block <cbmia_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_28> (without init value) has a constant value of 0 in block <cbmia_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_29> (without init value) has a constant value of 0 in block <cbmia_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_30> (without init value) has a constant value of 0 in block <cbmia_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_31> (without init value) has a constant value of 0 in block <cbmia_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_32> (without init value) has a constant value of 0 in block <cbmia_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_33> (without init value) has a constant value of 0 in block <cbmia_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_34> (without init value) has a constant value of 0 in block <cbmia_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_35> (without init value) has a constant value of 0 in block <cbmia_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_36> (without init value) has a constant value of 0 in block <cbmia_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_37> (without init value) has a constant value of 0 in block <cbmia_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_38> (without init value) has a constant value of 0 in block <cbmia_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_39> (without init value) has a constant value of 0 in block <cbmia_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_40> (without init value) has a constant value of 0 in block <cbmia_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_41> (without init value) has a constant value of 0 in block <cbmia_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_42> (without init value) has a constant value of 0 in block <cbmia_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addOffSet_13> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addOffSet_12> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addOffSet_11> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addOffSet_10> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addOffSet_9> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addOffSet_8> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addOffSet_7> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addOffSet_6> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addOffSet_5> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addOffSet_4> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addOffSet_3> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addOffSet_2> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addOffSet_1> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addOffSet_0> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/thisIsHR> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_54> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_53> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_52> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_51> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_50> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_49> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_48> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_47> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_46> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_45> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_44> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_43> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_26> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_25> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_24> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_23> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_22> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_21> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_20> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_19> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_18> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_17> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_16> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_15> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_14> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_13> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_12> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_11> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_10> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_9> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_7> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_6> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_5> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_3> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosLR_2> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosHR_54> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosHR_53> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosHR_52> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosHR_51> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosHR_50> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosHR_49> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosHR_48> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosHR_47> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosHR_46> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosHR_45> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosHR_44> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosHR_43> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosHR_26> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosHR_25> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosHR_24> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosHR_23> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosHR_22> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosHR_21> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosHR_20> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosHR_19> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosHR_18> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosHR_17> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosHR_16> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosHR_15> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosHR_14> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosHR_13> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosHR_12> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosHR_11> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosHR_10> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosHR_9> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosHR_7> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosHR_6> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosHR_5> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosHR_3> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/nxSelectedPosHR_2> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addLLR_13> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addLLR_12> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addLLR_11> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addLLR_10> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addLLR_9> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addLLR_8> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addLLR_7> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addLLR_6> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addLLR_5> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addLLR_4> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addLLR_3> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addLLR_2> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addLLR_1> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addLLR_0> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addLHR_13> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addLHR_12> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addLHR_11> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addLHR_10> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addLHR_9> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addLHR_8> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addLHR_7> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addLHR_6> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addLHR_5> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addLHR_4> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addLHR_3> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addLHR_2> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addLHR_1> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/addLHR_0> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/iSelectedPos_54> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/iSelectedPos_53> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/iSelectedPos_52> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/iSelectedPos_51> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/iSelectedPos_50> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/iSelectedPos_49> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/iSelectedPos_48> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/iSelectedPos_47> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/iSelectedPos_46> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/iSelectedPos_45> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/iSelectedPos_44> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/iSelectedPos_43> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/iSelectedPos_26> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/iSelectedPos_25> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/iSelectedPos_24> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/iSelectedPos_23> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/iSelectedPos_22> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/iSelectedPos_21> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/iSelectedPos_20> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/iSelectedPos_19> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/iSelectedPos_18> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/iSelectedPos_17> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/iSelectedPos_16> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/iSelectedPos_15> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/iSelectedPos_14> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/iSelectedPos_13> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/iSelectedPos_12> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/iSelectedPos_11> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/iSelectedPos_10> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/iSelectedPos_9> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/iSelectedPos_7> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/iSelectedPos_6> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/iSelectedPos_5> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/iSelectedPos_3> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/iSelectedPos_2> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/intAddDelayed_13> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/intAddDelayed_12> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/intAddDelayed_11> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/intAddDelayed_10> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/intAddDelayed_9> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/intAddDelayed_8> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/intAddDelayed_7> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/intAddDelayed_6> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/intAddDelayed_5> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/intAddDelayed_4> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/intAddDelayed_3> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/intAddDelayed_2> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/intAddDelayed_1> of sequential type is unconnected in block <cbmia_top>.
WARNING:Xst:2677 - Node <cmp_mil1553_core/cmp_mem_interface/intAddDelayed_0> of sequential type is unconnected in block <cbmia_top>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <cmp_mil1553_core/cmp_mil1553_rx/cmp_mil1553_rx_deglitcher/rxd_filt_d1> in Unit <cbmia_top> is equivalent to the following FF/Latch, which will be removed : <cmp_mil1553_core/cmp_mil1553_rx/cmp_mil1553_rx_deserialiser/rxd_hist_0> 
Found area constraint ratio of 100 (+ 5) on block cbmia_top, actual ratio is 28.
FlipFlop cmp_mil1553_core/cmp_mil1553_tx/cmp_mil1553_serialiser/word_cnt_0 has been replicated 1 time(s)
FlipFlop cmp_plx_to_mem_interface/LAReg_0 has been replicated 4 time(s)
FlipFlop cmp_plx_to_mem_interface/LAReg_1 has been replicated 5 time(s)
FlipFlop cmp_plx_to_mem_interface/LAReg_10 has been replicated 2 time(s)
FlipFlop cmp_plx_to_mem_interface/LAReg_11 has been replicated 3 time(s)
FlipFlop cmp_plx_to_mem_interface/LAReg_12 has been replicated 4 time(s)
FlipFlop cmp_plx_to_mem_interface/LAReg_13 has been replicated 7 time(s)
FlipFlop cmp_plx_to_mem_interface/LAReg_2 has been replicated 5 time(s)
FlipFlop cmp_plx_to_mem_interface/LAReg_3 has been replicated 4 time(s)
FlipFlop cmp_plx_to_mem_interface/LAReg_4 has been replicated 6 time(s)
FlipFlop cmp_plx_to_mem_interface/LAReg_5 has been replicated 6 time(s)
FlipFlop cmp_plx_to_mem_interface/LAReg_6 has been replicated 5 time(s)
FlipFlop cmp_plx_to_mem_interface/LAReg_7 has been replicated 6 time(s)
FlipFlop cmp_plx_to_mem_interface/LAReg_8 has been replicated 5 time(s)
FlipFlop cmp_plx_to_mem_interface/LAReg_9 has been replicated 5 time(s)

Final Macro Processing ...

Processing Unit <cbmia_top> :
	Found 2-bit shift register for signal <pwr_rst_sync_n_1>.
Unit <cbmia_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4072
 Flip-Flops                                            : 4072
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : cbmia_top.ngr
Top Level Output File Name         : cbmia_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 169

Cell Usage :
# BELS                             : 7434
#      GND                         : 1
#      INV                         : 846
#      LUT1                        : 389
#      LUT2                        : 250
#      LUT2_D                      : 40
#      LUT2_L                      : 26
#      LUT3                        : 1105
#      LUT3_D                      : 29
#      LUT3_L                      : 113
#      LUT4                        : 1845
#      LUT4_D                      : 125
#      LUT4_L                      : 420
#      MUXCY                       : 1081
#      MUXF5                       : 437
#      MUXF6                       : 144
#      MUXF7                       : 72
#      MUXF8                       : 34
#      VCC                         : 1
#      XORCY                       : 476
# FlipFlops/Latches                : 4073
#      FD                          : 3
#      FDE                         : 64
#      FDR                         : 206
#      FDRE                        : 3556
#      FDRS                        : 91
#      FDRSE                       : 113
#      FDS                         : 6
#      FDSE                        : 34
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 111
#      IBUF                        : 18
#      IBUFG                       : 1
#      IOBUF                       : 33
#      OBUF                        : 59
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1500fg456-4 

 Number of Slices:                     3932  out of  13312    29%  
 Number of Slice Flip Flops:           4073  out of  26624    15%  
 Number of 4 input LUTs:               5189  out of  26624    19%  
    Number used as logic:              5188
    Number used as Shift registers:       1
 Number of IOs:                         169
 Number of bonded IOBs:                 111  out of    333    33%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_i                              | IBUFG+BUFG             | 4074  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 15.693ns (Maximum Frequency: 63.723MHz)
   Minimum input arrival time before clock: 2.883ns
   Maximum output required time after clock: 16.602ns
   Maximum combinational path delay: 9.850ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_i'
  Clock period: 15.693ns (frequency: 63.723MHz)
  Total number of paths / destination ports: 318323 / 11963
-------------------------------------------------------------------------
Delay:               15.693ns (Levels of Logic = 13)
  Source:            cmp_plx_to_mem_interface/LAReg_1_3 (FF)
  Destination:       cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_8 (FF)
  Source Clock:      clk_i rising
  Destination Clock: clk_i rising

  Data Path: cmp_plx_to_mem_interface/LAReg_1_3 to cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            18   0.720   1.756  cmp_plx_to_mem_interface/LAReg_1_3 (cmp_plx_to_mem_interface/LAReg_1_3)
     LUT1:I0->O            1   0.551   0.000  cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_ge0000_cy<0>_21_rt (cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_ge0000_cy<0>_21_rt)
     MUXCY:S->O            1   0.500   0.000  cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_ge0000_cy<0>_21 (cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_ge0000_cy<0>22)
     MUXCY:CI->O           1   0.064   0.000  cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_ge0000_cy<1>_21 (cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_ge0000_cy<1>22)
     MUXCY:CI->O           1   0.064   0.000  cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_ge0000_cy<2>_21 (cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_ge0000_cy<2>22)
     MUXCY:CI->O           1   0.064   0.000  cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_ge0000_cy<3>_21 (cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_ge0000_cy<3>20)
     MUXCY:CI->O          40   0.303   2.238  cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_ge0000_cy<4>_19 (cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Sel_52_cmp_ge0023)
     LUT2:I0->O            9   0.551   1.150  cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut_and00221 (cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut_and0022)
     LUT4:I3->O            1   0.551   0.827  cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<8>93 (cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<8>93)
     LUT4:I3->O            1   0.551   0.827  cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<8>103 (cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<8>103)
     LUT4:I3->O            1   0.551   0.801  cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<8>129 (cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<8>129)
     MUXF5:S->O            1   0.621   0.827  cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<8>162_SW0 (N487)
     LUT4:I3->O            1   0.551   0.801  cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<8>195 (cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<8>195)
     MUXF5:S->O            1   0.621   0.000  cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<8>2491 (cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<8>249)
     FDRS:D                    0.203          cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_8
    ----------------------------------------
    Total                     15.693ns (6.466ns logic, 9.227ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_i'
  Total number of paths / destination ports: 51 / 51
-------------------------------------------------------------------------
Offset:              2.883ns (Levels of Logic = 1)
  Source:            l_wr_rd_n_i (PAD)
  Destination:       cmp_plx_to_mem_interface/WrReg (FF)
  Destination Clock: clk_i rising

  Data Path: l_wr_rd_n_i to cmp_plx_to_mem_interface/WrReg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   0.821   1.859  l_wr_rd_n_i_IBUF (l_wr_rd_n_i_IBUF)
     FDS:D                     0.203          cmp_plx_to_mem_interface/WrReg
    ----------------------------------------
    Total                      2.883ns (1.024ns logic, 1.859ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_i'
  Total number of paths / destination ports: 304 / 51
-------------------------------------------------------------------------
Offset:              16.602ns (Levels of Logic = 9)
  Source:            cmp_mil1553_core/cmp_mil1553_rx/cmp_mil1553_rx_deserialiser/cmp_bit_cnt/s_counter_2 (FF)
  Destination:       test_point_o<3> (PAD)
  Source Clock:      clk_i rising

  Data Path: cmp_mil1553_core/cmp_mil1553_rx/cmp_mil1553_rx_deserialiser/cmp_bit_cnt/s_counter_2 to test_point_o<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             3   0.720   1.246  cmp_mil1553_core/cmp_mil1553_rx/cmp_mil1553_rx_deserialiser/cmp_bit_cnt/s_counter_2 (cmp_mil1553_core/cmp_mil1553_rx/cmp_mil1553_rx_deserialiser/cmp_bit_cnt/s_counter_2)
     LUT2_L:I0->LO         1   0.551   0.126  cmp_mil1553_core/cmp_mil1553_rx/cmp_mil1553_rx_deserialiser/cmp_bit_cnt/counter_is_zero_o_cmp_eq0000_SW0 (N69)
     LUT4:I3->O            8   0.551   1.151  cmp_mil1553_core/cmp_mil1553_rx/cmp_mil1553_rx_deserialiser/cmp_bit_cnt/counter_is_zero_o_cmp_eq0000 (cmp_mil1553_core/cmp_mil1553_rx/cmp_mil1553_rx_deserialiser/bit_cnt_is_zero)
     LUT4:I2->O           10   0.551   1.160  cmp_mil1553_core/cmp_mil1553_rx/cmp_mil1553_rx_deserialiser/word_ready_p1 (cmp_mil1553_core/cmp_mil1553_rx/cmp_mil1553_rx_deserialiser/word_ready_p)
     LUT4:I3->O           38   0.551   1.955  cmp_mil1553_core/cmp_mil1553_rx/cmp_mil1553_rx_deserialiser/rx_parity_error_p_o55 (cmp_mil1553_core/rx_parity_error_p)
     LUT3:I2->O            1   0.551   0.000  cmp_mil1553_core/Mmux_test_point_o<0>_62 (cmp_mil1553_core/Mmux_test_point_o<0>_62)
     MUXF5:I1->O           1   0.360   0.000  cmp_mil1553_core/Mmux_test_point_o<0>_5_f5_0 (cmp_mil1553_core/Mmux_test_point_o<0>_5_f51)
     MUXF6:I1->O           1   0.342   0.000  cmp_mil1553_core/Mmux_test_point_o<0>_4_f6 (cmp_mil1553_core/Mmux_test_point_o<0>_4_f6)
     MUXF7:I0->O           1   0.342   0.801  cmp_mil1553_core/Mmux_test_point_o<0>_2_f7 (test_point_o_0_OBUF)
     OBUF:I->O                 5.644          test_point_o_0_OBUF (test_point_o<0>)
    ----------------------------------------
    Total                     16.602ns (10.163ns logic, 6.439ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 36 / 36
-------------------------------------------------------------------------
Delay:               9.850ns (Levels of Logic = 6)
  Source:            mil1553_rxd_a_i (PAD)
  Destination:       test_point_o<3> (PAD)

  Data Path: mil1553_rxd_a_i to test_point_o<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.821   0.989  mil1553_rxd_a_i_IBUF (mil1553_rxd_a_i_IBUF)
     LUT3:I2->O            1   0.551   0.000  cmp_mil1553_core/Mmux_test_point_o<0>_72 (cmp_mil1553_core/Mmux_test_point_o<0>_72)
     MUXF5:I1->O           1   0.360   0.000  cmp_mil1553_core/Mmux_test_point_o<0>_6_f5 (cmp_mil1553_core/Mmux_test_point_o<0>_6_f5)
     MUXF6:I0->O           1   0.342   0.000  cmp_mil1553_core/Mmux_test_point_o<0>_4_f6 (cmp_mil1553_core/Mmux_test_point_o<0>_4_f6)
     MUXF7:I0->O           1   0.342   0.801  cmp_mil1553_core/Mmux_test_point_o<0>_2_f7 (test_point_o_0_OBUF)
     OBUF:I->O                 5.644          test_point_o_0_OBUF (test_point_o<0>)
    ----------------------------------------
    Total                      9.850ns (8.060ns logic, 1.790ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================


Total REAL time to Xst completion: 83.00 secs
Total CPU time to Xst completion: 82.39 secs
 
--> 


Total memory usage is 253276 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  533 (   0 filtered)
Number of infos    :   54 (   0 filtered)

