Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov  7 23:14:43 2025
| Host         : DESKTOP-LT7QO6N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 350 register/latch pins with no clock driven by root clock pin: clk_1kHz_gen/output_clock_reg/Q (HIGH)

 There are 485 register/latch pins with no clock driven by root clock pin: clk_6p25MHz_gen/output_clock_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: first_display/FSM_onehot_state_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1815 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.771        0.000                      0                  130        0.117        0.000                      0                  130        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.771        0.000                      0                  130        0.117        0.000                      0                  130        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 clk_1kHz_gen/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.828ns (17.865%)  route 3.807ns (82.135%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X32Y45         FDRE                                         r  clk_1kHz_gen/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_1kHz_gen/COUNT_reg[8]/Q
                         net (fo=3, routed)           1.114     6.656    clk_1kHz_gen/COUNT_reg[8]
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124     6.780 r  clk_1kHz_gen/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.633     7.413    clk_1kHz_gen/COUNT[0]_i_9__0_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.537 r  clk_1kHz_gen/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.508     8.045    clk_1kHz_gen/COUNT[0]_i_4__0_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.169 r  clk_1kHz_gen/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.552     9.721    clk_1kHz_gen/COUNT[0]_i_1__0_n_0
    SLICE_X32Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[28]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    clk_1kHz_gen/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.721    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 clk_1kHz_gen/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.828ns (17.865%)  route 3.807ns (82.135%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X32Y45         FDRE                                         r  clk_1kHz_gen/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_1kHz_gen/COUNT_reg[8]/Q
                         net (fo=3, routed)           1.114     6.656    clk_1kHz_gen/COUNT_reg[8]
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124     6.780 r  clk_1kHz_gen/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.633     7.413    clk_1kHz_gen/COUNT[0]_i_9__0_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.537 r  clk_1kHz_gen/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.508     8.045    clk_1kHz_gen/COUNT[0]_i_4__0_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.169 r  clk_1kHz_gen/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.552     9.721    clk_1kHz_gen/COUNT[0]_i_1__0_n_0
    SLICE_X32Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[29]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    clk_1kHz_gen/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.721    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 clk_1kHz_gen/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.828ns (17.865%)  route 3.807ns (82.135%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X32Y45         FDRE                                         r  clk_1kHz_gen/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_1kHz_gen/COUNT_reg[8]/Q
                         net (fo=3, routed)           1.114     6.656    clk_1kHz_gen/COUNT_reg[8]
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124     6.780 r  clk_1kHz_gen/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.633     7.413    clk_1kHz_gen/COUNT[0]_i_9__0_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.537 r  clk_1kHz_gen/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.508     8.045    clk_1kHz_gen/COUNT[0]_i_4__0_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.169 r  clk_1kHz_gen/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.552     9.721    clk_1kHz_gen/COUNT[0]_i_1__0_n_0
    SLICE_X32Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[30]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    clk_1kHz_gen/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.721    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 clk_1kHz_gen/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.828ns (17.865%)  route 3.807ns (82.135%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X32Y45         FDRE                                         r  clk_1kHz_gen/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_1kHz_gen/COUNT_reg[8]/Q
                         net (fo=3, routed)           1.114     6.656    clk_1kHz_gen/COUNT_reg[8]
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124     6.780 r  clk_1kHz_gen/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.633     7.413    clk_1kHz_gen/COUNT[0]_i_9__0_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.537 r  clk_1kHz_gen/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.508     8.045    clk_1kHz_gen/COUNT[0]_i_4__0_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.169 r  clk_1kHz_gen/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.552     9.721    clk_1kHz_gen/COUNT[0]_i_1__0_n_0
    SLICE_X32Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[31]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    clk_1kHz_gen/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.721    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             5.168ns  (required time - arrival time)
  Source:                 clk_1kHz_gen/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 0.828ns (19.064%)  route 3.515ns (80.936%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X32Y45         FDRE                                         r  clk_1kHz_gen/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_1kHz_gen/COUNT_reg[8]/Q
                         net (fo=3, routed)           1.114     6.656    clk_1kHz_gen/COUNT_reg[8]
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124     6.780 r  clk_1kHz_gen/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.633     7.413    clk_1kHz_gen/COUNT[0]_i_9__0_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.537 r  clk_1kHz_gen/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.508     8.045    clk_1kHz_gen/COUNT[0]_i_4__0_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.169 r  clk_1kHz_gen/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.260     9.429    clk_1kHz_gen/COUNT[0]_i_1__0_n_0
    SLICE_X32Y49         FDRE                                         r  clk_1kHz_gen/COUNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.446    14.787    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  clk_1kHz_gen/COUNT_reg[24]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    clk_1kHz_gen/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  5.168    

Slack (MET) :             5.168ns  (required time - arrival time)
  Source:                 clk_1kHz_gen/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 0.828ns (19.064%)  route 3.515ns (80.936%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X32Y45         FDRE                                         r  clk_1kHz_gen/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_1kHz_gen/COUNT_reg[8]/Q
                         net (fo=3, routed)           1.114     6.656    clk_1kHz_gen/COUNT_reg[8]
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124     6.780 r  clk_1kHz_gen/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.633     7.413    clk_1kHz_gen/COUNT[0]_i_9__0_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.537 r  clk_1kHz_gen/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.508     8.045    clk_1kHz_gen/COUNT[0]_i_4__0_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.169 r  clk_1kHz_gen/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.260     9.429    clk_1kHz_gen/COUNT[0]_i_1__0_n_0
    SLICE_X32Y49         FDRE                                         r  clk_1kHz_gen/COUNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.446    14.787    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  clk_1kHz_gen/COUNT_reg[25]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    clk_1kHz_gen/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  5.168    

Slack (MET) :             5.168ns  (required time - arrival time)
  Source:                 clk_1kHz_gen/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 0.828ns (19.064%)  route 3.515ns (80.936%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X32Y45         FDRE                                         r  clk_1kHz_gen/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_1kHz_gen/COUNT_reg[8]/Q
                         net (fo=3, routed)           1.114     6.656    clk_1kHz_gen/COUNT_reg[8]
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124     6.780 r  clk_1kHz_gen/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.633     7.413    clk_1kHz_gen/COUNT[0]_i_9__0_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.537 r  clk_1kHz_gen/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.508     8.045    clk_1kHz_gen/COUNT[0]_i_4__0_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.169 r  clk_1kHz_gen/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.260     9.429    clk_1kHz_gen/COUNT[0]_i_1__0_n_0
    SLICE_X32Y49         FDRE                                         r  clk_1kHz_gen/COUNT_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.446    14.787    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  clk_1kHz_gen/COUNT_reg[26]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    clk_1kHz_gen/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  5.168    

Slack (MET) :             5.168ns  (required time - arrival time)
  Source:                 clk_1kHz_gen/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 0.828ns (19.064%)  route 3.515ns (80.936%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X32Y45         FDRE                                         r  clk_1kHz_gen/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_1kHz_gen/COUNT_reg[8]/Q
                         net (fo=3, routed)           1.114     6.656    clk_1kHz_gen/COUNT_reg[8]
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124     6.780 r  clk_1kHz_gen/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.633     7.413    clk_1kHz_gen/COUNT[0]_i_9__0_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.537 r  clk_1kHz_gen/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.508     8.045    clk_1kHz_gen/COUNT[0]_i_4__0_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.169 r  clk_1kHz_gen/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.260     9.429    clk_1kHz_gen/COUNT[0]_i_1__0_n_0
    SLICE_X32Y49         FDRE                                         r  clk_1kHz_gen/COUNT_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.446    14.787    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  clk_1kHz_gen/COUNT_reg[27]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    clk_1kHz_gen/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  5.168    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 clk_1kHz_gen/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 0.828ns (19.739%)  route 3.367ns (80.261%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X32Y45         FDRE                                         r  clk_1kHz_gen/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_1kHz_gen/COUNT_reg[8]/Q
                         net (fo=3, routed)           1.114     6.656    clk_1kHz_gen/COUNT_reg[8]
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124     6.780 r  clk_1kHz_gen/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.633     7.413    clk_1kHz_gen/COUNT[0]_i_9__0_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.537 r  clk_1kHz_gen/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.508     8.045    clk_1kHz_gen/COUNT[0]_i_4__0_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.169 r  clk_1kHz_gen/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.112     9.281    clk_1kHz_gen/COUNT[0]_i_1__0_n_0
    SLICE_X32Y48         FDRE                                         r  clk_1kHz_gen/COUNT_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.446    14.787    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  clk_1kHz_gen/COUNT_reg[20]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    clk_1kHz_gen/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.281    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 clk_1kHz_gen/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 0.828ns (19.739%)  route 3.367ns (80.261%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X32Y45         FDRE                                         r  clk_1kHz_gen/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_1kHz_gen/COUNT_reg[8]/Q
                         net (fo=3, routed)           1.114     6.656    clk_1kHz_gen/COUNT_reg[8]
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124     6.780 r  clk_1kHz_gen/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.633     7.413    clk_1kHz_gen/COUNT[0]_i_9__0_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.537 r  clk_1kHz_gen/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.508     8.045    clk_1kHz_gen/COUNT[0]_i_4__0_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.169 r  clk_1kHz_gen/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.112     9.281    clk_1kHz_gen/COUNT[0]_i_1__0_n_0
    SLICE_X32Y48         FDRE                                         r  clk_1kHz_gen/COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.446    14.787    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  clk_1kHz_gen/COUNT_reg[21]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    clk_1kHz_gen/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.281    
  -------------------------------------------------------------------
                         slack                                  5.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 clk_1kHz_gen/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  clk_1kHz_gen/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_1kHz_gen/COUNT_reg[26]/Q
                         net (fo=2, routed)           0.134     1.722    clk_1kHz_gen/COUNT_reg[26]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  clk_1kHz_gen/COUNT_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.882    clk_1kHz_gen/COUNT_reg[24]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  clk_1kHz_gen/COUNT_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.936    clk_1kHz_gen/COUNT_reg[28]_i_1__0_n_7
    SLICE_X32Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_1kHz_gen/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 clk_1kHz_gen/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  clk_1kHz_gen/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_1kHz_gen/COUNT_reg[26]/Q
                         net (fo=2, routed)           0.134     1.722    clk_1kHz_gen/COUNT_reg[26]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  clk_1kHz_gen/COUNT_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.882    clk_1kHz_gen/COUNT_reg[24]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  clk_1kHz_gen/COUNT_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.947    clk_1kHz_gen/COUNT_reg[28]_i_1__0_n_5
    SLICE_X32Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_1kHz_gen/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 clk_1kHz_gen/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  clk_1kHz_gen/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_1kHz_gen/COUNT_reg[26]/Q
                         net (fo=2, routed)           0.134     1.722    clk_1kHz_gen/COUNT_reg[26]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  clk_1kHz_gen/COUNT_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.882    clk_1kHz_gen/COUNT_reg[24]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.972 r  clk_1kHz_gen/COUNT_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.972    clk_1kHz_gen/COUNT_reg[28]_i_1__0_n_6
    SLICE_X32Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_1kHz_gen/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 clk_1kHz_gen/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  clk_1kHz_gen/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_1kHz_gen/COUNT_reg[26]/Q
                         net (fo=2, routed)           0.134     1.722    clk_1kHz_gen/COUNT_reg[26]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  clk_1kHz_gen/COUNT_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.882    clk_1kHz_gen/COUNT_reg[24]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.972 r  clk_1kHz_gen/COUNT_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.972    clk_1kHz_gen/COUNT_reg[28]_i_1__0_n_4
    SLICE_X32Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_1kHz_gen/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 clk_1kHz_gen/COUNT_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/output_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.231ns (41.116%)  route 0.331ns (58.884%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.562     1.445    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  clk_1kHz_gen/COUNT_reg[30]/Q
                         net (fo=2, routed)           0.065     1.651    clk_1kHz_gen/COUNT_reg[30]
    SLICE_X33Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.696 r  clk_1kHz_gen/COUNT[0]_i_6__0/O
                         net (fo=2, routed)           0.266     1.962    clk_1kHz_gen/COUNT[0]_i_6__0_n_0
    SLICE_X33Y46         LUT3 (Prop_lut3_I0_O)        0.045     2.007 r  clk_1kHz_gen/output_clock_i_1__0/O
                         net (fo=1, routed)           0.000     2.007    clk_1kHz_gen/output_clock_i_1__0_n_0
    SLICE_X33Y46         FDRE                                         r  clk_1kHz_gen/output_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.959    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  clk_1kHz_gen/output_clock_reg/C
                         clock pessimism             -0.244     1.715    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.091     1.806    clk_1kHz_gen/output_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 clk_6p25MHz_gen/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25MHz_gen/output_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.824%)  route 0.173ns (48.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.557     1.440    clk_6p25MHz_gen/basys_clock_IBUF_BUFG
    SLICE_X33Y65         FDRE                                         r  clk_6p25MHz_gen/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  clk_6p25MHz_gen/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.173     1.754    clk_6p25MHz_gen/COUNT_reg[0]
    SLICE_X32Y66         LUT6 (Prop_lut6_I3_O)        0.045     1.799 r  clk_6p25MHz_gen/output_clock_i_1/O
                         net (fo=1, routed)           0.000     1.799    clk_6p25MHz_gen/output_clock_i_1_n_0
    SLICE_X32Y66         FDRE                                         r  clk_6p25MHz_gen/output_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.822     1.950    clk_6p25MHz_gen/basys_clock_IBUF_BUFG
    SLICE_X32Y66         FDRE                                         r  clk_6p25MHz_gen/output_clock_reg/C
                         clock pessimism             -0.497     1.453    
    SLICE_X32Y66         FDRE (Hold_fdre_C_D)         0.091     1.544    clk_6p25MHz_gen/output_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_6p25MHz_gen/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25MHz_gen/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.555     1.438    clk_6p25MHz_gen/basys_clock_IBUF_BUFG
    SLICE_X33Y67         FDRE                                         r  clk_6p25MHz_gen/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  clk_6p25MHz_gen/COUNT_reg[11]/Q
                         net (fo=2, routed)           0.117     1.696    clk_6p25MHz_gen/COUNT_reg[11]
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  clk_6p25MHz_gen/COUNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    clk_6p25MHz_gen/COUNT_reg[8]_i_1_n_4
    SLICE_X33Y67         FDRE                                         r  clk_6p25MHz_gen/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.821     1.949    clk_6p25MHz_gen/basys_clock_IBUF_BUFG
    SLICE_X33Y67         FDRE                                         r  clk_6p25MHz_gen/COUNT_reg[11]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X33Y67         FDRE (Hold_fdre_C_D)         0.105     1.543    clk_6p25MHz_gen/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_6p25MHz_gen/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25MHz_gen/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.553     1.436    clk_6p25MHz_gen/basys_clock_IBUF_BUFG
    SLICE_X33Y69         FDRE                                         r  clk_6p25MHz_gen/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  clk_6p25MHz_gen/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.117     1.694    clk_6p25MHz_gen/COUNT_reg[19]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  clk_6p25MHz_gen/COUNT_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    clk_6p25MHz_gen/COUNT_reg[16]_i_1_n_4
    SLICE_X33Y69         FDRE                                         r  clk_6p25MHz_gen/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.819     1.947    clk_6p25MHz_gen/basys_clock_IBUF_BUFG
    SLICE_X33Y69         FDRE                                         r  clk_6p25MHz_gen/COUNT_reg[19]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X33Y69         FDRE (Hold_fdre_C_D)         0.105     1.541    clk_6p25MHz_gen/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_6p25MHz_gen/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25MHz_gen/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.551     1.434    clk_6p25MHz_gen/basys_clock_IBUF_BUFG
    SLICE_X33Y72         FDRE                                         r  clk_6p25MHz_gen/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  clk_6p25MHz_gen/COUNT_reg[31]/Q
                         net (fo=2, routed)           0.117     1.692    clk_6p25MHz_gen/COUNT_reg[31]
    SLICE_X33Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.800 r  clk_6p25MHz_gen/COUNT_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.800    clk_6p25MHz_gen/COUNT_reg[28]_i_1_n_4
    SLICE_X33Y72         FDRE                                         r  clk_6p25MHz_gen/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.816     1.944    clk_6p25MHz_gen/basys_clock_IBUF_BUFG
    SLICE_X33Y72         FDRE                                         r  clk_6p25MHz_gen/COUNT_reg[31]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X33Y72         FDRE (Hold_fdre_C_D)         0.105     1.539    clk_6p25MHz_gen/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_6p25MHz_gen/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25MHz_gen/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.552     1.435    clk_6p25MHz_gen/basys_clock_IBUF_BUFG
    SLICE_X33Y70         FDRE                                         r  clk_6p25MHz_gen/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  clk_6p25MHz_gen/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.117     1.693    clk_6p25MHz_gen/COUNT_reg[23]
    SLICE_X33Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  clk_6p25MHz_gen/COUNT_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.801    clk_6p25MHz_gen/COUNT_reg[20]_i_1_n_4
    SLICE_X33Y70         FDRE                                         r  clk_6p25MHz_gen/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.818     1.946    clk_6p25MHz_gen/basys_clock_IBUF_BUFG
    SLICE_X33Y70         FDRE                                         r  clk_6p25MHz_gen/COUNT_reg[23]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X33Y70         FDRE (Hold_fdre_C_D)         0.105     1.540    clk_6p25MHz_gen/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { basys_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  basys_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y43   clk_1kHz_gen/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y45   clk_1kHz_gen/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y45   clk_1kHz_gen/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y46   clk_1kHz_gen/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y46   clk_1kHz_gen/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y46   clk_1kHz_gen/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y46   clk_1kHz_gen/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y47   clk_1kHz_gen/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y47   clk_1kHz_gen/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y43   clk_1kHz_gen/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   clk_1kHz_gen/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   clk_1kHz_gen/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   clk_1kHz_gen/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   clk_1kHz_gen/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   clk_1kHz_gen/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   clk_1kHz_gen/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   clk_1kHz_gen/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   clk_1kHz_gen/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   clk_1kHz_gen/COUNT_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y50   clk_1kHz_gen/COUNT_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y50   clk_1kHz_gen/COUNT_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y50   clk_1kHz_gen/COUNT_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y50   clk_1kHz_gen/COUNT_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y65   clk_6p25MHz_gen/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y67   clk_6p25MHz_gen/COUNT_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y67   clk_6p25MHz_gen/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y67   clk_6p25MHz_gen/COUNT_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y67   clk_6p25MHz_gen/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y65   clk_6p25MHz_gen/COUNT_reg[1]/C



