INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/Edge_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_Detector
INFO: [VRFC 10-2458] undeclared symbol enable, assumed default net type wire [C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/Edge_Detector.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/au_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module au_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/counter_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/counter_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/reset_conditioner_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_conditioner_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/seven_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/seven_seg_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_sel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/clk_slow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_slow
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/clk_slow.v:272]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/clk_slow.v:293]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/clk_slow.v:294]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/clk_slow.v:303]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
