#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Jun  7 22:06:07 2018
# Process ID: 21515
# Current directory: /home/shmilybelon/Desktop/digital_logic/exp3_4/sd3_2/sd3_2.runs/synth_1
# Command line: vivado -log sd3_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sd3_2.tcl
# Log file: /home/shmilybelon/Desktop/digital_logic/exp3_4/sd3_2/sd3_2.runs/synth_1/sd3_2.vds
# Journal file: /home/shmilybelon/Desktop/digital_logic/exp3_4/sd3_2/sd3_2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source sd3_2.tcl -notrace
Command: synth_design -top sd3_2 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21524 
WARNING: [Synth 8-2611] redeclaration of ansi port Q1 is not allowed [/home/shmilybelon/Desktop/digital_logic/exp3_4/sd3_2/sd3_2.srcs/sources_1/new/sd3_2.v:33]
WARNING: [Synth 8-2611] redeclaration of ansi port Q2 is not allowed [/home/shmilybelon/Desktop/digital_logic/exp3_4/sd3_2/sd3_2.srcs/sources_1/new/sd3_2.v:33]
WARNING: [Synth 8-2611] redeclaration of ansi port Q3 is not allowed [/home/shmilybelon/Desktop/digital_logic/exp3_4/sd3_2/sd3_2.srcs/sources_1/new/sd3_2.v:33]
WARNING: [Synth 8-2611] redeclaration of ansi port Q4 is not allowed [/home/shmilybelon/Desktop/digital_logic/exp3_4/sd3_2/sd3_2.srcs/sources_1/new/sd3_2.v:33]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1260.012 ; gain = 83.277 ; free physical = 845 ; free virtual = 7413
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sd3_2' [/home/shmilybelon/Desktop/digital_logic/exp3_4/sd3_2/sd3_2.srcs/sources_1/new/sd3_2.v:23]
INFO: [Synth 8-638] synthesizing module 'JK' [/home/shmilybelon/Desktop/digital_logic/exp3_4/sd3_2/sd3_2.srcs/sources_1/new/JK.v:23]
INFO: [Synth 8-256] done synthesizing module 'JK' (1#1) [/home/shmilybelon/Desktop/digital_logic/exp3_4/sd3_2/sd3_2.srcs/sources_1/new/JK.v:23]
WARNING: [Synth 8-350] instance 'JK1' of module 'JK' requires 5 connections, but only 4 given [/home/shmilybelon/Desktop/digital_logic/exp3_4/sd3_2/sd3_2.srcs/sources_1/new/sd3_2.v:37]
WARNING: [Synth 8-350] instance 'JK2' of module 'JK' requires 5 connections, but only 4 given [/home/shmilybelon/Desktop/digital_logic/exp3_4/sd3_2/sd3_2.srcs/sources_1/new/sd3_2.v:38]
WARNING: [Synth 8-350] instance 'JK3' of module 'JK' requires 5 connections, but only 4 given [/home/shmilybelon/Desktop/digital_logic/exp3_4/sd3_2/sd3_2.srcs/sources_1/new/sd3_2.v:39]
INFO: [Synth 8-256] done synthesizing module 'sd3_2' (2#1) [/home/shmilybelon/Desktop/digital_logic/exp3_4/sd3_2/sd3_2.srcs/sources_1/new/sd3_2.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1285.262 ; gain = 108.527 ; free physical = 863 ; free virtual = 7431
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1285.262 ; gain = 108.527 ; free physical = 863 ; free virtual = 7431
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shmilybelon/Desktop/digital_logic/exp3_4/sd3_2/sd3_2.srcs/constrs_1/new/sd3_2_constr.xdc]
WARNING: [Vivado 12-507] No nets matched 'X_IBUF'. [/home/shmilybelon/Desktop/digital_logic/exp3_4/sd3_2/sd3_2.srcs/constrs_1/new/sd3_2_constr.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/shmilybelon/Desktop/digital_logic/exp3_4/sd3_2/sd3_2.srcs/constrs_1/new/sd3_2_constr.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/shmilybelon/Desktop/digital_logic/exp3_4/sd3_2/sd3_2.srcs/constrs_1/new/sd3_2_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/shmilybelon/Desktop/digital_logic/exp3_4/sd3_2/sd3_2.srcs/constrs_1/new/sd3_2_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sd3_2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sd3_2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1613.527 ; gain = 0.000 ; free physical = 556 ; free virtual = 7125
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 1613.527 ; gain = 436.793 ; free physical = 671 ; free virtual = 7239
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 1613.527 ; gain = 436.793 ; free physical = 671 ; free virtual = 7239
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 1613.527 ; gain = 436.793 ; free physical = 673 ; free virtual = 7241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 1613.527 ; gain = 436.793 ; free physical = 663 ; free virtual = 7232
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module JK 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 1613.527 ; gain = 436.793 ; free physical = 654 ; free virtual = 7222
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 1613.527 ; gain = 436.793 ; free physical = 531 ; free virtual = 7099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 1613.527 ; gain = 436.793 ; free physical = 531 ; free virtual = 7099
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 1621.535 ; gain = 444.801 ; free physical = 530 ; free virtual = 7098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 1621.535 ; gain = 444.801 ; free physical = 530 ; free virtual = 7098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 1621.535 ; gain = 444.801 ; free physical = 530 ; free virtual = 7098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 1621.535 ; gain = 444.801 ; free physical = 530 ; free virtual = 7098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 1621.535 ; gain = 444.801 ; free physical = 530 ; free virtual = 7098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 1621.535 ; gain = 444.801 ; free physical = 530 ; free virtual = 7098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 1621.535 ; gain = 444.801 ; free physical = 530 ; free virtual = 7098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     2|
|3     |LUT2 |     1|
|4     |LUT3 |     2|
|5     |FDRE |     4|
|6     |IBUF |     1|
|7     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    16|
|2     |  JK1    |JK     |     3|
|3     |  JK2    |JK_0   |     1|
|4     |  JK3    |JK_1   |     3|
|5     |  JK4    |JK_2   |     2|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 1621.535 ; gain = 444.801 ; free physical = 530 ; free virtual = 7098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1621.535 ; gain = 116.535 ; free physical = 582 ; free virtual = 7151
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:56 . Memory (MB): peak = 1621.543 ; gain = 444.801 ; free physical = 582 ; free virtual = 7151
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 8 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:58 . Memory (MB): peak = 1621.543 ; gain = 458.184 ; free physical = 576 ; free virtual = 7144
INFO: [Common 17-1381] The checkpoint '/home/shmilybelon/Desktop/digital_logic/exp3_4/sd3_2/sd3_2.runs/synth_1/sd3_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sd3_2_utilization_synth.rpt -pb sd3_2_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1645.547 ; gain = 0.000 ; free physical = 578 ; free virtual = 7147
INFO: [Common 17-206] Exiting Vivado at Thu Jun  7 22:07:17 2018...
