# ğŸ’»âš™ï¸ RISC-V Reference SoC Tapeout Program -- VSD
![RISC-V](https://img.shields.io/badge/RISC--V-Processor-blue?logo=risc-v&logoColor=white)
![SOC Tapeout](https://img.shields.io/badge/SoC-Tapeout-blue)
![VSD Program](https://img.shields.io/badge/VSD-Program-orange)
![Made in India](https://img.shields.io/badge/Made%20in-India-green?logo=india&logoColor=white)

## My SoC Labs Journey ğŸš€
> â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”  
> ğŸš€ **From Design to Silicon with Industry-Grade Tools** ğŸ”§  
> â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

This repo is not just code and screenshots â€” itâ€™s a record of my journey through the **VSD SoC Labs Program**.  
Iâ€™m starting from the very beginning, with no shortcuts. Every week, Iâ€™ll document what I learn, what I build, and even the mistakes I make along the way. 
Iâ€™m documenting this so future learners (and my future self) can see the growth from day 0 to the final tapeout.

---
## ğŸš€ Week 0 â€“ Setup & Tools

| Week | Task Description | Status |
|------|------------------|--------|
| 0 | ğŸ› ï¸ Tools Installation <br> Installed **Yosys**, **Icarus Verilog**, **GTKWave**, **Ngspice**, **Magic**, **OpenLANE** | âœ”ï¸ Completed |

## ğŸ†Skill-Oriented

- âœ…Developed confidence in using **Linux terminal** for tool installation & verification.
- âœ…Learned how to troubleshoot and fix installation issues.
- âœ…Prepared a stable environment for design, verification, and layout tasks in future weeks.
---
## ğŸ™ Acknowledgment

I would like to sincerely thank **IIT Gandhinagar**, the **VSD (VLSI System Design) team**, and **Kunal Ghosh sir** for creating and leading the SoC Labs Program.  
This initiative has providing a unique opportunity to learn **end-to-end SoC design** using industry-grade tools in a fully open-source environment.  

Gratitude also goes to the **open-source EDA community** for developing and maintaining powerful tools such as **Yosys, Icarus Verilog, GTKWave, Ngspice, Magic, and OpenLANE**. 
Their contributions make it possible for students and enthusiasts worldwide to explore chip design without restrictions.  

A special thanks to the VSD team for making this program **free and accessible**, breaking barriers to VLSI education and empowering learners like me to take the first steps from **RTL â†’ GDSII design flow**.  

This journey is possible only because of the combined efforts of educators, researchers, and the global open-source community.  


![IIT Gandhinagar](https://img.shields.io/badge/IIT-Gandhinagar-blue?style=for-the-badge&logo=google-scholar&logoColor=white)
![VSD](https://img.shields.io/badge/VSD-SoC%20Labs-orange?style=for-the-badge&logo=vercel&logoColor=white)
![Mentor](https://img.shields.io/badge/Mentor-Kunal%20Ghosh-red?style=for-the-badge&logo=github&logoColor=white)
![Open Source](https://img.shields.io/badge/Powered%20by-Open--Source-brightgreen?style=for-the-badge&logo=opensourceinitiative&logoColor=white)
![Free Access](https://img.shields.io/badge/100%25-Free-success?style=for-the-badge&logo=freelancer&logoColor=white)
---
## âœï¸ Author
**Desai Prathamesh Balkrishna**  
ğŸ“§ spratham1526@gmail.com  
ğŸŒ [GitHub Profile](https://github.com/Pheno-x)
