{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 03 02:24:48 2020 " "Info: Processing started: Fri Jul 03 02:24:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "CU.bdf" "" { Schematic "F:/dev/CR_CPU/CU.bdf" { { 264 16 184 280 "clock" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock register register sequencer4:inst\|counter:inst\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] sequencer4:inst\|counter:inst\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 500.0 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 500.0 MHz between source register \"sequencer4:inst\|counter:inst\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]\" and destination register \"sequencer4:inst\|counter:inst\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.680 ns + Longest register register " "Info: + Longest register to register delay is 0.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sequencer4:inst\|counter:inst\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] 1 REG LCFF_X15_Y5_N1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y5_N1; Fanout = 5; REG Node = 'sequencer4:inst\|counter:inst\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "F:/dev/CR_CPU/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns sequencer4:inst\|counter:inst\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X15_Y5_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X15_Y5_N0; Fanout = 1; COMB Node = 'sequencer4:inst\|counter:inst\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "F:/dev/CR_CPU/db/cntr_olh.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.583 ns sequencer4:inst\|counter:inst\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita1 3 COMB LCCOMB_X15_Y5_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.583 ns; Loc. = LCCOMB_X15_Y5_N2; Fanout = 1; COMB Node = 'sequencer4:inst\|counter:inst\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "F:/dev/CR_CPU/db/cntr_olh.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.680 ns sequencer4:inst\|counter:inst\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 4 REG LCFF_X15_Y5_N3 5 " "Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.680 ns; Loc. = LCFF_X15_Y5_N3; Fanout = 5; REG Node = 'sequencer4:inst\|counter:inst\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "F:/dev/CR_CPU/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 100.00 % ) " "Info: Total cell delay = 0.680 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT {} sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 {} sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.461 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CU.bdf" "" { Schematic "F:/dev/CR_CPU/CU.bdf" { { 264 16 184 280 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CU.bdf" "" { Schematic "F:/dev/CR_CPU/CU.bdf" { { 264 16 184 280 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.618 ns) 2.461 ns sequencer4:inst\|counter:inst\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 3 REG LCFF_X15_Y5_N3 5 " "Info: 3: + IC(0.646 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X15_Y5_N3; Fanout = 5; REG Node = 'sequencer4:inst\|counter:inst\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { clock~clkctrl sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "F:/dev/CR_CPU/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.81 % ) " "Info: Total cell delay = 1.472 ns ( 59.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 40.19 % ) " "Info: Total interconnect delay = 0.989 ns ( 40.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clock clock~clkctrl sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clock {} clock~combout {} clock~clkctrl {} sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.461 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CU.bdf" "" { Schematic "F:/dev/CR_CPU/CU.bdf" { { 264 16 184 280 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CU.bdf" "" { Schematic "F:/dev/CR_CPU/CU.bdf" { { 264 16 184 280 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.618 ns) 2.461 ns sequencer4:inst\|counter:inst\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] 3 REG LCFF_X15_Y5_N1 5 " "Info: 3: + IC(0.646 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X15_Y5_N1; Fanout = 5; REG Node = 'sequencer4:inst\|counter:inst\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { clock~clkctrl sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "F:/dev/CR_CPU/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.81 % ) " "Info: Total cell delay = 1.472 ns ( 59.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 40.19 % ) " "Info: Total interconnect delay = 0.989 ns ( 40.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clock clock~clkctrl sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clock {} clock~combout {} clock~clkctrl {} sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clock clock~clkctrl sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clock {} clock~combout {} clock~clkctrl {} sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clock clock~clkctrl sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clock {} clock~combout {} clock~clkctrl {} sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_olh.tdf" "" { Text "F:/dev/CR_CPU/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_olh.tdf" "" { Text "F:/dev/CR_CPU/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT {} sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 {} sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clock clock~clkctrl sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clock {} clock~combout {} clock~clkctrl {} sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clock clock~clkctrl sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clock {} clock~combout {} clock~clkctrl {} sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } {  } {  } "" } } { "db/cntr_olh.tdf" "" { Text "F:/dev/CR_CPU/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock ins_mem_clock sequencer4:inst\|counter:inst\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 7.418 ns register " "Info: tco from clock \"clock\" to destination pin \"ins_mem_clock\" through register \"sequencer4:inst\|counter:inst\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]\" is 7.418 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.461 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CU.bdf" "" { Schematic "F:/dev/CR_CPU/CU.bdf" { { 264 16 184 280 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CU.bdf" "" { Schematic "F:/dev/CR_CPU/CU.bdf" { { 264 16 184 280 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.618 ns) 2.461 ns sequencer4:inst\|counter:inst\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 3 REG LCFF_X15_Y5_N3 5 " "Info: 3: + IC(0.646 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X15_Y5_N3; Fanout = 5; REG Node = 'sequencer4:inst\|counter:inst\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { clock~clkctrl sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "F:/dev/CR_CPU/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.81 % ) " "Info: Total cell delay = 1.472 ns ( 59.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 40.19 % ) " "Info: Total interconnect delay = 0.989 ns ( 40.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clock clock~clkctrl sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clock {} clock~combout {} clock~clkctrl {} sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_olh.tdf" "" { Text "F:/dev/CR_CPU/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.863 ns + Longest register pin " "Info: + Longest register to pin delay is 4.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sequencer4:inst\|counter:inst\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 1 REG LCFF_X15_Y5_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y5_N3; Fanout = 5; REG Node = 'sequencer4:inst\|counter:inst\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "F:/dev/CR_CPU/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.366 ns) 0.640 ns sequencer4:inst\|dec24:inst5\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode1w\[2\] 2 COMB LCCOMB_X15_Y5_N20 1 " "Info: 2: + IC(0.274 ns) + CELL(0.366 ns) = 0.640 ns; Loc. = LCCOMB_X15_Y5_N20; Fanout = 1; COMB Node = 'sequencer4:inst\|dec24:inst5\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode1w\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] sequencer4:inst|dec24:inst5|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode1w[2] } "NODE_NAME" } } { "db/decode_p7f.tdf" "" { Text "F:/dev/CR_CPU/db/decode_p7f.tdf" 32 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.271 ns) + CELL(1.952 ns) 4.863 ns ins_mem_clock 3 PIN PIN_D11 0 " "Info: 3: + IC(2.271 ns) + CELL(1.952 ns) = 4.863 ns; Loc. = PIN_D11; Fanout = 0; PIN Node = 'ins_mem_clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.223 ns" { sequencer4:inst|dec24:inst5|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode1w[2] ins_mem_clock } "NODE_NAME" } } { "CU.bdf" "" { Schematic "F:/dev/CR_CPU/CU.bdf" { { 184 760 936 200 "ins_mem_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.318 ns ( 47.67 % ) " "Info: Total cell delay = 2.318 ns ( 47.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.545 ns ( 52.33 % ) " "Info: Total interconnect delay = 2.545 ns ( 52.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.863 ns" { sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] sequencer4:inst|dec24:inst5|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode1w[2] ins_mem_clock } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.863 ns" { sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} sequencer4:inst|dec24:inst5|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode1w[2] {} ins_mem_clock {} } { 0.000ns 0.274ns 2.271ns } { 0.000ns 0.366ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clock clock~clkctrl sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clock {} clock~combout {} clock~clkctrl {} sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.863 ns" { sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] sequencer4:inst|dec24:inst5|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode1w[2] ins_mem_clock } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.863 ns" { sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} sequencer4:inst|dec24:inst5|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode1w[2] {} ins_mem_clock {} } { 0.000ns 0.274ns 2.271ns } { 0.000ns 0.366ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "clock reg_mem_clock 8.370 ns Longest " "Info: Longest tpd from source pin \"clock\" to destination pin \"reg_mem_clock\" is 8.370 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CU.bdf" "" { Schematic "F:/dev/CR_CPU/CU.bdf" { { 264 16 184 280 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.557 ns) + CELL(0.228 ns) 5.639 ns inst8 2 COMB LCCOMB_X15_Y5_N10 1 " "Info: 2: + IC(4.557 ns) + CELL(0.228 ns) = 5.639 ns; Loc. = LCCOMB_X15_Y5_N10; Fanout = 1; COMB Node = 'inst8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.785 ns" { clock inst8 } "NODE_NAME" } } { "CU.bdf" "" { Schematic "F:/dev/CR_CPU/CU.bdf" { { 256 680 744 304 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(1.962 ns) 8.370 ns reg_mem_clock 3 PIN PIN_W13 0 " "Info: 3: + IC(0.769 ns) + CELL(1.962 ns) = 8.370 ns; Loc. = PIN_W13; Fanout = 0; PIN Node = 'reg_mem_clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { inst8 reg_mem_clock } "NODE_NAME" } } { "CU.bdf" "" { Schematic "F:/dev/CR_CPU/CU.bdf" { { 272 760 936 288 "reg_mem_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.044 ns ( 36.37 % ) " "Info: Total cell delay = 3.044 ns ( 36.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.326 ns ( 63.63 % ) " "Info: Total interconnect delay = 5.326 ns ( 63.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.370 ns" { clock inst8 reg_mem_clock } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.370 ns" { clock {} clock~combout {} inst8 {} reg_mem_clock {} } { 0.000ns 0.000ns 4.557ns 0.769ns } { 0.000ns 0.854ns 0.228ns 1.962ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 03 02:24:49 2020 " "Info: Processing ended: Fri Jul 03 02:24:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
