Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Nov 18 12:25:25 2024
| Host         : DESKTOP-26ONRPF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sample_control_TOP_control_sets_placed.rpt
| Design       : sample_control_TOP
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   105 |
|    Minimum number of control sets                        |   105 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   365 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   105 |
| >= 0 to < 4        |    41 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     3 |
| >= 16              |    49 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             345 |           84 |
| No           | No                    | Yes                    |              92 |           33 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |             787 |          202 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             111 |           33 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+---------------------------------------------------------------+------------------+----------------+--------------+
|                                                                     Clock Signal                                                                    |                 Enable Signal                 |                        Set/Reset Signal                       | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+---------------------------------------------------------------+------------------+----------------+--------------+
|  IX_MUX1/CLK_TO_MEM_DIST_OUT                                                                                                                        |                                               | logic_resetter/w_init0                                        |                1 |              1 |         1.00 |
| ~i_COMM_CLK_IBUF_BUFG                                                                                                                               |                                               |                                                               |                1 |              1 |         1.00 |
|  adc_ctrl1/PULSE_TRIGGER_DSCKLCNVH_PULSE_ADC_CONTROL_TO_PULSEGEN_4_OUT                                                                              |                                               | pulse_gen_4_DSC/r_done_reg_n_0                                |                1 |              1 |         1.00 |
|  adc_ctrl1/PULSE_TRIGGER_DCNVSCKL_PULSE_ADC_CONTROL_TO_PULSEGEN_3_OUT                                                                               |                                               | pulse_gen_2_CNV/r_done                                        |                1 |              1 |         1.00 |
|  adc_ctrl1/PULSE_TRIGGER_DCNVSCKL_PULSE_ADC_CONTROL_TO_PULSEGEN_3_OUT                                                                               |                                               | pulse_gen_3_DCN/r_done_reg_n_0                                |                1 |              1 |         1.00 |
|  adc_ctrl1/PULSE_TRIGGER_SPI_CLK_ADC_CONTROL_TO_PULSEGEN_1_OUT                                                                                      |                                               | pulse_gen_1_SPICLK/done                                       |                1 |              1 |         1.00 |
| ~ADC_RESAMPLER1/CE                                                                                                                                  |                                               | ADC_RESAMPLER1/r_dds_done_count_i_1_n_0                       |                1 |              1 |         1.00 |
|  ADC_RESAMPLER1/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/m_axis_data_tdata[11] |                                               |                                                               |                1 |              1 |         1.00 |
| ~ADC_RESAMPLER1/o_TRIG_ADC_OBUF                                                                                                                     |                                               | adc_ctrl1/start_acquisition_i_1_n_0                           |                1 |              1 |         1.00 |
|  MEM_DIST1/w_CLK_MDIST_TO_EMEMRW                                                                                                                    |                                               | logic_resetter/w_RUN0                                         |                1 |              1 |         1.00 |
|  IMEM/w_REGISTER_7[0]                                                                                                                               |                                               | ADC_RESAMPLER1/r_done__0                                      |                1 |              1 |         1.00 |
| ~pulse_gen_1_SPICLK/ACTIVE                                                                                                                          |                                               | adc_ctrl1/start_acquisition_i_1_n_0                           |                1 |              1 |         1.00 |
|  pulse_gen_1_SPICLK/done                                                                                                                            |                                               | adc_ctrl1/PULSE_TRIGGER_SPI_CLK_ADC_CONTROL_TO_PULSEGEN_1_OUT |                1 |              1 |         1.00 |
|  pulse_gen_1_SPICLK/o_ADC_SCK_A_OBUF                                                                                                                | adc_ctrl1/serial_data_adc_10[0]               |                                                               |                1 |              1 |         1.00 |
|  pulse_gen_1_SPICLK/o_ADC_SCK_A_OBUF                                                                                                                | adc_ctrl1/serial_data_adc_10[2]               |                                                               |                1 |              1 |         1.00 |
|  pulse_gen_1_SPICLK/o_ADC_SCK_A_OBUF                                                                                                                | adc_ctrl1/serial_data_adc_10[1]               |                                                               |                1 |              1 |         1.00 |
|  pulse_gen_1_SPICLK/o_ADC_SCK_A_OBUF                                                                                                                | adc_ctrl1/serial_data_adc_10[3]               |                                                               |                1 |              1 |         1.00 |
|  pulse_gen_1_SPICLK/o_ADC_SCK_A_OBUF                                                                                                                | adc_ctrl1/serial_data_adc_10[4]               |                                                               |                1 |              1 |         1.00 |
|  pulse_gen_1_SPICLK/o_ADC_SCK_A_OBUF                                                                                                                | adc_ctrl1/serial_data_adc_10[5]               |                                                               |                1 |              1 |         1.00 |
|  pulse_gen_1_SPICLK/o_ADC_SCK_A_OBUF                                                                                                                | adc_ctrl1/serial_data_adc_10[6]               |                                                               |                1 |              1 |         1.00 |
|  pulse_gen_1_SPICLK/o_ADC_SCK_A_OBUF                                                                                                                | adc_ctrl1/serial_data_adc_10[14]              |                                                               |                1 |              1 |         1.00 |
|  pulse_gen_1_SPICLK/o_ADC_SCK_A_OBUF                                                                                                                | adc_ctrl1/serial_data_adc_10[11]              |                                                               |                1 |              1 |         1.00 |
|  pulse_gen_1_SPICLK/o_ADC_SCK_A_OBUF                                                                                                                | adc_ctrl1/serial_data_adc_10[10]              |                                                               |                1 |              1 |         1.00 |
|  pulse_gen_1_SPICLK/o_ADC_SCK_A_OBUF                                                                                                                | adc_ctrl1/serial_data_adc_10[8]               |                                                               |                1 |              1 |         1.00 |
|  pulse_gen_1_SPICLK/o_ADC_SCK_A_OBUF                                                                                                                | adc_ctrl1/serial_data_adc_10[13]              |                                                               |                1 |              1 |         1.00 |
|  pulse_gen_1_SPICLK/o_ADC_SCK_A_OBUF                                                                                                                | adc_ctrl1/serial_data_adc_10[7]               |                                                               |                1 |              1 |         1.00 |
|  pulse_gen_1_SPICLK/o_ADC_SCK_A_OBUF                                                                                                                | adc_ctrl1/serial_data_adc_10[12]              |                                                               |                1 |              1 |         1.00 |
|  pulse_gen_1_SPICLK/o_ADC_SCK_A_OBUF                                                                                                                | adc_ctrl1/serial_data_adc_10[9]               |                                                               |                1 |              1 |         1.00 |
|  pulse_gen_1_SPICLK/o_ADC_SCK_A_OBUF                                                                                                                | adc_ctrl1/serial_data_adc_10[15]              |                                                               |                1 |              1 |         1.00 |
| ~PLL_1/inst/clk_out1                                                                                                                                |                                               |                                                               |                1 |              1 |         1.00 |
|  pulse_gen_1_SPICLK/output_state[1]                                                                                                                 |                                               | pulse_gen_1_SPICLK/done                                       |                1 |              1 |         1.00 |
| ~pulse_gen_3_DCN/w_PULSE_DCNVSCKL_PULSE_PULSEGEN_3_ACTIVE_PULSE_WIDTH_OUT_TO_ADC_CONTROL_IN                                                         |                                               | adc_ctrl1/set_spi_clk_i_1_n_0                                 |                1 |              1 |         1.00 |
| ~pulse_gen_4_DSC/w_PULSE_DSCKLCNVH_PULSE_PULSEGEN_4_ACTIVE_PULSE_WIDTH_OUT_TO_ADC_CONTROL_IN                                                        |                                               | adc_ctrl1/dsc_pulse_done_i_1_n_0                              |                1 |              1 |         1.00 |
|  PLL_1/inst/clk_out1                                                                                                                                | pulse_gen_2_CNV/r_start                       |                                                               |                1 |              1 |         1.00 |
|  PLL_1/inst/clk_out1                                                                                                                                | ext_memRW/o_nOE10_out                         | ADC_RESAMPLER1/o_resampler_DnBusy_reg_0                       |                1 |              1 |         1.00 |
|  PLL_1/inst/clk_out1                                                                                                                                | ext_memRW/o_nWE9_out                          | ext_memRW/o_nWE_i_1_n_0                                       |                1 |              1 |         1.00 |
|  PLL_1/inst/clk_out1                                                                                                                                |                                               | pulse_gen_1_SPICLK/done_i_2_n_0                               |                1 |              1 |         1.00 |
|  PLL_1/inst/clk_out1                                                                                                                                |                                               | pulse_gen_1_SPICLK/pulse_complete_reg_n_0                     |                1 |              1 |         1.00 |
|  o_CLK_IMEM_BUFG                                                                                                                                    |                                               | logic_resetter/RESET                                          |                1 |              1 |         1.00 |
|  PLL_1/inst/clk_out1                                                                                                                                | ext_memRW/o_IO_BUF_CTRL5_out                  | ext_memRW/o_IO_BUF_CTRL7_out                                  |                1 |              1 |         1.00 |
|  i_COMM_CLK_IBUF_BUFG                                                                                                                               |                                               |                                                               |                1 |              3 |         3.00 |
|  PLL_1/inst/clk_out1                                                                                                                                | MEM_DIST1/s_byte[3]_i_2_n_0                   | MEM_DIST1/p_0_in                                              |                1 |              4 |         4.00 |
|  PLL_1/inst/clk_out1                                                                                                                                |                                               | logic_resetter/RESET                                          |                2 |              4 |         2.00 |
|  PLL_1/inst/clk_out1                                                                                                                                |                                               | ext_memRW/clear                                               |                1 |              4 |         4.00 |
|  PLL_1/inst/clk_out1                                                                                                                                | PSC_1/FSM_Par_to_Ser_Conv.v_Count[3]_i_1_n_0  | PSC_1/FSM_sequential_state[3]_i_1_n_0                         |                1 |              4 |         4.00 |
|  PLL_1/inst/clk_out1                                                                                                                                | PSC_1/FSM_sequential_state[3]_i_2_n_0         | PSC_1/FSM_sequential_state[3]_i_1_n_0                         |                1 |              4 |         4.00 |
|  o_CLK_IMEM_BUFG                                                                                                                                    | IMEM/r_ADDRESS[4]_i_1_n_0                     |                                                               |                1 |              5 |         5.00 |
|  PLL_1/inst/clk_out1                                                                                                                                | ADC_RESAMPLER1/r_delay_count0                 | ADC_RESAMPLER1/r_delay_count[7]_i_1_n_0                       |                2 |              5 |         2.50 |
| ~pulse_gen_1_SPICLK/o_ADC_SCK_A_OBUF                                                                                                                |                                               | adc_ctrl1/start_acquisition_i_1_n_0                           |                1 |              6 |         6.00 |
|  PLL_1/inst/clk_out1                                                                                                                                | MEM_DIST1/w_iLoBYTE                           |                                                               |                3 |              8 |         2.67 |
|  PLL_1/inst/clk_out1                                                                                                                                | MEM_DIST1/o_DATA_EMEM[7]_i_1_n_0              |                                                               |                2 |              8 |         4.00 |
|  PLL_1/inst/clk_out1                                                                                                                                | ext_memRW/o_DATA[7]_i_1__0_n_0                |                                                               |                2 |              8 |         4.00 |
|  PLL_1/inst/clk_out1                                                                                                                                | ext_memRW/o_DATA_TO_ERAM[7]_i_1_n_0           |                                                               |                3 |              8 |         2.67 |
|  PLL_1/inst/clk_out1                                                                                                                                | pulse_gen_1_SPICLK/clk_count                  | pulse_gen_1_SPICLK/s_toggle4_out                              |                4 |             14 |         3.50 |
|  PLL_1/inst/clk_out1                                                                                                                                | pulse_gen_1_SPICLK/pulses_generated0          | pulse_gen_1_SPICLK/done0                                      |                4 |             14 |         3.50 |
|  ADC_RESAMPLER1/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/m_axis_data_tdata[11] | ADC_RESAMPLER1/r_dds_mux_enable               | ADC_RESAMPLER1/r_dds_clk_count                                |                4 |             15 |         3.75 |
|  o_CLK_IMEM_BUFG                                                                                                                                    | logic_resetter/E[0]                           | IMEM/r_ADDRESS[4]_i_1_n_0                                     |                7 |             16 |         2.29 |
|  o_CLK_IMEM_BUFG                                                                                                                                    | IMEM/RAM_reg[28]0                             |                                                               |                4 |             16 |         4.00 |
|  o_CLK_IMEM_BUFG                                                                                                                                    | IMEM/RAM_reg[4]0                              |                                                               |                3 |             16 |         5.33 |
|  o_CLK_IMEM_BUFG                                                                                                                                    | IMEM/RAM_reg[19]0                             |                                                               |                3 |             16 |         5.33 |
|  o_CLK_IMEM_BUFG                                                                                                                                    | IMEM/RAM_reg[30]0                             |                                                               |                3 |             16 |         5.33 |
|  o_CLK_IMEM_BUFG                                                                                                                                    | IMEM/RAM_reg[26]0                             |                                                               |                2 |             16 |         8.00 |
|  o_CLK_IMEM_BUFG                                                                                                                                    | IMEM/RAM[2][15]_i_1_n_0                       |                                                               |                2 |             16 |         8.00 |
|  o_CLK_IMEM_BUFG                                                                                                                                    | IMEM/RAM_reg[0]0                              |                                                               |                6 |             16 |         2.67 |
|  o_CLK_IMEM_BUFG                                                                                                                                    | IMEM/RAM[14][15]_i_1_n_0                      |                                                               |                3 |             16 |         5.33 |
|  o_CLK_IMEM_BUFG                                                                                                                                    | IMEM/RAM_reg[16]0                             |                                                               |                2 |             16 |         8.00 |
|  o_CLK_IMEM_BUFG                                                                                                                                    | IMEM/RAM_reg[22]0                             |                                                               |                4 |             16 |         4.00 |
|  o_CLK_IMEM_BUFG                                                                                                                                    | IMEM/RAM_reg[17]0                             |                                                               |                2 |             16 |         8.00 |
|  o_CLK_IMEM_BUFG                                                                                                                                    | IMEM/RAM_reg[6]0                              |                                                               |                3 |             16 |         5.33 |
|  o_CLK_IMEM_BUFG                                                                                                                                    | IMEM/RAM_reg[18]0                             |                                                               |                2 |             16 |         8.00 |
|  o_CLK_IMEM_BUFG                                                                                                                                    | IMEM/RAM_reg[1]0                              |                                                               |                8 |             16 |         2.00 |
|  o_CLK_IMEM_BUFG                                                                                                                                    | IMEM/RAM_reg[8]0                              |                                                               |                6 |             16 |         2.67 |
|  o_CLK_IMEM_BUFG                                                                                                                                    | IMEM/RAM_reg[11]0                             |                                                               |                5 |             16 |         3.20 |
|  o_CLK_IMEM_BUFG                                                                                                                                    | IMEM/RAM_reg[27]0                             |                                                               |                4 |             16 |         4.00 |
|  o_CLK_IMEM_BUFG                                                                                                                                    | IMEM/RAM_reg[3]0                              |                                                               |                3 |             16 |         5.33 |
|  o_CLK_IMEM_BUFG                                                                                                                                    | IMEM/RAM_reg[21]0                             |                                                               |                3 |             16 |         5.33 |
|  o_CLK_IMEM_BUFG                                                                                                                                    | IMEM/RAM_reg[12]0                             |                                                               |                5 |             16 |         3.20 |
|  o_CLK_IMEM_BUFG                                                                                                                                    | IMEM/RAM_reg[25]0                             |                                                               |                3 |             16 |         5.33 |
|  o_CLK_IMEM_BUFG                                                                                                                                    | IMEM/RAM_reg[24]0                             |                                                               |                6 |             16 |         2.67 |
|  o_CLK_IMEM_BUFG                                                                                                                                    | IMEM/RAM_reg[23]0                             |                                                               |                6 |             16 |         2.67 |
|  o_CLK_IMEM_BUFG                                                                                                                                    | IMEM/RAM_reg[5]0                              |                                                               |                3 |             16 |         5.33 |
|  o_CLK_IMEM_BUFG                                                                                                                                    | IMEM/RAM_reg[29]0                             |                                                               |                4 |             16 |         4.00 |
|  PLL_1/inst/clk_out1                                                                                                                                | PSC_1/o_DATA[15]_i_1__0_n_0                   |                                                               |                2 |             16 |         8.00 |
|  o_CLK_IMEM_BUFG                                                                                                                                    | IMEM/RAM_reg[20]0                             |                                                               |                2 |             16 |         8.00 |
|  o_CLK_IMEM_BUFG                                                                                                                                    | IMEM/RAM_reg[15]0                             |                                                               |                4 |             16 |         4.00 |
|  o_CLK_IMEM_BUFG                                                                                                                                    | IMEM/RAM_reg[9]0                              |                                                               |                9 |             16 |         1.78 |
|  PLL_1/inst/clk_out1                                                                                                                                | MEM_DIST1/o_DATA[15]_i_1_n_0                  |                                                               |                4 |             16 |         4.00 |
|  o_CLK_IMEM_BUFG                                                                                                                                    | IMEM/RAM_reg[31]0                             |                                                               |                9 |             16 |         1.78 |
|  PLL_1/inst/clk_out1                                                                                                                                | MEM_DIST1/w_LoBYTE                            |                                                               |                3 |             16 |         5.33 |
| ~ADC_RESAMPLER1/sig_CLK_from_int_mem                                                                                                                |                                               | logic_resetter/RESET                                          |                4 |             16 |         4.00 |
| ~PSC_1/w_TRIG_PSC_TO_IVSA                                                                                                                           |                                               | logic_resetter/sample_count0                                  |                4 |             16 |         4.00 |
|  o_CLK_IMEM_BUFG                                                                                                                                    | IMEM/RAM_reg[10]0                             |                                                               |                5 |             16 |         3.20 |
|  o_CLK_IMEM_BUFG                                                                                                                                    | IMEM/RAM_reg[13]0                             |                                                               |                6 |             16 |         2.67 |
|  o_CLK_IMEM_BUFG                                                                                                                                    | IMEM/RAM[7][15]_i_2_n_0                       | IMEM/RAM[7][15]_i_1_n_0                                       |                3 |             16 |         5.33 |
|  PLL_1/inst/clk_out1                                                                                                                                | MEM_DIST1/w_LoBYTE                            | MEM_DIST1/w_HiBYTE[7]_i_1_n_0                                 |                3 |             16 |         5.33 |
|  PLL_1/inst/clk_out1                                                                                                                                | adc_ctrl1/adc_1_data_latched[15]_i_1_n_0      |                                                               |                3 |             17 |         5.67 |
|  PLL_1/inst/clk_out1                                                                                                                                | ext_memRW/o_ADDR_TO_ERAM[16]_i_1_n_0          |                                                               |                4 |             17 |         4.25 |
|  PLL_1/inst/clk_out1                                                                                                                                | MEM_DIST1/o_ADDR[16]_i_1_n_0                  |                                                               |                3 |             17 |         5.67 |
|  o_CLK_DDS_BUFG                                                                                                                                     | DAC_DATA_CONVERTER/o_UPDATE_F                 |                                                               |                7 |             32 |         4.57 |
|  o_CLK_DDS_BUFG                                                                                                                                     | DAC_DATA_CONVERTER/p_0_in                     |                                                               |                6 |             32 |         5.33 |
|  ADC_RESAMPLER1/o_TRIG_ADC_OBUF                                                                                                                     |                                               | PSC_1/w_RUN_i_2_n_0                                           |                5 |             33 |         6.60 |
|  o_CLK_DDS_BUFG                                                                                                                                     | ADC_RESAMPLER1/r_dds_frq_word_reg[47]_i_1_n_1 |                                                               |                5 |             33 |         6.60 |
|  o_CLK_DDS_BUFG                                                                                                                                     | ADC_RESAMPLER1/s_axis_config_tvalid           |                                                               |                7 |             41 |         5.86 |
|  PLL_1/inst/clk_out1                                                                                                                                |                                               |                                                               |               25 |            118 |         4.72 |
|  o_CLK_DDS_BUFG                                                                                                                                     |                                               |                                                               |               55 |            222 |         4.04 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+---------------------------------------------------------------+------------------+----------------+--------------+


