

================================================================
== Vitis HLS Report for 'makePatches_ShadowQuilt_fromEdges'
================================================================
* Date:           Thu Jul 18 14:10:21 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionTEST (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_474_1_VITIS_LOOP_476_2  |      640|      640|         2|          1|          1|   640|       yes|
        |- shadowQuilt_loop                   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + solveNextColumn_loop              |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 9 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 5 
11 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9"   --->   Operation 12 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stop"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stop, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ppl"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ppl, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %leftRight"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %leftRight, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %n_patches"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %n_patches, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %GDarray, void @empty_14, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %GDarray"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_14, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %GDn_points"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints, void @empty_14, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_superpoints"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ppl_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ppl"   --->   Operation 27 'read' 'ppl_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%patches_parameters = alloca i64 1"   --->   Operation 28 'alloca' 'patches_parameters' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%GDarrayDecoded_V = alloca i64 1" [patchMaker.cpp:472]   --->   Operation 29 'alloca' 'GDarrayDecoded_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%br_ln474 = br void" [patchMaker.cpp:474]   --->   Operation 30 'br' 'br_ln474' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.08>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 0, void, i10 %add_ln474_1, void %.split2" [patchMaker.cpp:474]   --->   Operation 31 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%a = phi i3 0, void, i3 %select_ln474_1, void %.split2" [patchMaker.cpp:474]   --->   Operation 32 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%b = phi i8 0, void, i8 %add_ln476, void %.split2" [patchMaker.cpp:476]   --->   Operation 33 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.72ns)   --->   "%add_ln474_1 = add i10 %indvar_flatten, i10 1" [patchMaker.cpp:474]   --->   Operation 34 'add' 'add_ln474_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.60ns)   --->   "%icmp_ln474 = icmp_eq  i10 %indvar_flatten, i10 640" [patchMaker.cpp:474]   --->   Operation 36 'icmp' 'icmp_ln474' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln474 = br i1 %icmp_ln474, void %.split2, void %.preheader.preheader" [patchMaker.cpp:474]   --->   Operation 37 'br' 'br_ln474' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.57ns)   --->   "%add_ln474 = add i3 %a, i3 1" [patchMaker.cpp:474]   --->   Operation 38 'add' 'add_ln474' <Predicate = (!icmp_ln474)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.58ns)   --->   "%icmp_ln476 = icmp_eq  i8 %b, i8 128" [patchMaker.cpp:476]   --->   Operation 39 'icmp' 'icmp_ln476' <Predicate = (!icmp_ln474)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.30ns)   --->   "%select_ln474 = select i1 %icmp_ln476, i8 0, i8 %b" [patchMaker.cpp:474]   --->   Operation 40 'select' 'select_ln474' <Predicate = (!icmp_ln474)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.27ns)   --->   "%select_ln474_1 = select i1 %icmp_ln476, i3 %add_ln474, i3 %a" [patchMaker.cpp:474]   --->   Operation 41 'select' 'select_ln474_1' <Predicate = (!icmp_ln474)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln478 = trunc i8 %select_ln474" [patchMaker.cpp:478]   --->   Operation 42 'trunc' 'trunc_ln478' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_44 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %select_ln474_1, i7 %trunc_ln478" [patchMaker.cpp:478]   --->   Operation 43 'bitconcatenate' 'tmp_44' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln478_1 = zext i10 %tmp_44" [patchMaker.cpp:478]   --->   Operation 44 'zext' 'zext_ln478_1' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%GDarray_addr = getelementptr i64 %GDarray, i64 0, i64 %zext_ln478_1" [patchMaker.cpp:478]   --->   Operation 45 'getelementptr' 'GDarray_addr' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (1.20ns)   --->   "%packedCoordinates_V = load i10 %GDarray_addr" [patchMaker.cpp:478]   --->   Operation 46 'load' 'packedCoordinates_V' <Predicate = (!icmp_ln474)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 640> <RAM>
ST_2 : Operation 47 [1/1] (0.70ns)   --->   "%add_ln476 = add i8 %select_ln474, i8 1" [patchMaker.cpp:476]   --->   Operation 47 'add' 'add_ln476' <Predicate = (!icmp_ln474)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.40>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_474_1_VITIS_LOOP_476_2_str"   --->   Operation 48 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 640, i64 640, i64 640"   --->   Operation 49 'speclooptripcount' 'empty' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %select_ln474_1, i7 0" [patchMaker.cpp:478]   --->   Operation 50 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_105_cast = zext i10 %tmp_s" [patchMaker.cpp:478]   --->   Operation 51 'zext' 'tmp_105_cast' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 52 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln478 = zext i8 %select_ln474" [patchMaker.cpp:478]   --->   Operation 53 'zext' 'zext_ln478' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.72ns)   --->   "%add_ln478 = add i11 %tmp_105_cast, i11 %zext_ln478" [patchMaker.cpp:478]   --->   Operation 54 'add' 'add_ln478' <Predicate = (!icmp_ln474)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_65 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %add_ln478, i1 0" [patchMaker.cpp:478]   --->   Operation 55 'bitconcatenate' 'tmp_65' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln478_2 = zext i12 %tmp_65" [patchMaker.cpp:478]   --->   Operation 56 'zext' 'zext_ln478_2' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln478 = shl i11 %add_ln478, i11 1" [patchMaker.cpp:478]   --->   Operation 57 'shl' 'shl_ln478' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%GDarrayDecoded_V_addr = getelementptr i32 %GDarrayDecoded_V, i64 0, i64 %zext_ln478_2" [patchMaker.cpp:478]   --->   Operation 58 'getelementptr' 'GDarrayDecoded_V_addr' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%or_ln479 = or i11 %shl_ln478, i11 1" [patchMaker.cpp:479]   --->   Operation 59 'or' 'or_ln479' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln479 = zext i11 %or_ln479" [patchMaker.cpp:479]   --->   Operation 60 'zext' 'zext_ln479' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%GDarrayDecoded_V_addr_1 = getelementptr i32 %GDarrayDecoded_V, i64 0, i64 %zext_ln479" [patchMaker.cpp:479]   --->   Operation 61 'getelementptr' 'GDarrayDecoded_V_addr_1' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln476 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [patchMaker.cpp:476]   --->   Operation 62 'specloopname' 'specloopname_ln476' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_3 : Operation 63 [1/2] (1.20ns)   --->   "%packedCoordinates_V = load i10 %GDarray_addr" [patchMaker.cpp:478]   --->   Operation 63 'load' 'packedCoordinates_V' <Predicate = (!icmp_ln474)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 640> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %packedCoordinates_V, i32 32, i32 63"   --->   Operation 64 'partselect' 'trunc_ln' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.20ns)   --->   "%store_ln478 = store i32 %trunc_ln, i11 %GDarrayDecoded_V_addr" [patchMaker.cpp:478]   --->   Operation 65 'store' 'store_ln478' <Predicate = (!icmp_ln474)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i64 %packedCoordinates_V"   --->   Operation 66 'trunc' 'trunc_ln69' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.20ns)   --->   "%store_ln479 = store i32 %trunc_ln69, i11 %GDarrayDecoded_V_addr_1" [patchMaker.cpp:479]   --->   Operation 67 'store' 'store_ln479' <Predicate = (!icmp_ln474)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 68 'br' 'br_ln0' <Predicate = (!icmp_ln474)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.38>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%saved_apexZ0 = alloca i32 1"   --->   Operation 69 'alloca' 'saved_apexZ0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.38ns)   --->   "%store_ln467 = store i32 22000100, i32 %saved_apexZ0" [patchMaker.cpp:467]   --->   Operation 70 'store' 'store_ln467' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln467 = br void %.preheader" [patchMaker.cpp:467]   --->   Operation 71 'br' 'br_ln467' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 4.35>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%apexZ0_V = load i32 %saved_apexZ0"   --->   Operation 72 'load' 'apexZ0_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.85ns)   --->   "%icmp_ln886 = icmp_sgt  i32 %apexZ0_V, i32 4272967196"   --->   Operation 73 'icmp' 'icmp_ln886' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln487 = br i1 %icmp_ln886, void, void" [patchMaker.cpp:487]   --->   Operation 74 'br' 'br_ln487' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5"   --->   Operation 75 'specloopname' 'specloopname_ln0' <Predicate = (icmp_ln886)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%n_patches_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches" [patchMaker.cpp:504]   --->   Operation 76 'read' 'n_patches_read' <Predicate = (icmp_ln886)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.58ns)   --->   "%icmp_ln504 = icmp_eq  i8 %n_patches_read, i8 0" [patchMaker.cpp:504]   --->   Operation 77 'icmp' 'icmp_ln504' <Predicate = (icmp_ln886)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.38ns)   --->   "%br_ln504 = br i1 %icmp_ln504, void, void %._crit_edge.preheader" [patchMaker.cpp:504]   --->   Operation 78 'br' 'br_ln504' <Predicate = (icmp_ln886)> <Delay = 0.38>
ST_5 : Operation 79 [2/2] (4.35ns)   --->   "%conv_i_i = sitofp i32 %apexZ0_V"   --->   Operation 79 'sitofp' 'conv_i_i' <Predicate = (icmp_ln886 & !icmp_ln504)> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln492 = ret" [patchMaker.cpp:492]   --->   Operation 80 'ret' 'ret_ln492' <Predicate = (!icmp_ln886)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 4.35>
ST_6 : Operation 81 [1/2] (4.35ns)   --->   "%conv_i_i = sitofp i32 %apexZ0_V"   --->   Operation 81 'sitofp' 'conv_i_i' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 5> <Delay = 4.90>
ST_7 : Operation 82 [2/2] (4.90ns)   --->   "%dc = fmul i32 %conv_i_i, i32 5"   --->   Operation 82 'fmul' 'dc' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 4.90>
ST_8 : Operation 83 [1/2] (4.90ns)   --->   "%dc = fmul i32 %conv_i_i, i32 5"   --->   Operation 83 'fmul' 'dc' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 5.29>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312]   --->   Operation 84 'bitcast' 'data_V' <Predicate = (!icmp_ln504)> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln69)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 85 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln504)> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 86 'partselect' 'tmp_68' <Predicate = (!icmp_ln504)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i32 %data_V"   --->   Operation 87 'trunc' 'tmp_69' <Predicate = (!icmp_ln504)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_69, i1 0"   --->   Operation 88 'bitconcatenate' 'mantissa' <Predicate = (!icmp_ln504)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 89 'zext' 'zext_ln15' <Predicate = (!icmp_ln504)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %tmp_68" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 90 'zext' 'zext_ln341' <Predicate = (!icmp_ln504)> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.70ns)   --->   "%add_ln341 = add i9 %zext_ln341, i9 385" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 91 'add' 'add_ln341' <Predicate = (!icmp_ln504)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8"   --->   Operation 92 'bitselect' 'isNeg' <Predicate = (!icmp_ln504)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.70ns)   --->   "%sub_ln1311 = sub i8 127, i8 %tmp_68"   --->   Operation 93 'sub' 'sub_ln1311' <Predicate = (!icmp_ln504)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311"   --->   Operation 94 'sext' 'sext_ln1311' <Predicate = (!icmp_ln504)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.30ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341"   --->   Operation 95 'select' 'ush' <Predicate = (!icmp_ln504)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_i_cast_cast_cast = sext i9 %ush"   --->   Operation 96 'sext' 'sh_prom_i_i_i_i_i_i_cast_cast_cast' <Predicate = (!icmp_ln504)> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_i_cast_cast_cast"   --->   Operation 97 'zext' 'sh_prom_i_i_i_i_i_i_cast_cast_cast_cast' <Predicate = (!icmp_ln504)> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i111 %zext_ln15, i111 %sh_prom_i_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 98 'lshr' 'r_V' <Predicate = (!icmp_ln504)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_10 = shl i111 %zext_ln15, i111 %sh_prom_i_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 99 'shl' 'r_V_10' <Predicate = (!icmp_ln504)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i111.i32, i111 %r_V, i32 24"   --->   Operation 100 'bitselect' 'tmp' <Predicate = (!icmp_ln504)> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 101 'zext' 'zext_ln662' <Predicate = (!icmp_ln504)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_67 = partselect i32 @_ssdm_op_PartSelect.i32.i111.i32.i32, i111 %r_V_10, i32 24, i32 55"   --->   Operation 102 'partselect' 'tmp_67' <Predicate = (!icmp_ln504)> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (1.05ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_67"   --->   Operation 103 'select' 'val' <Predicate = (!icmp_ln504)> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.88ns)   --->   "%result_V_6 = sub i32 0, i32 %val"   --->   Operation 104 'sub' 'result_V_6' <Predicate = (!icmp_ln504)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln69)   --->   "%select_ln59 = select i1 %p_Result_s, i32 %result_V_6, i32 %val" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 105 'select' 'select_ln59' <Predicate = (!icmp_ln504)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln69 = add i32 %select_ln59, i32 60000000"   --->   Operation 106 'add' 'add_ln69' <Predicate = (!icmp_ln504)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.85ns)   --->   "%icmp_ln878 = icmp_sgt  i32 %add_ln69, i32 50000000"   --->   Operation 107 'icmp' 'icmp_ln878' <Predicate = (!icmp_ln504)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.22ns)   --->   "%select_ln506 = select i1 %icmp_ln878, i32 50000000, i32 %add_ln69" [patchMaker.cpp:506]   --->   Operation 108 'select' 'select_ln506' <Predicate = (!icmp_ln504)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.38ns)   --->   "%br_ln506 = br void %._crit_edge.preheader" [patchMaker.cpp:506]   --->   Operation 109 'br' 'br_ln506' <Predicate = (!icmp_ln504)> <Delay = 0.38>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%z_top_max_V_125_ph = phi i32 50000000, void, i32 %select_ln506, void" [patchMaker.cpp:506]   --->   Operation 110 'phi' 'z_top_max_V_125_ph' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.38ns)   --->   "%br_ln530 = br void %._crit_edge" [patchMaker.cpp:530]   --->   Operation 111 'br' 'br_ln530' <Predicate = true> <Delay = 0.38>

State 10 <SV = 8> <Delay = 4.82>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%nPatchesInColumn = phi i32 %nPatchesInColumn_1, void, i32 0, void %._crit_edge.preheader"   --->   Operation 112 'phi' 'nPatchesInColumn' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%phi_ln531 = phi i1 %icmp_ln515_1, void, i1 1, void %._crit_edge.preheader" [patchMaker.cpp:531]   --->   Operation 113 'phi' 'phi_ln531' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%z_top_max_V_125 = phi i32 %z_top_max_V, void, i32 %z_top_max_V_125_ph, void %._crit_edge.preheader"   --->   Operation 114 'phi' 'z_top_max_V_125' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%phi_ln886 = phi i1 %icmp_ln515, void, i1 1, void %._crit_edge.preheader"   --->   Operation 115 'phi' 'phi_ln886' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%complementary_apexZ0_V_0 = phi i32 %complementary_apexZ0_V, void, i32 0, void %._crit_edge.preheader"   --->   Operation 116 'phi' 'complementary_apexZ0_V_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%z_top_min_V_0 = phi i32 %z_top_min_V, void, i32 4244967296, void %._crit_edge.preheader"   --->   Operation 117 'phi' 'z_top_min_V_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.85ns)   --->   "%icmp_ln531 = icmp_slt  i32 %nPatchesInColumn, i32 100000000" [patchMaker.cpp:531]   --->   Operation 118 'icmp' 'icmp_ln531' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln531_1)   --->   "%and_ln531 = and i1 %icmp_ln531, i1 %phi_ln531" [patchMaker.cpp:531]   --->   Operation 119 'and' 'and_ln531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln531_1 = and i1 %and_ln531, i1 %phi_ln886" [patchMaker.cpp:531]   --->   Operation 120 'and' 'and_ln531_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln531 = br i1 %and_ln531_1, void %_Z15solveNextColumn6ap_intILi32EEiibbS0_RhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit, void" [patchMaker.cpp:531]   --->   Operation 121 'br' 'br_ln531' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [2/2] (3.84ns)   --->   "%call_ret1 = call i224 @solveNextPatchPair, i8 %n_patches, i32 %GDn_points, i64 %patches_superpoints, i32 %apexZ0_V, i32 %ppl_read, i32 %nPatchesInColumn, i32 %z_top_min_V_0, i32 %z_top_max_V_125, i32 %complementary_apexZ0_V_0, i32 %GDarrayDecoded_V, i32 %patches_parameters, i25 %radii, i26 %trapezoid_edges_V, i32 %temp_V" [patchMaker.cpp:517]   --->   Operation 122 'call' 'call_ret1' <Predicate = (and_ln531_1)> <Delay = 3.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln487 = br void %.preheader" [patchMaker.cpp:487]   --->   Operation 123 'br' 'br_ln487' <Predicate = (!and_ln531_1)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 0.85>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln517 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [patchMaker.cpp:517]   --->   Operation 124 'specloopname' 'specloopname_ln517' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/2] (0.00ns)   --->   "%call_ret1 = call i224 @solveNextPatchPair, i8 %n_patches, i32 %GDn_points, i64 %patches_superpoints, i32 %apexZ0_V, i32 %ppl_read, i32 %nPatchesInColumn, i32 %z_top_min_V_0, i32 %z_top_max_V_125, i32 %complementary_apexZ0_V_0, i32 %GDarrayDecoded_V, i32 %patches_parameters, i25 %radii, i26 %trapezoid_edges_V, i32 %temp_V" [patchMaker.cpp:517]   --->   Operation 125 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%complementary_apexZ0_V = extractvalue i224 %call_ret1" [patchMaker.cpp:517]   --->   Operation 126 'extractvalue' 'complementary_apexZ0_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln515_1)   --->   "%projectionOfCornerToBeam_V = extractvalue i224 %call_ret1" [patchMaker.cpp:517]   --->   Operation 127 'extractvalue' 'projectionOfCornerToBeam_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln515)   --->   "%c_corner_V = extractvalue i224 %call_ret1" [patchMaker.cpp:517]   --->   Operation 128 'extractvalue' 'c_corner_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%nPatchesInColumn_1 = extractvalue i224 %call_ret1" [patchMaker.cpp:517]   --->   Operation 129 'extractvalue' 'nPatchesInColumn_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%agg_tmp58109_ret = extractvalue i224 %call_ret1" [patchMaker.cpp:517]   --->   Operation 130 'extractvalue' 'agg_tmp58109_ret' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%z_top_max_V = extractvalue i224 %call_ret1" [patchMaker.cpp:517]   --->   Operation 131 'extractvalue' 'z_top_max_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%z_top_min_V = extractvalue i224 %call_ret1" [patchMaker.cpp:517]   --->   Operation 132 'extractvalue' 'z_top_min_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln515 = icmp_sgt  i32 %c_corner_V, i32 4244967196" [patchMaker.cpp:515]   --->   Operation 133 'icmp' 'icmp_ln515' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 134 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln515_1 = icmp_slt  i32 %projectionOfCornerToBeam_V, i32 15000000" [patchMaker.cpp:515]   --->   Operation 134 'icmp' 'icmp_ln515_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [1/1] (0.38ns)   --->   "%store_ln515 = store i32 %agg_tmp58109_ret, i32 %saved_apexZ0" [patchMaker.cpp:515]   --->   Operation 135 'store' 'store_ln515' <Predicate = true> <Delay = 0.38>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln515 = br void %._crit_edge" [patchMaker.cpp:515]   --->   Operation 136 'br' 'br_ln515' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', patchMaker.cpp:474) with incoming values : ('add_ln474_1', patchMaker.cpp:474) [34]  (0.387 ns)

 <State 2>: 2.08ns
The critical path consists of the following:
	'phi' operation ('b', patchMaker.cpp:476) with incoming values : ('add_ln476', patchMaker.cpp:476) [36]  (0 ns)
	'icmp' operation ('icmp_ln476', patchMaker.cpp:476) [45]  (0.581 ns)
	'select' operation ('select_ln474', patchMaker.cpp:474) [46]  (0.303 ns)
	'getelementptr' operation ('GDarray_addr', patchMaker.cpp:478) [64]  (0 ns)
	'load' operation ('packedCoordinates.V', patchMaker.cpp:478) on array 'GDarray' [65]  (1.2 ns)

 <State 3>: 2.4ns
The critical path consists of the following:
	'load' operation ('packedCoordinates.V', patchMaker.cpp:478) on array 'GDarray' [65]  (1.2 ns)
	'store' operation ('store_ln478', patchMaker.cpp:478) of variable 'trunc_ln' on array 'GDarrayDecoded.V', patchMaker.cpp:472 [67]  (1.2 ns)

 <State 4>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('saved_apexZ0') [73]  (0 ns)
	'store' operation ('store_ln467', patchMaker.cpp:467) of constant 22000100 on local variable 'saved_apexZ0' [74]  (0.387 ns)

 <State 5>: 4.35ns
The critical path consists of the following:
	'load' operation ('apexZ0.V') on local variable 'saved_apexZ0' [77]  (0 ns)
	'sitofp' operation ('conv_i_i') [86]  (4.35 ns)

 <State 6>: 4.35ns
The critical path consists of the following:
	'sitofp' operation ('conv_i_i') [86]  (4.35 ns)

 <State 7>: 4.9ns
The critical path consists of the following:
	'fmul' operation ('x') [87]  (4.9 ns)

 <State 8>: 4.9ns
The critical path consists of the following:
	'fmul' operation ('x') [87]  (4.9 ns)

 <State 9>: 5.29ns
The critical path consists of the following:
	'sub' operation ('sub_ln1311') [97]  (0.705 ns)
	'select' operation ('ush') [99]  (0.303 ns)
	'lshr' operation ('r.V') [102]  (0 ns)
	'select' operation ('val') [107]  (1.05 ns)
	'sub' operation ('result.V') [108]  (0.88 ns)
	'select' operation ('select_ln59', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) [109]  (0 ns)
	'add' operation ('this.V') [110]  (0.88 ns)
	'icmp' operation ('icmp_ln878') [111]  (0.859 ns)
	'select' operation ('select_ln506', patchMaker.cpp:506) [112]  (0.227 ns)
	multiplexor before 'phi' operation ('z_top_max_V_125_ph', patchMaker.cpp:506) with incoming values : ('select_ln506', patchMaker.cpp:506) [115]  (0.387 ns)
	'phi' operation ('z_top_max_V_125_ph', patchMaker.cpp:506) with incoming values : ('select_ln506', patchMaker.cpp:506) [115]  (0 ns)

 <State 10>: 4.82ns
The critical path consists of the following:
	'phi' operation ('nPatchesInColumn') with incoming values : ('nPatchesInColumn', patchMaker.cpp:517) [118]  (0 ns)
	'call' operation ('call_ret1', patchMaker.cpp:517) to 'solveNextPatchPair' [130]  (3.84 ns)
	blocking operation 0.981 ns on control path)

 <State 11>: 0.859ns
The critical path consists of the following:
	'call' operation ('call_ret1', patchMaker.cpp:517) to 'solveNextPatchPair' [130]  (0 ns)
	'icmp' operation ('icmp_ln515', patchMaker.cpp:515) [138]  (0.859 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
