
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000057                       # Number of seconds simulated
sim_ticks                                    57213000                       # Number of ticks simulated
final_tick                                   57213000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  34224                       # Simulator instruction rate (inst/s)
host_op_rate                                    65558                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               24632427                       # Simulator tick rate (ticks/s)
host_mem_usage                                4886564                       # Number of bytes of host memory used
host_seconds                                     2.32                       # Real time elapsed on the host
sim_insts                                       79488                       # Number of instructions simulated
sim_ops                                        152267                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     57213000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           18304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data            5760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.dcache.prefetcher        29504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.icache.prefetcher       153792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::mma_test_fft_datapath.cache.prefetcher          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             208128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        18304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         18304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         1024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              286                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data               90                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.dcache.prefetcher          461                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.icache.prefetcher         2403                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::mma_test_fft_datapath.cache.prefetcher           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3252                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            16                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 16                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          319927289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          100676420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.dcache.prefetcher    515686994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.icache.prefetcher   2688060406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::mma_test_fft_datapath.cache.prefetcher     13423523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3637774632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     319927289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        319927289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        17898030                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             17898030                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        17898030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         319927289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         100676420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.dcache.prefetcher    515686994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.icache.prefetcher   2688060406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::mma_test_fft_datapath.cache.prefetcher     13423523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3655672662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3260                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         16                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3260                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       16                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 207872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  208640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1024                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               94                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      57208505                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3260                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   16                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    473.158621                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   327.632633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   347.103326                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           57     13.10%     13.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           95     21.84%     34.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           55     12.64%     47.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           33      7.59%     55.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           50     11.49%     66.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           31      7.13%     73.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           18      4.14%     77.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           22      5.06%     82.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           74     17.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          435                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    132330144                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               193230144                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   16240000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     40691.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4993.85                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59418.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      3633.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3646.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     17.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        28.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    28.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       6.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.16                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2804                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      17462.91                       # Average gap between requests
system.mem_ctrls.pageHitRate                    85.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2049180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1070190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                14158620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             11539080                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               122400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        13809390                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy          501600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy               47552940                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            831.156206                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime             31592579                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE        56750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1820000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      1306007                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      23743671                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     30286572                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1120980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   580635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 9003540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              7367250                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               208800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        17916240                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy          469920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy               40969845                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            716.093283                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime             40474463                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       322000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1820000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      1223757                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      14550787                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     39296456                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     57213000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   35265                       # Number of BP lookups
system.cpu.branchPred.condPredicted             35265                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3024                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                31459                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    2144                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                392                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           31459                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              12246                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19213                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         2160                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     57213000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                       25602                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       12030                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           427                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            39                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED     57213000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     57213000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       16717                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           138                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        57213000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           114427                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              27977                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         151959                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       35265                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              14390                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         52441                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6186                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   47                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           388                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           20                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     16638                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   869                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              83980                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.478423                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.543807                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    38093     45.36%     45.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1836      2.19%     47.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1774      2.11%     49.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1860      2.21%     51.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     3370      4.01%     55.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     7841      9.34%     65.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     1825      2.17%     67.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     1529      1.82%     69.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    25852     30.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                83980                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.308188                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.328000                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    24400                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 15274                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     38788                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  2425                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3093                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                 273105                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   3093                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    26486                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   11032                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2984                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     38875                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  1510                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 258828                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    39                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    315                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                    933                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              289727                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                654202                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           367367                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             19445                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                171815                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   117912                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                152                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            154                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      4047                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                30374                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               15459                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               784                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              611                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     230390                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 315                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    203579                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1280                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           78437                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       113174                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            258                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         83980                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.424137                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.636695                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               37219     44.32%     44.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                5379      6.41%     50.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                5358      6.38%     57.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                5498      6.55%     63.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                5165      6.15%     69.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               11802     14.05%     83.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                6430      7.66%     91.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                4292      5.11%     96.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                2837      3.38%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           83980                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2761     86.88%     86.88% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     86.88% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     86.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    31      0.98%     87.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     87.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     87.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     87.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     87.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     87.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     87.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     87.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     87.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     87.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     87.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     87.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     87.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     87.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     87.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     87.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     87.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     87.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     87.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     87.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     87.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     87.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     87.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     87.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     87.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     87.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     87.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     87.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    190      5.98%     93.83% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   124      3.90%     97.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                12      0.38%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               60      1.89%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              1521      0.75%      0.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                156991     77.12%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   97      0.05%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   374      0.18%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4581      2.25%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                25881     12.71%     93.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               12541      6.16%     99.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1161      0.57%     99.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            432      0.21%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 203579                       # Type of FU issued
system.cpu.iq.rate                           1.779117                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        3178                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015611                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             479423                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            296479                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       185128                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               16173                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              12700                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         7599                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 197142                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    8094                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2169                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        10148                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         5750                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           22                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            19                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3093                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    9488                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   704                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              230705                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               171                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 30374                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                15459                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                160                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      9                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   692                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             45                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            742                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         3260                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 4002                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                195731                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 25544                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              7848                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                        37544                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    22648                       # Number of branches executed
system.cpu.iew.exec_stores                      12000                       # Number of stores executed
system.cpu.iew.exec_rate                     1.710532                       # Inst execution rate
system.cpu.iew.wb_sent                         194227                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        192727                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    138036                       # num instructions producing a value
system.cpu.iew.wb_consumers                    213954                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.684279                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.645167                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           78378                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              57                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3062                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        71806                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.120533                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.701267                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        34593     48.18%     48.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         7468     10.40%     58.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         4423      6.16%     64.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         5979      8.33%     73.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2885      4.02%     77.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         7294     10.16%     87.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1225      1.71%     88.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          856      1.19%     90.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         7083      9.86%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        71806                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                79488                       # Number of instructions committed
system.cpu.commit.committedOps                 152267                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          29935                       # Number of memory references committed
system.cpu.commit.loads                         20226                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      19589                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       6288                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    146984                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 1019                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          457      0.30%      0.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           117430     77.12%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              94      0.06%     77.48% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              357      0.23%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3994      2.62%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           19484     12.80%     93.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9479      6.23%     99.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          742      0.49%     99.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          230      0.15%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            152267                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  7083                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       295355                       # The number of ROB reads
system.cpu.rob.rob_writes                      473742                       # The number of ROB writes
system.cpu.timesIdled                             241                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           30447                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       79488                       # Number of Instructions Simulated
system.cpu.committedOps                        152267                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.439551                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.439551                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.694661                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.694661                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   263123                       # number of integer regfile reads
system.cpu.int_regfile_writes                  151920                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     14293                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     6749                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    112993                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    58385                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   86563                       # number of misc regfile reads
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     57213000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.num_hwpf_issued       192077                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfIdentified       259879                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfBufferHit        66705                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull           20                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          1753                       # number of prefetches not generated due to page crossing
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     57213000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                47                       # number of replacements
system.cpu.dcache.tags.tagsinuse           406.082238                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               32535                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               551                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             59.047187                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    67.284324                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.dcache.prefetcher   338.797914                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.065707                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.dcache.prefetcher     0.330857                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.396565                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          421                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          408                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.411133                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.081055                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             65962                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            65962                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     57213000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        22852                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           22852                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data         9679                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           9679                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data         32531                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            32531                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        32531                       # number of overall hits
system.cpu.dcache.overall_hits::total           32531                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          131                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           131                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           42                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           42                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          173                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            173                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          173                       # number of overall misses
system.cpu.dcache.overall_misses::total           173                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     10239000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     10239000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      3697500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3697500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     13936500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     13936500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     13936500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     13936500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        22983                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        22983                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data         9721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         9721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        32704                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        32704                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        32704                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        32704                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.005700                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005700                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004321                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004321                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.005290                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005290                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.005290                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005290                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 78160.305344                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78160.305344                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 88035.714286                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88035.714286                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 80557.803468                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80557.803468                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 80557.803468                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80557.803468                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           51                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           51                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                28                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::writebacks           16                       # number of writebacks
system.cpu.dcache.writebacks::total                16                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           75                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           75                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           77                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           77                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           77                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           77                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           56                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           40                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           40                       # number of WriteReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::cpu.dcache.prefetcher          462                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          462                       # number of HardPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data           96                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           96                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data           96                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.dcache.prefetcher          462                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          558                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      4992000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4992000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      3642000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3642000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::cpu.dcache.prefetcher     42298489                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total     42298489                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data      8634000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      8634000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data      8634000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.dcache.prefetcher     42298489                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     50932489                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002437                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002437                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004115                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004115                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002935                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002935                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002935                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017062                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 89142.857143                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89142.857143                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data        91050                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        91050                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::cpu.dcache.prefetcher 91555.170996                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 91555.170996                       # average HardPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 89937.500000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89937.500000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 89937.500000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.dcache.prefetcher 91555.170996                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91276.862007                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     57213000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     57213000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     57213000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.prefetcher.num_hwpf_issued       110274                       # number of hwpf issued
system.cpu.icache.prefetcher.pfIdentified       113610                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfBufferHit         2848                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull          123                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage         19494                       # number of prefetches not generated due to page crossing
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     57213000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              2174                       # number of replacements
system.cpu.icache.tags.tagsinuse           464.064042                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               16116                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2683                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.006709                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    42.157290                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.icache.prefetcher   421.906753                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.082338                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.icache.prefetcher     0.824037                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.906375                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022          456                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1          336                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.890625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             35959                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            35959                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     57213000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        16116                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           16116                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         16116                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            16116                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        16116                       # number of overall hits
system.cpu.icache.overall_hits::total           16116                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          522                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           522                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          522                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            522                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          522                       # number of overall misses
system.cpu.icache.overall_misses::total           522                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     34415000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34415000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     34415000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34415000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     34415000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34415000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        16638                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        16638                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        16638                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        16638                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        16638                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        16638                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.031374                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.031374                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.031374                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.031374                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.031374                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.031374                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 65929.118774                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65929.118774                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 65929.118774                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65929.118774                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 65929.118774                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65929.118774                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           31                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           31                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches              1374                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          236                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          236                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          236                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          236                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          236                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          236                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          286                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          286                       # number of ReadReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::cpu.icache.prefetcher         2411                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total         2411                       # number of HardPFReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          286                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          286                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          286                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.icache.prefetcher         2411                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2697                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     25720000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     25720000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::cpu.icache.prefetcher    218368037                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total    218368037                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     25720000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     25720000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     25720000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.icache.prefetcher    218368037                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    244088037                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.017190                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017190                       # mshr miss rate for ReadReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.017190                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017190                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.017190                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.162099                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 89930.069930                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89930.069930                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::cpu.icache.prefetcher 90571.562422                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 90571.562422                       # average HardPFReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 89930.069930                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89930.069930                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 89930.069930                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.icache.prefetcher 90571.562422                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90503.536151                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     57213000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     57213000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests          5502                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         2256                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           32                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     57213000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3225                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           16                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2205                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                6                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               3                       # Transaction distribution
system.membus.trans_dist::ReadExReq                37                       # Transaction distribution
system.membus.trans_dist::ReadExResp               37                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3238                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         7555                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         7555                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1156                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         1156                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.mma_test_fft_datapath.cache.mem_side::system.mem_ctrls.port           38                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.mma_test_fft_datapath.cache.mem_side::total           38                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       171776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       171776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        36288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        36288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.mma_test_fft_datapath.cache.mem_side::system.mem_ctrls.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.mma_test_fft_datapath.cache.mem_side::total          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  208832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               18                       # Total snoops (count)
system.membus.snoopTraffic                        960                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3281                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.020421                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.141456                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3214     97.96%     97.96% # Request fanout histogram
system.membus.snoop_fanout::1                      67      2.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                3281                       # Request fanout histogram
system.membus.reqLayer2.occupancy             6400035                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization              11.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13789748                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2844853                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy             123250                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.2                       # Layer utilization (%)
system.mma_test_fft_datapath.clk_domain.clock        10000                       # Clock period in ticks
system.mma_test_fft_datapath.pwrStateResidencyTicks::UNDEFINED     57213000                       # Cumulative time (in ticks) in various power states
system.mma_test_fft_datapath.cache_queue_reads            0                       # Number of reads to the mma_test_fft_datapath.cache_queue
system.mma_test_fft_datapath.cache_queue_writes            0                       # Number of writes to the mma_test_fft_datapath.cache_queue
system.mma_test_fft_datapath.total_dcache_loads           12                       # Total number of dcache loads
system.mma_test_fft_datapath.total_dcache_stores           10                       # Total number of dcache stores.
system.mma_test_fft_datapath.dcache_latency::samples           22                       # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::mean 21365.090909                       # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::gmean 17822.814376                       # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::stdev 12834.706916                       # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::0-2047            0      0.00%      0.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::2048-4095            0      0.00%      0.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::4096-6143            0      0.00%      0.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::6144-8191            0      0.00%      0.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::8192-10239           11     50.00%     50.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::10240-12287            0      0.00%     50.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::12288-14335            0      0.00%     50.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::14336-16383            0      0.00%     50.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::16384-18431            0      0.00%     50.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::18432-20479            2      9.09%     59.09% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::20480-22527            0      0.00%     59.09% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::22528-24575            0      0.00%     59.09% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::24576-26623            0      0.00%     59.09% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::26624-28671            0      0.00%     59.09% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::28672-30719            4     18.18%     77.27% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::30720-32767            0      0.00%     77.27% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::32768-34815            0      0.00%     77.27% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::34816-36863            0      0.00%     77.27% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::36864-38911            0      0.00%     77.27% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::38912-40959            5     22.73%    100.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::40960-43007            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::43008-45055            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::45056-47103            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::47104-49151            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::49152-51199            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::51200-53247            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::53248-55295            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::55296-57343            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::57344-59391            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::59392-61439            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_latency::total           22                       # Histogram of dcache total access latency
system.mma_test_fft_datapath.dcache_queue_time::samples           22                       # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::mean 71363.636364                       # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::gmean 28972.741172                       # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::stdev 214304.977489                       # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::0-65535           21     95.45%     95.45% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::65536-131071            0      0.00%     95.45% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::131072-196607            0      0.00%     95.45% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::196608-262143            0      0.00%     95.45% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::262144-327679            0      0.00%     95.45% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::327680-393215            0      0.00%     95.45% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::393216-458751            0      0.00%     95.45% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::458752-524287            0      0.00%     95.45% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::524288-589823            0      0.00%     95.45% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::589824-655359            0      0.00%     95.45% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::655360-720895            0      0.00%     95.45% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::720896-786431            0      0.00%     95.45% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::786432-851967            0      0.00%     95.45% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::851968-917503            0      0.00%     95.45% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::917504-983039            0      0.00%     95.45% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::983040-1.04858e+06            1      4.55%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.31072e+06-1.37626e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.37626e+06-1.44179e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.44179e+06-1.50733e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.50733e+06-1.57286e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.57286e+06-1.6384e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.6384e+06-1.70394e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.70394e+06-1.76947e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.76947e+06-1.83501e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.83501e+06-1.90054e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::1.90054e+06-1.96608e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.dcache_queue_time::total           22                       # Histogram of time dcache request spent in queue
system.mma_test_fft_datapath.total_acp_loads            0                       # Total number of ACP loads
system.mma_test_fft_datapath.total_acp_stores            0                       # Total number of ACP stores.
system.mma_test_fft_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::mean          nan                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::gmean          nan                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::stdev          nan                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::0            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::1            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::2            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::3            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::4            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::5            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::6            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::7            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::8            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::9            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::10            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::11            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::12            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::13            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::14            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::15            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::16            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::17            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::18            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::19            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::20            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::21            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::22            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::23            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::24            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::25            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::26            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::27            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::28            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::29            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_latency::total            0                       # Histogram of ACP transaction total latency
system.mma_test_fft_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::0            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::1            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::2            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::3            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::4            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::5            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::6            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::7            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::8            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::9            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::10            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::11            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::12            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::13            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::14            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::15            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::16            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::17            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::18            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::19            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::20            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::21            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::22            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::23            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::24            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::25            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::26            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::27            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::28            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::29            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.mma_test_fft_datapath.dma_setup_cycles            0                       # Total number of cycles spent on setting up DMA transfers.
system.mma_test_fft_datapath.sim_cycles           277                       # Total accelerator cycles
system.mma_test_fft_datapath.tlb.hits              22                       # TLB hits
system.mma_test_fft_datapath.tlb.misses             1                       # TLB misses
system.mma_test_fft_datapath.tlb.reads             23                       # TLB reads
system.mma_test_fft_datapath.tlb.updates            1                       # TLB updates
system.mma_test_fft_datapath.tlb.hitRate     0.956522                       # TLB hit rate
system.mma_test_fft_datapath.cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     57213000                       # Cumulative time (in ticks) in various power states
system.mma_test_fft_datapath.cache.prefetcher.num_hwpf_issued           96                       # number of hwpf issued
system.mma_test_fft_datapath.cache.prefetcher.pfIdentified          184                       # number of prefetch candidates identified
system.mma_test_fft_datapath.cache.prefetcher.pfBufferHit           87                       # number of redundant prefetches already in prefetch queue
system.mma_test_fft_datapath.cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
system.mma_test_fft_datapath.cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.mma_test_fft_datapath.cache.prefetcher.pfSpanPage            0                       # number of prefetches not generated due to page crossing
system.mma_test_fft_datapath.cache.tags.pwrStateResidencyTicks::UNDEFINED     57213000                       # Cumulative time (in ticks) in various power states
system.mma_test_fft_datapath.cache.tags.replacements            0                       # number of replacements
system.mma_test_fft_datapath.cache.tags.tagsinuse    12.429465                       # Cycle average of tags in use
system.mma_test_fft_datapath.cache.tags.total_refs           21                       # Total number of references to valid blocks.
system.mma_test_fft_datapath.cache.tags.sampled_refs           20                       # Sample count of references to valid blocks.
system.mma_test_fft_datapath.cache.tags.avg_refs     1.050000                       # Average number of references to valid blocks.
system.mma_test_fft_datapath.cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.mma_test_fft_datapath.cache.tags.occ_blocks::mma_test_fft_datapath.cache     0.603665                       # Average occupied blocks per requestor
system.mma_test_fft_datapath.cache.tags.occ_blocks::mma_test_fft_datapath.cache.prefetcher    11.825800                       # Average occupied blocks per requestor
system.mma_test_fft_datapath.cache.tags.occ_percent::mma_test_fft_datapath.cache     0.001179                       # Average percentage of cache occupancy
system.mma_test_fft_datapath.cache.tags.occ_percent::mma_test_fft_datapath.cache.prefetcher     0.023097                       # Average percentage of cache occupancy
system.mma_test_fft_datapath.cache.tags.occ_percent::total     0.024276                       # Average percentage of cache occupancy
system.mma_test_fft_datapath.cache.tags.occ_task_id_blocks::1022           19                       # Occupied blocks per task id
system.mma_test_fft_datapath.cache.tags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.mma_test_fft_datapath.cache.tags.age_task_id_blocks_1022::1           19                       # Occupied blocks per task id
system.mma_test_fft_datapath.cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.mma_test_fft_datapath.cache.tags.occ_task_id_percent::1022     0.037109                       # Percentage of cache occupancy per task id
system.mma_test_fft_datapath.cache.tags.occ_task_id_percent::1024     0.001953                       # Percentage of cache occupancy per task id
system.mma_test_fft_datapath.cache.tags.tag_accesses          116                       # Number of tag accesses
system.mma_test_fft_datapath.cache.tags.data_accesses          116                       # Number of data accesses
system.mma_test_fft_datapath.cache.pwrStateResidencyTicks::UNDEFINED     57213000                       # Cumulative time (in ticks) in various power states
system.mma_test_fft_datapath.cache.ReadReq_hits::mma_test_fft_datapath.cache           11                       # number of ReadReq hits
system.mma_test_fft_datapath.cache.ReadReq_hits::total           11                       # number of ReadReq hits
system.mma_test_fft_datapath.cache.demand_hits::mma_test_fft_datapath.cache           11                       # number of demand (read+write) hits
system.mma_test_fft_datapath.cache.demand_hits::total           11                       # number of demand (read+write) hits
system.mma_test_fft_datapath.cache.overall_hits::mma_test_fft_datapath.cache           11                       # number of overall hits
system.mma_test_fft_datapath.cache.overall_hits::total           11                       # number of overall hits
system.mma_test_fft_datapath.cache.ReadReq_misses::mma_test_fft_datapath.cache            1                       # number of ReadReq misses
system.mma_test_fft_datapath.cache.ReadReq_misses::total            1                       # number of ReadReq misses
system.mma_test_fft_datapath.cache.WriteReq_misses::mma_test_fft_datapath.cache           11                       # number of WriteReq misses
system.mma_test_fft_datapath.cache.WriteReq_misses::total           11                       # number of WriteReq misses
system.mma_test_fft_datapath.cache.demand_misses::mma_test_fft_datapath.cache           12                       # number of demand (read+write) misses
system.mma_test_fft_datapath.cache.demand_misses::total           12                       # number of demand (read+write) misses
system.mma_test_fft_datapath.cache.overall_misses::mma_test_fft_datapath.cache           12                       # number of overall misses
system.mma_test_fft_datapath.cache.overall_misses::total           12                       # number of overall misses
system.mma_test_fft_datapath.cache.ReadReq_miss_latency::mma_test_fft_datapath.cache        40000                       # number of ReadReq miss cycles
system.mma_test_fft_datapath.cache.ReadReq_miss_latency::total        40000                       # number of ReadReq miss cycles
system.mma_test_fft_datapath.cache.WriteReq_miss_latency::mma_test_fft_datapath.cache       360000                       # number of WriteReq miss cycles
system.mma_test_fft_datapath.cache.WriteReq_miss_latency::total       360000                       # number of WriteReq miss cycles
system.mma_test_fft_datapath.cache.demand_miss_latency::mma_test_fft_datapath.cache       400000                       # number of demand (read+write) miss cycles
system.mma_test_fft_datapath.cache.demand_miss_latency::total       400000                       # number of demand (read+write) miss cycles
system.mma_test_fft_datapath.cache.overall_miss_latency::mma_test_fft_datapath.cache       400000                       # number of overall miss cycles
system.mma_test_fft_datapath.cache.overall_miss_latency::total       400000                       # number of overall miss cycles
system.mma_test_fft_datapath.cache.ReadReq_accesses::mma_test_fft_datapath.cache           12                       # number of ReadReq accesses(hits+misses)
system.mma_test_fft_datapath.cache.ReadReq_accesses::total           12                       # number of ReadReq accesses(hits+misses)
system.mma_test_fft_datapath.cache.WriteReq_accesses::mma_test_fft_datapath.cache           11                       # number of WriteReq accesses(hits+misses)
system.mma_test_fft_datapath.cache.WriteReq_accesses::total           11                       # number of WriteReq accesses(hits+misses)
system.mma_test_fft_datapath.cache.demand_accesses::mma_test_fft_datapath.cache           23                       # number of demand (read+write) accesses
system.mma_test_fft_datapath.cache.demand_accesses::total           23                       # number of demand (read+write) accesses
system.mma_test_fft_datapath.cache.overall_accesses::mma_test_fft_datapath.cache           23                       # number of overall (read+write) accesses
system.mma_test_fft_datapath.cache.overall_accesses::total           23                       # number of overall (read+write) accesses
system.mma_test_fft_datapath.cache.ReadReq_miss_rate::mma_test_fft_datapath.cache     0.083333                       # miss rate for ReadReq accesses
system.mma_test_fft_datapath.cache.ReadReq_miss_rate::total     0.083333                       # miss rate for ReadReq accesses
system.mma_test_fft_datapath.cache.WriteReq_miss_rate::mma_test_fft_datapath.cache            1                       # miss rate for WriteReq accesses
system.mma_test_fft_datapath.cache.WriteReq_miss_rate::total            1                       # miss rate for WriteReq accesses
system.mma_test_fft_datapath.cache.demand_miss_rate::mma_test_fft_datapath.cache     0.521739                       # miss rate for demand accesses
system.mma_test_fft_datapath.cache.demand_miss_rate::total     0.521739                       # miss rate for demand accesses
system.mma_test_fft_datapath.cache.overall_miss_rate::mma_test_fft_datapath.cache     0.521739                       # miss rate for overall accesses
system.mma_test_fft_datapath.cache.overall_miss_rate::total     0.521739                       # miss rate for overall accesses
system.mma_test_fft_datapath.cache.ReadReq_avg_miss_latency::mma_test_fft_datapath.cache        40000                       # average ReadReq miss latency
system.mma_test_fft_datapath.cache.ReadReq_avg_miss_latency::total        40000                       # average ReadReq miss latency
system.mma_test_fft_datapath.cache.WriteReq_avg_miss_latency::mma_test_fft_datapath.cache 32727.272727                       # average WriteReq miss latency
system.mma_test_fft_datapath.cache.WriteReq_avg_miss_latency::total 32727.272727                       # average WriteReq miss latency
system.mma_test_fft_datapath.cache.demand_avg_miss_latency::mma_test_fft_datapath.cache 33333.333333                       # average overall miss latency
system.mma_test_fft_datapath.cache.demand_avg_miss_latency::total 33333.333333                       # average overall miss latency
system.mma_test_fft_datapath.cache.overall_avg_miss_latency::mma_test_fft_datapath.cache 33333.333333                       # average overall miss latency
system.mma_test_fft_datapath.cache.overall_avg_miss_latency::total 33333.333333                       # average overall miss latency
system.mma_test_fft_datapath.cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mma_test_fft_datapath.cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mma_test_fft_datapath.cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.mma_test_fft_datapath.cache.blocked::no_targets            0                       # number of cycles access was blocked
system.mma_test_fft_datapath.cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mma_test_fft_datapath.cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mma_test_fft_datapath.cache.WriteReq_mshr_hits::mma_test_fft_datapath.cache            8                       # number of WriteReq MSHR hits
system.mma_test_fft_datapath.cache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.mma_test_fft_datapath.cache.demand_mshr_hits::mma_test_fft_datapath.cache            8                       # number of demand (read+write) MSHR hits
system.mma_test_fft_datapath.cache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.mma_test_fft_datapath.cache.overall_mshr_hits::mma_test_fft_datapath.cache            8                       # number of overall MSHR hits
system.mma_test_fft_datapath.cache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.mma_test_fft_datapath.cache.ReadReq_mshr_misses::mma_test_fft_datapath.cache            1                       # number of ReadReq MSHR misses
system.mma_test_fft_datapath.cache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.mma_test_fft_datapath.cache.WriteReq_mshr_misses::mma_test_fft_datapath.cache            3                       # number of WriteReq MSHR misses
system.mma_test_fft_datapath.cache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.mma_test_fft_datapath.cache.HardPFReq_mshr_misses::mma_test_fft_datapath.cache.prefetcher           22                       # number of HardPFReq MSHR misses
system.mma_test_fft_datapath.cache.HardPFReq_mshr_misses::total           22                       # number of HardPFReq MSHR misses
system.mma_test_fft_datapath.cache.demand_mshr_misses::mma_test_fft_datapath.cache            4                       # number of demand (read+write) MSHR misses
system.mma_test_fft_datapath.cache.demand_mshr_misses::total            4                       # number of demand (read+write) MSHR misses
system.mma_test_fft_datapath.cache.overall_mshr_misses::mma_test_fft_datapath.cache            4                       # number of overall MSHR misses
system.mma_test_fft_datapath.cache.overall_mshr_misses::mma_test_fft_datapath.cache.prefetcher           22                       # number of overall MSHR misses
system.mma_test_fft_datapath.cache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.mma_test_fft_datapath.cache.ReadReq_mshr_miss_latency::mma_test_fft_datapath.cache        21000                       # number of ReadReq MSHR miss cycles
system.mma_test_fft_datapath.cache.ReadReq_mshr_miss_latency::total        21000                       # number of ReadReq MSHR miss cycles
system.mma_test_fft_datapath.cache.WriteReq_mshr_miss_latency::mma_test_fft_datapath.cache        63000                       # number of WriteReq MSHR miss cycles
system.mma_test_fft_datapath.cache.WriteReq_mshr_miss_latency::total        63000                       # number of WriteReq MSHR miss cycles
system.mma_test_fft_datapath.cache.HardPFReq_mshr_miss_latency::mma_test_fft_datapath.cache.prefetcher      1010960                       # number of HardPFReq MSHR miss cycles
system.mma_test_fft_datapath.cache.HardPFReq_mshr_miss_latency::total      1010960                       # number of HardPFReq MSHR miss cycles
system.mma_test_fft_datapath.cache.demand_mshr_miss_latency::mma_test_fft_datapath.cache        84000                       # number of demand (read+write) MSHR miss cycles
system.mma_test_fft_datapath.cache.demand_mshr_miss_latency::total        84000                       # number of demand (read+write) MSHR miss cycles
system.mma_test_fft_datapath.cache.overall_mshr_miss_latency::mma_test_fft_datapath.cache        84000                       # number of overall MSHR miss cycles
system.mma_test_fft_datapath.cache.overall_mshr_miss_latency::mma_test_fft_datapath.cache.prefetcher      1010960                       # number of overall MSHR miss cycles
system.mma_test_fft_datapath.cache.overall_mshr_miss_latency::total      1094960                       # number of overall MSHR miss cycles
system.mma_test_fft_datapath.cache.ReadReq_mshr_miss_rate::mma_test_fft_datapath.cache     0.083333                       # mshr miss rate for ReadReq accesses
system.mma_test_fft_datapath.cache.ReadReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for ReadReq accesses
system.mma_test_fft_datapath.cache.WriteReq_mshr_miss_rate::mma_test_fft_datapath.cache     0.272727                       # mshr miss rate for WriteReq accesses
system.mma_test_fft_datapath.cache.WriteReq_mshr_miss_rate::total     0.272727                       # mshr miss rate for WriteReq accesses
system.mma_test_fft_datapath.cache.HardPFReq_mshr_miss_rate::mma_test_fft_datapath.cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.mma_test_fft_datapath.cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.mma_test_fft_datapath.cache.demand_mshr_miss_rate::mma_test_fft_datapath.cache     0.173913                       # mshr miss rate for demand accesses
system.mma_test_fft_datapath.cache.demand_mshr_miss_rate::total     0.173913                       # mshr miss rate for demand accesses
system.mma_test_fft_datapath.cache.overall_mshr_miss_rate::mma_test_fft_datapath.cache     0.173913                       # mshr miss rate for overall accesses
system.mma_test_fft_datapath.cache.overall_mshr_miss_rate::mma_test_fft_datapath.cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.mma_test_fft_datapath.cache.overall_mshr_miss_rate::total     1.130435                       # mshr miss rate for overall accesses
system.mma_test_fft_datapath.cache.ReadReq_avg_mshr_miss_latency::mma_test_fft_datapath.cache        21000                       # average ReadReq mshr miss latency
system.mma_test_fft_datapath.cache.ReadReq_avg_mshr_miss_latency::total        21000                       # average ReadReq mshr miss latency
system.mma_test_fft_datapath.cache.WriteReq_avg_mshr_miss_latency::mma_test_fft_datapath.cache        21000                       # average WriteReq mshr miss latency
system.mma_test_fft_datapath.cache.WriteReq_avg_mshr_miss_latency::total        21000                       # average WriteReq mshr miss latency
system.mma_test_fft_datapath.cache.HardPFReq_avg_mshr_miss_latency::mma_test_fft_datapath.cache.prefetcher 45952.727273                       # average HardPFReq mshr miss latency
system.mma_test_fft_datapath.cache.HardPFReq_avg_mshr_miss_latency::total 45952.727273                       # average HardPFReq mshr miss latency
system.mma_test_fft_datapath.cache.demand_avg_mshr_miss_latency::mma_test_fft_datapath.cache        21000                       # average overall mshr miss latency
system.mma_test_fft_datapath.cache.demand_avg_mshr_miss_latency::total        21000                       # average overall mshr miss latency
system.mma_test_fft_datapath.cache.overall_avg_mshr_miss_latency::mma_test_fft_datapath.cache        21000                       # average overall mshr miss latency
system.mma_test_fft_datapath.cache.overall_avg_mshr_miss_latency::mma_test_fft_datapath.cache.prefetcher 45952.727273                       # average overall mshr miss latency
system.mma_test_fft_datapath.cache.overall_avg_mshr_miss_latency::total 42113.846154                       # average overall mshr miss latency

---------- End Simulation Statistics   ----------
