-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
-- Date        : Mon May 11 14:12:13 2020
-- Host        : bergauer-X1 running 64-bit Linux Mint 19.2 Tina
-- Command     : write_vhdl -force -mode funcsim
--               /home/bergauer/github/cms-l1-globaltrigger/mp7_ugt_legacy/firmware/ngc/rom_lut_calo_inv_dr_sq_1/rom_lut_calo_inv_dr_sq_1_sim_netlist.vhdl
-- Design      : rom_lut_calo_inv_dr_sq_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx690tffg1927-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_calo_inv_dr_sq_1_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end rom_lut_calo_inv_dr_sq_1_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"E1961750E690F65DE39633730D350C94E3B3326CFFD6DC36E3B3302CFCE78FFE",
      INITP_01 => X"806B14498CD38E3C80C9E381C18B742CC0D4C875534AD54BC1D4148F2834B3DC",
      INITP_02 => X"71CA73E3EE67275E3F990A34CB6907623F34F43FDC7791460E2A0BA8060F097B",
      INITP_03 => X"1FE576D89A518F2F8FCA82F6D48D7EB3C01378EAB51D54FDE06585ED9BF4E6D3",
      INITP_04 => X"9C0D90DEB1C9CDDDCFF2A0A2DC86AB6F618D40BA3DA53622301A9C8473FBC206",
      INITP_05 => X"98FCD40A485EAD4E4E0364142E8866A667FCAC685825E69630E35850B491C8E0",
      INITP_06 => X"931F9A9FA9CD20FD49C0CA80A053144D663E2AFE8967612AB3839672FA098E66",
      INITP_07 => X"B4CE0E559E19817452700652032A90BB699FE2EC0D4996C3A4E032A3911C0DE5",
      INITP_08 => X"AB4CF0712AAD6CEC55B38076AA6CA9CC52CC1865598734E3A931FC6A9C03C50B",
      INITP_09 => X"AAAD99F07C3E1CA7AA5263FFC631FE50556DCFFE336CC098DA933FFCDA549F93",
      INITP_0A => X"955569B18F19954FAB4AD331E0F8CAB14AA52670FFF0769055524CF0003F8CB1",
      INITP_0B => X"D29554ADA4B554CFB52AAD6936DA56CF69555A493336949F5AAAB49998CC95B0",
      INITP_0C => X"DB4B55AAAAAAD98FB6D6AAAAAB56A66025AD5556AD555B3F4B5AAA95AD6AAD8F",
      INITP_0D => X"D9369694A52498F09269294A95A599C026D2D6AD54AD331F4DA5A95556A96C70",
      INITP_0E => X"999B26DB64998E1F33364924B64DCE1F666DB6D25B6CCE3F4C9B69296924CC7F",
      INITP_0F => X"98CCCD999998E1FE339933264CCE70FF666664D93267383FCCCC9B26D9B39C1F",
      INIT_00 => X"81F8F7B473844835DBEA40F05A42F377E3D00ED4AAC108DE4151047644D96600",
      INIT_01 => X"B26024FEF1FE266DD45D0BE1E212740DE2F752FBF7500E3CE517DF507D7D685D",
      INIT_02 => X"48B9AE5F1111C298210C34ABCB52845EE188F510D99053D7023236790F2F6C24",
      INIT_03 => X"AE5D20F9EDF92268CE5704DADA0A6B03D7EB44EDE83FFC28CFFEC4315B563C2C",
      INIT_04 => X"9EF8D162ECBD35C4F67517E4299551350F01278CB94E855E0484F84C645B3B89",
      INIT_05 => X"A55215EEE0EB1358BD44F0C4C3F150E6B7C81FC3BA0DC4EB8BB370D5F3E1B997",
      INIT_06 => X"88BB66C0098DA6C3683900B89C3EA368061F077FF04B1EBDDB0554127EA0C220",
      INIT_07 => X"934002DACAD4FA3DA026CFA19DC723B5828EE07E6EBA68851B37E63B4720DFA1",
      INIT_08 => X"07046F80708A23A3896E0E535FA1EC98B241A421B33E57D34A1937572B0FCE22",
      INIT_09 => X"7D28E7BEACB4D81979FBA26F678DE471383E871E0545E9F9808A27655814B24D",
      INIT_0A => X"1FD9F7A92CC1BA7A74376FF0C127BE8F34097027C868684C5DF50FF4C066E75E",
      INIT_0B => X"5E08C69A868AACE946C467302343941AD9D718A37FB24746BAAF335629C1349E",
      INIT_0C => X"D74203474842816049BC56D31A48BC2FC537EE41AE15EF45145FAE68CEB06048",
      INIT_0D => X"3CE29C6E585875B0098220E3D0EA33B1675A900EDC00836ECBA70E10BD296A9A",
      INIT_0E => X"34459C66D31E8D702929FB44CB82915EA27977BC0AC8E8860758E11FD32E2DF1",
      INIT_0F => X"11B56D3C211F386DC035CC896F80C135E1C8F1611E309E71B674B99516505845",
      INIT_10 => X"3FECD010DC69F5C839AD9A903656E0F5E9530F46670ED2D600CB7F44BAB39C89",
      INIT_11 => X"E1823701E2DBF0206EDC6D22000940A948223B9C45449B557B1838E8393B02A6",
      INIT_12 => X"0041A7557537D287A0766E00B83845B9980754E636AB63D74B11AD094EF04D92",
      INIT_13 => X"AB47F8BF9C90A0CA117902AF8482AF0C9E6972BE563C7A171D968C0E29EE70C3",
      INIT_14 => X"7E4D2E42AD9C3DCA82B2AEDAA79A45537F9777FCF70466BDAD70731AEF7AC757",
      INIT_15 => X"6E08B5764E3D476AAB0B8C30FBEF0F5FE29D95CE4E1C3EBC9FF0BA0AEC70A6A4",
      INIT_16 => X"C11A72E698AC4EAE038C905F53D5544D42C04E696D81717F2D0573BD4826FF11",
      INIT_17 => X"2DC26A27F9E3E5023C930BA6664E61A216C0A4C830E4E845022AC5DF84C3AB4F",
      INIT_18 => X"D4B27C4E437B1D50442B41C5FE3CCF115B055B98D2EA769AF273656CC298A092",
      INIT_19 => X"E57619D09D807C91C3128010C5A0A6D83BD2A2AFFE957BB54B46B092F8EF86CC",
      INIT_1A => X"BD1E5A86BE1CBEC962B3EC3EE10DFEF01EB7E2AD06AB197EA4E9414562174681",
      INIT_1B => X"9724C2743A170C1A4288EC7119E7DE0051D58F85B833F80D7B487E264BF83B22",
      INIT_1C => X"8468159E199E462F7842B4F2267A1622BC02F996B1F8EAC88EF4704CBA0BDB3C",
      INIT_1D => X"47CD6611D0A79399B9F54EC863230B1C5BCA6E4A64BF6051943334A182E4D157",
      INIT_1E => X"339AB89F6111C6979DF3B501F3A93EC857F2921B5AFC875695443B39FD5D677C",
      INIT_1F => X"F07104A961311512275AA815A3552C2C58B23F01FD3ABA829B09D404A2B84F74",
      INIT_20 => X"CFBA4D95A0844C11E4DA088361B58DF5F3808CF37FE0AA512B6F3EADD6E73A62",
      INIT_21 => X"95109B3BEDB4908490B7FA5ADB7D44324A8E03AB8BA702A490CD6255AF78B97D",
      INIT_22 => X"5FD1DB88E602E9AE5D09BE8D83AC0FB18C96B6C897D82F2636C01D9E9B7FD44E",
      INIT_23 => X"35AA2FC7723105F0F20D44980A9D532E3260BC490C063EB87884E198AD2A1679",
      INIT_24 => X"EAE66A823795A679188CE62B6499CAF61312DA44202B1782FF143EFCD2532C24",
      INIT_25 => X"D140BF50F3A975554C5D88CE31B4592210286BDD825B6FC0532E55CEA0D1696E",
      INIT_26 => X"76FE028A9D478E7C1B7289650C7EBABA73D2BD11A134854721B2976ED98940D7",
      INIT_27 => X"69D24AD46F1DDFB5A2A7C5FD52C5580DE7E81269EFA796BF26CFC0FD8C73B760",
      INIT_28 => X"0620A8A6201EA6BF70BEAD417B59D8EF91AB24DCA95DBC86753B8D1EA9F2CA16",
      INIT_29 => X"FD5FD153E68B4411F3EBFC276DCF51F2B7A1B2EC54ECB5B7F169252674110555",
      INIT_2A => X"A04F61DCC421F5481C7556C0B1261A825276D859D62617770993D99EB0DF091B",
      INIT_2B => X"8EEA54CF5AF6A5673D2B2F4B82D443D281534B6AB42AD0A8B800864E5BB1564F",
      INIT_2C => X"489132308F54811A229B85E0AADC7260990BA141CC1D0D6F16D272CAAF00A284",
      INIT_2D => X"1B70D446C95C02B985665C6B92D431AC4601DFE30E64E6987C94E7754255AE53",
      INIT_2E => X"00E81EA684BA4B39852F3AA05F72D273494450563BE024E3F83A86B6AB4A7E3C",
      INIT_2F => X"A6F450BB35BF5B08C99D87879ECF1A8206AA7058669BFA853E2949A031001064",
      INIT_30 => X"CC572841A65757A6453572FBCBDE2AA747FCB55DDC19F85B233066A6D8E8C565",
      INIT_31 => X"2E75CA2C9E1FB05307D1AD9FA7C70054C451FDCBBBD00C7102C0AECF25B47D84",
      INIT_32 => X"AEE15203F62BA46262A62AEBE5136CE77813A723727F327225348400942EC44B",
      INIT_33 => X"B3F3409B037C049C4501D0B3ACBCE4247FF5893C10051F5FC75918052172F9B6",
      INIT_34 => X"A7879FEE7639356BDB825D6BA5068620C469007AC6D085D19ED86C465792EC60",
      INIT_35 => X"366FB50868D654E28030F2C7B1B0C5F2389814AD643B345090F88742293F85FC",
      INIT_36 => X"BA4C0E02277F08C3ADC5087301AD6E3F13E29E3AA7D5B3313DC5BB0EB39FC92D",
      INIT_37 => X"B7E92772C92FA325B85C11D8B2A1A5BFF13B9F1EB9734B445F9D018B3E1B2257",
      INIT_38 => X"E72FA2400AFE1D65D66C25FEF2FB13324F64613DEB5C8453BBAE20034DF7F94F",
      INIT_39 => X"366198DA2985EF68EF852EE7B391848CA9DE2B9111AD663D334A82DF5F06D3C8",
      INIT_3A => X"2F335BA91DB672525373B0046DE566E967D72E636B3BC701DE5456DAD94B2B76",
      INIT_3B => X"B4D8074187DA3AA824B04AF6B38163586282B8056BEB853B0EFF0E3E8F029751",
      INIT_3C => X"9356383D61A4078722D7A17F6B625D554625EC910B4F530E767F2357165A1D5F",
      INIT_3D => X"304D74A6E42E84E858D76604B27142261C27477DC92DAA40F1BDA5AACE1071F2",
      INIT_3E => X"13993BFAD4C9D9003F91F668E467EA68DB3D85ABA974055154025546CEEA96D0",
      INIT_3F => X"ABC1E10B4081CE278D008212B26122F4D8CFD9F82B75D54DDC8548251C305FAB",
      INIT_40 => X"B0FD62E07623E6BDA6A0A7B8D0EA0314190BE39C2D8FBCAB56B5C37AD4CD6699",
      INIT_41 => X"25344C6F9BD31665C0289E21B35304C496796E7692C20761D158F7AD7C63647C",
      INIT_42 => X"697FADEF45B02CB955FDB06927E49D4EF080F64E81885DFB5A7649CD00DD6390",
      INIT_43 => X"9EA6B7D2F6255FA3F450B930B446E797562607FAFE15407ED037B345ECAA7E68",
      INIT_44 => X"3E231B25416EA9F246A60C76E24CB00A558DADB09047D1274627C62030F56C94",
      INIT_45 => X"171822345177A7E22879D740B73BCC6C1AD7A582707080A3D9217CEB6E04AE6C",
      INIT_46 => X"2EE5AC82685B5B667A95B5D8FB19313E3C27FAB249BA011AFFAE215548F76185",
      INIT_47 => X"8F898C97ABC8F0215DA2F552BB31B443E18C4710E8D1C9D2EC1753A10071F489",
      INIT_48 => X"3AC55E05B8773F11EAC8A98B6B4619E19940D0459CCFDDBF73F441552ECB2949",
      INIT_49 => X"07FBF6F9061B396092CE1465C22A9E1DAC46EDA367391B0B0A193866A4F350BD",
      INIT_4A => X"60C231AB2FBE53F1943AE2892CCA60EA65CE225C7A7852058DE8120ACD5AAECB",
      INIT_4B => X"7F6C605C616D83A1C9FA357ACA258BFD7A049A3DECAA754D33282A3B5A87C20A",
      INIT_4C => X"A0DD2474CE2F970474E75ACD3AA1FF5296C8E6EDD8A653DB3D7683621290DCF6",
      INIT_4D => X"F7DDCBC0BCC1CDE200275892D5237BDF4DC74BDC7822D79968432B1F212F496F",
      INIT_4E => X"FA13355F91C906468ACE12538FC5F111242513EBAA4DD2367691844DEB5DA2B9",
      INIT_4F => X"704F3623181519253A577DABE22470C5248F03830DA343F0A76B3913F9E9E4EA",
      INIT_50 => X"6C64646B77899FB7D1EA0116272F2E2107DCA14EE663C5082A2A06BC4CB3F105",
      INIT_51 => X"E8C2A188756A66697588A4C7F32A68B0015CC12FA82BB850F29F5516E1B6947C",
      INIT_52 => X"F6D0B095806E5F5246382915FCDCB17D3BE9850F83DF20464E37FEA42583BBCE",
      INIT_53 => X"61340EEDD4C0B4AFB2BBCDE60832649EE22F84E34BBC36BB48DF7F29DB955824",
      INIT_54 => X"985417DEA8764616E7B682490BC5761EB741BD2579B6DCE8D7AC61F76EC3F607",
      INIT_55 => X"DBA87B54331804F7F1F1F9081F3D6492C8074E9DF556BE30AA2CB74AE48630E1",
      INIT_56 => X"4FF29842F09F5001B15F0AB051EA7AFF77E33D89C0E2EFE4BF8026AF1A6796A5",
      INIT_57 => X"561DE9BB937256403229282D394D6889B4E51D5FA7F64FAF1685FC79FE891BB2",
      INIT_58 => X"1DA633C355E87D10A333BF47C943B51C77C60534525D5232FBAB43C0226793A1",
      INIT_59 => X"D1925824F5CCA98C7564595557607087A4C8F42761A1E8388EEA4EB7279C1898",
      INIT_5A => X"FF71E65DD650CA42BA2E9F0B70CF2570B1E50C23291E00CD8527B1247DBEE4F0",
      INIT_5B => X"4D08C98E5929FFDABAA18E8079777D889AB2D1F622548CCB105BAC035FC02691",
      INIT_5C => X"F652B11172D43595F44FA6F84489C6F9213E4D4F4021F1AD56EB6AD22560838F",
      INIT_5D => X"CA803BFABE87562A03E1C5AF9E938E8E95A1B4CBE90F38689DD7185DA5F4479D",
      INIT_5E => X"004892DD2874BE084F92D20D416F95B1C4CBC6B3926120CE69F266C612486974",
      INIT_5F => X"49F9AE6725E8AF7C4D24FFE0C7B2A39995969DA9BBD0ED0F35608FC3FC3878BA",
      INIT_60 => X"1D5288BFF62D6397C9F72146667E8F979589714C1AD98A2AB936A1FA3F718F99",
      INIT_61 => X"C87322D68E4A0BD09A693D16F3D6BDA99B918D8D929CABBFD7F213365F8AB9EA",
      INIT_62 => X"4B6F93B7DC002243617B91A3AEB3B1A692744B16D48528BC40B31668A8D6F1FA",
      INIT_63 => X"49EE9846F8AE6927EAB27E4F24FDDCBEA6928378727072778391A3B7D0EC0A29",
      INIT_64 => X"8B9EB0C5D8EAFA09141D2120190CF8DCB889510DBD61F880FA65C00C47718A93",
      INIT_65 => X"CB6B10B86415C9813DFDC28B5829FFD8B6997F69584A413B37393E454F5B687A",
      INIT_66 => X"DCDFE3E6E9EAE9E8E3DACDBBA487633703C67F2ED269F573E4479BE1183F565E",
      INIT_67 => X"4EE9892CD37D2BDD924C09CB905926F7CCA58162462D1806F8ECE4DDDAD8D8D9",
      INIT_68 => X"3C3126190D00F0DFCAB195744E21EEB47228D4760E9B1C91FA56A4E4173B5158",
      INIT_69 => X"D26A04A243E8903BEB9E540ECC8D521BE7B78A603A17F8DBC1A9948271625448",
      INIT_6A => X"AC937961462A0CEBC9A2774813D9995102AB4CE370F36BD8398ED7124163777E",
      INIT_6B => X"58EB8119B554F79D46F2A2550CC6834307CE98663609DFB89370503113F9DDC5",
      INIT_6C => X"2A05DFB791673B0EDEAA7235F4AC600CB24FE571F56FDE449EED306893B2C5CB",
      INIT_6D => X"E16EFF932AC46001A44AF3A04F02B8712CEBAD713802CE9D6E4015EBC39C7550",
      INIT_6E => X"B7845421EDB77F4408C8833BED9A42E37D119C209A0C74D2266FAEE20A27383E",
      INIT_6F => X"6AF37F0EA035CD6704A548EE9743F1A3570EC7834102C58A511AE4B07D4919E8",
      INIT_70 => X"5013D7995918D58F47FBAB57FFA13ED565EF71EC5EC82981CF134E7EA3BECED4",
      INIT_71 => X"F57A018C19A93BD06802A040E2872FD98635E79B5109C4803DFCBD7F4105C88C",
      INIT_72 => X"F6B06920D68A3CEB9841E68926BE51DF66E661D23EA1FB4E97D60D395C76858A",
      INIT_73 => X"8002850B941FAC3CCE63FB9531D07115BB630DB96717C97D31E89F5710CA843E",
      INIT_74 => X"AA5A08B6610BB358FC9A37CE63F17C007EF86AD53995E9377BB6E912334B595D",
      INIT_75 => X"0F8C0B8C11971FA938C759ED841DB855F49538DD842CD6812EDB8A39E99A4AFA",
      INIT_76 => X"6910B559FB9C3BD670069928B33ABB38AF208AEE4CA2F23A7AB1E108263C484E",
      INIT_77 => X"9E17930F9011951BA42EBB4ADA6D029932CC6806A647E98D32D77D24CC731BC2",
      INIT_78 => X"34D16E09A33BD164F5830D9315950F84F35CC22077C9135591C6F21633475458",
      INIT_79 => X"2FA51C95118E0D8E139720A934C251E274099E36CE6804A03DDB7918B857F695",
      INIT_7A => X"099F33C658E87501890F91108B0275E34CB00E65B8034A89C0F11B3D586B777A",
      INIT_7B => X"C233A71D940D88058304880C921AA42FBC4AD96AFD9024BA50E67D15AD44DC73",
      INIT_7C => X"E977048F19A127AB2CAA259D1181ED55B7156EC10D5597D106335A7B94A5B0B4",
      INIT_7D => X"57C435A61A8E067EF975F272F376FA80079019A430BD4BDA69F9891AAA3ACA5A",
      INIT_7E => X"D35ADF63E667E663DD54C839A71076D8358CDF2D77BAF72E608BAFCDE5F4FF02",
      INIT_7F => X"ED58C432A11385FA70E861DC58D655D657DA5EE46AF178018A139D26B039C24B",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_calo_inv_dr_sq_1_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_calo_inv_dr_sq_1_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_lut_calo_inv_dr_sq_1_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \rom_lut_calo_inv_dr_sq_1_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000000FCD2000000000000F8DA000000000000F8C3100000000001F8850",
      INITP_01 => X"000000000007E32400000000000FE25100000000000FC69E00000000000FC563",
      INITP_02 => X"000000000001FE0F000000000003F83E000000000003F8E0000000000007F19C",
      INITP_03 => X"0000000000003FFF0000000000007FF8000000000000FFC0000000000001FF00",
      INITP_04 => X"000000000000007F00000000000001FF00000000000007FF0000000000001FFF",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000003",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"6A7179828C97A4B2C1D3E8001C3C6290C70B5FC84F01F2422D21070B862EBB00",
      INIT_01 => X"191A1B1C1D1E1F202123242527292A2C2E303234373A3D4043474A4F53585E64",
      INIT_02 => X"6A7179828C97A3B1C1D3E8FF1B3B618FC5085BC348F7E32A04D56A94193EFA31",
      INIT_03 => X"191A1B1C1D1E1F202123242527292A2C2E303234373A3C4043464A4F53585E64",
      INIT_04 => X"6A7179828B96A3B0C0D2E6FD19385E8AC00151B534DAB7E59006D40FE23E8ACC",
      INIT_05 => X"191A1B1C1D1E1F202123242527282A2C2E303234373A3C3F43464A4E53585D63",
      INIT_06 => X"697078818B95A1AFBED0E4FA15345883B6F4409E15AD747EEAEACE1054F44BCC",
      INIT_07 => X"191A1B1C1D1E1F202123242527282A2C2E30323437393C3F43464A4E53585D63",
      INIT_08 => X"697077808994A0ADBCCDE0F6102D5079A9E42A81ED7522032CB8CC8F1722B533",
      INIT_09 => X"191A1B1C1D1E1F202122242527282A2C2E30323437393C3F42464A4E52575C62",
      INIT_0A => X"686E767E88929DAAB9C9DCF10926466D9AD0115FBF35C9826D950ACFD6E48020",
      INIT_0B => X"191A1B1C1D1E1F202122242527282A2C2D2F323436393C3F4245494D52565C61",
      INIT_0C => X"666D757D86909BA7B5C5D7EB021D3B5F89BAF43A8EF36E04BA9597BDF212E533",
      INIT_0D => X"191A1B1C1D1E1F202122242526282A2B2D2F313436393B3E4145494D51565B60",
      INIT_0E => X"656C737B838D98A4B1C0D1E4FA132F5076A3D7145CB1168E1ABB6F31F19A103A",
      INIT_0F => X"191A1B1C1D1E1F20212223252628292B2D2F313336383B3E4144484C50555A5F",
      INIT_10 => X"646A7179818A94A0ADBBCBDDF1082240638BB9EE2B73C5238F05850884ED334C",
      INIT_11 => X"191A1B1C1C1D1E20212223252628292B2D2F313335383A3D4044474B4F54595E",
      INIT_12 => X"62686F767E87919CA8B5C4D5E8FD15304F739BC8FD387BC51870CC277ABDEAFA",
      INIT_13 => X"191A1A1B1C1D1E1F212223242627292B2C2E303235373A3D4043464A4E52575C",
      INIT_14 => X"60666D747B848D97A3AFBDCDDEF208203C5B7EA5D1023873B3F53879B2E0FD08",
      INIT_15 => X"191A1A1B1C1D1E1F202223242527292A2C2E30323437393C3F4245494D51565B",
      INIT_16 => X"5E646A71788089939EA9B6C5D5E6FA1029446284A9D1FD2C5E90C2F019394D55",
      INIT_17 => X"19191A1B1C1D1E1F202123242527282A2C2D2F313436383B3E4144484C505459",
      INIT_18 => X"5C62686E757D858E98A3AFBCCBDBED01162E486584A5C9EF153C6284A2B9C7CC",
      INIT_19 => X"18191A1B1C1D1E1F20212224252628292B2D2F313335383A3D4043474A4E5357",
      INIT_1A => X"5A60656B72798189939DA8B4C1D0E0F105193048637E9CBAD8F6132D43545F62",
      INIT_1B => X"18191A1B1C1D1E1F20212223252627292B2C2E303235373A3C3F4246494D5156",
      INIT_1C => X"585D63686F757D858D97A1ACB8C5D4E3F406192E445B738CA4BCD2E6F7040B0E",
      INIT_1D => X"18191A1B1B1C1D1E1F202223242627292A2C2E30323436393B3E4144484B4F54",
      INIT_1E => X"565B60656B72788088909AA4AFBBC8D5E4F40517293C5064788B9CACB8C2C8CA",
      INIT_1F => X"18191A1A1B1C1D1E1F202123242527282A2B2D2F313335383A3D4043464A4E52",
      INIT_20 => X"54585D62686E747B828A939CA6B1BCC8D5E3F2011121314252616F7B858C9193",
      INIT_21 => X"1819191A1B1C1D1E1F20212223252628292B2D2E30323537393C3F4245484C50",
      INIT_22 => X"52565A5F646A70767D858C959EA7B2BCC8D4E0EDFB081624313D48525A606365",
      INIT_23 => X"1818191A1B1C1D1D1E20212223242627292A2C2E30323436383B3D4043474A4E",
      INIT_24 => X"4F53585C61666C72787F868E969EA7B1BBC6D0DCE7F3FE09141E272F353A3D3E",
      INIT_25 => X"1718191A1A1B1C1D1E1F202123242527282A2B2D2F313335373A3C3F4245484C",
      INIT_26 => X"4D5155595E63686D737980878E969EA6AFB8C2CCD5DFE9F2FB030B11161A1D1D",
      INIT_27 => X"171819191A1B1C1D1E1F20212223252627292B2C2E30323436383B3D4043464A",
      INIT_28 => X"4B4F52565B5F64696E747A80878E959CA4ACB5BDC5CED6DEE5ECF2F8FCFF0102",
      INIT_29 => X"171818191A1B1C1D1D1E1F212223242527282A2B2D2F313335373A3C3F424548",
      INIT_2A => X"494C5053575C60656A6F747A80868D939AA1A8B0B7BEC5CCD2D8DDE1E5E7E9EA",
      INIT_2B => X"171718191A1A1B1C1D1E1F20212224252628292B2C2E30323436383B3D404346",
      INIT_2C => X"474A4D5154585C61656A6F74797F858B91979DA4AAB0B6BCC1C6CACED1D3D4D5",
      INIT_2D => X"17171819191A1B1C1D1E1F20212223242627282A2C2D2F31333537393C3E4144",
      INIT_2E => X"45474B4E5155595D61656A6E73787D83888E93999EA3A9ADB2B6BABDBFC1C2C3",
      INIT_2F => X"16171818191A1B1C1C1D1E1F20212324252628292B2C2E30323436383A3D3F42",
      INIT_30 => X"4245484B4E5255595D6165696D72777B80858A8F93989CA1A5A8ABAEB0B1B2B3",
      INIT_31 => X"16171718191A1A1B1C1D1E1F20212223242627282A2B2D2F31323436393B3D40",
      INIT_32 => X"404346494B4F5255595C6064686C7074797D81868A8E9295999C9EA1A2A4A4A5",
      INIT_33 => X"1616171819191A1B1C1D1D1E1F20212324252628292B2C2E2F31333537393B3E",
      INIT_34 => X"3E414346494C4F5255585C5F63676A6E72767A7D8184888B8E90939596979898",
      INIT_35 => X"1616171818191A1A1B1C1D1E1F20212223242627282A2B2D2E30323436383A3C",
      INIT_36 => X"3C3F414446494C4E5154585B5E6165686C6F7276797C7F828486888A8B8C8D8D",
      INIT_37 => X"151617171819191A1B1C1D1D1E1F20212224252627292A2C2D2F31323436383A",
      INIT_38 => X"3A3D3F414446494B4E515456595C606366696C6F717477797B7D7F8182828383",
      INIT_39 => X"151616171818191A1A1B1C1D1E1F2021222324252728292B2C2E2F3133353638",
      INIT_3A => X"393B3D3F414346484B4D505355585B5D606366686B6D6F7273757778797A7A7A",
      INIT_3B => X"15151617171819191A1B1C1C1D1E1F20212223252627282A2B2C2E3031333537",
      INIT_3C => X"37393B3D3F414345484A4C4F515456595B5E60626567696B6C6E6F7071727272",
      INIT_3D => X"15151616171818191A1A1B1C1D1E1F2021222324252627292A2B2D2E30323335",
      INIT_3E => X"3537393A3C3E40434547494B4D50525456595B5D5F616364666768696A6A6B6B",
      INIT_3F => X"1415151617171819191A1B1C1C1D1E1F2021222324252628292A2C2D2F303233",
      INIT_40 => X"333537383A3C3E40424446484A4C4E50525456585A5B5D5E6061626363646464",
      INIT_41 => X"1415151616171818191A1A1B1C1D1E1E1F2021222324262728292A2C2D2F3032",
      INIT_42 => X"32333536383A3C3D3F41434547484A4C4E505153555658595A5B5C5D5E5E5E5E",
      INIT_43 => X"141415151617171818191A1B1B1C1D1E1F202121222425262728292B2C2D2F30",
      INIT_44 => X"303233353638393B3D3E4042434547494A4C4D4F505253545556575858585959",
      INIT_45 => X"14141515161617171819191A1B1C1C1D1E1F202122232425262728292B2C2D2F",
      INIT_46 => X"2F303133343637393A3C3D3F404244454748494B4C4D4F505051525353535454",
      INIT_47 => X"13141415151616171818191A1A1B1C1D1D1E1F2021222324252627282A2B2C2D",
      INIT_48 => X"2D2E30313234353738393B3C3E3F41424345464748494A4B4C4D4E4E4F4F4F4F",
      INIT_49 => X"1313141415161617171819191A1B1B1C1D1E1E1F202122232425262728292B2C",
      INIT_4A => X"2C2D2E2F313233343637383A3B3C3E3F404143444546474848494A4A4A4B4B4B",
      INIT_4B => X"131314141515161617171819191A1B1B1C1D1E1F1F202122232425262728292B",
      INIT_4C => X"2A2B2D2E2F30313334353637393A3B3C3D3E3F40414243444545464647474747",
      INIT_4D => X"121313141415151617171818191A1A1B1C1C1D1E1F2020212223242526272829",
      INIT_4E => X"292A2B2C2D2E3031323334353637383A3B3C3D3D3E3F40414142424343434343",
      INIT_4F => X"12131314141515161617171818191A1A1B1C1D1D1E1F20202122232425262728",
      INIT_50 => X"28292A2B2C2D2E2F303132333435363738393A3B3B3C3D3E3E3F3F3F40404040",
      INIT_51 => X"1212131314141515161617171819191A1B1B1C1D1D1E1F202021222324252627",
      INIT_52 => X"262728292A2B2C2D2E2F3031323334353636373839393A3B3B3C3C3C3D3D3D3D",
      INIT_53 => X"121213131314141515161617181819191A1B1B1C1D1D1E1F2020212223242526",
      INIT_54 => X"25262728292A2B2C2C2D2E2F303132333334353636373738383939393A3A3A3A",
      INIT_55 => X"11121213131414141515161717181819191A1B1B1C1D1D1E1F20202122232424",
      INIT_56 => X"242526272728292A2B2C2D2D2E2F303031323333343435353636373737373737",
      INIT_57 => X"1112121213131414151516161717181819191A1B1B1C1D1D1E1F1F2021222323",
      INIT_58 => X"2324252526272829292A2B2C2C2D2E2F2F303131323233333334343435353535",
      INIT_59 => X"111112121213131414151516161717181819191A1B1B1C1D1D1E1F1F20212222",
      INIT_5A => X"22232324252626272829292A2B2B2C2D2D2E2F2F303031313132323232323232",
      INIT_5B => X"11111112121313131414151516161717181819191A1B1B1C1D1D1E1F1F202121",
      INIT_5C => X"212222232424252626272828292A2A2B2C2C2D2D2E2E2E2F2F2F303030303030",
      INIT_5D => X"1011111112121313141414151516161717181819191A1B1B1C1C1D1E1E1F2020",
      INIT_5E => X"202121222323242525262627282829292A2A2B2B2C2C2D2D2D2D2E2E2E2E2E2E",
      INIT_5F => X"101011111212121313141414151516161717181819191A1B1B1C1C1D1D1E1F1F",
      INIT_60 => X"1F2020212122232324242526262727282829292A2A2A2B2B2B2C2C2C2C2C2C2C",
      INIT_61 => X"10101111111212121313141414151516161717181819191A1A1B1C1C1D1D1E1E",
      INIT_62 => X"1E1F1F2020212222232324242525262627272828282929292A2A2A2A2A2A2A2A",
      INIT_63 => X"1010101111111212121313141414151516161717181819191A1A1B1B1C1C1D1E",
      INIT_64 => X"1D1E1E1F1F202021222223232424242525262627272727282828282929292929",
      INIT_65 => X"0F1010101111111212121313141414151516161717181819191A1A1B1B1C1C1D",
      INIT_66 => X"1C1D1D1E1E1F1F20202121222223232424242525252626262627272727272727",
      INIT_67 => X"0F0F101010111111121213131314141415151616171718181819191A1A1B1B1C",
      INIT_68 => X"1C1C1D1D1E1E1E1F1F2020212122222223232324242425252525252526262626",
      INIT_69 => X"0F0F10101010111111121213131314141415151616171717181819191A1A1B1B",
      INIT_6A => X"1B1B1C1C1D1D1E1E1E1F1F202020212122222222232323232424242424242424",
      INIT_6B => X"0F0F0F1010101011111112121313131414141515161616171718181919191A1A",
      INIT_6C => X"1A1B1B1B1C1C1D1D1D1E1E1F1F1F202020212121212222222222232323232323",
      INIT_6D => X"0E0F0F0F1010101111111112121313131414141515161616171718181819191A",
      INIT_6E => X"191A1A1B1B1B1C1C1D1D1D1E1E1E1F1F1F202020202121212121212122222222",
      INIT_6F => X"0E0E0F0F0F101010111111111212121313141414151515161617171718181919",
      INIT_70 => X"1919191A1A1B1B1B1C1C1C1D1D1D1E1E1E1E1F1F1F1F20202020202020202020",
      INIT_71 => X"0E0E0F0F0F0F1010101111111112121213131314141515151616161717181818",
      INIT_72 => X"18181919191A1A1A1B1B1B1C1C1C1D1D1D1D1E1E1E1E1E1F1F1F1F1F1F1F1F1F",
      INIT_73 => X"0E0E0E0F0F0F0F10101010111111121212131313141414151515161617171718",
      INIT_74 => X"171818181919191A1A1A1B1B1B1B1C1C1C1C1D1D1D1D1D1E1E1E1E1E1E1E1E1E",
      INIT_75 => X"0E0E0E0E0F0F0F0F101010101111111212121313131414141515151616161717",
      INIT_76 => X"1717171818181919191A1A1A1A1B1B1B1B1C1C1C1C1C1C1D1D1D1D1D1D1D1D1D",
      INIT_77 => X"0D0E0E0E0E0F0F0F0F1010101011111112121213131313141414151515161616",
      INIT_78 => X"1616171717181818181919191A1A1A1A1A1B1B1B1B1B1C1C1C1C1C1C1C1C1C1C",
      INIT_79 => X"0D0D0E0E0E0E0F0F0F0F10101010111111121212121313131414141515151516",
      INIT_7A => X"161616161717171818181819191919191A1A1A1A1A1B1B1B1B1B1B1B1B1B1B1B",
      INIT_7B => X"0D0D0D0E0E0E0E0F0F0F0F101010101111111112121213131313141414151515",
      INIT_7C => X"15151616161617171717181818181819191919191A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_7D => X"0D0D0D0D0E0E0E0E0E0F0F0F0F10101011111111121212121313131414141415",
      INIT_7E => X"141515151516161616171717171818181818181919191919191919191919191A",
      INIT_7F => X"0C0D0D0D0D0E0E0E0E0E0F0F0F0F101010101111111112121213131313141414",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_calo_inv_dr_sq_1_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_calo_inv_dr_sq_1_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_lut_calo_inv_dr_sq_1_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \rom_lut_calo_inv_dr_sq_1_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000010101010202030405080C1632C800",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000010101010102030405070B142864C9",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000010101010102020305060A0F192832",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"000000000000000000000000000000000000010101010202030405080B0F1416",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"00000000000000000000000000000000000001010101020203030406080A0B0C",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000101010101020203040405060708",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000001010101020202030304050505",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000001010101010202020303030404",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000010101010102020202020303",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000101010101010202020202",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000101010101010101010102",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000010101010101010101",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000101010101010101",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000010101010101",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000010101",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_calo_inv_dr_sq_1_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end rom_lut_calo_inv_dr_sq_1_blk_mem_gen_prim_width;

architecture STRUCTURE of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.rom_lut_calo_inv_dr_sq_1_blk_mem_gen_prim_wrapper_init
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_calo_inv_dr_sq_1_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_calo_inv_dr_sq_1_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \rom_lut_calo_inv_dr_sq_1_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \rom_lut_calo_inv_dr_sq_1_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\rom_lut_calo_inv_dr_sq_1_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_calo_inv_dr_sq_1_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_calo_inv_dr_sq_1_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \rom_lut_calo_inv_dr_sq_1_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \rom_lut_calo_inv_dr_sq_1_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\rom_lut_calo_inv_dr_sq_1_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_calo_inv_dr_sq_1_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 25 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end rom_lut_calo_inv_dr_sq_1_blk_mem_gen_generic_cstr;

architecture STRUCTURE of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.rom_lut_calo_inv_dr_sq_1_blk_mem_gen_prim_width
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0)
    );
\ramloop[1].ram.r\: entity work.\rom_lut_calo_inv_dr_sq_1_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(17 downto 9)
    );
\ramloop[2].ram.r\: entity work.\rom_lut_calo_inv_dr_sq_1_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(25 downto 18)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_calo_inv_dr_sq_1_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 25 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_top : entity is "blk_mem_gen_top";
end rom_lut_calo_inv_dr_sq_1_blk_mem_gen_top;

architecture STRUCTURE of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_top is
begin
\valid.cstr\: entity work.rom_lut_calo_inv_dr_sq_1_blk_mem_gen_generic_cstr
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(25 downto 0) => douta(25 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 25 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4_synth : entity is "blk_mem_gen_v8_4_4_synth";
end rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.rom_lut_calo_inv_dr_sq_1_blk_mem_gen_top
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(25 downto 0) => douta(25 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 25 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 25 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 25 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 25 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 25 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 25 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     7.033599 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is "rom_lut_calo_inv_dr_sq_1.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is "rom_lut_calo_inv_dr_sq_1.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 26;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 26;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 26;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 26;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_v8_4_4";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is "yes";
end rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4;

architecture STRUCTURE of rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(25) <= \<const0>\;
  doutb(24) <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4_synth
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(25 downto 0) => douta(25 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_calo_inv_dr_sq_1 is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of rom_lut_calo_inv_dr_sq_1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of rom_lut_calo_inv_dr_sq_1 : entity is "rom_lut_calo_inv_dr_sq_1,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_lut_calo_inv_dr_sq_1 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of rom_lut_calo_inv_dr_sq_1 : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end rom_lut_calo_inv_dr_sq_1;

architecture STRUCTURE of rom_lut_calo_inv_dr_sq_1 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     7.033599 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "rom_lut_calo_inv_dr_sq_1.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "rom_lut_calo_inv_dr_sq_1.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 26;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 26;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 26;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 26;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "virtex7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.rom_lut_calo_inv_dr_sq_1_blk_mem_gen_v8_4_4
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => B"000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(25 downto 0) => B"00000000000000000000000000",
      dinb(25 downto 0) => B"00000000000000000000000000",
      douta(25 downto 0) => douta(25 downto 0),
      doutb(25 downto 0) => NLW_U0_doutb_UNCONNECTED(25 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(11 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(11 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(11 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(11 downto 0),
      s_axi_rdata(25 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(25 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(25 downto 0) => B"00000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
