 
****************************************
Report : qor
Design : top
Version: T-2022.03-SP3
Date   : Fri Mar 10 02:02:47 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              42.00
  Critical Path Length:       1137.20
  Critical Path Slack:           1.29
  Critical Path Clk Period:   1150.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              21049
  Buf/Inv Cell Count:            7490
  Buf Cell Count:                 228
  Inv Cell Count:                7262
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     19801
  Sequential Cell Count:         1248
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1795.804004
  Noncombinational Area:   363.931366
  Buf/Inv Area:            330.995164
  Total Buffer Area:            13.30
  Total Inverter Area:         317.70
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              2159.735370
  Design Area:            2159.735370


  Design Rules
  -----------------------------------
  Total Number of Nets:         25125
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: tux-146

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.02
  Logic Optimization:                  9.64
  Mapping Optimization:                9.25
  -----------------------------------------
  Overall Compile Time:               21.88
  Overall Compile Wall Clock Time:    11.45

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
