# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ip/bare_axis_dwc_dm_2_tx_0_0/bare_axis_dwc_dm_2_tx_0_0.xci
# IP: The module: 'bare_axis_dwc_dm_2_tx_0_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ip/bare_axis_dwc_dm_2_tx_0_0/bare_axis_dwc_dm_2_tx_0_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'bare_axis_dwc_dm_2_tx_0_0'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet

# IP: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ip/bare_axis_dwc_dm_2_tx_0_0/bare_axis_dwc_dm_2_tx_0_0.xci
# IP: The module: 'bare_axis_dwc_dm_2_tx_0_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/bare/ip/bare_axis_dwc_dm_2_tx_0_0/bare_axis_dwc_dm_2_tx_0_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'bare_axis_dwc_dm_2_tx_0_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet
