--------BIBLIOTECAS--------------
library ieee;
use ieee.std_logic_1164.all;

----------ENTIDADE---------------
entity exercicio1 is
	port(
			d, reset, clock: in std_logic;
			q: out std_logic
		  );
end entity;
--------ARQUITETURA--------------
architecture exercicio1 of exercicio1 is

	begin
		P1: process (clock, reset)
		begin
			if reset then
				q <= '0';
			elsif rising_edge(clock) then
				q <= d;
		end if;
	end process;
end architecture;