// Seed: 1962049604
module module_0 (
    input wire id_0,
    input supply1 id_1,
    input tri1 id_2,
    input supply1 id_3,
    output tri1 id_4,
    output wire id_5,
    input tri id_6,
    input tri id_7,
    input tri id_8,
    input supply0 id_9
);
  logic [7:0][1 : ""] id_11 = |id_11;
  assign id_11[-1] = id_8;
  assign id_5 = -1'b0 && id_9 && id_9;
  wire \id_12 ;
  ;
endmodule
module module_1 (
    output tri1 id_0,
    input  tri  id_1
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_7 = 0;
endmodule
