<table class="sphinxhide" width="100%">
 <tr width="100%">
    <td align="center"><img src="https://raw.githubusercontent.com/Xilinx/Image-Collateral/main/xilinx-logo.png" width="30%"/><h1>UL3524 Ultra Low Latency Trading</h1>
    </td>
 </tr>
</table>

# Simulating a Reference Design

## Overview

Details how to simulate a reference design using the provided waveform **.wcfg** file.

## Instructions

Use the following steps to simulate the reference design:

1. Start Vivado and load the project (see [Loading a Reference Design](./loading_ref_proj.md))
2. Select *Simulation->Run Simulation* from within Vivado.  All reference designs come with a simulation waveform file.<br>
This will:
 * Start the Vivado simulator,
 * Load the waveform **.wcfg** file and
 * Display the selected signals.
3. Click on *Run All*
4. The simulation will run until completed.

Update the desired signals in the waveform and rerun as necessary.

## Next Steps

Next steps can include:

* [Building a design](building_a_design.md#Overview)
* [Programming the device](programming_the_device.md#Overview)

## Support

For additional documentation, please refer to the [UL3524 product page](https://www.xilinx.com/products/boards-and-kits/alveo/ul3524.html) and the [UL3524 Lounge](https://www.xilinx.com/member/ull-ea.html).

For support, contact your FAE or refer to support resources at: <https://support.xilinx.com>

<p class="sphinxhide" align="center"><sub>Copyright © 2020–2023 Advanced Micro Devices, Inc</sub></p>

<p class="sphinxhide" align="center"><sup><a href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a></sup></p>
