@W: MT529 :"d:\fpga code\blinky\blinky.vhdl":24:8:24:9|Found inferred clock Blink|clk which controls 24 sequential elements including count[22:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
