Analysis & Synthesis report for TestPro
Thu Aug 10 19:52:30 2023
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for CPU:cp|memory:mem|altsyncram:ramStore[0][3]__1|altsyncram_1fo1:auto_generated
 16. Parameter Settings for User Entity Instance: CPU:cp|memory:mem|altsyncram:ramStore[0][3]__1
 17. altsyncram Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "CPU:cp|memory:mem"
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Aug 10 19:52:30 2023       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                   ; TestPro                                     ;
; Top-level Entity Name           ; main                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 64                                          ;
; Total pins                      ; 44                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 32                                          ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; main               ; TestPro            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; code/ControlUnit.vhd             ; yes             ; User VHDL File               ; D:/PR/VHDLP1/code/ControlUnit.vhd                                            ;         ;
; code/ALU.vhd                     ; yes             ; User VHDL File               ; D:/PR/VHDLP1/code/ALU.vhd                                                    ;         ;
; code/memory.vhd                  ; yes             ; User VHDL File               ; D:/PR/VHDLP1/code/memory.vhd                                                 ;         ;
; code/Reg.vhd                     ; yes             ; User VHDL File               ; D:/PR/VHDLP1/code/Reg.vhd                                                    ;         ;
; code/ProgramCounter.vhd          ; yes             ; User VHDL File               ; D:/PR/VHDLP1/code/ProgramCounter.vhd                                         ;         ;
; code/CPU.vhd                     ; yes             ; User VHDL File               ; D:/PR/VHDLP1/code/CPU.vhd                                                    ;         ;
; code/CLK.vhd                     ; yes             ; User VHDL File               ; D:/PR/VHDLP1/code/CLK.vhd                                                    ;         ;
; code/OutputHex.vhd               ; yes             ; User VHDL File               ; D:/PR/VHDLP1/code/OutputHex.vhd                                              ;         ;
; code/main.vhd                    ; yes             ; User VHDL File               ; D:/PR/VHDLP1/code/main.vhd                                                   ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal211.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_1fo1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/PR/VHDLP1/db/altsyncram_1fo1.tdf                                          ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                               ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Estimate of Logic utilization (ALMs needed) ; 57                          ;
;                                             ;                             ;
; Combinational ALUT usage for logic          ; 100                         ;
;     -- 7 input functions                    ; 0                           ;
;     -- 6 input functions                    ; 12                          ;
;     -- 5 input functions                    ; 7                           ;
;     -- 4 input functions                    ; 17                          ;
;     -- <=3 input functions                  ; 64                          ;
;                                             ;                             ;
; Dedicated logic registers                   ; 64                          ;
;                                             ;                             ;
; I/O pins                                    ; 44                          ;
; Total MLAB memory bits                      ; 0                           ;
; Total block memory bits                     ; 32                          ;
;                                             ;                             ;
; Total DSP Blocks                            ; 0                           ;
;                                             ;                             ;
; Maximum fan-out node                        ; CPU:cp|CLK:CpuCLK|ledSignal ;
; Maximum fan-out                             ; 34                          ;
; Total fan-out                               ; 590                         ;
; Average fan-out                             ; 2.32                        ;
+---------------------------------------------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                          ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                 ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------+-----------------+--------------+
; |main                                        ; 100 (0)             ; 64 (0)                    ; 32                ; 0          ; 44   ; 0            ; |main                                                                               ; main            ; work         ;
;    |CPU:cp|                                  ; 100 (11)            ; 64 (0)                    ; 32                ; 0          ; 0    ; 0            ; |main|CPU:cp                                                                        ; CPU             ; work         ;
;       |ALU:al|                               ; 4 (4)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |main|CPU:cp|ALU:al                                                                 ; ALU             ; work         ;
;       |CLK:CpuCLK|                           ; 33 (33)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |main|CPU:cp|CLK:CpuCLK                                                             ; CLK             ; work         ;
;       |ControlUnit:cu|                       ; 16 (16)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |main|CPU:cp|ControlUnit:cu                                                         ; ControlUnit     ; work         ;
;       |OutputHex:HexConv1|                   ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|CPU:cp|OutputHex:HexConv1                                                     ; OutputHex       ; work         ;
;       |ProgramCounter:PC|                    ; 9 (9)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |main|CPU:cp|ProgramCounter:PC                                                      ; ProgramCounter  ; work         ;
;       |memory:mem|                           ; 12 (12)             ; 4 (4)                     ; 32                ; 0          ; 0    ; 0            ; |main|CPU:cp|memory:mem                                                             ; memory          ; work         ;
;          |altsyncram:ramStore[0][3]__1|      ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |main|CPU:cp|memory:mem|altsyncram:ramStore[0][3]__1                                ; altsyncram      ; work         ;
;             |altsyncram_1fo1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |main|CPU:cp|memory:mem|altsyncram:ramStore[0][3]__1|altsyncram_1fo1:auto_generated ; altsyncram_1fo1 ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                             ;
+------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; CPU:cp|memory:mem|altsyncram:ramStore[0][3]__1|altsyncram_1fo1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 2            ; 16           ; 2            ; 32   ; None ;
+------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                 ;
+-----------------------------------------------------+--------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                  ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------------+------------------------+
; CPU:cp|OutputHex:HexConv1|h[0]                      ; CPU:cp|OutputHex:HexConv1|h[6]       ; yes                    ;
; CPU:cp|OutputHex:HexConv1|h[1]                      ; CPU:cp|OutputHex:HexConv1|h[6]       ; yes                    ;
; CPU:cp|OutputHex:HexConv1|h[2]                      ; CPU:cp|OutputHex:HexConv1|h[6]       ; yes                    ;
; CPU:cp|OutputHex:HexConv1|h[3]                      ; CPU:cp|OutputHex:HexConv1|h[6]       ; yes                    ;
; CPU:cp|OutputHex:HexConv1|h[4]                      ; CPU:cp|OutputHex:HexConv1|h[6]       ; yes                    ;
; CPU:cp|OutputHex:HexConv1|h[5]                      ; CPU:cp|OutputHex:HexConv1|h[6]       ; yes                    ;
; CPU:cp|OutputHex:HexConv1|h[6]                      ; CPU:cp|OutputHex:HexConv1|h[6]       ; yes                    ;
; CPU:cp|cpuBus[0]                                    ; CPU:cp|cpuBus[0]                     ; yes                    ;
; CPU:cp|cpuBus[1]                                    ; CPU:cp|cpuBus[0]                     ; yes                    ;
; CPU:cp|cpuBus[2]                                    ; CPU:cp|cpuBus[0]                     ; yes                    ;
; CPU:cp|cpuBus[3]                                    ; CPU:cp|cpuBus[0]                     ; yes                    ;
; CPU:cp|ProgramCounter:PC|oPC[0]                     ; CPU:cp|ControlUnit:cu|MemAdressLatch ; yes                    ;
; CPU:cp|memory:mem|OutRamBus[0]                      ; CPU:cp|ControlUnit:cu|MemOut         ; yes                    ;
; CPU:cp|ProgramCounter:PC|oPC[1]                     ; CPU:cp|ControlUnit:cu|MemAdressLatch ; yes                    ;
; CPU:cp|memory:mem|OutRamBus[1]                      ; CPU:cp|ControlUnit:cu|MemOut         ; yes                    ;
; CPU:cp|ProgramCounter:PC|oPC[2]                     ; CPU:cp|ControlUnit:cu|MemAdressLatch ; yes                    ;
; CPU:cp|memory:mem|OutRamBus[2]                      ; CPU:cp|ControlUnit:cu|MemOut         ; yes                    ;
; CPU:cp|ProgramCounter:PC|oPC[3]                     ; CPU:cp|ControlUnit:cu|MemAdressLatch ; yes                    ;
; CPU:cp|memory:mem|OutRamBus[3]                      ; CPU:cp|ControlUnit:cu|MemOut         ; yes                    ;
; CPU:cp|memory:mem|outRam[6]                         ; CPU:cp|ControlUnit:cu|MemOut         ; yes                    ;
; CPU:cp|memory:mem|outRam[5]                         ; CPU:cp|ControlUnit:cu|MemOut         ; yes                    ;
; CPU:cp|memory:mem|outRam[4]                         ; CPU:cp|ControlUnit:cu|MemOut         ; yes                    ;
; Number of user-specified and inferred latches = 22  ;                                      ;                        ;
+-----------------------------------------------------+--------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                 ;
+------------------------------------------------+---------------------------------------------------+
; Register name                                  ; Reason for Removal                                ;
+------------------------------------------------+---------------------------------------------------+
; CPU:cp|memory:mem|ramStore[0][0]               ; Stuck at GND due to stuck port clock_enable       ;
; CPU:cp|memory:mem|ramStore[0][1]               ; Stuck at GND due to stuck port clock_enable       ;
; CPU:cp|memory:mem|ramStore[1][0]               ; Stuck at VCC due to stuck port clock_enable       ;
; CPU:cp|memory:mem|ramStore[1][1]               ; Stuck at GND due to stuck port clock_enable       ;
; CPU:cp|memory:mem|ramStore[2][0]               ; Stuck at GND due to stuck port clock_enable       ;
; CPU:cp|memory:mem|ramStore[2][1]               ; Stuck at GND due to stuck port clock_enable       ;
; CPU:cp|memory:mem|ramStore[3][0]               ; Stuck at GND due to stuck port clock_enable       ;
; CPU:cp|memory:mem|ramStore[3][1]               ; Stuck at GND due to stuck port clock_enable       ;
; CPU:cp|memory:mem|ramStore[4][0]               ; Stuck at GND due to stuck port clock_enable       ;
; CPU:cp|memory:mem|ramStore[4][1]               ; Stuck at VCC due to stuck port clock_enable       ;
; CPU:cp|memory:mem|ramStore[5][0]               ; Stuck at GND due to stuck port clock_enable       ;
; CPU:cp|memory:mem|ramStore[5][1]               ; Stuck at GND due to stuck port clock_enable       ;
; CPU:cp|memory:mem|ramStore[6][0]               ; Stuck at GND due to stuck port clock_enable       ;
; CPU:cp|memory:mem|ramStore[6][1]               ; Stuck at GND due to stuck port clock_enable       ;
; CPU:cp|memory:mem|ramStore[7][0]               ; Stuck at GND due to stuck port clock_enable       ;
; CPU:cp|memory:mem|ramStore[7][1]               ; Stuck at GND due to stuck port clock_enable       ;
; CPU:cp|memory:mem|ramStore[8][0]               ; Stuck at GND due to stuck port clock_enable       ;
; CPU:cp|memory:mem|ramStore[8][1]               ; Stuck at GND due to stuck port clock_enable       ;
; CPU:cp|memory:mem|ramStore[9][0]               ; Stuck at GND due to stuck port clock_enable       ;
; CPU:cp|memory:mem|ramStore[9][1]               ; Stuck at GND due to stuck port clock_enable       ;
; CPU:cp|memory:mem|ramStore[10][0]              ; Stuck at GND due to stuck port clock_enable       ;
; CPU:cp|memory:mem|ramStore[10][1]              ; Stuck at GND due to stuck port clock_enable       ;
; CPU:cp|memory:mem|ramStore[11][0]              ; Stuck at GND due to stuck port clock_enable       ;
; CPU:cp|memory:mem|ramStore[11][1]              ; Stuck at GND due to stuck port clock_enable       ;
; CPU:cp|memory:mem|ramStore[12][0]              ; Stuck at GND due to stuck port clock_enable       ;
; CPU:cp|memory:mem|ramStore[12][1]              ; Stuck at GND due to stuck port clock_enable       ;
; CPU:cp|memory:mem|ramStore[13][0]              ; Stuck at GND due to stuck port clock_enable       ;
; CPU:cp|memory:mem|ramStore[13][1]              ; Stuck at GND due to stuck port clock_enable       ;
; CPU:cp|memory:mem|ramStore[14][0]              ; Stuck at GND due to stuck port clock_enable       ;
; CPU:cp|memory:mem|ramStore[14][1]              ; Stuck at GND due to stuck port clock_enable       ;
; CPU:cp|memory:mem|ramStore[15][0]              ; Stuck at GND due to stuck port clock_enable       ;
; CPU:cp|memory:mem|ramStore[15][1]              ; Stuck at GND due to stuck port clock_enable       ;
; CPU:cp|memory:mem|ramStore_0__3__bypass[0]     ; Stuck at GND due to stuck port data_in            ;
; CPU:cp|memory:mem|ramStore_0__3__bypass[1..10] ; Lost fanout                                       ;
; CPU:cp|ControlUnit:cu|PCOut                    ; Merged with CPU:cp|ControlUnit:cu|MemAdressLatch  ;
; CPU:cp|ControlUnit:cu|currentInst[0]           ; Merged with CPU:cp|ControlUnit:cu|MemAdressLatch  ;
; CPU:cp|ControlUnit:cu|currentInst[2..9,11..31] ; Merged with CPU:cp|ControlUnit:cu|currentInst[10] ;
; CPU:cp|ControlUnit:cu|oSUB                     ; Merged with CPU:cp|ControlUnit:cu|currentInst[10] ;
; CPU:cp|ControlUnit:cu|instructionIn            ; Merged with CPU:cp|ControlUnit:cu|currentInst[1]  ;
; CPU:cp|ControlUnit:cu|currentInst[10]          ; Stuck at GND due to stuck port data_in            ;
; CPU:cp|ControlUnit:cu|currentCommand[3]        ; Stuck at GND due to stuck port data_in            ;
; Total Number of Removed Registers = 78         ;                                                   ;
+------------------------------------------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                          ;
+--------------------------------------------+---------------------------+---------------------------------------------+
; Register name                              ; Reason for Removal        ; Registers Removed due to This Register      ;
+--------------------------------------------+---------------------------+---------------------------------------------+
; CPU:cp|memory:mem|ramStore_0__3__bypass[0] ; Stuck at GND              ; CPU:cp|memory:mem|ramStore_0__3__bypass[1], ;
;                                            ; due to stuck port data_in ; CPU:cp|memory:mem|ramStore_0__3__bypass[2], ;
;                                            ;                           ; CPU:cp|memory:mem|ramStore_0__3__bypass[3], ;
;                                            ;                           ; CPU:cp|memory:mem|ramStore_0__3__bypass[4], ;
;                                            ;                           ; CPU:cp|memory:mem|ramStore_0__3__bypass[5], ;
;                                            ;                           ; CPU:cp|memory:mem|ramStore_0__3__bypass[6], ;
;                                            ;                           ; CPU:cp|memory:mem|ramStore_0__3__bypass[7], ;
;                                            ;                           ; CPU:cp|memory:mem|ramStore_0__3__bypass[10] ;
; CPU:cp|memory:mem|ramStore_0__3__bypass[8] ; Lost Fanouts              ; CPU:cp|memory:mem|ramStore_0__3__bypass[9]  ;
+--------------------------------------------+---------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 64    ;
; Number of registers using Synchronous Clear  ; 29    ;
; Number of registers using Synchronous Load   ; 2     ;
; Number of registers using Asynchronous Clear ; 4     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 20    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic               ;
+---------------------------+------------------------------+
; Register Name             ; RAM Name                     ;
+---------------------------+------------------------------+
; ramStore_0__3__bypass[0]  ; altsyncram:ramStore[0][3]__1 ;
; ramStore_0__3__bypass[1]  ; altsyncram:ramStore[0][3]__1 ;
; ramStore_0__3__bypass[2]  ; altsyncram:ramStore[0][3]__1 ;
; ramStore_0__3__bypass[3]  ; altsyncram:ramStore[0][3]__1 ;
; ramStore_0__3__bypass[4]  ; altsyncram:ramStore[0][3]__1 ;
; ramStore_0__3__bypass[5]  ; altsyncram:ramStore[0][3]__1 ;
; ramStore_0__3__bypass[6]  ; altsyncram:ramStore[0][3]__1 ;
; ramStore_0__3__bypass[7]  ; altsyncram:ramStore[0][3]__1 ;
; ramStore_0__3__bypass[8]  ; altsyncram:ramStore[0][3]__1 ;
; ramStore_0__3__bypass[9]  ; altsyncram:ramStore[0][3]__1 ;
; ramStore_0__3__bypass[10] ; altsyncram:ramStore[0][3]__1 ;
+---------------------------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|CPU:cp|ProgramCounter:PC|counter[3] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |main|CPU:cp|ControlUnit:cu|LDPC          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |main|CPU:cp|ControlUnit:cu|oHexLatch     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|CPU:cp|cpuBus[1]                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:cp|memory:mem|altsyncram:ramStore[0][3]__1|altsyncram_1fo1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cp|memory:mem|altsyncram:ramStore[0][3]__1 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 2                    ; Untyped                         ;
; WIDTHAD_A                          ; 4                    ; Untyped                         ;
; NUMWORDS_A                         ; 16                   ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 2                    ; Untyped                         ;
; WIDTHAD_B                          ; 4                    ; Untyped                         ;
; NUMWORDS_B                         ; 16                   ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_1fo1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                           ;
+-------------------------------------------+------------------------------------------------+
; Name                                      ; Value                                          ;
+-------------------------------------------+------------------------------------------------+
; Number of entity instances                ; 1                                              ;
; Entity Instance                           ; CPU:cp|memory:mem|altsyncram:ramStore[0][3]__1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                      ;
;     -- WIDTH_A                            ; 2                                              ;
;     -- NUMWORDS_A                         ; 16                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 2                                              ;
;     -- NUMWORDS_B                         ; 16                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ;
+-------------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cp|memory:mem"                                                                          ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; isave        ; Input  ; Info     ; Stuck at GND                                                                        ;
; outram[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 64                          ;
;     ENA               ; 16                          ;
;     ENA CLR           ; 4                           ;
;     SCLR              ; 29                          ;
;     SLD               ; 2                           ;
;     plain             ; 13                          ;
; arriav_lcell_comb     ; 109                         ;
;     arith             ; 30                          ;
;         1 data inputs ; 26                          ;
;         2 data inputs ; 4                           ;
;     normal            ; 79                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 28                          ;
;         4 data inputs ; 17                          ;
;         5 data inputs ; 7                           ;
;         6 data inputs ; 12                          ;
; boundary_port         ; 44                          ;
; stratixv_ram_block    ; 2                           ;
;                       ;                             ;
; Max LUT depth         ; 3.50                        ;
; Average LUT depth     ; 2.05                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Thu Aug 10 19:52:15 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TestPro -c TestPro
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file code/controlunit.vhd
    Info (12022): Found design unit 1: ControlUnit-BHV File: D:/PR/VHDLP1/code/ControlUnit.vhd Line: 36
    Info (12023): Found entity 1: ControlUnit File: D:/PR/VHDLP1/code/ControlUnit.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file code/alu.vhd
    Info (12022): Found design unit 1: ALU-BHV File: D:/PR/VHDLP1/code/ALU.vhd Line: 27
    Info (12023): Found entity 1: ALU File: D:/PR/VHDLP1/code/ALU.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file code/memory.vhd
    Info (12022): Found design unit 1: memory-Bhv File: D:/PR/VHDLP1/code/memory.vhd Line: 23
    Info (12023): Found entity 1: memory File: D:/PR/VHDLP1/code/memory.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file code/reg.vhd
    Info (12022): Found design unit 1: Reg-Bhv File: D:/PR/VHDLP1/code/Reg.vhd Line: 18
    Info (12023): Found entity 1: Reg File: D:/PR/VHDLP1/code/Reg.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file code/programcounter.vhd
    Info (12022): Found design unit 1: ProgramCounter-Bhv File: D:/PR/VHDLP1/code/ProgramCounter.vhd Line: 22
    Info (12023): Found entity 1: ProgramCounter File: D:/PR/VHDLP1/code/ProgramCounter.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file code/cpu.vhd
    Info (12022): Found design unit 1: CPU-Bhv File: D:/PR/VHDLP1/code/CPU.vhd Line: 19
    Info (12023): Found entity 1: CPU File: D:/PR/VHDLP1/code/CPU.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file code/clk.vhd
    Info (12022): Found design unit 1: CLK-Bhv File: D:/PR/VHDLP1/code/CLK.vhd Line: 16
    Info (12023): Found entity 1: CLK File: D:/PR/VHDLP1/code/CLK.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file code/outputhex.vhd
    Info (12022): Found design unit 1: OutputHex-Bhv File: D:/PR/VHDLP1/code/OutputHex.vhd Line: 16
    Info (12023): Found entity 1: OutputHex File: D:/PR/VHDLP1/code/OutputHex.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file code/main.vhd
    Info (12022): Found design unit 1: main-logic File: D:/PR/VHDLP1/code/main.vhd Line: 25
    Info (12023): Found entity 1: main File: D:/PR/VHDLP1/code/main.vhd Line: 13
Info (12127): Elaborating entity "main" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at main.vhd(17): used implicit default value for signal "LEDG" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/PR/VHDLP1/code/main.vhd Line: 17
Warning (10873): Using initial value X (don't care) for net "LEDR[9..2]" at main.vhd(15) File: D:/PR/VHDLP1/code/main.vhd Line: 15
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:cp" File: D:/PR/VHDLP1/code/main.vhd Line: 31
Warning (10541): VHDL Signal Declaration warning at CPU.vhd(15): used implicit default value for signal "HEX1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/PR/VHDLP1/code/CPU.vhd Line: 15
Warning (10540): VHDL Signal Declaration warning at CPU.vhd(41): used explicit default value for signal "MemSave" because signal was never assigned a value File: D:/PR/VHDLP1/code/CPU.vhd Line: 41
Warning (10631): VHDL Process Statement warning at CPU.vhd(128): inferring latch(es) for signal or variable "cpuBus", which holds its previous value in one or more paths through the process File: D:/PR/VHDLP1/code/CPU.vhd Line: 128
Info (10041): Inferred latch for "cpuBus[0]" at CPU.vhd(128) File: D:/PR/VHDLP1/code/CPU.vhd Line: 128
Info (10041): Inferred latch for "cpuBus[1]" at CPU.vhd(128) File: D:/PR/VHDLP1/code/CPU.vhd Line: 128
Info (10041): Inferred latch for "cpuBus[2]" at CPU.vhd(128) File: D:/PR/VHDLP1/code/CPU.vhd Line: 128
Info (10041): Inferred latch for "cpuBus[3]" at CPU.vhd(128) File: D:/PR/VHDLP1/code/CPU.vhd Line: 128
Info (12129): Elaborating entity "CLK" using architecture "A:bhv" for hierarchy "CPU:cp|CLK:CpuCLK" File: D:/PR/VHDLP1/code/CPU.vhd Line: 67
Info (12129): Elaborating entity "memory" using architecture "A:bhv" for hierarchy "CPU:cp|memory:mem" File: D:/PR/VHDLP1/code/CPU.vhd Line: 72
Warning (10492): VHDL Process Statement warning at memory.vhd(50): signal "isave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PR/VHDLP1/code/memory.vhd Line: 50
Warning (10492): VHDL Process Statement warning at memory.vhd(60): signal "ramStore" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PR/VHDLP1/code/memory.vhd Line: 60
Warning (10492): VHDL Process Statement warning at memory.vhd(61): signal "ramStore" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PR/VHDLP1/code/memory.vhd Line: 61
Warning (10631): VHDL Process Statement warning at memory.vhd(57): inferring latch(es) for signal or variable "outRam", which holds its previous value in one or more paths through the process File: D:/PR/VHDLP1/code/memory.vhd Line: 57
Warning (10631): VHDL Process Statement warning at memory.vhd(57): inferring latch(es) for signal or variable "OutRamBus", which holds its previous value in one or more paths through the process File: D:/PR/VHDLP1/code/memory.vhd Line: 57
Info (10041): Inferred latch for "OutRamBus[0]" at memory.vhd(57) File: D:/PR/VHDLP1/code/memory.vhd Line: 57
Info (10041): Inferred latch for "OutRamBus[1]" at memory.vhd(57) File: D:/PR/VHDLP1/code/memory.vhd Line: 57
Info (10041): Inferred latch for "OutRamBus[2]" at memory.vhd(57) File: D:/PR/VHDLP1/code/memory.vhd Line: 57
Info (10041): Inferred latch for "OutRamBus[3]" at memory.vhd(57) File: D:/PR/VHDLP1/code/memory.vhd Line: 57
Info (10041): Inferred latch for "outRam[0]" at memory.vhd(57) File: D:/PR/VHDLP1/code/memory.vhd Line: 57
Info (10041): Inferred latch for "outRam[1]" at memory.vhd(57) File: D:/PR/VHDLP1/code/memory.vhd Line: 57
Info (10041): Inferred latch for "outRam[2]" at memory.vhd(57) File: D:/PR/VHDLP1/code/memory.vhd Line: 57
Info (10041): Inferred latch for "outRam[3]" at memory.vhd(57) File: D:/PR/VHDLP1/code/memory.vhd Line: 57
Info (10041): Inferred latch for "outRam[4]" at memory.vhd(57) File: D:/PR/VHDLP1/code/memory.vhd Line: 57
Info (10041): Inferred latch for "outRam[5]" at memory.vhd(57) File: D:/PR/VHDLP1/code/memory.vhd Line: 57
Info (10041): Inferred latch for "outRam[6]" at memory.vhd(57) File: D:/PR/VHDLP1/code/memory.vhd Line: 57
Info (10041): Inferred latch for "outRam[7]" at memory.vhd(57) File: D:/PR/VHDLP1/code/memory.vhd Line: 57
Warning (276020): Inferred RAM node "CPU:cp|memory:mem|altsyncram:ramStore[0][3]__1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "CPU:cp|memory:mem|altsyncram:ramStore[0][3]__1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 2
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12128): Elaborating entity "altsyncram" for hierarchy "CPU:cp|memory:mem|altsyncram:ramStore[0][3]__1"
Info (12130): Elaborated megafunction instantiation "CPU:cp|memory:mem|altsyncram:ramStore[0][3]__1"
Info (12133): Instantiated megafunction "CPU:cp|memory:mem|altsyncram:ramStore[0][3]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "2"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1fo1.tdf
    Info (12023): Found entity 1: altsyncram_1fo1 File: D:/PR/VHDLP1/db/altsyncram_1fo1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1fo1" for hierarchy "CPU:cp|memory:mem|altsyncram:ramStore[0][3]__1|altsyncram_1fo1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12129): Elaborating entity "ControlUnit" using architecture "A:bhv" for hierarchy "CPU:cp|ControlUnit:cu" File: D:/PR/VHDLP1/code/CPU.vhd Line: 83
Info (12129): Elaborating entity "ProgramCounter" using architecture "A:bhv" for hierarchy "CPU:cp|ProgramCounter:PC" File: D:/PR/VHDLP1/code/CPU.vhd Line: 103
Warning (10492): VHDL Process Statement warning at ProgramCounter.vhd(27): signal "ilatch" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PR/VHDLP1/code/ProgramCounter.vhd Line: 27
Warning (10492): VHDL Process Statement warning at ProgramCounter.vhd(29): signal "iLDPC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PR/VHDLP1/code/ProgramCounter.vhd Line: 29
Warning (10492): VHDL Process Statement warning at ProgramCounter.vhd(32): signal "iRST" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PR/VHDLP1/code/ProgramCounter.vhd Line: 32
Warning (10631): VHDL Process Statement warning at ProgramCounter.vhd(38): inferring latch(es) for signal or variable "oPC", which holds its previous value in one or more paths through the process File: D:/PR/VHDLP1/code/ProgramCounter.vhd Line: 38
Info (10041): Inferred latch for "oPC[0]" at ProgramCounter.vhd(38) File: D:/PR/VHDLP1/code/ProgramCounter.vhd Line: 38
Info (10041): Inferred latch for "oPC[1]" at ProgramCounter.vhd(38) File: D:/PR/VHDLP1/code/ProgramCounter.vhd Line: 38
Info (10041): Inferred latch for "oPC[2]" at ProgramCounter.vhd(38) File: D:/PR/VHDLP1/code/ProgramCounter.vhd Line: 38
Info (10041): Inferred latch for "oPC[3]" at ProgramCounter.vhd(38) File: D:/PR/VHDLP1/code/ProgramCounter.vhd Line: 38
Info (12129): Elaborating entity "ALU" using architecture "A:bhv" for hierarchy "CPU:cp|ALU:al" File: D:/PR/VHDLP1/code/CPU.vhd Line: 113
Info (12129): Elaborating entity "OutputHex" using architecture "A:bhv" for hierarchy "CPU:cp|OutputHex:HexConv1" File: D:/PR/VHDLP1/code/CPU.vhd Line: 142
Warning (10036): Verilog HDL or VHDL warning at OutputHex.vhd(18): object "inp" assigned a value but never read File: D:/PR/VHDLP1/code/OutputHex.vhd Line: 18
Warning (10492): VHDL Process Statement warning at OutputHex.vhd(49): signal "iHex" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PR/VHDLP1/code/OutputHex.vhd Line: 49
Warning (10492): VHDL Process Statement warning at OutputHex.vhd(50): signal "iHex" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/PR/VHDLP1/code/OutputHex.vhd Line: 50
Warning (10631): VHDL Process Statement warning at OutputHex.vhd(45): inferring latch(es) for signal or variable "h", which holds its previous value in one or more paths through the process File: D:/PR/VHDLP1/code/OutputHex.vhd Line: 45
Info (10041): Inferred latch for "h[0]" at OutputHex.vhd(45) File: D:/PR/VHDLP1/code/OutputHex.vhd Line: 45
Info (10041): Inferred latch for "h[1]" at OutputHex.vhd(45) File: D:/PR/VHDLP1/code/OutputHex.vhd Line: 45
Info (10041): Inferred latch for "h[2]" at OutputHex.vhd(45) File: D:/PR/VHDLP1/code/OutputHex.vhd Line: 45
Info (10041): Inferred latch for "h[3]" at OutputHex.vhd(45) File: D:/PR/VHDLP1/code/OutputHex.vhd Line: 45
Info (10041): Inferred latch for "h[4]" at OutputHex.vhd(45) File: D:/PR/VHDLP1/code/OutputHex.vhd Line: 45
Info (10041): Inferred latch for "h[5]" at OutputHex.vhd(45) File: D:/PR/VHDLP1/code/OutputHex.vhd Line: 45
Info (10041): Inferred latch for "h[6]" at OutputHex.vhd(45) File: D:/PR/VHDLP1/code/OutputHex.vhd Line: 45
Warning (13012): Latch CPU:cp|cpuBus[0] has unsafe behavior File: D:/PR/VHDLP1/code/CPU.vhd Line: 128
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cp|ControlUnit:cu|MemAdressLatch File: D:/PR/VHDLP1/code/ControlUnit.vhd Line: 22
Warning (13012): Latch CPU:cp|cpuBus[1] has unsafe behavior File: D:/PR/VHDLP1/code/CPU.vhd Line: 128
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cp|ControlUnit:cu|MemAdressLatch File: D:/PR/VHDLP1/code/ControlUnit.vhd Line: 22
Warning (13012): Latch CPU:cp|cpuBus[2] has unsafe behavior File: D:/PR/VHDLP1/code/CPU.vhd Line: 128
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cp|ControlUnit:cu|MemAdressLatch File: D:/PR/VHDLP1/code/ControlUnit.vhd Line: 22
Warning (13012): Latch CPU:cp|cpuBus[3] has unsafe behavior File: D:/PR/VHDLP1/code/CPU.vhd Line: 128
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cp|ControlUnit:cu|MemAdressLatch File: D:/PR/VHDLP1/code/ControlUnit.vhd Line: 22
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: D:/PR/VHDLP1/code/main.vhd Line: 15
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: D:/PR/VHDLP1/code/main.vhd Line: 15
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: D:/PR/VHDLP1/code/main.vhd Line: 15
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: D:/PR/VHDLP1/code/main.vhd Line: 15
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: D:/PR/VHDLP1/code/main.vhd Line: 15
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: D:/PR/VHDLP1/code/main.vhd Line: 15
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: D:/PR/VHDLP1/code/main.vhd Line: 15
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: D:/PR/VHDLP1/code/main.vhd Line: 15
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: D:/PR/VHDLP1/code/main.vhd Line: 17
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: D:/PR/VHDLP1/code/main.vhd Line: 17
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: D:/PR/VHDLP1/code/main.vhd Line: 17
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: D:/PR/VHDLP1/code/main.vhd Line: 17
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: D:/PR/VHDLP1/code/main.vhd Line: 17
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: D:/PR/VHDLP1/code/main.vhd Line: 17
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: D:/PR/VHDLP1/code/main.vhd Line: 17
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: D:/PR/VHDLP1/code/main.vhd Line: 17
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: D:/PR/VHDLP1/code/main.vhd Line: 19
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: D:/PR/VHDLP1/code/main.vhd Line: 19
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: D:/PR/VHDLP1/code/main.vhd Line: 19
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: D:/PR/VHDLP1/code/main.vhd Line: 19
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: D:/PR/VHDLP1/code/main.vhd Line: 19
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: D:/PR/VHDLP1/code/main.vhd Line: 19
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: D:/PR/VHDLP1/code/main.vhd Line: 19
Info (286030): Timing-Driven Synthesis is running
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 24 assignments for entity "top_level" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top_level -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: D:/PR/VHDLP1/code/main.vhd Line: 16
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/PR/VHDLP1/code/main.vhd Line: 16
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/PR/VHDLP1/code/main.vhd Line: 16
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/PR/VHDLP1/code/main.vhd Line: 16
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/PR/VHDLP1/code/main.vhd Line: 16
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/PR/VHDLP1/code/main.vhd Line: 16
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/PR/VHDLP1/code/main.vhd Line: 16
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/PR/VHDLP1/code/main.vhd Line: 16
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/PR/VHDLP1/code/main.vhd Line: 16
    Warning (15610): No output dependent on input pin "SW[9]" File: D:/PR/VHDLP1/code/main.vhd Line: 16
Info (21057): Implemented 167 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 121 logic cells
    Info (21064): Implemented 2 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings
    Info: Peak virtual memory: 4882 megabytes
    Info: Processing ended: Thu Aug 10 19:52:30 2023
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:22


