{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545450363544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545450363574 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 22 11:46:03 2018 " "Processing started: Sat Dec 22 11:46:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545450363574 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545450363574 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off a -c a " "Command: quartus_map --read_settings_files=on --write_settings_files=off a -c a" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545450363574 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1545450365754 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1545450365754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a.v 1 1 " "Found 1 design units, including 1 entities, in source file a.v" { { "Info" "ISGN_ENTITY_NAME" "1 a " "Found entity 1: a" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545450397950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545450397950 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "a " "Elaborating entity \"a\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1545450398050 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_point_1 a.v(17) " "Verilog HDL or VHDL warning at a.v(17): object \"start_point_1\" assigned a value but never read" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545450398050 "|a"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "terminal_point_1 a.v(18) " "Verilog HDL or VHDL warning at a.v(18): object \"terminal_point_1\" assigned a value but never read" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545450398050 "|a"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_point_2 a.v(19) " "Verilog HDL or VHDL warning at a.v(19): object \"start_point_2\" assigned a value but never read" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545450398050 "|a"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "terminal_point_2 a.v(20) " "Verilog HDL or VHDL warning at a.v(20): object \"terminal_point_2\" assigned a value but never read" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545450398050 "|a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 a.v(106) " "Verilog HDL assignment warning at a.v(106): truncated value with size 32 to match size of target (3)" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545450398050 "|a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 a.v(110) " "Verilog HDL assignment warning at a.v(110): truncated value with size 32 to match size of target (3)" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545450398050 "|a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 a.v(116) " "Verilog HDL assignment warning at a.v(116): truncated value with size 32 to match size of target (3)" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545450398050 "|a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 a.v(122) " "Verilog HDL assignment warning at a.v(122): truncated value with size 32 to match size of target (3)" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545450398050 "|a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 a.v(144) " "Verilog HDL assignment warning at a.v(144): truncated value with size 32 to match size of target (4)" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545450398050 "|a"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r_col a.v(11) " "Output port \"r_col\" at a.v(11) has no driver" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545450398059 "|a"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "a1 sw " "Node instance \"a1\" instantiates undefined entity \"sw\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "a.v" "a1" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 27 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1545450398319 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "c1 sw " "Node instance \"c1\" instantiates undefined entity \"sw\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "a.v" "c1" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 90 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1545450398319 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "c2 sw " "Node instance \"c2\" instantiates undefined entity \"sw\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "a.v" "c2" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 91 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1545450398319 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "c3 sw " "Node instance \"c3\" instantiates undefined entity \"sw\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "a.v" "c3" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 92 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1545450398319 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "c4 sw " "Node instance \"c4\" instantiates undefined entity \"sw\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "a.v" "c4" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 93 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1545450398319 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545450398419 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 22 11:46:38 2018 " "Processing ended: Sat Dec 22 11:46:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545450398419 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545450398419 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545450398419 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1545450398419 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 11 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 11 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1545450399249 ""}
