<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><link rel="stylesheet" type="text/css" href="insn.css" /><meta name="generator" content="iform.xsl" /><title>MRS (Banked register) -- AArch32</title></head><body><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h2 class="instruction-section">MRS (Banked register)</h2><p id="desc">
      <p class="aml">Move to Register from Banked or Special register moves the value from the Banked general-purpose register or <a class="armarm-xref" title="Reference to Armv8 ARM section">Saved Program Status Registers (SPSRs)</a> of the specified mode, or the value of <a class="armarm-xref" title="Reference to Armv8 ARM section">ELR_hyp</a>, to a general-purpose register.</p>
      <p class="aml"><span class="asm-code">MRS</span> (Banked register) is <span class="arm-defined-word">unpredictable</span> if executed in User mode.</p>
      <p class="aml">When EL3 is using AArch64, if an MRS (Banked register) instruction that is executed in a Secure EL1 mode would access SPSR_mon, SP_mon, or LR_mon, it is trapped to EL3.</p>
      <p class="aml">The effect of using an <span class="asm-code">MRS</span> (Banked register) instruction with a register argument that is not valid for the current mode is <span class="arm-defined-word">unpredictable</span>. For more information see <a class="armarm-xref" title="Reference to Armv8 ARM section">Usage restrictions on the Banked register transfer instructions</a>.</p>
    </p>
    <p class="desc">
      It has encodings from the following instruction sets:
       A32 (
      <a href="#a1">A1</a>
      )
       and 
       T32 (
      <a href="#t1">T1</a>
      )
      .
    </p>
    <h3 class="classheading"><a name="a1" id="a1"></a>A1</h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td colspan="4" class="lr">!= 1111</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">R</td><td class="lr">0</td><td class="lr">0</td><td colspan="4" class="lr">M1</td><td colspan="4" class="lr">Rd</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">1</td><td class="lr">M</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="l">(0)</td><td>(0)</td><td>(0)</td><td class="r">(0)</td></tr><tr class="secondrow"><td colspan="4" class="droppedname">cond</td><td colspan="5"></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">A1</h4><p class="asm-code"><a name="MRS_br_A1_AS" id="MRS_br_A1_AS"></a>MRS{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#rd" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd&gt;</a>, <a href="#banked_reg" title="Banked register to be transferred to or from (field &quot;R:M:M1&quot;)">&lt;banked_reg&gt;</a></p></div><p class="pseudocode">d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);  read_spsr = (R == '1');
if d == 15 then UNPREDICTABLE;
SYSm = M:M1;</p>
    <h3 class="classheading"><a name="t1" id="t1"></a>T1</h3><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">R</td><td colspan="4" class="lr">M1</td><td class="l">1</td><td class="r">0</td><td class="lr">(0)</td><td class="lr">0</td><td colspan="4" class="lr">Rd</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">1</td><td class="lr">M</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">T1</h4><p class="asm-code"><a name="MRS_br_T1_AS" id="MRS_br_T1_AS"></a>MRS{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#rd" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd&gt;</a>, <a href="#banked_reg" title="Banked register to be transferred to or from (field &quot;R:M:M1&quot;)">&lt;banked_reg&gt;</a></p></div><p class="pseudocode">d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);  read_spsr = (R == '1');
if d == 15 then UNPREDICTABLE; // Armv8-A removes UNPREDICTABLE for R13
SYSm = M:M1;</p>
  <p class="encoding-notes">
      <p class="aml">For more information about the <span class="arm-defined-word">constrained unpredictable</span> behavior of this instruction, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Architectural Constraints on UNPREDICTABLE behaviors</a>.</p>
    </p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;c&gt;</td><td><a name="c" id="c"></a>
        
          <p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;q&gt;</td><td><a name="q" id="q"></a>
        
          <p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Rd&gt;</td><td><a name="rd" id="rd"></a>
        
          <p class="aml">Is the general-purpose destination register, encoded in the "Rd" field.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;banked_reg&gt;</td><td><a name="banked_reg" id="banked_reg"></a>
        Is the name of the banked register to be transferred to or from, 
    encoded in 
    <q>R:M:M1</q>:
      
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">R</th>
                <th class="bitfield">M</th>
                <th class="bitfield">M1</th>
                <th class="symbol">&lt;banked_reg&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="bitfield">0</td>
                <td class="bitfield">0000</td>
                <td class="symbol">R8_usr</td>
              </tr>
              <tr>
                <td class="bitfield">0</td>
                <td class="bitfield">0</td>
                <td class="bitfield">0001</td>
                <td class="symbol">R9_usr</td>
              </tr>
              <tr>
                <td class="bitfield">0</td>
                <td class="bitfield">0</td>
                <td class="bitfield">0010</td>
                <td class="symbol">R10_usr</td>
              </tr>
              <tr>
                <td class="bitfield">0</td>
                <td class="bitfield">0</td>
                <td class="bitfield">0011</td>
                <td class="symbol">R11_usr</td>
              </tr>
              <tr>
                <td class="bitfield">0</td>
                <td class="bitfield">0</td>
                <td class="bitfield">0100</td>
                <td class="symbol">R12_usr</td>
              </tr>
              <tr>
                <td class="bitfield">0</td>
                <td class="bitfield">0</td>
                <td class="bitfield">0101</td>
                <td class="symbol">SP_usr</td>
              </tr>
              <tr>
                <td class="bitfield">0</td>
                <td class="bitfield">0</td>
                <td class="bitfield">0110</td>
                <td class="symbol">LR_usr</td>
              </tr>
              <tr>
                <td class="bitfield">0</td>
                <td class="bitfield">0</td>
                <td class="bitfield">0111</td>
                <td class="symbol">UNPREDICTABLE</td>
              </tr>
              <tr>
                <td class="bitfield">0</td>
                <td class="bitfield">0</td>
                <td class="bitfield">1000</td>
                <td class="symbol">R8_fiq</td>
              </tr>
              <tr>
                <td class="bitfield">0</td>
                <td class="bitfield">0</td>
                <td class="bitfield">1001</td>
                <td class="symbol">R9_fiq</td>
              </tr>
              <tr>
                <td class="bitfield">0</td>
                <td class="bitfield">0</td>
                <td class="bitfield">1010</td>
                <td class="symbol">R10_fiq</td>
              </tr>
              <tr>
                <td class="bitfield">0</td>
                <td class="bitfield">0</td>
                <td class="bitfield">1011</td>
                <td class="symbol">R11_fiq</td>
              </tr>
              <tr>
                <td class="bitfield">0</td>
                <td class="bitfield">0</td>
                <td class="bitfield">1100</td>
                <td class="symbol">R12_fiq</td>
              </tr>
              <tr>
                <td class="bitfield">0</td>
                <td class="bitfield">0</td>
                <td class="bitfield">1101</td>
                <td class="symbol">SP_fiq</td>
              </tr>
              <tr>
                <td class="bitfield">0</td>
                <td class="bitfield">0</td>
                <td class="bitfield">1110</td>
                <td class="symbol">LR_fiq</td>
              </tr>
              <tr>
                <td class="bitfield">0</td>
                <td class="bitfield">0</td>
                <td class="bitfield">1111</td>
                <td class="symbol">UNPREDICTABLE</td>
              </tr>
              <tr>
                <td class="bitfield">0</td>
                <td class="bitfield">1</td>
                <td class="bitfield">0000</td>
                <td class="symbol">LR_irq</td>
              </tr>
              <tr>
                <td class="bitfield">0</td>
                <td class="bitfield">1</td>
                <td class="bitfield">0001</td>
                <td class="symbol">SP_irq</td>
              </tr>
              <tr>
                <td class="bitfield">0</td>
                <td class="bitfield">1</td>
                <td class="bitfield">0010</td>
                <td class="symbol">LR_svc</td>
              </tr>
              <tr>
                <td class="bitfield">0</td>
                <td class="bitfield">1</td>
                <td class="bitfield">0011</td>
                <td class="symbol">SP_svc</td>
              </tr>
              <tr>
                <td class="bitfield">0</td>
                <td class="bitfield">1</td>
                <td class="bitfield">0100</td>
                <td class="symbol">LR_abt</td>
              </tr>
              <tr>
                <td class="bitfield">0</td>
                <td class="bitfield">1</td>
                <td class="bitfield">0101</td>
                <td class="symbol">SP_abt</td>
              </tr>
              <tr>
                <td class="bitfield">0</td>
                <td class="bitfield">1</td>
                <td class="bitfield">0110</td>
                <td class="symbol">LR_und</td>
              </tr>
              <tr>
                <td class="bitfield">0</td>
                <td class="bitfield">1</td>
                <td class="bitfield">0111</td>
                <td class="symbol">SP_und</td>
              </tr>
              <tr>
                <td class="bitfield">0</td>
                <td class="bitfield">1</td>
                <td class="bitfield">10xx</td>
                <td class="symbol">UNPREDICTABLE</td>
              </tr>
              <tr>
                <td class="bitfield">0</td>
                <td class="bitfield">1</td>
                <td class="bitfield">1100</td>
                <td class="symbol">LR_mon</td>
              </tr>
              <tr>
                <td class="bitfield">0</td>
                <td class="bitfield">1</td>
                <td class="bitfield">1101</td>
                <td class="symbol">SP_mon</td>
              </tr>
              <tr>
                <td class="bitfield">0</td>
                <td class="bitfield">1</td>
                <td class="bitfield">1110</td>
                <td class="symbol">ELR_hyp</td>
              </tr>
              <tr>
                <td class="bitfield">0</td>
                <td class="bitfield">1</td>
                <td class="bitfield">1111</td>
                <td class="symbol">SP_hyp</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="bitfield">0</td>
                <td class="bitfield">0xxx</td>
                <td class="symbol">UNPREDICTABLE</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="bitfield">0</td>
                <td class="bitfield">10xx</td>
                <td class="symbol">UNPREDICTABLE</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="bitfield">0</td>
                <td class="bitfield">110x</td>
                <td class="symbol">UNPREDICTABLE</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="bitfield">0</td>
                <td class="bitfield">1110</td>
                <td class="symbol">SPSR_fiq</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="bitfield">0</td>
                <td class="bitfield">1111</td>
                <td class="symbol">UNPREDICTABLE</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="bitfield">1</td>
                <td class="bitfield">0000</td>
                <td class="symbol">SPSR_irq</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="bitfield">1</td>
                <td class="bitfield">0001</td>
                <td class="symbol">UNPREDICTABLE</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="bitfield">1</td>
                <td class="bitfield">0010</td>
                <td class="symbol">SPSR_svc</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="bitfield">1</td>
                <td class="bitfield">0011</td>
                <td class="symbol">UNPREDICTABLE</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="bitfield">1</td>
                <td class="bitfield">0100</td>
                <td class="symbol">SPSR_abt</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="bitfield">1</td>
                <td class="bitfield">0101</td>
                <td class="symbol">UNPREDICTABLE</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="bitfield">1</td>
                <td class="bitfield">0110</td>
                <td class="symbol">SPSR_und</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="bitfield">1</td>
                <td class="bitfield">0111</td>
                <td class="symbol">UNPREDICTABLE</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="bitfield">1</td>
                <td class="bitfield">10xx</td>
                <td class="symbol">UNPREDICTABLE</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="bitfield">1</td>
                <td class="bitfield">1100</td>
                <td class="symbol">SPSR_mon</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="bitfield">1</td>
                <td class="bitfield">1101</td>
                <td class="symbol">UNPREDICTABLE</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="bitfield">1</td>
                <td class="bitfield">1110</td>
                <td class="symbol">SPSR_hyp</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="bitfield">1</td>
                <td class="bitfield">1111</td>
                <td class="symbol">UNPREDICTABLE</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table></div><p class="syntax-notes"></p>
    <div class="ps" psname="commonps"><a name="commonps" id="commonps"></a><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">if <a href="shared_pseudocode.html#impl-aarch32.ConditionPassed.0" title="function: boolean ConditionPassed()">ConditionPassed</a>() then
    EncodingSpecificOperations();
    if PSTATE.EL == <a href="shared_pseudocode.html#EL0" title="constant bits(2) EL0 = '00'">EL0</a> then
       UNPREDICTABLE;
    else
        mode = PSTATE.M;
        if read_spsr then
            <a href="shared_pseudocode.html#impl-aarch32.SPSRaccessValid.2" title="function: SPSRaccessValid(bits(5) SYSm, bits(5) mode)">SPSRaccessValid</a>(SYSm, mode);           // Check for UNPREDICTABLE cases
            case SYSm of
                when '01110'  <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[d] = SPSR_fiq;
                when '10000'  <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[d] = SPSR_irq;
                when '10010'  <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[d] = SPSR_svc;
                when '10100'  <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[d] = SPSR_abt;
                when '10110'  <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[d] = SPSR_und;
                when '11100'
                    if !<a href="shared_pseudocode.html#impl-shared.ELUsingAArch32.1" title="function: boolean ELUsingAArch32(bits(2) el)">ELUsingAArch32</a>(<a href="shared_pseudocode.html#EL3" title="constant bits(2) EL3 = '11'">EL3</a>) then <a href="shared_pseudocode.html#AArch64.MonitorModeTrap.0" title="function: AArch64.MonitorModeTrap()">AArch64.MonitorModeTrap</a>();
                    <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[d] = SPSR_mon;
                when '11110'  <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[d] = SPSR_hyp;
        else
            <a href="shared_pseudocode.html#impl-aarch32.BankedRegisterAccessValid.2" title="function: BankedRegisterAccessValid(bits(5) SYSm, bits(5) mode)">BankedRegisterAccessValid</a>(SYSm, mode); // Check for UNPREDICTABLE cases
            case SYSm of
                when '00xxx'                       // Access the User mode registers
                    m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(SYSm&lt;2:0&gt;) + 8;
                    <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[d] = <a href="shared_pseudocode.html#impl-aarch32.Rmode.read.2" title="accessor: bits(32) Rmode[integer n, bits(5) mode]">Rmode</a>[m,<a href="shared_pseudocode.html#M32_User" title="constant bits(5) M32_User = '10000'">M32_User</a>];
                when '01xxx'                       // Access the FIQ mode registers
                    m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(SYSm&lt;2:0&gt;) + 8;
                    <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[d] = <a href="shared_pseudocode.html#impl-aarch32.Rmode.read.2" title="accessor: bits(32) Rmode[integer n, bits(5) mode]">Rmode</a>[m,<a href="shared_pseudocode.html#M32_FIQ" title="constant bits(5) M32_FIQ = '10001'">M32_FIQ</a>];
                when '1000x'                       // Access the IRQ mode registers
                    m = 14 - <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(SYSm&lt;0&gt;);        // LR when SYSm&lt;0&gt; == 0, otherwise SP
                    <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[d] = <a href="shared_pseudocode.html#impl-aarch32.Rmode.read.2" title="accessor: bits(32) Rmode[integer n, bits(5) mode]">Rmode</a>[m,<a href="shared_pseudocode.html#M32_IRQ" title="constant bits(5) M32_IRQ = '10010'">M32_IRQ</a>];
                when '1001x'                       // Access the Supervisor mode registers
                    m = 14 - <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(SYSm&lt;0&gt;);        // LR when SYSm&lt;0&gt; == 0, otherwise SP
                    <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[d] = <a href="shared_pseudocode.html#impl-aarch32.Rmode.read.2" title="accessor: bits(32) Rmode[integer n, bits(5) mode]">Rmode</a>[m,<a href="shared_pseudocode.html#M32_Svc" title="constant bits(5) M32_Svc = '10011'">M32_Svc</a>];
                when '1010x'                       // Access the Abort mode registers
                    m = 14 - <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(SYSm&lt;0&gt;);        // LR when SYSm&lt;0&gt; == 0, otherwise SP
                    <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[d] = <a href="shared_pseudocode.html#impl-aarch32.Rmode.read.2" title="accessor: bits(32) Rmode[integer n, bits(5) mode]">Rmode</a>[m,<a href="shared_pseudocode.html#M32_Abort" title="constant bits(5) M32_Abort = '10111'">M32_Abort</a>];
                when '1011x'                       // Access the Undefined mode registers
                    m = 14 - <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(SYSm&lt;0&gt;);        // LR when SYSm&lt;0&gt; == 0, otherwise SP
                    <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[d] = <a href="shared_pseudocode.html#impl-aarch32.Rmode.read.2" title="accessor: bits(32) Rmode[integer n, bits(5) mode]">Rmode</a>[m,<a href="shared_pseudocode.html#M32_Undef" title="constant bits(5) M32_Undef = '11011'">M32_Undef</a>];
                when '1110x'                       // Access Monitor registers
                    if !<a href="shared_pseudocode.html#impl-shared.ELUsingAArch32.1" title="function: boolean ELUsingAArch32(bits(2) el)">ELUsingAArch32</a>(<a href="shared_pseudocode.html#EL3" title="constant bits(2) EL3 = '11'">EL3</a>) then <a href="shared_pseudocode.html#AArch64.MonitorModeTrap.0" title="function: AArch64.MonitorModeTrap()">AArch64.MonitorModeTrap</a>();
                    m = 14 - <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(SYSm&lt;0&gt;);        // LR when SYSm&lt;0&gt; == 0, otherwise SP
                    <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[d] = <a href="shared_pseudocode.html#impl-aarch32.Rmode.read.2" title="accessor: bits(32) Rmode[integer n, bits(5) mode]">Rmode</a>[m,<a href="shared_pseudocode.html#M32_Monitor" title="constant bits(5) M32_Monitor = '10110'">M32_Monitor</a>];
                when '11110'                       // Access ELR_hyp register
                    <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[d] = ELR_hyp;
                when '11111'                       // Access SP_hyp register
                    <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[d] = <a href="shared_pseudocode.html#impl-aarch32.Rmode.read.2" title="accessor: bits(32) Rmode[integer n, bits(5) mode]">Rmode</a>[13,<a href="shared_pseudocode.html#M32_Hyp" title="constant bits(5) M32_Hyp = '11010'">M32_Hyp</a>];</p>
    </div>
  <h3>CONSTRAINED UNPREDICTABLE behavior</h3><p>If <span class="pseudocode">PSTATE.EL == EL0</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as <span class="asm-code">NOP</span>.</li></ul><hr /><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v00_88, pseudocode v85-xml-00bet9_rc1_1
      ; Build timestamp: 2018-12-12T12:33
    </p><p class="copyconf">
      Copyright Â© 2010-2018 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
