INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/48576/Desktop/STUDIA/6 sem/SR/lab3/or_gate/or_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/48576/Desktop/STUDIA/6 sem/SR/lab3/or_gate/or_gate.srcs/sources_1/new/test_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/48576/Desktop/STUDIA/6 sem/SR/lab3/or_gate/or_gate.srcs/sources_1/new/verify.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module verify
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/48576/Desktop/STUDIA/6 sem/SR/lab3/or_gate/or_gate.srcs/sim_1/new/tb_or_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_or_gate
