$date
	Sun Oct 23 07:23:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#840243
b10100 !
1"
#840246
b10100 &
b10100 %
1$
#840247
0"
#840250
b1010 &
b1010 %
#840254
b101 &
b101 %
#840258
b10000 &
b10000 %
#840262
b1000 &
b1000 %
#840266
b100 &
b100 %
#840270
b10 &
b10 %
#840274
b1 &
b1 %
1#
#840278
b0 &
0#
b0 %
0$
#1798047
1"
#1798050
b10100 &
b10100 %
1$
#1798051
0"
#1798054
b1010 &
b1010 %
#1798058
b101 &
b101 %
#1798062
b10000 &
b10000 %
#1798066
b1000 &
b1000 %
#1798070
b100 &
b100 %
#1798074
b10 &
b10 %
#1798078
b1 &
1#
b1 %
#1798082
b0 &
b0 %
0#
0$
#2828771
b11101 !
1"
#2828774
b11101 &
b11101 %
1$
#2828775
0"
#2828778
b1011000 &
b1011000 %
#2828782
b101100 &
b101100 %
#2828786
b10110 &
b10110 %
#2828790
b1011 &
b1011 %
#2828794
b100010 &
b100010 %
#2828798
b10001 &
b10001 %
#2828802
b110100 &
b110100 %
#2828806
b11010 &
b11010 %
#2828810
b1101 &
b1101 %
#2828814
b101000 &
b101000 %
#2828818
b10100 &
b10100 %
#2828822
b1010 &
b1010 %
#2828826
b101 &
b101 %
#2828830
b10000 &
b10000 %
#2828834
b1000 &
b1000 %
#2828838
b100 &
b100 %
#2828842
b10 &
b10 %
#2828846
b1 &
1#
b1 %
#2828850
b0 &
b0 %
0#
0$
#4500012
