INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nacob/Vivado_EE2301_Projects/joh19042_ee2301_lab1a/joh19042_EE2301_lab_1A/joh19042_EE2301_lab_1A.ip_user_files/bd/One_Bit_Full_Adder/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_xor2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nacob/Vivado_EE2301_Projects/joh19042_ee2301_lab1a/joh19042_EE2301_lab_1A/joh19042_EE2301_lab_1A.ip_user_files/bd/One_Bit_Full_Adder/ip/One_Bit_Full_Adder_xup_xor2_0_0/sim/One_Bit_Full_Adder_xup_xor2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Bit_Full_Adder_xup_xor2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nacob/Vivado_EE2301_Projects/joh19042_ee2301_lab1a/joh19042_EE2301_lab_1A/joh19042_EE2301_lab_1A.ip_user_files/bd/One_Bit_Full_Adder/ip/One_Bit_Full_Adder_xup_xor2_0_1/sim/One_Bit_Full_Adder_xup_xor2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Bit_Full_Adder_xup_xor2_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nacob/Vivado_EE2301_Projects/joh19042_ee2301_lab1a/joh19042_EE2301_lab_1A/joh19042_EE2301_lab_1A.ip_user_files/bd/One_Bit_Full_Adder/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nacob/Vivado_EE2301_Projects/joh19042_ee2301_lab1a/joh19042_EE2301_lab_1A/joh19042_EE2301_lab_1A.ip_user_files/bd/One_Bit_Full_Adder/ip/One_Bit_Full_Adder_xup_and2_0_0/sim/One_Bit_Full_Adder_xup_and2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Bit_Full_Adder_xup_and2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nacob/Vivado_EE2301_Projects/joh19042_ee2301_lab1a/joh19042_EE2301_lab_1A/joh19042_EE2301_lab_1A.ip_user_files/bd/One_Bit_Full_Adder/ip/One_Bit_Full_Adder_xup_and2_0_1/sim/One_Bit_Full_Adder_xup_and2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Bit_Full_Adder_xup_and2_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nacob/Vivado_EE2301_Projects/joh19042_ee2301_lab1a/joh19042_EE2301_lab_1A/joh19042_EE2301_lab_1A.ip_user_files/bd/One_Bit_Full_Adder/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_or2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nacob/Vivado_EE2301_Projects/joh19042_ee2301_lab1a/joh19042_EE2301_lab_1A/joh19042_EE2301_lab_1A.ip_user_files/bd/One_Bit_Full_Adder/ip/One_Bit_Full_Adder_xup_or2_0_0/sim/One_Bit_Full_Adder_xup_or2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Bit_Full_Adder_xup_or2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nacob/Vivado_EE2301_Projects/joh19042_ee2301_lab1a/joh19042_EE2301_lab_1A/joh19042_EE2301_lab_1A.ip_user_files/bd/One_Bit_Full_Adder/sim/One_Bit_Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Bit_Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nacob/Vivado_EE2301_Projects/joh19042_ee2301_lab1a/joh19042_EE2301_lab_1A/joh19042_EE2301_lab_1A.gen/sources_1/bd/One_Bit_Full_Adder/hdl/One_Bit_Full_Adder_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Bit_Full_Adder_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nacob/Vivado_EE2301_Projects/joh19042_ee2301_lab1a/joh19042_EE2301_lab_1A/joh19042_EE2301_lab_1A.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
