initSidebarItems({"enum":[["BLKGE_A","Block Gap Event Signal Enable"],["BRDRDY_A","Buffer Read Ready Signal Enable"],["BWRRDY_A","Buffer Write Ready Signal Enable"],["CINS_A","Card Insertion Signal Enable"],["CINT_A","Card Interrupt Signal Enable"],["CMDC_A","Command Complete Signal Enable"],["CREM_A","Card Removal Signal Enable"],["DMAINT_A","DMA Interrupt Signal Enable"],["TRFC_A","Transfer Complete Signal Enable"]],"struct":[["BLKGE_W","Write proxy for field `BLKGE`"],["BRDRDY_W","Write proxy for field `BRDRDY`"],["BWRRDY_W","Write proxy for field `BWRRDY`"],["CINS_W","Write proxy for field `CINS`"],["CINT_W","Write proxy for field `CINT`"],["CMDC_W","Write proxy for field `CMDC`"],["CREM_W","Write proxy for field `CREM`"],["DMAINT_W","Write proxy for field `DMAINT`"],["TRFC_W","Write proxy for field `TRFC`"]],"type":[["BLKGE_R","Reader of field `BLKGE`"],["BRDRDY_R","Reader of field `BRDRDY`"],["BWRRDY_R","Reader of field `BWRRDY`"],["CINS_R","Reader of field `CINS`"],["CINT_R","Reader of field `CINT`"],["CMDC_R","Reader of field `CMDC`"],["CREM_R","Reader of field `CREM`"],["DMAINT_R","Reader of field `DMAINT`"],["R","Reader of register NISIER"],["TRFC_R","Reader of field `TRFC`"],["W","Writer for register NISIER"]]});