{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588900786103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588900786108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 07 20:19:46 2020 " "Processing started: Thu May 07 20:19:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588900786108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588900786108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588900786108 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588900786600 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588900786601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588900794268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projtoplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file projtoplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projtoplevel " "Found entity 1: projtoplevel" {  } { { "projtoplevel.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/projtoplevel.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588900794272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library.sv 35 35 " "Found 35 design units, including 35 entities, in source file library.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fourinOR " "Found entity 1: fourinOR" {  } { { "Library.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794284 ""} { "Info" "ISGN_ENTITY_NAME" "2 twoinOR " "Found entity 2: twoinOR" {  } { { "Library.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794284 ""} { "Info" "ISGN_ENTITY_NAME" "3 pseudoLRU " "Found entity 3: pseudoLRU" {  } { { "Library.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794284 ""} { "Info" "ISGN_ENTITY_NAME" "4 hazard_detection " "Found entity 4: hazard_detection" {  } { { "Library.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794284 ""} { "Info" "ISGN_ENTITY_NAME" "5 forwardselectunit " "Found entity 5: forwardselectunit" {  } { { "Library.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794284 ""} { "Info" "ISGN_ENTITY_NAME" "6 bitcounter " "Found entity 6: bitcounter" {  } { { "Library.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794284 ""} { "Info" "ISGN_ENTITY_NAME" "7 ISVAL_IDC_EX " "Found entity 7: ISVAL_IDC_EX" {  } { { "Library.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794284 ""} { "Info" "ISGN_ENTITY_NAME" "8 one_two_decoder " "Found entity 8: one_two_decoder" {  } { { "Library.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794284 ""} { "Info" "ISGN_ENTITY_NAME" "9 eight_one_mux " "Found entity 9: eight_one_mux" {  } { { "Library.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 215 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794284 ""} { "Info" "ISGN_ENTITY_NAME" "10 arraycreaTOR " "Found entity 10: arraycreaTOR" {  } { { "Library.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 244 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794284 ""} { "Info" "ISGN_ENTITY_NAME" "11 COMPARATOR_TAGX " "Found entity 11: COMPARATOR_TAGX" {  } { { "Library.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 270 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794284 ""} { "Info" "ISGN_ENTITY_NAME" "12 CONCATENATOR_MUX " "Found entity 12: CONCATENATOR_MUX" {  } { { "Library.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794284 ""} { "Info" "ISGN_ENTITY_NAME" "13 CONCATENATORDOSMX " "Found entity 13: CONCATENATORDOSMX" {  } { { "Library.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 316 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794284 ""} { "Info" "ISGN_ENTITY_NAME" "14 ZEXTblock " "Found entity 14: ZEXTblock" {  } { { "Library.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794284 ""} { "Info" "ISGN_ENTITY_NAME" "15 zext " "Found entity 15: zext" {  } { { "Library.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794284 ""} { "Info" "ISGN_ENTITY_NAME" "16 LeftShift_ZEXT " "Found entity 16: LeftShift_ZEXT" {  } { { "Library.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794284 ""} { "Info" "ISGN_ENTITY_NAME" "17 ShiftBlock " "Found entity 17: ShiftBlock" {  } { { "Library.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794284 ""} { "Info" "ISGN_ENTITY_NAME" "18 BRMODS " "Found entity 18: BRMODS" {  } { { "Library.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 386 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794284 ""} { "Info" "ISGN_ENTITY_NAME" "19 VALCHECK_MEM_WB " "Found entity 19: VALCHECK_MEM_WB" {  } { { "Library.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 405 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794284 ""} { "Info" "ISGN_ENTITY_NAME" "20 CondCode " "Found entity 20: CondCode" {  } { { "Library.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 423 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794284 ""} { "Info" "ISGN_ENTITY_NAME" "21 twoinAND " "Found entity 21: twoinAND" {  } { { "Library.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794284 ""} { "Info" "ISGN_ENTITY_NAME" "22 threeinAND " "Found entity 22: threeinAND" {  } { { "Library.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 447 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794284 ""} { "Info" "ISGN_ENTITY_NAME" "23 threetoonemux " "Found entity 23: threetoonemux" {  } { { "Library.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 457 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794284 ""} { "Info" "ISGN_ENTITY_NAME" "24 fourtoonemux " "Found entity 24: fourtoonemux" {  } { { "Library.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794284 ""} { "Info" "ISGN_ENTITY_NAME" "25 CondCodeComp " "Found entity 25: CondCodeComp" {  } { { "Library.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794284 ""} { "Info" "ISGN_ENTITY_NAME" "26 Alu " "Found entity 26: Alu" {  } { { "Library.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 514 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794284 ""} { "Info" "ISGN_ENTITY_NAME" "27 adderst " "Found entity 27: adderst" {  } { { "Library.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794284 ""} { "Info" "ISGN_ENTITY_NAME" "28 SEXT " "Found entity 28: SEXT" {  } { { "Library.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 552 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794284 ""} { "Info" "ISGN_ENTITY_NAME" "29 contrsigreg " "Found entity 29: contrsigreg" {  } { { "Library.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794284 ""} { "Info" "ISGN_ENTITY_NAME" "30 REGFILE " "Found entity 30: REGFILE" {  } { { "Library.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794284 ""} { "Info" "ISGN_ENTITY_NAME" "31 controlla " "Found entity 31: controlla" {  } { { "Library.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 620 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794284 ""} { "Info" "ISGN_ENTITY_NAME" "32 twoadd " "Found entity 32: twoadd" {  } { { "Library.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 848 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794284 ""} { "Info" "ISGN_ENTITY_NAME" "33 register " "Found entity 33: register" {  } { { "Library.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794284 ""} { "Info" "ISGN_ENTITY_NAME" "34 twotoonemux " "Found entity 34: twotoonemux" {  } { { "Library.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794284 ""} { "Info" "ISGN_ENTITY_NAME" "35 LeftSHIFTone " "Found entity 35: LeftSHIFTone" {  } { { "Library.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 901 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588900794284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lc_3b_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file lc_3b_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LC_3B_2 (SystemVerilog) " "Found design unit 1: LC_3B_2 (SystemVerilog)" {  } { { "LC_3B_2.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/LC_3B_2.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588900794289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapathlib.sv 4 4 " "Found 4 design units, including 4 entities, in source file datapathlib.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2DatapathCache " "Found entity 1: l2DatapathCache" {  } { { "DatapathLib.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794295 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath_arbiter " "Found entity 2: datapath_arbiter" {  } { { "DatapathLib.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794295 ""} { "Info" "ISGN_ENTITY_NAME" "3 DatapathCache " "Found entity 3: DatapathCache" {  } { { "DatapathLib.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794295 ""} { "Info" "ISGN_ENTITY_NAME" "4 lc3b_datapath " "Found entity 4: lc3b_datapath" {  } { { "DatapathLib.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588900794295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache.sv 6 6 " "Found 6 design units, including 6 entities, in source file cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 L2Cache " "Found entity 1: L2Cache" {  } { { "Cache.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Cache.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794301 ""} { "Info" "ISGN_ENTITY_NAME" "2 L2Cache_control " "Found entity 2: L2Cache_control" {  } { { "Cache.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Cache.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794301 ""} { "Info" "ISGN_ENTITY_NAME" "3 CONTROLLER_DCache " "Found entity 3: CONTROLLER_DCache" {  } { { "Cache.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Cache.sv" 255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794301 ""} { "Info" "ISGN_ENTITY_NAME" "4 L1_DCache " "Found entity 4: L1_DCache" {  } { { "Cache.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Cache.sv" 430 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794301 ""} { "Info" "ISGN_ENTITY_NAME" "5 CONTROLLER_ICache " "Found entity 5: CONTROLLER_ICache" {  } { { "Cache.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Cache.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794301 ""} { "Info" "ISGN_ENTITY_NAME" "6 L1_ICache " "Found entity 6: L1_ICache" {  } { { "Cache.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Cache.sv" 643 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588900794301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arbiter.sv 2 2 " "Found 2 design units, including 2 entities, in source file arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter_control " "Found entity 1: arbiter_control" {  } { { "Arbiter.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Arbiter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794305 ""} { "Info" "ISGN_ENTITY_NAME" "2 arbiter " "Found entity 2: arbiter" {  } { { "Arbiter.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Arbiter.sv" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588900794305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588900794305 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projtoplevel " "Elaborating entity \"projtoplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588900794384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter arbiter:arbiter " "Elaborating entity \"arbiter\" for hierarchy \"arbiter:arbiter\"" {  } { { "projtoplevel.sv" "arbiter" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/projtoplevel.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter_control arbiter:arbiter\|arbiter_control:arbiter_control " "Elaborating entity \"arbiter_control\" for hierarchy \"arbiter:arbiter\|arbiter_control:arbiter_control\"" {  } { { "Arbiter.sv" "arbiter_control" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Arbiter.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_arbiter arbiter:arbiter\|datapath_arbiter:datapath_arbiter " "Elaborating entity \"datapath_arbiter\" for hierarchy \"arbiter:arbiter\|datapath_arbiter:datapath_arbiter\"" {  } { { "Arbiter.sv" "datapath_arbiter" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Arbiter.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twotoonemux arbiter:arbiter\|datapath_arbiter:datapath_arbiter\|twotoonemux:byteenablemux " "Elaborating entity \"twotoonemux\" for hierarchy \"arbiter:arbiter\|datapath_arbiter:datapath_arbiter\|twotoonemux:byteenablemux\"" {  } { { "DatapathLib.sv" "byteenablemux" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twotoonemux arbiter:arbiter\|datapath_arbiter:datapath_arbiter\|twotoonemux:readsignalmux " "Elaborating entity \"twotoonemux\" for hierarchy \"arbiter:arbiter\|datapath_arbiter:datapath_arbiter\|twotoonemux:readsignalmux\"" {  } { { "DatapathLib.sv" "readsignalmux" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twotoonemux arbiter:arbiter\|datapath_arbiter:datapath_arbiter\|twotoonemux:memwdatamux " "Elaborating entity \"twotoonemux\" for hierarchy \"arbiter:arbiter\|datapath_arbiter:datapath_arbiter\|twotoonemux:memwdatamux\"" {  } { { "DatapathLib.sv" "memwdatamux" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twotoonemux arbiter:arbiter\|datapath_arbiter:datapath_arbiter\|twotoonemux:memaddrmux " "Elaborating entity \"twotoonemux\" for hierarchy \"arbiter:arbiter\|datapath_arbiter:datapath_arbiter\|twotoonemux:memaddrmux\"" {  } { { "DatapathLib.sv" "memaddrmux" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_two_decoder arbiter:arbiter\|datapath_arbiter:datapath_arbiter\|one_two_decoder:memrdatademux " "Elaborating entity \"one_two_decoder\" for hierarchy \"arbiter:arbiter\|datapath_arbiter:datapath_arbiter\|one_two_decoder:memrdatademux\"" {  } { { "DatapathLib.sv" "memrdatademux" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_two_decoder arbiter:arbiter\|datapath_arbiter:datapath_arbiter\|one_two_decoder:memresponsemux " "Elaborating entity \"one_two_decoder\" for hierarchy \"arbiter:arbiter\|datapath_arbiter:datapath_arbiter\|one_two_decoder:memresponsemux\"" {  } { { "DatapathLib.sv" "memresponsemux" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1_ICache L1_ICache:L1_ICache " "Elaborating entity \"L1_ICache\" for hierarchy \"L1_ICache:L1_ICache\"" {  } { { "projtoplevel.sv" "L1_ICache" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/projtoplevel.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLLER_ICache L1_ICache:L1_ICache\|CONTROLLER_ICache:CONTROLLER_ICache " "Elaborating entity \"CONTROLLER_ICache\" for hierarchy \"L1_ICache:L1_ICache\|CONTROLLER_ICache:CONTROLLER_ICache\"" {  } { { "Cache.sv" "CONTROLLER_ICache" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Cache.sv" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DatapathCache L1_ICache:L1_ICache\|DatapathCache:DatapathCache " "Elaborating entity \"DatapathCache\" for hierarchy \"L1_ICache:L1_ICache\|DatapathCache:DatapathCache\"" {  } { { "Cache.sv" "DatapathCache" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Cache.sv" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794479 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "offsetlast DatapathLib.sv(133) " "Verilog HDL or VHDL warning at DatapathLib.sv(133): object \"offsetlast\" assigned a value but never read" {  } { { "DatapathLib.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588900794483 "|projtoplevel|L1_ICache:L1_ICache|DatapathCache:DatapathCache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoinOR L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|twoinOR:hitcheck " "Elaborating entity \"twoinOR\" for hierarchy \"L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|twoinOR:hitcheck\"" {  } { { "DatapathLib.sv" "hitcheck" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arraycreaTOR L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|arraycreaTOR:LRU " "Elaborating entity \"arraycreaTOR\" for hierarchy \"L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|arraycreaTOR:LRU\"" {  } { { "DatapathLib.sv" "LRU" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twotoonemux L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|twotoonemux:memwdatasplitmux " "Elaborating entity \"twotoonemux\" for hierarchy \"L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|twotoonemux:memwdatasplitmux\"" {  } { { "DatapathLib.sv" "memwdatasplitmux" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_one_mux L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|eight_one_mux:memrdatamux " "Elaborating entity \"eight_one_mux\" for hierarchy \"L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|eight_one_mux:memrdatamux\"" {  } { { "DatapathLib.sv" "memrdatamux" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONCATENATOR_MUX L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|CONCATENATOR_MUX:cache_flowconcat " "Elaborating entity \"CONCATENATOR_MUX\" for hierarchy \"L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|CONCATENATOR_MUX:cache_flowconcat\"" {  } { { "DatapathLib.sv" "cache_flowconcat" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONCATENATORDOSMX L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|CONCATENATORDOSMX:splitconcat " "Elaborating entity \"CONCATENATORDOSMX\" for hierarchy \"L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|CONCATENATORDOSMX:splitconcat\"" {  } { { "DatapathLib.sv" "splitconcat" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMPARATOR_TAGX L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|COMPARATOR_TAGX:p0COMPARATOR_TAGX " "Elaborating entity \"COMPARATOR_TAGX\" for hierarchy \"L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|COMPARATOR_TAGX:p0COMPARATOR_TAGX\"" {  } { { "DatapathLib.sv" "p0COMPARATOR_TAGX" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoinAND L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|twoinAND:p0and " "Elaborating entity \"twoinAND\" for hierarchy \"L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|twoinAND:p0and\"" {  } { { "DatapathLib.sv" "p0and" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twotoonemux L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|twotoonemux:tagmux " "Elaborating entity \"twotoonemux\" for hierarchy \"L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|twotoonemux:tagmux\"" {  } { { "DatapathLib.sv" "tagmux" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arraycreaTOR L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|arraycreaTOR:tag0 " "Elaborating entity \"arraycreaTOR\" for hierarchy \"L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|arraycreaTOR:tag0\"" {  } { { "DatapathLib.sv" "tag0" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arraycreaTOR L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|arraycreaTOR:data0 " "Elaborating entity \"arraycreaTOR\" for hierarchy \"L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|arraycreaTOR:data0\"" {  } { { "DatapathLib.sv" "data0" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1_DCache L1_DCache:L1_DCache " "Elaborating entity \"L1_DCache\" for hierarchy \"L1_DCache:L1_DCache\"" {  } { { "projtoplevel.sv" "L1_DCache" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/projtoplevel.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLLER_DCache L1_DCache:L1_DCache\|CONTROLLER_DCache:CONTROLLER_DCache " "Elaborating entity \"CONTROLLER_DCache\" for hierarchy \"L1_DCache:L1_DCache\|CONTROLLER_DCache:CONTROLLER_DCache\"" {  } { { "Cache.sv" "CONTROLLER_DCache" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Cache.sv" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L2Cache L2Cache:L2Cache " "Elaborating entity \"L2Cache\" for hierarchy \"L2Cache:L2Cache\"" {  } { { "projtoplevel.sv" "L2Cache" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/projtoplevel.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L2Cache_control L2Cache:L2Cache\|L2Cache_control:L2Cache_control " "Elaborating entity \"L2Cache_control\" for hierarchy \"L2Cache:L2Cache\|L2Cache_control:L2Cache_control\"" {  } { { "Cache.sv" "L2Cache_control" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Cache.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2DatapathCache L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache " "Elaborating entity \"l2DatapathCache\" for hierarchy \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\"" {  } { { "Cache.sv" "l2DatapathCache" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Cache.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794608 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "offset DatapathLib.sv(21) " "Verilog HDL or VHDL warning at DatapathLib.sv(21): object \"offset\" assigned a value but never read" {  } { { "DatapathLib.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588900794613 "|projtoplevel|L2Cache:L2Cache|l2DatapathCache:l2DatapathCache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "offsetlast DatapathLib.sv(22) " "Verilog HDL or VHDL warning at DatapathLib.sv(22): object \"offsetlast\" assigned a value but never read" {  } { { "DatapathLib.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588900794613 "|projtoplevel|L2Cache:L2Cache|l2DatapathCache:l2DatapathCache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourinOR L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|fourinOR:hitcheck " "Elaborating entity \"fourinOR\" for hierarchy \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|fourinOR:hitcheck\"" {  } { { "DatapathLib.sv" "hitcheck" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pseudoLRU L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|pseudoLRU:pseudoLRU " "Elaborating entity \"pseudoLRU\" for hierarchy \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|pseudoLRU:pseudoLRU\"" {  } { { "DatapathLib.sv" "pseudoLRU" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourtoonemux L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|fourtoonemux:evictdatamux " "Elaborating entity \"fourtoonemux\" for hierarchy \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|fourtoonemux:evictdatamux\"" {  } { { "DatapathLib.sv" "evictdatamux" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourtoonemux L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|fourtoonemux:dirtymux " "Elaborating entity \"fourtoonemux\" for hierarchy \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|fourtoonemux:dirtymux\"" {  } { { "DatapathLib.sv" "dirtymux" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourtoonemux L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|fourtoonemux:tagmux " "Elaborating entity \"fourtoonemux\" for hierarchy \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|fourtoonemux:tagmux\"" {  } { { "DatapathLib.sv" "tagmux" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lc3b_datapath lc3b_datapath:lc3b_datapath " "Elaborating entity \"lc3b_datapath\" for hierarchy \"lc3b_datapath:lc3b_datapath\"" {  } { { "projtoplevel.sv" "lc3b_datapath" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/projtoplevel.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794644 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "condition DatapathLib.sv(345) " "Verilog HDL or VHDL warning at DatapathLib.sv(345): object \"condition\" assigned a value but never read" {  } { { "DatapathLib.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 345 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588900794648 "|projtoplevel|lc3b_datapath:lc3b_datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register lc3b_datapath:lc3b_datapath\|register:PC " "Elaborating entity \"register\" for hierarchy \"lc3b_datapath:lc3b_datapath\|register:PC\"" {  } { { "DatapathLib.sv" "PC" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourtoonemux lc3b_datapath:lc3b_datapath\|fourtoonemux:PCmux " "Elaborating entity \"fourtoonemux\" for hierarchy \"lc3b_datapath:lc3b_datapath\|fourtoonemux:PCmux\"" {  } { { "DatapathLib.sv" "PCmux" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoadd lc3b_datapath:lc3b_datapath\|twoadd:PC_twoadd " "Elaborating entity \"twoadd\" for hierarchy \"lc3b_datapath:lc3b_datapath\|twoadd:PC_twoadd\"" {  } { { "DatapathLib.sv" "PC_twoadd" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register lc3b_datapath:lc3b_datapath\|register:IF_IDC_v " "Elaborating entity \"register\" for hierarchy \"lc3b_datapath:lc3b_datapath\|register:IF_IDC_v\"" {  } { { "DatapathLib.sv" "IF_IDC_v" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGFILE lc3b_datapath:lc3b_datapath\|REGFILE:REGFILE " "Elaborating entity \"REGFILE\" for hierarchy \"lc3b_datapath:lc3b_datapath\|REGFILE:REGFILE\"" {  } { { "DatapathLib.sv" "REGFILE" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection lc3b_datapath:lc3b_datapath\|hazard_detection:hazard_detection " "Elaborating entity \"hazard_detection\" for hierarchy \"lc3b_datapath:lc3b_datapath\|hazard_detection:hazard_detection\"" {  } { { "DatapathLib.sv" "hazard_detection" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register lc3b_datapath:lc3b_datapath\|register:cc " "Elaborating entity \"register\" for hierarchy \"lc3b_datapath:lc3b_datapath\|register:cc\"" {  } { { "DatapathLib.sv" "cc" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlla lc3b_datapath:lc3b_datapath\|controlla:controlla " "Elaborating entity \"controlla\" for hierarchy \"lc3b_datapath:lc3b_datapath\|controlla:controlla\"" {  } { { "DatapathLib.sv" "controlla" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twotoonemux lc3b_datapath:lc3b_datapath\|twotoonemux:storemux " "Elaborating entity \"twotoonemux\" for hierarchy \"lc3b_datapath:lc3b_datapath\|twotoonemux:storemux\"" {  } { { "DatapathLib.sv" "storemux" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISVAL_IDC_EX lc3b_datapath:lc3b_datapath\|ISVAL_IDC_EX:ISVAL_IDC_EX " "Elaborating entity \"ISVAL_IDC_EX\" for hierarchy \"lc3b_datapath:lc3b_datapath\|ISVAL_IDC_EX:ISVAL_IDC_EX\"" {  } { { "DatapathLib.sv" "ISVAL_IDC_EX" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contrsigreg lc3b_datapath:lc3b_datapath\|contrsigreg:IDC_EX_cs " "Elaborating entity \"contrsigreg\" for hierarchy \"lc3b_datapath:lc3b_datapath\|contrsigreg:IDC_EX_cs\"" {  } { { "DatapathLib.sv" "IDC_EX_cs" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu lc3b_datapath:lc3b_datapath\|Alu:Alu " "Elaborating entity \"Alu\" for hierarchy \"lc3b_datapath:lc3b_datapath\|Alu:Alu\"" {  } { { "DatapathLib.sv" "Alu" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adderst lc3b_datapath:lc3b_datapath\|adderst:addradder " "Elaborating entity \"adderst\" for hierarchy \"lc3b_datapath:lc3b_datapath\|adderst:addradder\"" {  } { { "DatapathLib.sv" "addradder" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT lc3b_datapath:lc3b_datapath\|SEXT:SEXT5 " "Elaborating entity \"SEXT\" for hierarchy \"lc3b_datapath:lc3b_datapath\|SEXT:SEXT5\"" {  } { { "DatapathLib.sv" "SEXT5" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT lc3b_datapath:lc3b_datapath\|SEXT:SEXT6 " "Elaborating entity \"SEXT\" for hierarchy \"lc3b_datapath:lc3b_datapath\|SEXT:SEXT6\"" {  } { { "DatapathLib.sv" "SEXT6" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT lc3b_datapath:lc3b_datapath\|SEXT:SEXT9 " "Elaborating entity \"SEXT\" for hierarchy \"lc3b_datapath:lc3b_datapath\|SEXT:SEXT9\"" {  } { { "DatapathLib.sv" "SEXT9" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT lc3b_datapath:lc3b_datapath\|SEXT:SEXT11 " "Elaborating entity \"SEXT\" for hierarchy \"lc3b_datapath:lc3b_datapath\|SEXT:SEXT11\"" {  } { { "DatapathLib.sv" "SEXT11" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threetoonemux lc3b_datapath:lc3b_datapath\|threetoonemux:forwardtwotoonemux " "Elaborating entity \"threetoonemux\" for hierarchy \"lc3b_datapath:lc3b_datapath\|threetoonemux:forwardtwotoonemux\"" {  } { { "DatapathLib.sv" "forwardtwotoonemux" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftBlock lc3b_datapath:lc3b_datapath\|ShiftBlock:ShiftBlock " "Elaborating entity \"ShiftBlock\" for hierarchy \"lc3b_datapath:lc3b_datapath\|ShiftBlock:ShiftBlock\"" {  } { { "DatapathLib.sv" "ShiftBlock" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftSHIFTone lc3b_datapath:lc3b_datapath\|LeftSHIFTone:LeftSHIFTone " "Elaborating entity \"LeftSHIFTone\" for hierarchy \"lc3b_datapath:lc3b_datapath\|LeftSHIFTone:LeftSHIFTone\"" {  } { { "DatapathLib.sv" "LeftSHIFTone" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftShift_ZEXT lc3b_datapath:lc3b_datapath\|LeftShift_ZEXT:zextLeftSHIFT " "Elaborating entity \"LeftShift_ZEXT\" for hierarchy \"lc3b_datapath:lc3b_datapath\|LeftShift_ZEXT:zextLeftSHIFT\"" {  } { { "DatapathLib.sv" "zextLeftSHIFT" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwardselectunit lc3b_datapath:lc3b_datapath\|forwardselectunit:forwardselectunit " "Elaborating entity \"forwardselectunit\" for hierarchy \"lc3b_datapath:lc3b_datapath\|forwardselectunit:forwardselectunit\"" {  } { { "DatapathLib.sv" "forwardselectunit" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitcounter lc3b_datapath:lc3b_datapath\|bitcounter:ldisticounterer " "Elaborating entity \"bitcounter\" for hierarchy \"lc3b_datapath:lc3b_datapath\|bitcounter:ldisticounterer\"" {  } { { "DatapathLib.sv" "ldisticounterer" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CondCode lc3b_datapath:lc3b_datapath\|CondCode:wbCondCode " "Elaborating entity \"CondCode\" for hierarchy \"lc3b_datapath:lc3b_datapath\|CondCode:wbCondCode\"" {  } { { "DatapathLib.sv" "wbCondCode" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CondCodeComp lc3b_datapath:lc3b_datapath\|CondCodeComp:CondCodeComp " "Elaborating entity \"CondCodeComp\" for hierarchy \"lc3b_datapath:lc3b_datapath\|CondCodeComp:CondCodeComp\"" {  } { { "DatapathLib.sv" "CondCodeComp" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BRMODS lc3b_datapath:lc3b_datapath\|BRMODS:BRMODS " "Elaborating entity \"BRMODS\" for hierarchy \"lc3b_datapath:lc3b_datapath\|BRMODS:BRMODS\"" {  } { { "DatapathLib.sv" "BRMODS" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threeinAND lc3b_datapath:lc3b_datapath\|threeinAND:br_and " "Elaborating entity \"threeinAND\" for hierarchy \"lc3b_datapath:lc3b_datapath\|threeinAND:br_and\"" {  } { { "DatapathLib.sv" "br_and" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VALCHECK_MEM_WB lc3b_datapath:lc3b_datapath\|VALCHECK_MEM_WB:VALCHECK_MEM_WB " "Elaborating entity \"VALCHECK_MEM_WB\" for hierarchy \"lc3b_datapath:lc3b_datapath\|VALCHECK_MEM_WB:VALCHECK_MEM_WB\"" {  } { { "DatapathLib.sv" "VALCHECK_MEM_WB" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zext lc3b_datapath:lc3b_datapath\|zext:LBzext " "Elaborating entity \"zext\" for hierarchy \"lc3b_datapath:lc3b_datapath\|zext:LBzext\"" {  } { { "DatapathLib.sv" "LBzext" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZEXTblock lc3b_datapath:lc3b_datapath\|ZEXTblock:ZEXTblock " "Elaborating entity \"ZEXTblock\" for hierarchy \"lc3b_datapath:lc3b_datapath\|ZEXTblock:ZEXTblock\"" {  } { { "DatapathLib.sv" "ZEXTblock" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900794734 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[127\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[127\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[127\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[126\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[126\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[126\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[125\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[125\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[125\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[124\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[124\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[124\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[123\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[123\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[123\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[122\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[122\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[122\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[121\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[121\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[121\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[120\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[120\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[120\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[119\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[119\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[119\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[118\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[118\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[118\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[117\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[117\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[117\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[116\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[116\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[116\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[115\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[115\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[115\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[114\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[114\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[114\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[113\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[113\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[113\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[112\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[112\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[112\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[111\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[111\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[111\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[110\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[110\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[110\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[109\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[109\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[109\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[108\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[108\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[108\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[107\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[107\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[107\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[106\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[106\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[106\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[105\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[105\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[105\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[104\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[104\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[104\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[103\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[103\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[103\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[102\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[102\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[102\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[101\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[101\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[101\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[100\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[100\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[100\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[99\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[99\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[99\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[98\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[98\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[98\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[97\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[97\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[97\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[96\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[96\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[96\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[95\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[95\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[95\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[94\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[94\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[94\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[93\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[93\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[93\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[92\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[92\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[92\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[91\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[91\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[91\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[90\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[90\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[90\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[89\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[89\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[89\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[88\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[88\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[88\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[87\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[87\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[87\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[86\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[86\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[86\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[85\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[85\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[85\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[84\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[84\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[84\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[83\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[83\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[83\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[82\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[82\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[82\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[81\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[81\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[81\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[80\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[80\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[80\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[79\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[79\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[79\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[78\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[78\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[78\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[77\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[77\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[77\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[76\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[76\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[76\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[75\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[75\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[75\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[74\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[74\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[74\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[73\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[73\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[73\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[72\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[72\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[72\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[71\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[71\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[71\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[70\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[70\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[70\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[69\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[69\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[69\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[68\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[68\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[68\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[67\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[67\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[67\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[66\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[66\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[66\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[65\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[65\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[65\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[64\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[64\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[64\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[63\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[63\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[63\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[62\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[62\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[62\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[61\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[61\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[61\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[60\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[60\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[60\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[59\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[59\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[59\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[58\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[58\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[58\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[57\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[57\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[57\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[56\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[56\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[56\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[55\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[55\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[55\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[54\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[54\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[54\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[53\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[53\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[53\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[52\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[52\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[52\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[51\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[51\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[51\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[50\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[50\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[50\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[49\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[49\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[49\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[48\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[48\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[48\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[47\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[47\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[47\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[46\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[46\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[46\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[45\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[45\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[45\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[44\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[44\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[44\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[43\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[43\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[43\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[42\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[42\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[42\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[41\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[41\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[41\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[40\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[40\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[40\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[39\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[39\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[39\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[38\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[38\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[38\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[37\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[37\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[37\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[36\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[36\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[36\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[35\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[35\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[35\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[34\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[34\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[34\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[33\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[33\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[33\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[32\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[32\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[32\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[31\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[31\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[31\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[30\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[30\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[30\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[29\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[29\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[29\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[28\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[28\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[28\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[27\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[27\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[27\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[26\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[26\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[26\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[25\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[25\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[25\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[24\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[24\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[24\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[23\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[23\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[23\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[22\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[22\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[22\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[21\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[21\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[21\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[20\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[20\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[20\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[19\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[19\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[19\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[18\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[18\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[18\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[17\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[17\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[17\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[16\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[16\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[16\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[15\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[15\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[15\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[14\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[14\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[14\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[13\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[13\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[13\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[12\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[12\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[12\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[11\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[11\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[11\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[10\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[10\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[10\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[9\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[9\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[9\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[8\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[8\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[8\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[7\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[7\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[7\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[6\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[6\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[6\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[5\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[5\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[5\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[4\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[4\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[4\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[3\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[3\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[3\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[2\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[2\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[2\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[1\] " "Net \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|p0anDC_out\[1\]\" is missing source, defaulting to GND" {  } { { "DatapathLib.sv" "p0anDC_out\[1\]" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588900795026 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588900795026 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "35 " "Found 35 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|arraycreaTOR:data0\|data " "RAM logic \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|arraycreaTOR:data0\|data\" is uninferred due to inappropriate RAM size" {  } { { "Library.sv" "data" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 249 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1588900795918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|arraycreaTOR:data1\|data " "RAM logic \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|arraycreaTOR:data1\|data\" is uninferred due to inappropriate RAM size" {  } { { "Library.sv" "data" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 249 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1588900795918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|arraycreaTOR:data2\|data " "RAM logic \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|arraycreaTOR:data2\|data\" is uninferred due to inappropriate RAM size" {  } { { "Library.sv" "data" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 249 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1588900795918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|arraycreaTOR:data3\|data " "RAM logic \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|arraycreaTOR:data3\|data\" is uninferred due to inappropriate RAM size" {  } { { "Library.sv" "data" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 249 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1588900795918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|arraycreaTOR:tag0\|data " "RAM logic \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|arraycreaTOR:tag0\|data\" is uninferred due to inappropriate RAM size" {  } { { "Library.sv" "data" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 249 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1588900795918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|arraycreaTOR:tag1\|data " "RAM logic \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|arraycreaTOR:tag1\|data\" is uninferred due to inappropriate RAM size" {  } { { "Library.sv" "data" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 249 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1588900795918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|arraycreaTOR:tag2\|data " "RAM logic \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|arraycreaTOR:tag2\|data\" is uninferred due to inappropriate RAM size" {  } { { "Library.sv" "data" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 249 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1588900795918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|arraycreaTOR:tag3\|data " "RAM logic \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|arraycreaTOR:tag3\|data\" is uninferred due to inappropriate RAM size" {  } { { "Library.sv" "data" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 249 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1588900795918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|arraycreaTOR:tag1\|data " "RAM logic \"L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|arraycreaTOR:tag1\|data\" is uninferred due to inappropriate RAM size" {  } { { "Library.sv" "data" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 249 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1588900795918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|arraycreaTOR:tag0\|data " "RAM logic \"L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|arraycreaTOR:tag0\|data\" is uninferred due to inappropriate RAM size" {  } { { "Library.sv" "data" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 249 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1588900795918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|arraycreaTOR:LRU\|data " "RAM logic \"L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|arraycreaTOR:LRU\|data\" is uninferred due to inappropriate RAM size" {  } { { "Library.sv" "data" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 249 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1588900795918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "L1_DCache:L1_DCache\|DatapathCache:DatapathCache\|arraycreaTOR:tag1\|data " "RAM logic \"L1_DCache:L1_DCache\|DatapathCache:DatapathCache\|arraycreaTOR:tag1\|data\" is uninferred due to inappropriate RAM size" {  } { { "Library.sv" "data" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 249 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1588900795918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "L1_DCache:L1_DCache\|DatapathCache:DatapathCache\|arraycreaTOR:tag0\|data " "RAM logic \"L1_DCache:L1_DCache\|DatapathCache:DatapathCache\|arraycreaTOR:tag0\|data\" is uninferred due to inappropriate RAM size" {  } { { "Library.sv" "data" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 249 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1588900795918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "L1_DCache:L1_DCache\|DatapathCache:DatapathCache\|arraycreaTOR:LRU\|data " "RAM logic \"L1_DCache:L1_DCache\|DatapathCache:DatapathCache\|arraycreaTOR:LRU\|data\" is uninferred due to inappropriate RAM size" {  } { { "Library.sv" "data" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 249 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1588900795918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|arraycreaTOR:valid0\|data " "RAM logic \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|arraycreaTOR:valid0\|data\" is uninferred due to inappropriate RAM size" {  } { { "Library.sv" "data" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 249 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1588900795918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|arraycreaTOR:valid1\|data " "RAM logic \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|arraycreaTOR:valid1\|data\" is uninferred due to inappropriate RAM size" {  } { { "Library.sv" "data" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 249 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1588900795918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|arraycreaTOR:valid2\|data " "RAM logic \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|arraycreaTOR:valid2\|data\" is uninferred due to inappropriate RAM size" {  } { { "Library.sv" "data" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 249 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1588900795918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|arraycreaTOR:valid3\|data " "RAM logic \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|arraycreaTOR:valid3\|data\" is uninferred due to inappropriate RAM size" {  } { { "Library.sv" "data" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 249 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1588900795918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|arraycreaTOR:dirty0\|data " "RAM logic \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|arraycreaTOR:dirty0\|data\" is uninferred due to inappropriate RAM size" {  } { { "Library.sv" "data" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 249 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1588900795918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|arraycreaTOR:dirty1\|data " "RAM logic \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|arraycreaTOR:dirty1\|data\" is uninferred due to inappropriate RAM size" {  } { { "Library.sv" "data" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 249 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1588900795918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|arraycreaTOR:dirty2\|data " "RAM logic \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|arraycreaTOR:dirty2\|data\" is uninferred due to inappropriate RAM size" {  } { { "Library.sv" "data" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 249 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1588900795918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|arraycreaTOR:dirty3\|data " "RAM logic \"L2Cache:L2Cache\|l2DatapathCache:l2DatapathCache\|arraycreaTOR:dirty3\|data\" is uninferred due to inappropriate RAM size" {  } { { "Library.sv" "data" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 249 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1588900795918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "L1_DCache:L1_DCache\|DatapathCache:DatapathCache\|arraycreaTOR:valid0\|data " "RAM logic \"L1_DCache:L1_DCache\|DatapathCache:DatapathCache\|arraycreaTOR:valid0\|data\" is uninferred due to inappropriate RAM size" {  } { { "Library.sv" "data" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 249 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1588900795918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "L1_DCache:L1_DCache\|DatapathCache:DatapathCache\|arraycreaTOR:valid1\|data " "RAM logic \"L1_DCache:L1_DCache\|DatapathCache:DatapathCache\|arraycreaTOR:valid1\|data\" is uninferred due to inappropriate RAM size" {  } { { "Library.sv" "data" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 249 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1588900795918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "L1_DCache:L1_DCache\|DatapathCache:DatapathCache\|arraycreaTOR:dirty1\|data " "RAM logic \"L1_DCache:L1_DCache\|DatapathCache:DatapathCache\|arraycreaTOR:dirty1\|data\" is uninferred due to inappropriate RAM size" {  } { { "Library.sv" "data" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 249 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1588900795918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "L1_DCache:L1_DCache\|DatapathCache:DatapathCache\|arraycreaTOR:dirty0\|data " "RAM logic \"L1_DCache:L1_DCache\|DatapathCache:DatapathCache\|arraycreaTOR:dirty0\|data\" is uninferred due to inappropriate RAM size" {  } { { "Library.sv" "data" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 249 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1588900795918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|arraycreaTOR:valid0\|data " "RAM logic \"L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|arraycreaTOR:valid0\|data\" is uninferred due to inappropriate RAM size" {  } { { "Library.sv" "data" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 249 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1588900795918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|arraycreaTOR:valid1\|data " "RAM logic \"L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|arraycreaTOR:valid1\|data\" is uninferred due to inappropriate RAM size" {  } { { "Library.sv" "data" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 249 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1588900795918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|arraycreaTOR:dirty1\|data " "RAM logic \"L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|arraycreaTOR:dirty1\|data\" is uninferred due to inappropriate RAM size" {  } { { "Library.sv" "data" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 249 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1588900795918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|arraycreaTOR:dirty0\|data " "RAM logic \"L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|arraycreaTOR:dirty0\|data\" is uninferred due to inappropriate RAM size" {  } { { "Library.sv" "data" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 249 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1588900795918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|arraycreaTOR:data1\|data " "RAM logic \"L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|arraycreaTOR:data1\|data\" is uninferred due to inappropriate RAM size" {  } { { "Library.sv" "data" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 249 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1588900795918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|arraycreaTOR:data0\|data " "RAM logic \"L1_ICache:L1_ICache\|DatapathCache:DatapathCache\|arraycreaTOR:data0\|data\" is uninferred due to inappropriate RAM size" {  } { { "Library.sv" "data" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 249 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1588900795918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "L1_DCache:L1_DCache\|DatapathCache:DatapathCache\|arraycreaTOR:data1\|data " "RAM logic \"L1_DCache:L1_DCache\|DatapathCache:DatapathCache\|arraycreaTOR:data1\|data\" is uninferred due to inappropriate RAM size" {  } { { "Library.sv" "data" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 249 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1588900795918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "L1_DCache:L1_DCache\|DatapathCache:DatapathCache\|arraycreaTOR:data0\|data " "RAM logic \"L1_DCache:L1_DCache\|DatapathCache:DatapathCache\|arraycreaTOR:data0\|data\" is uninferred due to inappropriate RAM size" {  } { { "Library.sv" "data" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 249 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1588900795918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lc3b_datapath:lc3b_datapath\|REGFILE:REGFILE\|data " "RAM logic \"lc3b_datapath:lc3b_datapath\|REGFILE:REGFILE\|data\" is uninferred due to inappropriate RAM size" {  } { { "Library.sv" "data" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv" 593 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1588900795918 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1588900795918 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1588900799921 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1588900805863 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "125 " "125 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588900816024 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588900816827 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588900816827 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18098 " "Implemented 18098 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "130 " "Implemented 130 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588900817819 ""} { "Info" "ICUT_CUT_TM_OPINS" "148 " "Implemented 148 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588900817819 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17820 " "Implemented 17820 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588900817819 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588900817819 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 134 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 134 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4897 " "Peak virtual memory: 4897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588900817872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 07 20:20:17 2020 " "Processing ended: Thu May 07 20:20:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588900817872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588900817872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588900817872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588900817872 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1588900819101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588900819106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 07 20:20:18 2020 " "Processing started: Thu May 07 20:20:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588900819106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1588900819106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off finalproject -c finalproject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off finalproject -c finalproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1588900819106 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1588900819256 ""}
{ "Info" "0" "" "Project  = finalproject" {  } {  } 0 0 "Project  = finalproject" 0 0 "Fitter" 0 0 1588900819257 ""}
{ "Info" "0" "" "Revision = finalproject" {  } {  } 0 0 "Revision = finalproject" 0 0 "Fitter" 0 0 1588900819257 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1588900819515 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1588900819515 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "finalproject EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"finalproject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1588900819600 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588900819653 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588900819653 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1588900820104 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1588900820114 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588900820499 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588900820499 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588900820499 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588900820499 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588900820499 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588900820499 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588900820499 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588900820499 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588900820499 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1588900820499 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/" { { 0 { 0 ""} 0 20421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588900820531 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/" { { 0 { 0 ""} 0 20423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588900820531 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/" { { 0 { 0 ""} 0 20425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588900820531 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/" { { 0 { 0 ""} 0 20427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588900820531 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/" { { 0 { 0 ""} 0 20429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588900820531 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1588900820531 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1588900820540 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "278 278 " "No exact pin location assignment(s) for 278 pins of 278 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1588900823177 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "finalproject.sdc " "Synopsys Design Constraints File file not found: 'finalproject.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1588900824248 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1588900824248 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1588900824421 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1588900824421 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1588900824424 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1588900825642 ""}  } { { "projtoplevel.sv" "" { Text "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/projtoplevel.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/" { { 0 { 0 ""} 0 20288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588900825642 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1588900826734 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1588900826757 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1588900826758 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588900826789 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588900826835 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1588900826879 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1588900826879 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1588900826901 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1588900826910 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1588900826934 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1588900826934 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "277 unused 2.5V 129 148 0 " "Number of I/O pins in group: 277 (unused VREF, 2.5V VCCIO, 129 input, 148 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1588900826947 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1588900826947 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1588900826947 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588900826948 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588900826948 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588900826948 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588900826948 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588900826948 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588900826948 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588900826948 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588900826948 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1588900826948 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1588900826948 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588900829044 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1588900829068 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1588900831903 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588900834787 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1588900834889 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1588900880655 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:46 " "Fitter placement operations ending: elapsed time is 00:00:46" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588900880656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1588900882387 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "55 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 55% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/" { { 1 { 0 "Router estimated peak interconnect usage is 55% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1588900894849 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1588900894849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1588900939502 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1588900939502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:54 " "Fitter routing operations ending: elapsed time is 00:00:54" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588900939507 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 11.27 " "Total time spent on timing analysis during the Fitter is 11.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1588900939893 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588900939972 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588900941221 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588900941226 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588900942413 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588900944502 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/output_files/finalproject.fit.smsg " "Generated suppressed messages file C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/output_files/finalproject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1588900948116 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6048 " "Peak virtual memory: 6048 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588900949887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 07 20:22:29 2020 " "Processing ended: Thu May 07 20:22:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588900949887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:11 " "Elapsed time: 00:02:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588900949887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:52 " "Total CPU time (on all processors): 00:03:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588900949887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1588900949887 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1588900950938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588900950942 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 07 20:22:30 2020 " "Processing started: Thu May 07 20:22:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588900950942 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1588900950942 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off finalproject -c finalproject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off finalproject -c finalproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1588900950942 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1588900951447 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1588900954071 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1588900954175 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588900954489 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 07 20:22:34 2020 " "Processing ended: Thu May 07 20:22:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588900954489 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588900954489 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588900954489 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1588900954489 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1588900955519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588900955525 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 07 20:22:35 2020 " "Processing started: Thu May 07 20:22:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588900955525 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1588900955525 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off finalproject -c finalproject " "Command: quartus_pow --read_settings_files=off --write_settings_files=off finalproject -c finalproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1588900955525 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1588900956031 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1588900956065 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1588900956065 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "finalproject.sdc " "Synopsys Design Constraints File file not found: 'finalproject.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1588900957290 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lc3b_datapath:lc3b_datapath\|register:EX_MEM_addr\|data\[4\] clk " "Register lc3b_datapath:lc3b_datapath\|register:EX_MEM_addr\|data\[4\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588900957335 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1588900957335 "|projtoplevel|clk"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1588900957352 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1588900958626 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1588900958650 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1588900958807 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1588900959001 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1588900959160 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1588900960434 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1588900969762 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "222.54 mW " "Total thermal power estimate for the design is 222.54 mW" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1588900970088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4998 " "Peak virtual memory: 4998 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588900970341 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 07 20:22:50 2020 " "Processing ended: Thu May 07 20:22:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588900970341 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588900970341 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588900970341 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1588900970341 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1588900971586 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588900971591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 07 20:22:51 2020 " "Processing started: Thu May 07 20:22:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588900971591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1588900971591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta finalproject -c finalproject " "Command: quartus_sta finalproject -c finalproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1588900971591 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1588900971738 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1588900972302 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1588900972302 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588900972349 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588900972349 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "finalproject.sdc " "Synopsys Design Constraints File file not found: 'finalproject.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1588900973334 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1588900973334 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1588900973387 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588900973387 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1588900973493 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588900973494 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1588900973498 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1588900973512 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1588900976544 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1588900976544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.478 " "Worst-case setup slack is -13.478" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588900976548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588900976548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.478         -107277.315 clk  " "  -13.478         -107277.315 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588900976548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588900976548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.384 " "Worst-case hold slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588900976620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588900976620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 clk  " "    0.384               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588900976620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588900976620 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588900976627 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588900976634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588900976645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588900976645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000          -12101.275 clk  " "   -3.000          -12101.275 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588900976645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588900976645 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1588900977030 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1588900977067 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1588900978256 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588900978667 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1588900978865 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1588900978865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.440 " "Worst-case setup slack is -12.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588900978877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588900978877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.440          -98176.626 clk  " "  -12.440          -98176.626 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588900978877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588900978877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.337 " "Worst-case hold slack is 0.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588900978944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588900978944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 clk  " "    0.337               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588900978944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588900978944 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588900978951 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588900978959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588900978970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588900978970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000          -12101.275 clk  " "   -3.000          -12101.275 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588900978970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588900978970 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1588900979361 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588900979683 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1588900979747 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1588900979747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.480 " "Worst-case setup slack is -6.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588900979756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588900979756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.480          -50405.326 clk  " "   -6.480          -50405.326 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588900979756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588900979756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.173 " "Worst-case hold slack is 0.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588900979825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588900979825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 clk  " "    0.173               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588900979825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588900979825 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588900979832 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588900979840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588900979853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588900979853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000          -10121.145 clk  " "   -3.000          -10121.145 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588900979853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588900979853 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1588900980736 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1588900980776 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5116 " "Peak virtual memory: 5116 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588900980956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 07 20:23:00 2020 " "Processing ended: Thu May 07 20:23:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588900980956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588900980956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588900980956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1588900980956 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1588900982009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588900982015 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 07 20:23:01 2020 " "Processing started: Thu May 07 20:23:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588900982015 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1588900982015 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off finalproject -c finalproject " "Command: quartus_eda --read_settings_files=off --write_settings_files=off finalproject -c finalproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1588900982015 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1588900982844 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finalproject_7_1200mv_85c_slow.svo C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/simulation/modelsim/ simulation " "Generated file finalproject_7_1200mv_85c_slow.svo in folder \"C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588900984741 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finalproject_7_1200mv_0c_slow.svo C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/simulation/modelsim/ simulation " "Generated file finalproject_7_1200mv_0c_slow.svo in folder \"C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588900986074 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finalproject_min_1200mv_0c_fast.svo C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/simulation/modelsim/ simulation " "Generated file finalproject_min_1200mv_0c_fast.svo in folder \"C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588900987389 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finalproject.svo C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/simulation/modelsim/ simulation " "Generated file finalproject.svo in folder \"C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588900988682 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finalproject_7_1200mv_85c_v_slow.sdo C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/simulation/modelsim/ simulation " "Generated file finalproject_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588900990550 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finalproject_7_1200mv_0c_v_slow.sdo C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/simulation/modelsim/ simulation " "Generated file finalproject_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588900992374 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finalproject_min_1200mv_0c_v_fast.sdo C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/simulation/modelsim/ simulation " "Generated file finalproject_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588900994194 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finalproject_v.sdo C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/simulation/modelsim/ simulation " "Generated file finalproject_v.sdo in folder \"C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588900996029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588900996179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 07 20:23:16 2020 " "Processing ended: Thu May 07 20:23:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588900996179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588900996179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588900996179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1588900996179 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 151 s " "Quartus Prime Full Compilation was successful. 0 errors, 151 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1588900996836 ""}
