

================================================================
== Vitis HLS Report for 'forwardOutput_Pipeline_VITIS_LOOP_54_1'
================================================================
* Date:           Wed May 21 10:33:29 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        train_step
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      329|      329|  3.290 us|  3.290 us|  328|  328|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_54_1  |      327|      327|        40|         32|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 40


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 1
  Pipeline-0 : II = 32, D = 40, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.38>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [../src/forward_fw.cpp:54]   --->   Operation 43 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln54_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln54"   --->   Operation 44 'read' 'sext_ln54_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln58_30_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln58_30"   --->   Operation 45 'read' 'sext_ln58_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln58_29_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln58_29"   --->   Operation 46 'read' 'sext_ln58_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln58_28_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln58_28"   --->   Operation 47 'read' 'sext_ln58_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln58_27_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln58_27"   --->   Operation 48 'read' 'sext_ln58_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln58_26_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln58_26"   --->   Operation 49 'read' 'sext_ln58_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln58_25_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln58_25"   --->   Operation 50 'read' 'sext_ln58_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln58_24_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln58_24"   --->   Operation 51 'read' 'sext_ln58_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln58_23_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln58_23"   --->   Operation 52 'read' 'sext_ln58_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln58_22_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln58_22"   --->   Operation 53 'read' 'sext_ln58_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln58_21_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln58_21"   --->   Operation 54 'read' 'sext_ln58_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln58_20_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln58_20"   --->   Operation 55 'read' 'sext_ln58_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln58_19_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln58_19"   --->   Operation 56 'read' 'sext_ln58_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln58_18_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln58_18"   --->   Operation 57 'read' 'sext_ln58_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln58_17_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln58_17"   --->   Operation 58 'read' 'sext_ln58_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln58_16_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln58_16"   --->   Operation 59 'read' 'sext_ln58_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln58_15_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln58_15"   --->   Operation 60 'read' 'sext_ln58_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln58_14_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln58_14"   --->   Operation 61 'read' 'sext_ln58_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln58_13_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln58_13"   --->   Operation 62 'read' 'sext_ln58_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln58_12_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln58_12"   --->   Operation 63 'read' 'sext_ln58_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln58_11_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln58_11"   --->   Operation 64 'read' 'sext_ln58_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln58_10_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln58_10"   --->   Operation 65 'read' 'sext_ln58_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln58_9_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln58_9"   --->   Operation 66 'read' 'sext_ln58_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln58_8_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln58_8"   --->   Operation 67 'read' 'sext_ln58_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln58_7_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln58_7"   --->   Operation 68 'read' 'sext_ln58_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln58_6_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln58_6"   --->   Operation 69 'read' 'sext_ln58_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln58_5_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln58_5"   --->   Operation 70 'read' 'sext_ln58_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln58_4_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln58_4"   --->   Operation 71 'read' 'sext_ln58_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln58_3_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln58_3"   --->   Operation 72 'read' 'sext_ln58_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln58_2_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln58_2"   --->   Operation 73 'read' 'sext_ln58_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln58_1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln58_1"   --->   Operation 74 'read' 'sext_ln58_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln58_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln58"   --->   Operation 75 'read' 'sext_ln58_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%W2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %W2"   --->   Operation 76 'read' 'W2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln54_cast = sext i2 %sext_ln54_read"   --->   Operation 77 'sext' 'sext_ln54_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln58_30_cast = sext i2 %sext_ln58_30_read"   --->   Operation 78 'sext' 'sext_ln58_30_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln58_29_cast = sext i2 %sext_ln58_29_read"   --->   Operation 79 'sext' 'sext_ln58_29_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln58_28_cast = sext i2 %sext_ln58_28_read"   --->   Operation 80 'sext' 'sext_ln58_28_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln58_27_cast = sext i2 %sext_ln58_27_read"   --->   Operation 81 'sext' 'sext_ln58_27_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln58_26_cast = sext i2 %sext_ln58_26_read"   --->   Operation 82 'sext' 'sext_ln58_26_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln58_25_cast = sext i2 %sext_ln58_25_read"   --->   Operation 83 'sext' 'sext_ln58_25_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln58_24_cast = sext i2 %sext_ln58_24_read"   --->   Operation 84 'sext' 'sext_ln58_24_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln58_23_cast = sext i2 %sext_ln58_23_read"   --->   Operation 85 'sext' 'sext_ln58_23_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln58_22_cast = sext i2 %sext_ln58_22_read"   --->   Operation 86 'sext' 'sext_ln58_22_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln58_21_cast = sext i2 %sext_ln58_21_read"   --->   Operation 87 'sext' 'sext_ln58_21_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln58_20_cast = sext i2 %sext_ln58_20_read"   --->   Operation 88 'sext' 'sext_ln58_20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln58_19_cast = sext i2 %sext_ln58_19_read"   --->   Operation 89 'sext' 'sext_ln58_19_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln58_18_cast = sext i2 %sext_ln58_18_read"   --->   Operation 90 'sext' 'sext_ln58_18_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln58_17_cast = sext i2 %sext_ln58_17_read"   --->   Operation 91 'sext' 'sext_ln58_17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln58_16_cast = sext i2 %sext_ln58_16_read"   --->   Operation 92 'sext' 'sext_ln58_16_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln58_15_cast = sext i2 %sext_ln58_15_read"   --->   Operation 93 'sext' 'sext_ln58_15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln58_14_cast = sext i2 %sext_ln58_14_read"   --->   Operation 94 'sext' 'sext_ln58_14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln58_13_cast = sext i2 %sext_ln58_13_read"   --->   Operation 95 'sext' 'sext_ln58_13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln58_12_cast = sext i2 %sext_ln58_12_read"   --->   Operation 96 'sext' 'sext_ln58_12_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln58_11_cast = sext i2 %sext_ln58_11_read"   --->   Operation 97 'sext' 'sext_ln58_11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln58_10_cast = sext i2 %sext_ln58_10_read"   --->   Operation 98 'sext' 'sext_ln58_10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln58_9_cast = sext i2 %sext_ln58_9_read"   --->   Operation 99 'sext' 'sext_ln58_9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln58_8_cast = sext i2 %sext_ln58_8_read"   --->   Operation 100 'sext' 'sext_ln58_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln58_7_cast = sext i2 %sext_ln58_7_read"   --->   Operation 101 'sext' 'sext_ln58_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln58_6_cast = sext i2 %sext_ln58_6_read"   --->   Operation 102 'sext' 'sext_ln58_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln58_5_cast = sext i2 %sext_ln58_5_read"   --->   Operation 103 'sext' 'sext_ln58_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln58_4_cast = sext i2 %sext_ln58_4_read"   --->   Operation 104 'sext' 'sext_ln58_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln58_3_cast = sext i2 %sext_ln58_3_read"   --->   Operation 105 'sext' 'sext_ln58_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln58_2_cast = sext i2 %sext_ln58_2_read"   --->   Operation 106 'sext' 'sext_ln58_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln58_1_cast = sext i2 %sext_ln58_1_read"   --->   Operation 107 'sext' 'sext_ln58_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln58_cast = sext i2 %sext_ln58_read"   --->   Operation 108 'sext' 'sext_ln58_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %WEIGHTS, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 2048, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (1.61ns)   --->   "%store_ln54 = store i4 0, i4 %k" [../src/forward_fw.cpp:54]   --->   Operation 110 'store' 'store_ln54' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 111 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%k_2 = load i4 %k" [../src/forward_fw.cpp:54]   --->   Operation 112 'load' 'k_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (1.77ns)   --->   "%icmp_ln54 = icmp_eq  i4 %k_2, i4 10" [../src/forward_fw.cpp:54]   --->   Operation 113 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (1.77ns)   --->   "%add_ln54 = add i4 %k_2, i4 1" [../src/forward_fw.cpp:54]   --->   Operation 114 'add' 'add_ln54' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.body.split, void %for.end15.exitStub" [../src/forward_fw.cpp:54]   --->   Operation 115 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%WEIGHTS_addr = getelementptr i8 %WEIGHTS, i64 %W2_read" [../src/forward_fw.cpp:54]   --->   Operation 116 'getelementptr' 'WEIGHTS_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (1.77ns)   --->   "%switch_ln60 = switch i4 %k_2, void %arrayidx12136.case.9, i4 0, void %arrayidx12136.case.0, i4 1, void %arrayidx12136.case.1, i4 2, void %arrayidx12136.case.2, i4 3, void %arrayidx12136.case.3, i4 4, void %arrayidx12136.case.4, i4 5, void %arrayidx12136.case.5, i4 6, void %arrayidx12136.case.6, i4 7, void %arrayidx12136.case.7, i4 8, void %arrayidx12136.case.8" [../src/forward_fw.cpp:60]   --->   Operation 117 'switch' 'switch_ln60' <Predicate = (!icmp_ln54)> <Delay = 1.77>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx12136.exit" [../src/forward_fw.cpp:60]   --->   Operation 118 'br' 'br_ln60' <Predicate = (!icmp_ln54 & k_2 == 8)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx12136.exit" [../src/forward_fw.cpp:60]   --->   Operation 119 'br' 'br_ln60' <Predicate = (!icmp_ln54 & k_2 == 7)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx12136.exit" [../src/forward_fw.cpp:60]   --->   Operation 120 'br' 'br_ln60' <Predicate = (!icmp_ln54 & k_2 == 6)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx12136.exit" [../src/forward_fw.cpp:60]   --->   Operation 121 'br' 'br_ln60' <Predicate = (!icmp_ln54 & k_2 == 5)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx12136.exit" [../src/forward_fw.cpp:60]   --->   Operation 122 'br' 'br_ln60' <Predicate = (!icmp_ln54 & k_2 == 4)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx12136.exit" [../src/forward_fw.cpp:60]   --->   Operation 123 'br' 'br_ln60' <Predicate = (!icmp_ln54 & k_2 == 3)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx12136.exit" [../src/forward_fw.cpp:60]   --->   Operation 124 'br' 'br_ln60' <Predicate = (!icmp_ln54 & k_2 == 2)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx12136.exit" [../src/forward_fw.cpp:60]   --->   Operation 125 'br' 'br_ln60' <Predicate = (!icmp_ln54 & k_2 == 1)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx12136.exit" [../src/forward_fw.cpp:60]   --->   Operation 126 'br' 'br_ln60' <Predicate = (!icmp_ln54 & k_2 == 0)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx12136.exit" [../src/forward_fw.cpp:60]   --->   Operation 127 'br' 'br_ln60' <Predicate = (!icmp_ln54 & k_2 != 0 & k_2 != 1 & k_2 != 2 & k_2 != 3 & k_2 != 4 & k_2 != 5 & k_2 != 6 & k_2 != 7 & k_2 != 8)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 128 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:58]   --->   Operation 128 'read' 'WEIGHTS_addr_read' <Predicate = (!icmp_ln54)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 129 [1/1] (1.61ns)   --->   "%store_ln54 = store i4 %add_ln54, i4 %k" [../src/forward_fw.cpp:54]   --->   Operation 129 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 1.61>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.body" [../src/forward_fw.cpp:54]   --->   Operation 130 'br' 'br_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 131 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_32 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:58]   --->   Operation 131 'read' 'WEIGHTS_addr_read_32' <Predicate = (!icmp_ln54)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln58_31 = sext i8 %WEIGHTS_addr_read" [../src/forward_fw.cpp:58]   --->   Operation 132 'sext' 'sext_ln58_31' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 133 [3/3] (1.45ns) (grouped into DSP with root node add_ln58)   --->   "%sum = mul i10 %sext_ln58_31, i10 %sext_ln58_cast" [../src/forward_fw.cpp:58]   --->   Operation 133 'mul' 'sum' <Predicate = (!icmp_ln54)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 134 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_33 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:58]   --->   Operation 134 'read' 'WEIGHTS_addr_read_33' <Predicate = (!icmp_ln54)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 135 [2/3] (1.45ns) (grouped into DSP with root node add_ln58)   --->   "%sum = mul i10 %sext_ln58_31, i10 %sext_ln58_cast" [../src/forward_fw.cpp:58]   --->   Operation 135 'mul' 'sum' <Predicate = (!icmp_ln54)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln58_32 = sext i8 %WEIGHTS_addr_read_32" [../src/forward_fw.cpp:58]   --->   Operation 136 'sext' 'sext_ln58_32' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (4.37ns)   --->   "%mul_ln58 = mul i10 %sext_ln58_32, i10 %sext_ln58_1_cast" [../src/forward_fw.cpp:58]   --->   Operation 137 'mul' 'mul_ln58' <Predicate = (!icmp_ln54)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 138 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_34 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:58]   --->   Operation 138 'read' 'WEIGHTS_addr_read_34' <Predicate = (!icmp_ln54)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 139 [1/3] (0.00ns) (grouped into DSP with root node add_ln58)   --->   "%sum = mul i10 %sext_ln58_31, i10 %sext_ln58_cast" [../src/forward_fw.cpp:58]   --->   Operation 139 'mul' 'sum' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into DSP with root node add_ln58)   --->   "%sext_ln55 = sext i10 %sum" [../src/forward_fw.cpp:55]   --->   Operation 140 'sext' 'sext_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln58_33 = sext i10 %mul_ln58" [../src/forward_fw.cpp:58]   --->   Operation 141 'sext' 'sext_ln58_33' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln58_34 = sext i8 %WEIGHTS_addr_read_33" [../src/forward_fw.cpp:58]   --->   Operation 142 'sext' 'sext_ln58_34' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (4.37ns)   --->   "%mul_ln58_1 = mul i10 %sext_ln58_34, i10 %sext_ln58_2_cast" [../src/forward_fw.cpp:58]   --->   Operation 143 'mul' 'mul_ln58_1' <Predicate = (!icmp_ln54)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58 = add i11 %sext_ln58_33, i11 %sext_ln55" [../src/forward_fw.cpp:58]   --->   Operation 144 'add' 'add_ln58' <Predicate = (!icmp_ln54)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 145 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_35 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:58]   --->   Operation 145 'read' 'WEIGHTS_addr_read_35' <Predicate = (!icmp_ln54)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln58_36 = sext i8 %WEIGHTS_addr_read_34" [../src/forward_fw.cpp:58]   --->   Operation 146 'sext' 'sext_ln58_36' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 147 [3/3] (1.45ns) (grouped into DSP with root node add_ln58_1)   --->   "%mul_ln58_2 = mul i10 %sext_ln58_36, i10 %sext_ln58_3_cast" [../src/forward_fw.cpp:58]   --->   Operation 147 'mul' 'mul_ln58_2' <Predicate = (!icmp_ln54)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 148 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58 = add i11 %sext_ln58_33, i11 %sext_ln55" [../src/forward_fw.cpp:58]   --->   Operation 148 'add' 'add_ln58' <Predicate = (!icmp_ln54)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 149 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_36 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:58]   --->   Operation 149 'read' 'WEIGHTS_addr_read_36' <Predicate = (!icmp_ln54)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 150 [2/3] (1.45ns) (grouped into DSP with root node add_ln58_1)   --->   "%mul_ln58_2 = mul i10 %sext_ln58_36, i10 %sext_ln58_3_cast" [../src/forward_fw.cpp:58]   --->   Operation 150 'mul' 'mul_ln58_2' <Predicate = (!icmp_ln54)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln58_38 = sext i8 %WEIGHTS_addr_read_35" [../src/forward_fw.cpp:58]   --->   Operation 151 'sext' 'sext_ln58_38' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (4.37ns)   --->   "%mul_ln58_3 = mul i10 %sext_ln58_38, i10 %sext_ln58_4_cast" [../src/forward_fw.cpp:58]   --->   Operation 152 'mul' 'mul_ln58_3' <Predicate = (!icmp_ln54)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 153 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_37 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:58]   --->   Operation 153 'read' 'WEIGHTS_addr_read_37' <Predicate = (!icmp_ln54)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln58_35 = sext i10 %mul_ln58_1" [../src/forward_fw.cpp:58]   --->   Operation 154 'sext' 'sext_ln58_35' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 155 [1/3] (0.00ns) (grouped into DSP with root node add_ln58_1)   --->   "%mul_ln58_2 = mul i10 %sext_ln58_36, i10 %sext_ln58_3_cast" [../src/forward_fw.cpp:58]   --->   Operation 155 'mul' 'mul_ln58_2' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 156 [1/1] (0.00ns) (grouped into DSP with root node add_ln58_1)   --->   "%sext_ln58_37 = sext i10 %mul_ln58_2" [../src/forward_fw.cpp:58]   --->   Operation 156 'sext' 'sext_ln58_37' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln58_40 = sext i8 %WEIGHTS_addr_read_36" [../src/forward_fw.cpp:58]   --->   Operation 157 'sext' 'sext_ln58_40' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 158 [3/3] (1.45ns) (grouped into DSP with root node add_ln58_3)   --->   "%mul_ln58_4 = mul i10 %sext_ln58_40, i10 %sext_ln58_5_cast" [../src/forward_fw.cpp:58]   --->   Operation 158 'mul' 'mul_ln58_4' <Predicate = (!icmp_ln54)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 159 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58_1 = add i11 %sext_ln58_35, i11 %sext_ln58_37" [../src/forward_fw.cpp:58]   --->   Operation 159 'add' 'add_ln58_1' <Predicate = (!icmp_ln54)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 368 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 368 'ret' 'ret_ln0' <Predicate = (icmp_ln54)> <Delay = 1.61>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 160 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_38 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:58]   --->   Operation 160 'read' 'WEIGHTS_addr_read_38' <Predicate = (!icmp_ln54)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 161 [2/3] (1.45ns) (grouped into DSP with root node add_ln58_3)   --->   "%mul_ln58_4 = mul i10 %sext_ln58_40, i10 %sext_ln58_5_cast" [../src/forward_fw.cpp:58]   --->   Operation 161 'mul' 'mul_ln58_4' <Predicate = (!icmp_ln54)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln58_42 = sext i8 %WEIGHTS_addr_read_37" [../src/forward_fw.cpp:58]   --->   Operation 162 'sext' 'sext_ln58_42' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (4.37ns)   --->   "%mul_ln58_5 = mul i10 %sext_ln58_42, i10 %sext_ln58_6_cast" [../src/forward_fw.cpp:58]   --->   Operation 163 'mul' 'mul_ln58_5' <Predicate = (!icmp_ln54)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 164 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58_1 = add i11 %sext_ln58_35, i11 %sext_ln58_37" [../src/forward_fw.cpp:58]   --->   Operation 164 'add' 'add_ln58_1' <Predicate = (!icmp_ln54)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 165 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_39 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:58]   --->   Operation 165 'read' 'WEIGHTS_addr_read_39' <Predicate = (!icmp_ln54)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln58_39 = sext i10 %mul_ln58_3" [../src/forward_fw.cpp:58]   --->   Operation 166 'sext' 'sext_ln58_39' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_10 : Operation 167 [1/3] (0.00ns) (grouped into DSP with root node add_ln58_3)   --->   "%mul_ln58_4 = mul i10 %sext_ln58_40, i10 %sext_ln58_5_cast" [../src/forward_fw.cpp:58]   --->   Operation 167 'mul' 'mul_ln58_4' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 168 [1/1] (0.00ns) (grouped into DSP with root node add_ln58_3)   --->   "%sext_ln58_41 = sext i10 %mul_ln58_4" [../src/forward_fw.cpp:58]   --->   Operation 168 'sext' 'sext_ln58_41' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln58_44 = sext i8 %WEIGHTS_addr_read_38" [../src/forward_fw.cpp:58]   --->   Operation 169 'sext' 'sext_ln58_44' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_10 : Operation 170 [3/3] (1.45ns) (grouped into DSP with root node add_ln58_4)   --->   "%mul_ln58_6 = mul i10 %sext_ln58_44, i10 %sext_ln58_7_cast" [../src/forward_fw.cpp:58]   --->   Operation 170 'mul' 'mul_ln58_6' <Predicate = (!icmp_ln54)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 171 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58_3 = add i11 %sext_ln58_39, i11 %sext_ln58_41" [../src/forward_fw.cpp:58]   --->   Operation 171 'add' 'add_ln58_3' <Predicate = (!icmp_ln54)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 172 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_40 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:58]   --->   Operation 172 'read' 'WEIGHTS_addr_read_40' <Predicate = (!icmp_ln54)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 173 [2/3] (1.45ns) (grouped into DSP with root node add_ln58_4)   --->   "%mul_ln58_6 = mul i10 %sext_ln58_44, i10 %sext_ln58_7_cast" [../src/forward_fw.cpp:58]   --->   Operation 173 'mul' 'mul_ln58_6' <Predicate = (!icmp_ln54)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln58_46 = sext i8 %WEIGHTS_addr_read_39" [../src/forward_fw.cpp:58]   --->   Operation 174 'sext' 'sext_ln58_46' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (4.37ns)   --->   "%mul_ln58_7 = mul i10 %sext_ln58_46, i10 %sext_ln58_8_cast" [../src/forward_fw.cpp:58]   --->   Operation 175 'mul' 'mul_ln58_7' <Predicate = (!icmp_ln54)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 176 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58_3 = add i11 %sext_ln58_39, i11 %sext_ln58_41" [../src/forward_fw.cpp:58]   --->   Operation 176 'add' 'add_ln58_3' <Predicate = (!icmp_ln54)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 177 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_41 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:58]   --->   Operation 177 'read' 'WEIGHTS_addr_read_41' <Predicate = (!icmp_ln54)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln58_43 = sext i10 %mul_ln58_5" [../src/forward_fw.cpp:58]   --->   Operation 178 'sext' 'sext_ln58_43' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 179 [1/3] (0.00ns) (grouped into DSP with root node add_ln58_4)   --->   "%mul_ln58_6 = mul i10 %sext_ln58_44, i10 %sext_ln58_7_cast" [../src/forward_fw.cpp:58]   --->   Operation 179 'mul' 'mul_ln58_6' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 180 [1/1] (0.00ns) (grouped into DSP with root node add_ln58_4)   --->   "%sext_ln58_45 = sext i10 %mul_ln58_6" [../src/forward_fw.cpp:58]   --->   Operation 180 'sext' 'sext_ln58_45' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln58_48 = sext i8 %WEIGHTS_addr_read_40" [../src/forward_fw.cpp:58]   --->   Operation 181 'sext' 'sext_ln58_48' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 182 [3/3] (1.45ns) (grouped into DSP with root node add_ln58_7)   --->   "%mul_ln58_8 = mul i10 %sext_ln58_48, i10 %sext_ln58_9_cast" [../src/forward_fw.cpp:58]   --->   Operation 182 'mul' 'mul_ln58_8' <Predicate = (!icmp_ln54)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 183 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58_4 = add i11 %sext_ln58_43, i11 %sext_ln58_45" [../src/forward_fw.cpp:58]   --->   Operation 183 'add' 'add_ln58_4' <Predicate = (!icmp_ln54)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 184 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_42 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:58]   --->   Operation 184 'read' 'WEIGHTS_addr_read_42' <Predicate = (!icmp_ln54)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 185 [2/3] (1.45ns) (grouped into DSP with root node add_ln58_7)   --->   "%mul_ln58_8 = mul i10 %sext_ln58_48, i10 %sext_ln58_9_cast" [../src/forward_fw.cpp:58]   --->   Operation 185 'mul' 'mul_ln58_8' <Predicate = (!icmp_ln54)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln58_50 = sext i8 %WEIGHTS_addr_read_41" [../src/forward_fw.cpp:58]   --->   Operation 186 'sext' 'sext_ln58_50' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 187 [1/1] (4.37ns)   --->   "%mul_ln58_9 = mul i10 %sext_ln58_50, i10 %sext_ln58_10_cast" [../src/forward_fw.cpp:58]   --->   Operation 187 'mul' 'mul_ln58_9' <Predicate = (!icmp_ln54)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln58_96 = sext i11 %add_ln58_3" [../src/forward_fw.cpp:58]   --->   Operation 188 'sext' 'sext_ln58_96' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 189 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58_4 = add i11 %sext_ln58_43, i11 %sext_ln58_45" [../src/forward_fw.cpp:58]   --->   Operation 189 'add' 'add_ln58_4' <Predicate = (!icmp_ln54)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln58_97 = sext i11 %add_ln58_4" [../src/forward_fw.cpp:58]   --->   Operation 190 'sext' 'sext_ln58_97' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (2.12ns)   --->   "%add_ln58_5 = add i12 %sext_ln58_97, i12 %sext_ln58_96" [../src/forward_fw.cpp:58]   --->   Operation 191 'add' 'add_ln58_5' <Predicate = (!icmp_ln54)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 192 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_43 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:58]   --->   Operation 192 'read' 'WEIGHTS_addr_read_43' <Predicate = (!icmp_ln54)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln58_47 = sext i10 %mul_ln58_7" [../src/forward_fw.cpp:58]   --->   Operation 193 'sext' 'sext_ln58_47' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 194 [1/3] (0.00ns) (grouped into DSP with root node add_ln58_7)   --->   "%mul_ln58_8 = mul i10 %sext_ln58_48, i10 %sext_ln58_9_cast" [../src/forward_fw.cpp:58]   --->   Operation 194 'mul' 'mul_ln58_8' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 195 [1/1] (0.00ns) (grouped into DSP with root node add_ln58_7)   --->   "%sext_ln58_49 = sext i10 %mul_ln58_8" [../src/forward_fw.cpp:58]   --->   Operation 195 'sext' 'sext_ln58_49' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln58_52 = sext i8 %WEIGHTS_addr_read_42" [../src/forward_fw.cpp:58]   --->   Operation 196 'sext' 'sext_ln58_52' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 197 [3/3] (1.45ns) (grouped into DSP with root node add_ln58_8)   --->   "%mul_ln58_10 = mul i10 %sext_ln58_52, i10 %sext_ln58_11_cast" [../src/forward_fw.cpp:58]   --->   Operation 197 'mul' 'mul_ln58_10' <Predicate = (!icmp_ln54)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln58_94 = sext i11 %add_ln58" [../src/forward_fw.cpp:58]   --->   Operation 198 'sext' 'sext_ln58_94' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln58_95 = sext i11 %add_ln58_1" [../src/forward_fw.cpp:58]   --->   Operation 199 'sext' 'sext_ln58_95' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_2 = add i12 %sext_ln58_95, i12 %sext_ln58_94" [../src/forward_fw.cpp:58]   --->   Operation 200 'add' 'add_ln58_2' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 201 [1/1] (3.85ns) (root node of TernaryAdder)   --->   "%add_ln58_6 = add i12 %add_ln58_5, i12 %add_ln58_2" [../src/forward_fw.cpp:58]   --->   Operation 201 'add' 'add_ln58_6' <Predicate = (!icmp_ln54)> <Delay = 3.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 202 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58_7 = add i11 %sext_ln58_47, i11 %sext_ln58_49" [../src/forward_fw.cpp:58]   --->   Operation 202 'add' 'add_ln58_7' <Predicate = (!icmp_ln54)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 203 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_44 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:58]   --->   Operation 203 'read' 'WEIGHTS_addr_read_44' <Predicate = (!icmp_ln54)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 204 [2/3] (1.45ns) (grouped into DSP with root node add_ln58_8)   --->   "%mul_ln58_10 = mul i10 %sext_ln58_52, i10 %sext_ln58_11_cast" [../src/forward_fw.cpp:58]   --->   Operation 204 'mul' 'mul_ln58_10' <Predicate = (!icmp_ln54)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln58_54 = sext i8 %WEIGHTS_addr_read_43" [../src/forward_fw.cpp:58]   --->   Operation 205 'sext' 'sext_ln58_54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_15 : Operation 206 [1/1] (4.37ns)   --->   "%mul_ln58_11 = mul i10 %sext_ln58_54, i10 %sext_ln58_12_cast" [../src/forward_fw.cpp:58]   --->   Operation 206 'mul' 'mul_ln58_11' <Predicate = (!icmp_ln54)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 207 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58_7 = add i11 %sext_ln58_47, i11 %sext_ln58_49" [../src/forward_fw.cpp:58]   --->   Operation 207 'add' 'add_ln58_7' <Predicate = (!icmp_ln54)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 208 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_45 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:58]   --->   Operation 208 'read' 'WEIGHTS_addr_read_45' <Predicate = (!icmp_ln54)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln58_51 = sext i10 %mul_ln58_9" [../src/forward_fw.cpp:58]   --->   Operation 209 'sext' 'sext_ln58_51' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_16 : Operation 210 [1/3] (0.00ns) (grouped into DSP with root node add_ln58_8)   --->   "%mul_ln58_10 = mul i10 %sext_ln58_52, i10 %sext_ln58_11_cast" [../src/forward_fw.cpp:58]   --->   Operation 210 'mul' 'mul_ln58_10' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 211 [1/1] (0.00ns) (grouped into DSP with root node add_ln58_8)   --->   "%sext_ln58_53 = sext i10 %mul_ln58_10" [../src/forward_fw.cpp:58]   --->   Operation 211 'sext' 'sext_ln58_53' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_16 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln58_56 = sext i8 %WEIGHTS_addr_read_44" [../src/forward_fw.cpp:58]   --->   Operation 212 'sext' 'sext_ln58_56' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_16 : Operation 213 [3/3] (1.45ns) (grouped into DSP with root node add_ln58_10)   --->   "%mul_ln58_12 = mul i10 %sext_ln58_56, i10 %sext_ln58_13_cast" [../src/forward_fw.cpp:58]   --->   Operation 213 'mul' 'mul_ln58_12' <Predicate = (!icmp_ln54)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 214 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58_8 = add i11 %sext_ln58_51, i11 %sext_ln58_53" [../src/forward_fw.cpp:58]   --->   Operation 214 'add' 'add_ln58_8' <Predicate = (!icmp_ln54)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 215 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_46 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:58]   --->   Operation 215 'read' 'WEIGHTS_addr_read_46' <Predicate = (!icmp_ln54)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 216 [2/3] (1.45ns) (grouped into DSP with root node add_ln58_10)   --->   "%mul_ln58_12 = mul i10 %sext_ln58_56, i10 %sext_ln58_13_cast" [../src/forward_fw.cpp:58]   --->   Operation 216 'mul' 'mul_ln58_12' <Predicate = (!icmp_ln54)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln58_58 = sext i8 %WEIGHTS_addr_read_45" [../src/forward_fw.cpp:58]   --->   Operation 217 'sext' 'sext_ln58_58' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_17 : Operation 218 [1/1] (4.37ns)   --->   "%mul_ln58_13 = mul i10 %sext_ln58_58, i10 %sext_ln58_14_cast" [../src/forward_fw.cpp:58]   --->   Operation 218 'mul' 'mul_ln58_13' <Predicate = (!icmp_ln54)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 219 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58_8 = add i11 %sext_ln58_51, i11 %sext_ln58_53" [../src/forward_fw.cpp:58]   --->   Operation 219 'add' 'add_ln58_8' <Predicate = (!icmp_ln54)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 220 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_47 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:58]   --->   Operation 220 'read' 'WEIGHTS_addr_read_47' <Predicate = (!icmp_ln54)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln58_55 = sext i10 %mul_ln58_11" [../src/forward_fw.cpp:58]   --->   Operation 221 'sext' 'sext_ln58_55' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_18 : Operation 222 [1/3] (0.00ns) (grouped into DSP with root node add_ln58_10)   --->   "%mul_ln58_12 = mul i10 %sext_ln58_56, i10 %sext_ln58_13_cast" [../src/forward_fw.cpp:58]   --->   Operation 222 'mul' 'mul_ln58_12' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 223 [1/1] (0.00ns) (grouped into DSP with root node add_ln58_10)   --->   "%sext_ln58_57 = sext i10 %mul_ln58_12" [../src/forward_fw.cpp:58]   --->   Operation 223 'sext' 'sext_ln58_57' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_18 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln58_60 = sext i8 %WEIGHTS_addr_read_46" [../src/forward_fw.cpp:58]   --->   Operation 224 'sext' 'sext_ln58_60' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_18 : Operation 225 [3/3] (1.45ns) (grouped into DSP with root node add_ln58_11)   --->   "%mul_ln58_14 = mul i10 %sext_ln58_60, i10 %sext_ln58_15_cast" [../src/forward_fw.cpp:58]   --->   Operation 225 'mul' 'mul_ln58_14' <Predicate = (!icmp_ln54)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 226 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58_10 = add i11 %sext_ln58_55, i11 %sext_ln58_57" [../src/forward_fw.cpp:58]   --->   Operation 226 'add' 'add_ln58_10' <Predicate = (!icmp_ln54)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 227 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_48 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:58]   --->   Operation 227 'read' 'WEIGHTS_addr_read_48' <Predicate = (!icmp_ln54)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 228 [2/3] (1.45ns) (grouped into DSP with root node add_ln58_11)   --->   "%mul_ln58_14 = mul i10 %sext_ln58_60, i10 %sext_ln58_15_cast" [../src/forward_fw.cpp:58]   --->   Operation 228 'mul' 'mul_ln58_14' <Predicate = (!icmp_ln54)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln58_62 = sext i8 %WEIGHTS_addr_read_47" [../src/forward_fw.cpp:58]   --->   Operation 229 'sext' 'sext_ln58_62' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_19 : Operation 230 [1/1] (4.37ns)   --->   "%mul_ln58_15 = mul i10 %sext_ln58_62, i10 %sext_ln58_16_cast" [../src/forward_fw.cpp:58]   --->   Operation 230 'mul' 'mul_ln58_15' <Predicate = (!icmp_ln54)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 231 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58_10 = add i11 %sext_ln58_55, i11 %sext_ln58_57" [../src/forward_fw.cpp:58]   --->   Operation 231 'add' 'add_ln58_10' <Predicate = (!icmp_ln54)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 232 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_49 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:58]   --->   Operation 232 'read' 'WEIGHTS_addr_read_49' <Predicate = (!icmp_ln54)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln58_59 = sext i10 %mul_ln58_13" [../src/forward_fw.cpp:58]   --->   Operation 233 'sext' 'sext_ln58_59' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_20 : Operation 234 [1/3] (0.00ns) (grouped into DSP with root node add_ln58_11)   --->   "%mul_ln58_14 = mul i10 %sext_ln58_60, i10 %sext_ln58_15_cast" [../src/forward_fw.cpp:58]   --->   Operation 234 'mul' 'mul_ln58_14' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 235 [1/1] (0.00ns) (grouped into DSP with root node add_ln58_11)   --->   "%sext_ln58_61 = sext i10 %mul_ln58_14" [../src/forward_fw.cpp:58]   --->   Operation 235 'sext' 'sext_ln58_61' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_20 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln58_64 = sext i8 %WEIGHTS_addr_read_48" [../src/forward_fw.cpp:58]   --->   Operation 236 'sext' 'sext_ln58_64' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_20 : Operation 237 [3/3] (1.45ns) (grouped into DSP with root node add_ln58_15)   --->   "%mul_ln58_16 = mul i10 %sext_ln58_64, i10 %sext_ln58_17_cast" [../src/forward_fw.cpp:58]   --->   Operation 237 'mul' 'mul_ln58_16' <Predicate = (!icmp_ln54)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 238 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58_11 = add i11 %sext_ln58_59, i11 %sext_ln58_61" [../src/forward_fw.cpp:58]   --->   Operation 238 'add' 'add_ln58_11' <Predicate = (!icmp_ln54)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 239 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_50 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:58]   --->   Operation 239 'read' 'WEIGHTS_addr_read_50' <Predicate = (!icmp_ln54)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 240 [2/3] (1.45ns) (grouped into DSP with root node add_ln58_15)   --->   "%mul_ln58_16 = mul i10 %sext_ln58_64, i10 %sext_ln58_17_cast" [../src/forward_fw.cpp:58]   --->   Operation 240 'mul' 'mul_ln58_16' <Predicate = (!icmp_ln54)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln58_66 = sext i8 %WEIGHTS_addr_read_49" [../src/forward_fw.cpp:58]   --->   Operation 241 'sext' 'sext_ln58_66' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_21 : Operation 242 [1/1] (4.37ns)   --->   "%mul_ln58_17 = mul i10 %sext_ln58_66, i10 %sext_ln58_18_cast" [../src/forward_fw.cpp:58]   --->   Operation 242 'mul' 'mul_ln58_17' <Predicate = (!icmp_ln54)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln58_100 = sext i11 %add_ln58_10" [../src/forward_fw.cpp:58]   --->   Operation 243 'sext' 'sext_ln58_100' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_21 : Operation 244 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58_11 = add i11 %sext_ln58_59, i11 %sext_ln58_61" [../src/forward_fw.cpp:58]   --->   Operation 244 'add' 'add_ln58_11' <Predicate = (!icmp_ln54)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln58_101 = sext i11 %add_ln58_11" [../src/forward_fw.cpp:58]   --->   Operation 245 'sext' 'sext_ln58_101' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_21 : Operation 246 [1/1] (2.12ns)   --->   "%add_ln58_12 = add i12 %sext_ln58_101, i12 %sext_ln58_100" [../src/forward_fw.cpp:58]   --->   Operation 246 'add' 'add_ln58_12' <Predicate = (!icmp_ln54)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 247 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_51 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:58]   --->   Operation 247 'read' 'WEIGHTS_addr_read_51' <Predicate = (!icmp_ln54)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln58_63 = sext i10 %mul_ln58_15" [../src/forward_fw.cpp:58]   --->   Operation 248 'sext' 'sext_ln58_63' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_22 : Operation 249 [1/3] (0.00ns) (grouped into DSP with root node add_ln58_15)   --->   "%mul_ln58_16 = mul i10 %sext_ln58_64, i10 %sext_ln58_17_cast" [../src/forward_fw.cpp:58]   --->   Operation 249 'mul' 'mul_ln58_16' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 250 [1/1] (0.00ns) (grouped into DSP with root node add_ln58_15)   --->   "%sext_ln58_65 = sext i10 %mul_ln58_16" [../src/forward_fw.cpp:58]   --->   Operation 250 'sext' 'sext_ln58_65' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_22 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln58_68 = sext i8 %WEIGHTS_addr_read_50" [../src/forward_fw.cpp:58]   --->   Operation 251 'sext' 'sext_ln58_68' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_22 : Operation 252 [3/3] (1.45ns) (grouped into DSP with root node add_ln58_16)   --->   "%mul_ln58_18 = mul i10 %sext_ln58_68, i10 %sext_ln58_19_cast" [../src/forward_fw.cpp:58]   --->   Operation 252 'mul' 'mul_ln58_18' <Predicate = (!icmp_ln54)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln58_98 = sext i11 %add_ln58_7" [../src/forward_fw.cpp:58]   --->   Operation 253 'sext' 'sext_ln58_98' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_22 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln58_99 = sext i11 %add_ln58_8" [../src/forward_fw.cpp:58]   --->   Operation 254 'sext' 'sext_ln58_99' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_22 : Operation 255 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_9 = add i12 %sext_ln58_99, i12 %sext_ln58_98" [../src/forward_fw.cpp:58]   --->   Operation 255 'add' 'add_ln58_9' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 256 [1/1] (3.85ns) (root node of TernaryAdder)   --->   "%add_ln58_13 = add i12 %add_ln58_12, i12 %add_ln58_9" [../src/forward_fw.cpp:58]   --->   Operation 256 'add' 'add_ln58_13' <Predicate = (!icmp_ln54)> <Delay = 3.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 257 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58_15 = add i11 %sext_ln58_63, i11 %sext_ln58_65" [../src/forward_fw.cpp:58]   --->   Operation 257 'add' 'add_ln58_15' <Predicate = (!icmp_ln54)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 258 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_52 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:58]   --->   Operation 258 'read' 'WEIGHTS_addr_read_52' <Predicate = (!icmp_ln54)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 259 [2/3] (1.45ns) (grouped into DSP with root node add_ln58_16)   --->   "%mul_ln58_18 = mul i10 %sext_ln58_68, i10 %sext_ln58_19_cast" [../src/forward_fw.cpp:58]   --->   Operation 259 'mul' 'mul_ln58_18' <Predicate = (!icmp_ln54)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln58_70 = sext i8 %WEIGHTS_addr_read_51" [../src/forward_fw.cpp:58]   --->   Operation 260 'sext' 'sext_ln58_70' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_23 : Operation 261 [1/1] (4.37ns)   --->   "%mul_ln58_19 = mul i10 %sext_ln58_70, i10 %sext_ln58_20_cast" [../src/forward_fw.cpp:58]   --->   Operation 261 'mul' 'mul_ln58_19' <Predicate = (!icmp_ln54)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 262 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58_15 = add i11 %sext_ln58_63, i11 %sext_ln58_65" [../src/forward_fw.cpp:58]   --->   Operation 262 'add' 'add_ln58_15' <Predicate = (!icmp_ln54)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 263 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_53 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:58]   --->   Operation 263 'read' 'WEIGHTS_addr_read_53' <Predicate = (!icmp_ln54)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln58_67 = sext i10 %mul_ln58_17" [../src/forward_fw.cpp:58]   --->   Operation 264 'sext' 'sext_ln58_67' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_24 : Operation 265 [1/3] (0.00ns) (grouped into DSP with root node add_ln58_16)   --->   "%mul_ln58_18 = mul i10 %sext_ln58_68, i10 %sext_ln58_19_cast" [../src/forward_fw.cpp:58]   --->   Operation 265 'mul' 'mul_ln58_18' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 266 [1/1] (0.00ns) (grouped into DSP with root node add_ln58_16)   --->   "%sext_ln58_69 = sext i10 %mul_ln58_18" [../src/forward_fw.cpp:58]   --->   Operation 266 'sext' 'sext_ln58_69' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_24 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln58_72 = sext i8 %WEIGHTS_addr_read_52" [../src/forward_fw.cpp:58]   --->   Operation 267 'sext' 'sext_ln58_72' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_24 : Operation 268 [3/3] (1.45ns) (grouped into DSP with root node add_ln58_18)   --->   "%mul_ln58_20 = mul i10 %sext_ln58_72, i10 %sext_ln58_21_cast" [../src/forward_fw.cpp:58]   --->   Operation 268 'mul' 'mul_ln58_20' <Predicate = (!icmp_ln54)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 269 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58_16 = add i11 %sext_ln58_67, i11 %sext_ln58_69" [../src/forward_fw.cpp:58]   --->   Operation 269 'add' 'add_ln58_16' <Predicate = (!icmp_ln54)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 270 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_54 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:58]   --->   Operation 270 'read' 'WEIGHTS_addr_read_54' <Predicate = (!icmp_ln54)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 271 [2/3] (1.45ns) (grouped into DSP with root node add_ln58_18)   --->   "%mul_ln58_20 = mul i10 %sext_ln58_72, i10 %sext_ln58_21_cast" [../src/forward_fw.cpp:58]   --->   Operation 271 'mul' 'mul_ln58_20' <Predicate = (!icmp_ln54)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln58_74 = sext i8 %WEIGHTS_addr_read_53" [../src/forward_fw.cpp:58]   --->   Operation 272 'sext' 'sext_ln58_74' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_25 : Operation 273 [1/1] (4.37ns)   --->   "%mul_ln58_21 = mul i10 %sext_ln58_74, i10 %sext_ln58_22_cast" [../src/forward_fw.cpp:58]   --->   Operation 273 'mul' 'mul_ln58_21' <Predicate = (!icmp_ln54)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln58_102 = sext i11 %add_ln58_15" [../src/forward_fw.cpp:58]   --->   Operation 274 'sext' 'sext_ln58_102' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_25 : Operation 275 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58_16 = add i11 %sext_ln58_67, i11 %sext_ln58_69" [../src/forward_fw.cpp:58]   --->   Operation 275 'add' 'add_ln58_16' <Predicate = (!icmp_ln54)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln58_103 = sext i11 %add_ln58_16" [../src/forward_fw.cpp:58]   --->   Operation 276 'sext' 'sext_ln58_103' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_25 : Operation 277 [1/1] (2.12ns)   --->   "%add_ln58_17 = add i12 %sext_ln58_103, i12 %sext_ln58_102" [../src/forward_fw.cpp:58]   --->   Operation 277 'add' 'add_ln58_17' <Predicate = (!icmp_ln54)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 278 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_55 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:58]   --->   Operation 278 'read' 'WEIGHTS_addr_read_55' <Predicate = (!icmp_ln54)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln58_71 = sext i10 %mul_ln58_19" [../src/forward_fw.cpp:58]   --->   Operation 279 'sext' 'sext_ln58_71' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_26 : Operation 280 [1/3] (0.00ns) (grouped into DSP with root node add_ln58_18)   --->   "%mul_ln58_20 = mul i10 %sext_ln58_72, i10 %sext_ln58_21_cast" [../src/forward_fw.cpp:58]   --->   Operation 280 'mul' 'mul_ln58_20' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 281 [1/1] (0.00ns) (grouped into DSP with root node add_ln58_18)   --->   "%sext_ln58_73 = sext i10 %mul_ln58_20" [../src/forward_fw.cpp:58]   --->   Operation 281 'sext' 'sext_ln58_73' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_26 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln58_76 = sext i8 %WEIGHTS_addr_read_54" [../src/forward_fw.cpp:58]   --->   Operation 282 'sext' 'sext_ln58_76' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_26 : Operation 283 [3/3] (1.45ns) (grouped into DSP with root node add_ln58_19)   --->   "%mul_ln58_22 = mul i10 %sext_ln58_76, i10 %sext_ln58_23_cast" [../src/forward_fw.cpp:58]   --->   Operation 283 'mul' 'mul_ln58_22' <Predicate = (!icmp_ln54)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 284 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58_18 = add i11 %sext_ln58_71, i11 %sext_ln58_73" [../src/forward_fw.cpp:58]   --->   Operation 284 'add' 'add_ln58_18' <Predicate = (!icmp_ln54)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 285 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_56 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:58]   --->   Operation 285 'read' 'WEIGHTS_addr_read_56' <Predicate = (!icmp_ln54)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 286 [2/3] (1.45ns) (grouped into DSP with root node add_ln58_19)   --->   "%mul_ln58_22 = mul i10 %sext_ln58_76, i10 %sext_ln58_23_cast" [../src/forward_fw.cpp:58]   --->   Operation 286 'mul' 'mul_ln58_22' <Predicate = (!icmp_ln54)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln58_78 = sext i8 %WEIGHTS_addr_read_55" [../src/forward_fw.cpp:58]   --->   Operation 287 'sext' 'sext_ln58_78' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_27 : Operation 288 [1/1] (4.37ns)   --->   "%mul_ln58_23 = mul i10 %sext_ln58_78, i10 %sext_ln58_24_cast" [../src/forward_fw.cpp:58]   --->   Operation 288 'mul' 'mul_ln58_23' <Predicate = (!icmp_ln54)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 289 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58_18 = add i11 %sext_ln58_71, i11 %sext_ln58_73" [../src/forward_fw.cpp:58]   --->   Operation 289 'add' 'add_ln58_18' <Predicate = (!icmp_ln54)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 290 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_57 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:58]   --->   Operation 290 'read' 'WEIGHTS_addr_read_57' <Predicate = (!icmp_ln54)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln58_75 = sext i10 %mul_ln58_21" [../src/forward_fw.cpp:58]   --->   Operation 291 'sext' 'sext_ln58_75' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_28 : Operation 292 [1/3] (0.00ns) (grouped into DSP with root node add_ln58_19)   --->   "%mul_ln58_22 = mul i10 %sext_ln58_76, i10 %sext_ln58_23_cast" [../src/forward_fw.cpp:58]   --->   Operation 292 'mul' 'mul_ln58_22' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 293 [1/1] (0.00ns) (grouped into DSP with root node add_ln58_19)   --->   "%sext_ln58_77 = sext i10 %mul_ln58_22" [../src/forward_fw.cpp:58]   --->   Operation 293 'sext' 'sext_ln58_77' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_28 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln58_80 = sext i8 %WEIGHTS_addr_read_56" [../src/forward_fw.cpp:58]   --->   Operation 294 'sext' 'sext_ln58_80' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_28 : Operation 295 [3/3] (1.45ns) (grouped into DSP with root node add_ln58_22)   --->   "%mul_ln58_24 = mul i10 %sext_ln58_80, i10 %sext_ln58_25_cast" [../src/forward_fw.cpp:58]   --->   Operation 295 'mul' 'mul_ln58_24' <Predicate = (!icmp_ln54)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 296 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58_19 = add i11 %sext_ln58_75, i11 %sext_ln58_77" [../src/forward_fw.cpp:58]   --->   Operation 296 'add' 'add_ln58_19' <Predicate = (!icmp_ln54)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 297 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_58 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:58]   --->   Operation 297 'read' 'WEIGHTS_addr_read_58' <Predicate = (!icmp_ln54)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 298 [2/3] (1.45ns) (grouped into DSP with root node add_ln58_22)   --->   "%mul_ln58_24 = mul i10 %sext_ln58_80, i10 %sext_ln58_25_cast" [../src/forward_fw.cpp:58]   --->   Operation 298 'mul' 'mul_ln58_24' <Predicate = (!icmp_ln54)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln58_82 = sext i8 %WEIGHTS_addr_read_57" [../src/forward_fw.cpp:58]   --->   Operation 299 'sext' 'sext_ln58_82' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_29 : Operation 300 [1/1] (4.37ns)   --->   "%mul_ln58_25 = mul i10 %sext_ln58_82, i10 %sext_ln58_26_cast" [../src/forward_fw.cpp:58]   --->   Operation 300 'mul' 'mul_ln58_25' <Predicate = (!icmp_ln54)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln58_104 = sext i11 %add_ln58_18" [../src/forward_fw.cpp:58]   --->   Operation 301 'sext' 'sext_ln58_104' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_29 : Operation 302 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58_19 = add i11 %sext_ln58_75, i11 %sext_ln58_77" [../src/forward_fw.cpp:58]   --->   Operation 302 'add' 'add_ln58_19' <Predicate = (!icmp_ln54)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln58_105 = sext i11 %add_ln58_19" [../src/forward_fw.cpp:58]   --->   Operation 303 'sext' 'sext_ln58_105' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_29 : Operation 304 [1/1] (2.12ns)   --->   "%add_ln58_20 = add i12 %sext_ln58_105, i12 %sext_ln58_104" [../src/forward_fw.cpp:58]   --->   Operation 304 'add' 'add_ln58_20' <Predicate = (!icmp_ln54)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 305 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_59 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:58]   --->   Operation 305 'read' 'WEIGHTS_addr_read_59' <Predicate = (!icmp_ln54)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln58_79 = sext i10 %mul_ln58_23" [../src/forward_fw.cpp:58]   --->   Operation 306 'sext' 'sext_ln58_79' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_30 : Operation 307 [1/3] (0.00ns) (grouped into DSP with root node add_ln58_22)   --->   "%mul_ln58_24 = mul i10 %sext_ln58_80, i10 %sext_ln58_25_cast" [../src/forward_fw.cpp:58]   --->   Operation 307 'mul' 'mul_ln58_24' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 308 [1/1] (0.00ns) (grouped into DSP with root node add_ln58_22)   --->   "%sext_ln58_81 = sext i10 %mul_ln58_24" [../src/forward_fw.cpp:58]   --->   Operation 308 'sext' 'sext_ln58_81' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_30 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln58_84 = sext i8 %WEIGHTS_addr_read_58" [../src/forward_fw.cpp:58]   --->   Operation 309 'sext' 'sext_ln58_84' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_30 : Operation 310 [3/3] (1.45ns) (grouped into DSP with root node add_ln58_23)   --->   "%mul_ln58_26 = mul i10 %sext_ln58_84, i10 %sext_ln58_27_cast" [../src/forward_fw.cpp:58]   --->   Operation 310 'mul' 'mul_ln58_26' <Predicate = (!icmp_ln54)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 311 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58_22 = add i11 %sext_ln58_79, i11 %sext_ln58_81" [../src/forward_fw.cpp:58]   --->   Operation 311 'add' 'add_ln58_22' <Predicate = (!icmp_ln54)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 312 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_60 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:58]   --->   Operation 312 'read' 'WEIGHTS_addr_read_60' <Predicate = (!icmp_ln54)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 313 [2/3] (1.45ns) (grouped into DSP with root node add_ln58_23)   --->   "%mul_ln58_26 = mul i10 %sext_ln58_84, i10 %sext_ln58_27_cast" [../src/forward_fw.cpp:58]   --->   Operation 313 'mul' 'mul_ln58_26' <Predicate = (!icmp_ln54)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln58_86 = sext i8 %WEIGHTS_addr_read_59" [../src/forward_fw.cpp:58]   --->   Operation 314 'sext' 'sext_ln58_86' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_31 : Operation 315 [1/1] (4.37ns)   --->   "%mul_ln58_27 = mul i10 %sext_ln58_86, i10 %sext_ln58_28_cast" [../src/forward_fw.cpp:58]   --->   Operation 315 'mul' 'mul_ln58_27' <Predicate = (!icmp_ln54)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 316 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58_22 = add i11 %sext_ln58_79, i11 %sext_ln58_81" [../src/forward_fw.cpp:58]   --->   Operation 316 'add' 'add_ln58_22' <Predicate = (!icmp_ln54)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 317 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_61 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:58]   --->   Operation 317 'read' 'WEIGHTS_addr_read_61' <Predicate = (!icmp_ln54)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln58_83 = sext i10 %mul_ln58_25" [../src/forward_fw.cpp:58]   --->   Operation 318 'sext' 'sext_ln58_83' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_32 : Operation 319 [1/3] (0.00ns) (grouped into DSP with root node add_ln58_23)   --->   "%mul_ln58_26 = mul i10 %sext_ln58_84, i10 %sext_ln58_27_cast" [../src/forward_fw.cpp:58]   --->   Operation 319 'mul' 'mul_ln58_26' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 320 [1/1] (0.00ns) (grouped into DSP with root node add_ln58_23)   --->   "%sext_ln58_85 = sext i10 %mul_ln58_26" [../src/forward_fw.cpp:58]   --->   Operation 320 'sext' 'sext_ln58_85' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_32 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln58_88 = sext i8 %WEIGHTS_addr_read_60" [../src/forward_fw.cpp:58]   --->   Operation 321 'sext' 'sext_ln58_88' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_32 : Operation 322 [3/3] (1.45ns) (grouped into DSP with root node add_ln58_25)   --->   "%mul_ln58_28 = mul i10 %sext_ln58_88, i10 %sext_ln58_29_cast" [../src/forward_fw.cpp:58]   --->   Operation 322 'mul' 'mul_ln58_28' <Predicate = (!icmp_ln54)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 323 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58_23 = add i11 %sext_ln58_83, i11 %sext_ln58_85" [../src/forward_fw.cpp:58]   --->   Operation 323 'add' 'add_ln58_23' <Predicate = (!icmp_ln54)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 324 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_62 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:58]   --->   Operation 324 'read' 'WEIGHTS_addr_read_62' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 325 [2/3] (1.45ns) (grouped into DSP with root node add_ln58_25)   --->   "%mul_ln58_28 = mul i10 %sext_ln58_88, i10 %sext_ln58_29_cast" [../src/forward_fw.cpp:58]   --->   Operation 325 'mul' 'mul_ln58_28' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln58_90 = sext i8 %WEIGHTS_addr_read_61" [../src/forward_fw.cpp:58]   --->   Operation 326 'sext' 'sext_ln58_90' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 327 [1/1] (4.37ns)   --->   "%mul_ln58_29 = mul i10 %sext_ln58_90, i10 %sext_ln58_30_cast" [../src/forward_fw.cpp:58]   --->   Operation 327 'mul' 'mul_ln58_29' <Predicate = true> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 328 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58_23 = add i11 %sext_ln58_83, i11 %sext_ln58_85" [../src/forward_fw.cpp:58]   --->   Operation 328 'add' 'add_ln58_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 33> <Delay = 2.10>
ST_34 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln58_87 = sext i10 %mul_ln58_27" [../src/forward_fw.cpp:58]   --->   Operation 329 'sext' 'sext_ln58_87' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 330 [1/3] (0.00ns) (grouped into DSP with root node add_ln58_25)   --->   "%mul_ln58_28 = mul i10 %sext_ln58_88, i10 %sext_ln58_29_cast" [../src/forward_fw.cpp:58]   --->   Operation 330 'mul' 'mul_ln58_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 331 [1/1] (0.00ns) (grouped into DSP with root node add_ln58_25)   --->   "%sext_ln58_89 = sext i10 %mul_ln58_28" [../src/forward_fw.cpp:58]   --->   Operation 331 'sext' 'sext_ln58_89' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln58_92 = sext i8 %WEIGHTS_addr_read_62" [../src/forward_fw.cpp:58]   --->   Operation 332 'sext' 'sext_ln58_92' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 333 [3/3] (1.45ns) (grouped into DSP with root node add_ln58_26)   --->   "%mul_ln58_30 = mul i10 %sext_ln58_92, i10 %sext_ln54_cast" [../src/forward_fw.cpp:58]   --->   Operation 333 'mul' 'mul_ln58_30' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 334 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58_25 = add i11 %sext_ln58_87, i11 %sext_ln58_89" [../src/forward_fw.cpp:58]   --->   Operation 334 'add' 'add_ln58_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 34> <Delay = 2.10>
ST_35 : Operation 335 [2/3] (1.45ns) (grouped into DSP with root node add_ln58_26)   --->   "%mul_ln58_30 = mul i10 %sext_ln58_92, i10 %sext_ln54_cast" [../src/forward_fw.cpp:58]   --->   Operation 335 'mul' 'mul_ln58_30' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 336 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58_25 = add i11 %sext_ln58_87, i11 %sext_ln58_89" [../src/forward_fw.cpp:58]   --->   Operation 336 'add' 'add_ln58_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 35> <Delay = 2.10>
ST_36 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln58_91 = sext i10 %mul_ln58_29" [../src/forward_fw.cpp:58]   --->   Operation 337 'sext' 'sext_ln58_91' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 338 [1/3] (0.00ns) (grouped into DSP with root node add_ln58_26)   --->   "%mul_ln58_30 = mul i10 %sext_ln58_92, i10 %sext_ln54_cast" [../src/forward_fw.cpp:58]   --->   Operation 338 'mul' 'mul_ln58_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 339 [1/1] (0.00ns) (grouped into DSP with root node add_ln58_26)   --->   "%sext_ln58_93 = sext i10 %mul_ln58_30" [../src/forward_fw.cpp:58]   --->   Operation 339 'sext' 'sext_ln58_93' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 340 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58_26 = add i11 %sext_ln58_91, i11 %sext_ln58_93" [../src/forward_fw.cpp:58]   --->   Operation 340 'add' 'add_ln58_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 36> <Delay = 4.22>
ST_37 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln58_108 = sext i11 %add_ln58_25" [../src/forward_fw.cpp:58]   --->   Operation 341 'sext' 'sext_ln58_108' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 342 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58_26 = add i11 %sext_ln58_91, i11 %sext_ln58_93" [../src/forward_fw.cpp:58]   --->   Operation 342 'add' 'add_ln58_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln58_109 = sext i11 %add_ln58_26" [../src/forward_fw.cpp:58]   --->   Operation 343 'sext' 'sext_ln58_109' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 344 [1/1] (2.12ns)   --->   "%add_ln58_27 = add i12 %sext_ln58_109, i12 %sext_ln58_108" [../src/forward_fw.cpp:58]   --->   Operation 344 'add' 'add_ln58_27' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.85>
ST_38 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln58_106 = sext i11 %add_ln58_22" [../src/forward_fw.cpp:58]   --->   Operation 345 'sext' 'sext_ln58_106' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln58_107 = sext i11 %add_ln58_23" [../src/forward_fw.cpp:58]   --->   Operation 346 'sext' 'sext_ln58_107' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 347 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_24 = add i12 %sext_ln58_107, i12 %sext_ln58_106" [../src/forward_fw.cpp:58]   --->   Operation 347 'add' 'add_ln58_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 348 [1/1] (3.85ns) (root node of TernaryAdder)   --->   "%add_ln58_28 = add i12 %add_ln58_27, i12 %add_ln58_24" [../src/forward_fw.cpp:58]   --->   Operation 348 'add' 'add_ln58_28' <Predicate = true> <Delay = 3.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 39 <SV = 38> <Delay = 3.85>
ST_39 : Operation 349 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_21 = add i12 %add_ln58_20, i12 %add_ln58_17" [../src/forward_fw.cpp:58]   --->   Operation 349 'add' 'add_ln58_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 350 [1/1] (3.85ns) (root node of TernaryAdder)   --->   "%add_ln58_29 = add i12 %add_ln58_28, i12 %add_ln58_21" [../src/forward_fw.cpp:58]   --->   Operation 350 'add' 'add_ln58_29' <Predicate = true> <Delay = 3.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 40 <SV = 39> <Delay = 4.85>
ST_40 : Operation 351 [1/1] (0.00ns)   --->   "%specpipeline_ln54 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../src/forward_fw.cpp:54]   --->   Operation 351 'specpipeline' 'specpipeline_ln54' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 352 [1/1] (0.00ns)   --->   "%speclooptripcount_ln54 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [../src/forward_fw.cpp:54]   --->   Operation 352 'speclooptripcount' 'speclooptripcount_ln54' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 353 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [../src/forward_fw.cpp:54]   --->   Operation 353 'specloopname' 'specloopname_ln54' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 354 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_14 = add i12 %add_ln58_13, i12 %add_ln58_6" [../src/forward_fw.cpp:58]   --->   Operation 354 'add' 'add_ln58_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 355 [1/1] (3.85ns) (root node of TernaryAdder)   --->   "%x = add i12 %add_ln58_29, i12 %add_ln58_14" [../src/forward_fw.cpp:58]   --->   Operation 355 'add' 'x' <Predicate = true> <Delay = 3.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 356 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %x, i32 11" [../src/forward_fw.cpp:13->../src/forward_fw.cpp:60]   --->   Operation 356 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 357 [1/1] (0.99ns)   --->   "%select_ln13 = select i1 %tmp, i2 3, i2 1" [../src/forward_fw.cpp:13->../src/forward_fw.cpp:60]   --->   Operation 357 'select' 'select_ln13' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 358 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %output_8, i2 %select_ln13" [../src/forward_fw.cpp:60]   --->   Operation 358 'write' 'write_ln60' <Predicate = (k_2 == 8)> <Delay = 0.00>
ST_40 : Operation 359 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %output_7, i2 %select_ln13" [../src/forward_fw.cpp:60]   --->   Operation 359 'write' 'write_ln60' <Predicate = (k_2 == 7)> <Delay = 0.00>
ST_40 : Operation 360 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %output_6, i2 %select_ln13" [../src/forward_fw.cpp:60]   --->   Operation 360 'write' 'write_ln60' <Predicate = (k_2 == 6)> <Delay = 0.00>
ST_40 : Operation 361 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %output_5, i2 %select_ln13" [../src/forward_fw.cpp:60]   --->   Operation 361 'write' 'write_ln60' <Predicate = (k_2 == 5)> <Delay = 0.00>
ST_40 : Operation 362 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %output_4, i2 %select_ln13" [../src/forward_fw.cpp:60]   --->   Operation 362 'write' 'write_ln60' <Predicate = (k_2 == 4)> <Delay = 0.00>
ST_40 : Operation 363 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %output_3, i2 %select_ln13" [../src/forward_fw.cpp:60]   --->   Operation 363 'write' 'write_ln60' <Predicate = (k_2 == 3)> <Delay = 0.00>
ST_40 : Operation 364 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %output_2, i2 %select_ln13" [../src/forward_fw.cpp:60]   --->   Operation 364 'write' 'write_ln60' <Predicate = (k_2 == 2)> <Delay = 0.00>
ST_40 : Operation 365 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %output_1, i2 %select_ln13" [../src/forward_fw.cpp:60]   --->   Operation 365 'write' 'write_ln60' <Predicate = (k_2 == 1)> <Delay = 0.00>
ST_40 : Operation 366 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %output_0, i2 %select_ln13" [../src/forward_fw.cpp:60]   --->   Operation 366 'write' 'write_ln60' <Predicate = (k_2 == 0)> <Delay = 0.00>
ST_40 : Operation 367 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %output_9, i2 %select_ln13" [../src/forward_fw.cpp:60]   --->   Operation 367 'write' 'write_ln60' <Predicate = (k_2 != 0 & k_2 != 1 & k_2 != 2 & k_2 != 3 & k_2 != 4 & k_2 != 5 & k_2 != 6 & k_2 != 7 & k_2 != 8)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.387ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln54', ../src/forward_fw.cpp:54) of constant 0 on local variable 'k', ../src/forward_fw.cpp:54 [112]  (1.610 ns)
	'load' operation 4 bit ('k', ../src/forward_fw.cpp:54) on local variable 'k', ../src/forward_fw.cpp:54 [115]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln54', ../src/forward_fw.cpp:54) [116]  (1.777 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read', ../src/forward_fw.cpp:58) on port 'WEIGHTS' (../src/forward_fw.cpp:58) [124]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_32', ../src/forward_fw.cpp:58) on port 'WEIGHTS' (../src/forward_fw.cpp:58) [125]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_33', ../src/forward_fw.cpp:58) on port 'WEIGHTS' (../src/forward_fw.cpp:58) [126]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_34', ../src/forward_fw.cpp:58) on port 'WEIGHTS' (../src/forward_fw.cpp:58) [127]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_35', ../src/forward_fw.cpp:58) on port 'WEIGHTS' (../src/forward_fw.cpp:58) [128]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_36', ../src/forward_fw.cpp:58) on port 'WEIGHTS' (../src/forward_fw.cpp:58) [129]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_37', ../src/forward_fw.cpp:58) on port 'WEIGHTS' (../src/forward_fw.cpp:58) [130]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_38', ../src/forward_fw.cpp:58) on port 'WEIGHTS' (../src/forward_fw.cpp:58) [131]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_39', ../src/forward_fw.cpp:58) on port 'WEIGHTS' (../src/forward_fw.cpp:58) [132]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_40', ../src/forward_fw.cpp:58) on port 'WEIGHTS' (../src/forward_fw.cpp:58) [133]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_41', ../src/forward_fw.cpp:58) on port 'WEIGHTS' (../src/forward_fw.cpp:58) [134]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_42', ../src/forward_fw.cpp:58) on port 'WEIGHTS' (../src/forward_fw.cpp:58) [135]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_43', ../src/forward_fw.cpp:58) on port 'WEIGHTS' (../src/forward_fw.cpp:58) [136]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_44', ../src/forward_fw.cpp:58) on port 'WEIGHTS' (../src/forward_fw.cpp:58) [137]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_45', ../src/forward_fw.cpp:58) on port 'WEIGHTS' (../src/forward_fw.cpp:58) [138]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_46', ../src/forward_fw.cpp:58) on port 'WEIGHTS' (../src/forward_fw.cpp:58) [139]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_47', ../src/forward_fw.cpp:58) on port 'WEIGHTS' (../src/forward_fw.cpp:58) [140]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_48', ../src/forward_fw.cpp:58) on port 'WEIGHTS' (../src/forward_fw.cpp:58) [141]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_49', ../src/forward_fw.cpp:58) on port 'WEIGHTS' (../src/forward_fw.cpp:58) [142]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_50', ../src/forward_fw.cpp:58) on port 'WEIGHTS' (../src/forward_fw.cpp:58) [143]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_51', ../src/forward_fw.cpp:58) on port 'WEIGHTS' (../src/forward_fw.cpp:58) [144]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_52', ../src/forward_fw.cpp:58) on port 'WEIGHTS' (../src/forward_fw.cpp:58) [145]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_53', ../src/forward_fw.cpp:58) on port 'WEIGHTS' (../src/forward_fw.cpp:58) [146]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_54', ../src/forward_fw.cpp:58) on port 'WEIGHTS' (../src/forward_fw.cpp:58) [147]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_55', ../src/forward_fw.cpp:58) on port 'WEIGHTS' (../src/forward_fw.cpp:58) [148]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_56', ../src/forward_fw.cpp:58) on port 'WEIGHTS' (../src/forward_fw.cpp:58) [149]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_57', ../src/forward_fw.cpp:58) on port 'WEIGHTS' (../src/forward_fw.cpp:58) [150]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_58', ../src/forward_fw.cpp:58) on port 'WEIGHTS' (../src/forward_fw.cpp:58) [151]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_59', ../src/forward_fw.cpp:58) on port 'WEIGHTS' (../src/forward_fw.cpp:58) [152]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_60', ../src/forward_fw.cpp:58) on port 'WEIGHTS' (../src/forward_fw.cpp:58) [153]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_61', ../src/forward_fw.cpp:58) on port 'WEIGHTS' (../src/forward_fw.cpp:58) [154]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_62', ../src/forward_fw.cpp:58) on port 'WEIGHTS' (../src/forward_fw.cpp:58) [155]  (7.300 ns)

 <State 34>: 2.100ns
The critical path consists of the following:
	'add' operation 11 bit of DSP[291] ('add_ln58_25', ../src/forward_fw.cpp:58) [291]  (2.100 ns)

 <State 35>: 2.100ns
The critical path consists of the following:
	'add' operation 11 bit of DSP[291] ('add_ln58_25', ../src/forward_fw.cpp:58) [291]  (2.100 ns)

 <State 36>: 2.100ns
The critical path consists of the following:
	'add' operation 11 bit of DSP[293] ('add_ln58_26', ../src/forward_fw.cpp:58) [293]  (2.100 ns)

 <State 37>: 4.227ns
The critical path consists of the following:
	'add' operation 11 bit of DSP[293] ('add_ln58_26', ../src/forward_fw.cpp:58) [293]  (2.100 ns)
	'add' operation 12 bit ('add_ln58_27', ../src/forward_fw.cpp:58) [295]  (2.127 ns)

 <State 38>: 3.857ns
The critical path consists of the following:
	'add' operation 12 bit ('add_ln58_24', ../src/forward_fw.cpp:58) [290]  (0.000 ns)
	'add' operation 12 bit ('add_ln58_28', ../src/forward_fw.cpp:58) [296]  (3.857 ns)

 <State 39>: 3.857ns
The critical path consists of the following:
	'add' operation 12 bit ('add_ln58_21', ../src/forward_fw.cpp:58) [285]  (0.000 ns)
	'add' operation 12 bit ('add_ln58_29', ../src/forward_fw.cpp:58) [297]  (3.857 ns)

 <State 40>: 4.851ns
The critical path consists of the following:
	'add' operation 12 bit ('add_ln58_14', ../src/forward_fw.cpp:58) [274]  (0.000 ns)
	'add' operation 12 bit ('x', ../src/forward_fw.cpp:58) [298]  (3.857 ns)
	'select' operation 2 bit ('select_ln13', ../src/forward_fw.cpp:13->../src/forward_fw.cpp:60) [300]  (0.993 ns)
	wire write operation ('write_ln60', ../src/forward_fw.cpp:60) on port 'output_2' (../src/forward_fw.cpp:60) [321]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
