
LAB-02-Template.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004650  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000041c  08004850  08004850  00014850  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004c6c  08004c6c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08004c6c  08004c6c  00014c6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004c74  08004c74  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004c74  08004c74  00014c74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004c78  08004c78  00014c78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08004c7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000104  200001e0  08004e58  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000404  200002e4  08004e58  000202e4  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000101ba  00000000  00000000  0002020a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001dbc  00000000  00000000  000303c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00008c41  00000000  00000000  00032180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b78  00000000  00000000  0003adc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000b10  00000000  00000000  0003b940  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002ce01  00000000  00000000  0003c450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e5c6  00000000  00000000  00069251  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001134c8  00000000  00000000  00077817  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0018acdf  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002e20  00000000  00000000  0018ad34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .stab         0000009c  00000000  00000000  0018db54  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .stabstr      0000014f  00000000  00000000  0018dbf0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001e0 	.word	0x200001e0
 800021c:	00000000 	.word	0x00000000
 8000220:	08004838 	.word	0x08004838

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001e4 	.word	0x200001e4
 800023c:	08004838 	.word	0x08004838

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b96e 	b.w	80005e4 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468c      	mov	ip, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	f040 8083 	bne.w	8000436 <__udivmoddi4+0x116>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d947      	bls.n	80003c6 <__udivmoddi4+0xa6>
 8000336:	fab2 f282 	clz	r2, r2
 800033a:	b142      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033c:	f1c2 0020 	rsb	r0, r2, #32
 8000340:	fa24 f000 	lsr.w	r0, r4, r0
 8000344:	4091      	lsls	r1, r2
 8000346:	4097      	lsls	r7, r2
 8000348:	ea40 0c01 	orr.w	ip, r0, r1
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbbc f6f8 	udiv	r6, ip, r8
 8000358:	fa1f fe87 	uxth.w	lr, r7
 800035c:	fb08 c116 	mls	r1, r8, r6, ip
 8000360:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000364:	fb06 f10e 	mul.w	r1, r6, lr
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18fb      	adds	r3, r7, r3
 800036e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000372:	f080 8119 	bcs.w	80005a8 <__udivmoddi4+0x288>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8116 	bls.w	80005a8 <__udivmoddi4+0x288>
 800037c:	3e02      	subs	r6, #2
 800037e:	443b      	add	r3, r7
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0f8 	udiv	r0, r3, r8
 8000388:	fb08 3310 	mls	r3, r8, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fe0e 	mul.w	lr, r0, lr
 8000394:	45a6      	cmp	lr, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	193c      	adds	r4, r7, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8105 	bcs.w	80005ac <__udivmoddi4+0x28c>
 80003a2:	45a6      	cmp	lr, r4
 80003a4:	f240 8102 	bls.w	80005ac <__udivmoddi4+0x28c>
 80003a8:	3802      	subs	r0, #2
 80003aa:	443c      	add	r4, r7
 80003ac:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b0:	eba4 040e 	sub.w	r4, r4, lr
 80003b4:	2600      	movs	r6, #0
 80003b6:	b11d      	cbz	r5, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c5 4300 	strd	r4, r3, [r5]
 80003c0:	4631      	mov	r1, r6
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	b902      	cbnz	r2, 80003ca <__udivmoddi4+0xaa>
 80003c8:	deff      	udf	#255	; 0xff
 80003ca:	fab2 f282 	clz	r2, r2
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	d150      	bne.n	8000474 <__udivmoddi4+0x154>
 80003d2:	1bcb      	subs	r3, r1, r7
 80003d4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d8:	fa1f f887 	uxth.w	r8, r7
 80003dc:	2601      	movs	r6, #1
 80003de:	fbb3 fcfe 	udiv	ip, r3, lr
 80003e2:	0c21      	lsrs	r1, r4, #16
 80003e4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ec:	fb08 f30c 	mul.w	r3, r8, ip
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0xe4>
 80003f4:	1879      	adds	r1, r7, r1
 80003f6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0xe2>
 80003fc:	428b      	cmp	r3, r1
 80003fe:	f200 80e9 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 8000402:	4684      	mov	ip, r0
 8000404:	1ac9      	subs	r1, r1, r3
 8000406:	b2a3      	uxth	r3, r4
 8000408:	fbb1 f0fe 	udiv	r0, r1, lr
 800040c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000410:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000414:	fb08 f800 	mul.w	r8, r8, r0
 8000418:	45a0      	cmp	r8, r4
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x10c>
 800041c:	193c      	adds	r4, r7, r4
 800041e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x10a>
 8000424:	45a0      	cmp	r8, r4
 8000426:	f200 80d9 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 800042a:	4618      	mov	r0, r3
 800042c:	eba4 0408 	sub.w	r4, r4, r8
 8000430:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000434:	e7bf      	b.n	80003b6 <__udivmoddi4+0x96>
 8000436:	428b      	cmp	r3, r1
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x12e>
 800043a:	2d00      	cmp	r5, #0
 800043c:	f000 80b1 	beq.w	80005a2 <__udivmoddi4+0x282>
 8000440:	2600      	movs	r6, #0
 8000442:	e9c5 0100 	strd	r0, r1, [r5]
 8000446:	4630      	mov	r0, r6
 8000448:	4631      	mov	r1, r6
 800044a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800044e:	fab3 f683 	clz	r6, r3
 8000452:	2e00      	cmp	r6, #0
 8000454:	d14a      	bne.n	80004ec <__udivmoddi4+0x1cc>
 8000456:	428b      	cmp	r3, r1
 8000458:	d302      	bcc.n	8000460 <__udivmoddi4+0x140>
 800045a:	4282      	cmp	r2, r0
 800045c:	f200 80b8 	bhi.w	80005d0 <__udivmoddi4+0x2b0>
 8000460:	1a84      	subs	r4, r0, r2
 8000462:	eb61 0103 	sbc.w	r1, r1, r3
 8000466:	2001      	movs	r0, #1
 8000468:	468c      	mov	ip, r1
 800046a:	2d00      	cmp	r5, #0
 800046c:	d0a8      	beq.n	80003c0 <__udivmoddi4+0xa0>
 800046e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000472:	e7a5      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000474:	f1c2 0320 	rsb	r3, r2, #32
 8000478:	fa20 f603 	lsr.w	r6, r0, r3
 800047c:	4097      	lsls	r7, r2
 800047e:	fa01 f002 	lsl.w	r0, r1, r2
 8000482:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000486:	40d9      	lsrs	r1, r3
 8000488:	4330      	orrs	r0, r6
 800048a:	0c03      	lsrs	r3, r0, #16
 800048c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000490:	fa1f f887 	uxth.w	r8, r7
 8000494:	fb0e 1116 	mls	r1, lr, r6, r1
 8000498:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800049c:	fb06 f108 	mul.w	r1, r6, r8
 80004a0:	4299      	cmp	r1, r3
 80004a2:	fa04 f402 	lsl.w	r4, r4, r2
 80004a6:	d909      	bls.n	80004bc <__udivmoddi4+0x19c>
 80004a8:	18fb      	adds	r3, r7, r3
 80004aa:	f106 3cff 	add.w	ip, r6, #4294967295
 80004ae:	f080 808d 	bcs.w	80005cc <__udivmoddi4+0x2ac>
 80004b2:	4299      	cmp	r1, r3
 80004b4:	f240 808a 	bls.w	80005cc <__udivmoddi4+0x2ac>
 80004b8:	3e02      	subs	r6, #2
 80004ba:	443b      	add	r3, r7
 80004bc:	1a5b      	subs	r3, r3, r1
 80004be:	b281      	uxth	r1, r0
 80004c0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004c4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004c8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004cc:	fb00 f308 	mul.w	r3, r0, r8
 80004d0:	428b      	cmp	r3, r1
 80004d2:	d907      	bls.n	80004e4 <__udivmoddi4+0x1c4>
 80004d4:	1879      	adds	r1, r7, r1
 80004d6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004da:	d273      	bcs.n	80005c4 <__udivmoddi4+0x2a4>
 80004dc:	428b      	cmp	r3, r1
 80004de:	d971      	bls.n	80005c4 <__udivmoddi4+0x2a4>
 80004e0:	3802      	subs	r0, #2
 80004e2:	4439      	add	r1, r7
 80004e4:	1acb      	subs	r3, r1, r3
 80004e6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004ea:	e778      	b.n	80003de <__udivmoddi4+0xbe>
 80004ec:	f1c6 0c20 	rsb	ip, r6, #32
 80004f0:	fa03 f406 	lsl.w	r4, r3, r6
 80004f4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004f8:	431c      	orrs	r4, r3
 80004fa:	fa20 f70c 	lsr.w	r7, r0, ip
 80004fe:	fa01 f306 	lsl.w	r3, r1, r6
 8000502:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000506:	fa21 f10c 	lsr.w	r1, r1, ip
 800050a:	431f      	orrs	r7, r3
 800050c:	0c3b      	lsrs	r3, r7, #16
 800050e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000512:	fa1f f884 	uxth.w	r8, r4
 8000516:	fb0e 1119 	mls	r1, lr, r9, r1
 800051a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800051e:	fb09 fa08 	mul.w	sl, r9, r8
 8000522:	458a      	cmp	sl, r1
 8000524:	fa02 f206 	lsl.w	r2, r2, r6
 8000528:	fa00 f306 	lsl.w	r3, r0, r6
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x220>
 800052e:	1861      	adds	r1, r4, r1
 8000530:	f109 30ff 	add.w	r0, r9, #4294967295
 8000534:	d248      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 8000536:	458a      	cmp	sl, r1
 8000538:	d946      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800053a:	f1a9 0902 	sub.w	r9, r9, #2
 800053e:	4421      	add	r1, r4
 8000540:	eba1 010a 	sub.w	r1, r1, sl
 8000544:	b2bf      	uxth	r7, r7
 8000546:	fbb1 f0fe 	udiv	r0, r1, lr
 800054a:	fb0e 1110 	mls	r1, lr, r0, r1
 800054e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000552:	fb00 f808 	mul.w	r8, r0, r8
 8000556:	45b8      	cmp	r8, r7
 8000558:	d907      	bls.n	800056a <__udivmoddi4+0x24a>
 800055a:	19e7      	adds	r7, r4, r7
 800055c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000560:	d22e      	bcs.n	80005c0 <__udivmoddi4+0x2a0>
 8000562:	45b8      	cmp	r8, r7
 8000564:	d92c      	bls.n	80005c0 <__udivmoddi4+0x2a0>
 8000566:	3802      	subs	r0, #2
 8000568:	4427      	add	r7, r4
 800056a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800056e:	eba7 0708 	sub.w	r7, r7, r8
 8000572:	fba0 8902 	umull	r8, r9, r0, r2
 8000576:	454f      	cmp	r7, r9
 8000578:	46c6      	mov	lr, r8
 800057a:	4649      	mov	r1, r9
 800057c:	d31a      	bcc.n	80005b4 <__udivmoddi4+0x294>
 800057e:	d017      	beq.n	80005b0 <__udivmoddi4+0x290>
 8000580:	b15d      	cbz	r5, 800059a <__udivmoddi4+0x27a>
 8000582:	ebb3 020e 	subs.w	r2, r3, lr
 8000586:	eb67 0701 	sbc.w	r7, r7, r1
 800058a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800058e:	40f2      	lsrs	r2, r6
 8000590:	ea4c 0202 	orr.w	r2, ip, r2
 8000594:	40f7      	lsrs	r7, r6
 8000596:	e9c5 2700 	strd	r2, r7, [r5]
 800059a:	2600      	movs	r6, #0
 800059c:	4631      	mov	r1, r6
 800059e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e70b      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e9      	b.n	8000380 <__udivmoddi4+0x60>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6fd      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b0:	4543      	cmp	r3, r8
 80005b2:	d2e5      	bcs.n	8000580 <__udivmoddi4+0x260>
 80005b4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005b8:	eb69 0104 	sbc.w	r1, r9, r4
 80005bc:	3801      	subs	r0, #1
 80005be:	e7df      	b.n	8000580 <__udivmoddi4+0x260>
 80005c0:	4608      	mov	r0, r1
 80005c2:	e7d2      	b.n	800056a <__udivmoddi4+0x24a>
 80005c4:	4660      	mov	r0, ip
 80005c6:	e78d      	b.n	80004e4 <__udivmoddi4+0x1c4>
 80005c8:	4681      	mov	r9, r0
 80005ca:	e7b9      	b.n	8000540 <__udivmoddi4+0x220>
 80005cc:	4666      	mov	r6, ip
 80005ce:	e775      	b.n	80004bc <__udivmoddi4+0x19c>
 80005d0:	4630      	mov	r0, r6
 80005d2:	e74a      	b.n	800046a <__udivmoddi4+0x14a>
 80005d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d8:	4439      	add	r1, r7
 80005da:	e713      	b.n	8000404 <__udivmoddi4+0xe4>
 80005dc:	3802      	subs	r0, #2
 80005de:	443c      	add	r4, r7
 80005e0:	e724      	b.n	800042c <__udivmoddi4+0x10c>
 80005e2:	bf00      	nop

080005e4 <__aeabi_idiv0>:
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop

080005e8 <Init_Timer>:

//
//
// -- Init Functions ----------
//
void Init_Timer() {
 80005e8:	b510      	push	{r4, lr}
 80005ea:	b082      	sub	sp, #8

	//Enable Clock for Timer 7
	__HAL_RCC_TIM7_CLK_ENABLE();
 80005ec:	4b0e      	ldr	r3, [pc, #56]	; (8000628 <Init_Timer+0x40>)
 80005ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80005f0:	f042 0220 	orr.w	r2, r2, #32
 80005f4:	641a      	str	r2, [r3, #64]	; 0x40
 80005f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005f8:	f003 0320 	and.w	r3, r3, #32
 80005fc:	9301      	str	r3, [sp, #4]
 80005fe:	9b01      	ldr	r3, [sp, #4]

	//Associate the timer for the structure as Timer 7
	HTIM7.Instance = TIM7;
 8000600:	4c0a      	ldr	r4, [pc, #40]	; (800062c <Init_Timer+0x44>)
 8000602:	4b0b      	ldr	r3, [pc, #44]	; (8000630 <Init_Timer+0x48>)
 8000604:	6023      	str	r3, [r4, #0]

	//Enable interrupts on NVIC
	HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8000606:	2037      	movs	r0, #55	; 0x37
 8000608:	f000 fa38 	bl	8000a7c <HAL_NVIC_EnableIRQ>

	//Configure Timer 7
	HTIM7.Init.Prescaler = 24999; //Fixed Chosen Value
 800060c:	f246 13a7 	movw	r3, #24999	; 0x61a7
 8000610:	6063      	str	r3, [r4, #4]
	HTIM7.Init.Period = 431; // Produces 10Hz Overflow
 8000612:	f240 13af 	movw	r3, #431	; 0x1af
 8000616:	60e3      	str	r3, [r4, #12]

	HAL_TIM_Base_Init(&HTIM7); //Call the Base_init function
 8000618:	4620      	mov	r0, r4
 800061a:	f001 f83f 	bl	800169c <HAL_TIM_Base_Init>

	HAL_TIM_Base_Start_IT(&HTIM7); //Start timer 7 in Interrupt Mode
 800061e:	4620      	mov	r0, r4
 8000620:	f000 fece 	bl	80013c0 <HAL_TIM_Base_Start_IT>
}
 8000624:	b002      	add	sp, #8
 8000626:	bd10      	pop	{r4, pc}
 8000628:	40023800 	.word	0x40023800
 800062c:	20000290 	.word	0x20000290
 8000630:	40001400 	.word	0x40001400

08000634 <main>:
int main() {
 8000634:	b508      	push	{r3, lr}
	Sys_Init();
 8000636:	f000 f8af 	bl	8000798 <Sys_Init>
    HAL_Init(); //Initialize HAL
 800063a:	f000 f9b3 	bl	80009a4 <HAL_Init>
	Init_Timer(); //Initialize Timer 7
 800063e:	f7ff ffd3 	bl	80005e8 <Init_Timer>
	time_elapsed = 0; //Clear Time
 8000642:	4b03      	ldr	r3, [pc, #12]	; (8000650 <main+0x1c>)
 8000644:	2000      	movs	r0, #0
 8000646:	2100      	movs	r1, #0
 8000648:	e9c3 0100 	strd	r0, r1, [r3]
	while (1) {
 800064c:	e7fe      	b.n	800064c <main+0x18>
 800064e:	bf00      	nop
 8000650:	20000208 	.word	0x20000208

08000654 <TIM7_IRQHandler>:


//HAL - GPIO/EXTI Handler
void TIM7_IRQHandler(TIM_HandleTypeDef *htim) {
 8000654:	b508      	push	{r3, lr}
	HAL_TIM_IRQHandler(&HTIM7); //Pass a reference to the structure for which Timer
 8000656:	4802      	ldr	r0, [pc, #8]	; (8000660 <TIM7_IRQHandler+0xc>)
 8000658:	f000 fecc 	bl	80013f4 <HAL_TIM_IRQHandler>
}
 800065c:	bd08      	pop	{r3, pc}
 800065e:	bf00      	nop
 8000660:	20000290 	.word	0x20000290
 8000664:	00000000 	.word	0x00000000

08000668 <HAL_TIM_PeriodElapsedCallback>:

//HAL - Callback Function
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000668:	b508      	push	{r3, lr}
	if (htim->Instance == TIM7){ //Test if the Timer Interrupt was trigger by Timer 7
 800066a:	6802      	ldr	r2, [r0, #0]
 800066c:	4b0c      	ldr	r3, [pc, #48]	; (80006a0 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800066e:	429a      	cmp	r2, r3
 8000670:	d000      	beq.n	8000674 <HAL_TIM_PeriodElapsedCallback+0xc>
		time_elapsed += 0.1; //A tenth of a second has passed
		printf("\033[2J\033[HTime Elapsed: %.1f seconds\r\n", time_elapsed); //Display Time
		//Formatted text is to clear screen and return to home position
	}
}
 8000672:	bd08      	pop	{r3, pc}
		time_elapsed += 0.1; //A tenth of a second has passed
 8000674:	4b0b      	ldr	r3, [pc, #44]	; (80006a4 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000676:	ed93 7b00 	vldr	d7, [r3]
 800067a:	ed9f 6b07 	vldr	d6, [pc, #28]	; 8000698 <HAL_TIM_PeriodElapsedCallback+0x30>
 800067e:	ee37 7b06 	vadd.f64	d7, d7, d6
 8000682:	ed83 7b00 	vstr	d7, [r3]
		printf("\033[2J\033[HTime Elapsed: %.1f seconds\r\n", time_elapsed); //Display Time
 8000686:	ec53 2b17 	vmov	r2, r3, d7
 800068a:	4807      	ldr	r0, [pc, #28]	; (80006a8 <HAL_TIM_PeriodElapsedCallback+0x40>)
 800068c:	f002 f87e 	bl	800278c <iprintf>
}
 8000690:	e7ef      	b.n	8000672 <HAL_TIM_PeriodElapsedCallback+0xa>
 8000692:	bf00      	nop
 8000694:	f3af 8000 	nop.w
 8000698:	9999999a 	.word	0x9999999a
 800069c:	3fb99999 	.word	0x3fb99999
 80006a0:	40001400 	.word	0x40001400
 80006a4:	20000208 	.word	0x20000208
 80006a8:	08004868 	.word	0x08004868

080006ac <HAL_TIMEx_BreakCallback>:

//These functions need to be included in name but don't need to be implemented
void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim){};
 80006ac:	4770      	bx	lr

080006ae <HAL_TIMEx_CommutCallback>:
void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim){};
 80006ae:	4770      	bx	lr

080006b0 <SystemClock_Config>:
  *            Main regulator output voltage  = Scale1 mode
  *            Flash Latency(WS)              = 7
  * @param  None
  * @retval None
  */
void SystemClock_Config(void) {
 80006b0:	b500      	push	{lr}
 80006b2:	b093      	sub	sp, #76	; 0x4c
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;
  HAL_StatusTypeDef ret = HAL_OK;

  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006b4:	2301      	movs	r3, #1
 80006b6:	9300      	str	r3, [sp, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006b8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80006bc:	9301      	str	r3, [sp, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006be:	2302      	movs	r3, #2
 80006c0:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006c2:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80006c6:	9207      	str	r2, [sp, #28]
  RCC_OscInitStruct.PLL.PLLM = 25;
 80006c8:	2219      	movs	r2, #25
 80006ca:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.PLL.PLLN = 432;
 80006cc:	f44f 72d8 	mov.w	r2, #432	; 0x1b0
 80006d0:	9209      	str	r2, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006d2:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLQ = 9;
 80006d4:	2309      	movs	r3, #9
 80006d6:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLR = 7;
 80006d8:	2307      	movs	r3, #7
 80006da:	930c      	str	r3, [sp, #48]	; 0x30

  ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80006dc:	4668      	mov	r0, sp
 80006de:	f000 fb1f 	bl	8000d20 <HAL_RCC_OscConfig>
  if(ret != HAL_OK) {
 80006e2:	b100      	cbz	r0, 80006e6 <SystemClock_Config+0x36>
    while(1) { ; }
 80006e4:	e7fe      	b.n	80006e4 <SystemClock_Config+0x34>
  }

  /* Activate the OverDrive to reach the 216 MHz Frequency */
  ret = HAL_PWREx_EnableOverDrive();
 80006e6:	f000 fadd 	bl	8000ca4 <HAL_PWREx_EnableOverDrive>
  if(ret != HAL_OK) {
 80006ea:	b100      	cbz	r0, 80006ee <SystemClock_Config+0x3e>
    while(1) { ; }
 80006ec:	e7fe      	b.n	80006ec <SystemClock_Config+0x3c>
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 80006ee:	230f      	movs	r3, #15
 80006f0:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006f2:	2302      	movs	r3, #2
 80006f4:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006f6:	2300      	movs	r3, #0
 80006f8:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006fa:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80006fe:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000700:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000704:	9311      	str	r3, [sp, #68]	; 0x44

  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7);
 8000706:	2107      	movs	r1, #7
 8000708:	a80d      	add	r0, sp, #52	; 0x34
 800070a:	f000 fd7b 	bl	8001204 <HAL_RCC_ClockConfig>
  if(ret != HAL_OK) {
 800070e:	b100      	cbz	r0, 8000712 <SystemClock_Config+0x62>
    while(1) { ; }
 8000710:	e7fe      	b.n	8000710 <SystemClock_Config+0x60>
  }
}
 8000712:	b013      	add	sp, #76	; 0x4c
 8000714:	f85d fb04 	ldr.w	pc, [sp], #4

08000718 <CPU_CACHE_Enable>:

// Enables CPU Instruction and Data Caches
void CPU_CACHE_Enable(void) {
 8000718:	b410      	push	{r4}
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800071a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800071e:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000722:	4b1c      	ldr	r3, [pc, #112]	; (8000794 <CPU_CACHE_Enable+0x7c>)
 8000724:	2100      	movs	r1, #0
 8000726:	f8c3 1250 	str.w	r1, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800072a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800072e:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000732:	695a      	ldr	r2, [r3, #20]
 8000734:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000738:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800073a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800073e:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8000742:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000746:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 800074a:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800074e:	f3c0 324e 	ubfx	r2, r0, #13, #15
 8000752:	e000      	b.n	8000756 <CPU_CACHE_Enable+0x3e>
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
    } while(sets-- != 0U);
 8000754:	461a      	mov	r2, r3
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000756:	f3c0 01c9 	ubfx	r1, r0, #3, #10
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800075a:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 800075e:	ea03 1342 	and.w	r3, r3, r2, lsl #5
 8000762:	ea43 7381 	orr.w	r3, r3, r1, lsl #30
 8000766:	4c0b      	ldr	r4, [pc, #44]	; (8000794 <CPU_CACHE_Enable+0x7c>)
 8000768:	f8c4 3260 	str.w	r3, [r4, #608]	; 0x260
      } while (ways-- != 0U);
 800076c:	460b      	mov	r3, r1
 800076e:	3901      	subs	r1, #1
 8000770:	2b00      	cmp	r3, #0
 8000772:	d1f2      	bne.n	800075a <CPU_CACHE_Enable+0x42>
    } while(sets-- != 0U);
 8000774:	1e53      	subs	r3, r2, #1
 8000776:	2a00      	cmp	r2, #0
 8000778:	d1ec      	bne.n	8000754 <CPU_CACHE_Enable+0x3c>
 800077a:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800077e:	6963      	ldr	r3, [r4, #20]
 8000780:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000784:	6163      	str	r3, [r4, #20]
 8000786:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800078a:	f3bf 8f6f 	isb	sy
  /* Enable I-Cache */
  SCB_EnableICache();

  /* Enable D-Cache */
  SCB_EnableDCache();
}
 800078e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000792:	4770      	bx	lr
 8000794:	e000ed00 	.word	0xe000ed00

08000798 <Sys_Init>:

// Unified System Initialization (equivalent of current MPS Sys_Init())
void Sys_Init(void) {
 8000798:	b508      	push	{r3, lr}
	//Initialize the system
	CPU_CACHE_Enable();		// Enable CPU Caching
 800079a:	f7ff ffbd 	bl	8000718 <CPU_CACHE_Enable>
	HAL_Init();				// Initialize HAL
 800079e:	f000 f901 	bl	80009a4 <HAL_Init>
	SystemClock_Config(); 	// Configure the system clock to 216 MHz
 80007a2:	f7ff ff85 	bl	80006b0 <SystemClock_Config>
		- Stop Bit = No Stop bits
		- Parity = None
		- BaudRate = 115200 baud
		- Hardware flow control disabled (RTS and CTS signals)
	*/
	initUart(&USB_UART, 115200, USART1);
 80007a6:	4a03      	ldr	r2, [pc, #12]	; (80007b4 <Sys_Init+0x1c>)
 80007a8:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 80007ac:	4802      	ldr	r0, [pc, #8]	; (80007b8 <Sys_Init+0x20>)
 80007ae:	f000 f873 	bl	8000898 <initUart>
}
 80007b2:	bd08      	pop	{r3, pc}
 80007b4:	40011000 	.word	0x40011000
 80007b8:	20000210 	.word	0x20000210

080007bc <SysTick_Handler>:

// This function is what makes everything work
// Don't touch it...
// (Increments the system clock)
void SysTick_Handler(void) {
 80007bc:	b508      	push	{r3, lr}
  HAL_IncTick();
 80007be:	f000 f907 	bl	80009d0 <HAL_IncTick>
}
 80007c2:	bd08      	pop	{r3, pc}

080007c4 <HAL_UART_MspInit>:
#include "uart.h"

// Initialize Hardware Resources
// Peripheral's clock enable
// Peripheral's GPIO Configuration
void HAL_UART_MspInit(UART_HandleTypeDef *huart){
 80007c4:	b530      	push	{r4, r5, lr}
 80007c6:	b08b      	sub	sp, #44	; 0x2c
	GPIO_InitTypeDef  GPIO_InitStruct;

	if (huart->Instance == USART1) {
 80007c8:	6803      	ldr	r3, [r0, #0]
 80007ca:	4a2e      	ldr	r2, [pc, #184]	; (8000884 <HAL_UART_MspInit+0xc0>)
 80007cc:	4293      	cmp	r3, r2
 80007ce:	d004      	beq.n	80007da <HAL_UART_MspInit+0x16>
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); //RX Config

		// Enable UART Clocking
		__USART1_CLK_ENABLE();

	} else if (huart->Instance == USART6) {
 80007d0:	4a2d      	ldr	r2, [pc, #180]	; (8000888 <HAL_UART_MspInit+0xc4>)
 80007d2:	4293      	cmp	r3, r2
 80007d4:	d02c      	beq.n	8000830 <HAL_UART_MspInit+0x6c>

		// Enable UART Clocking
		__USART6_CLK_ENABLE();

	}
}
 80007d6:	b00b      	add	sp, #44	; 0x2c
 80007d8:	bd30      	pop	{r4, r5, pc}
		__GPIOA_CLK_ENABLE();
 80007da:	4c2c      	ldr	r4, [pc, #176]	; (800088c <HAL_UART_MspInit+0xc8>)
 80007dc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80007de:	f043 0301 	orr.w	r3, r3, #1
 80007e2:	6323      	str	r3, [r4, #48]	; 0x30
 80007e4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80007e6:	f003 0301 	and.w	r3, r3, #1
 80007ea:	9301      	str	r3, [sp, #4]
 80007ec:	9b01      	ldr	r3, [sp, #4]
		GPIO_InitStruct.Pin       = GPIO_PIN_9;
 80007ee:	f44f 7300 	mov.w	r3, #512	; 0x200
 80007f2:	9305      	str	r3, [sp, #20]
		GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 80007f4:	2302      	movs	r3, #2
 80007f6:	9306      	str	r3, [sp, #24]
		GPIO_InitStruct.Pull      = GPIO_PULLUP;
 80007f8:	2301      	movs	r3, #1
 80007fa:	9307      	str	r3, [sp, #28]
		GPIO_InitStruct.Speed     = GPIO_SPEED_HIGH;
 80007fc:	2303      	movs	r3, #3
 80007fe:	9308      	str	r3, [sp, #32]
		GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000800:	2307      	movs	r3, #7
 8000802:	9309      	str	r3, [sp, #36]	; 0x24
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); //TX Config
 8000804:	4d22      	ldr	r5, [pc, #136]	; (8000890 <HAL_UART_MspInit+0xcc>)
 8000806:	a905      	add	r1, sp, #20
 8000808:	4628      	mov	r0, r5
 800080a:	f000 f95b 	bl	8000ac4 <HAL_GPIO_Init>
		GPIO_InitStruct.Pin = GPIO_PIN_10;
 800080e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000812:	9305      	str	r3, [sp, #20]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); //RX Config
 8000814:	a905      	add	r1, sp, #20
 8000816:	4628      	mov	r0, r5
 8000818:	f000 f954 	bl	8000ac4 <HAL_GPIO_Init>
		__USART1_CLK_ENABLE();
 800081c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800081e:	f043 0310 	orr.w	r3, r3, #16
 8000822:	6463      	str	r3, [r4, #68]	; 0x44
 8000824:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000826:	f003 0310 	and.w	r3, r3, #16
 800082a:	9302      	str	r3, [sp, #8]
 800082c:	9b02      	ldr	r3, [sp, #8]
 800082e:	e7d2      	b.n	80007d6 <HAL_UART_MspInit+0x12>
		__GPIOC_CLK_ENABLE();
 8000830:	4c16      	ldr	r4, [pc, #88]	; (800088c <HAL_UART_MspInit+0xc8>)
 8000832:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000834:	f043 0304 	orr.w	r3, r3, #4
 8000838:	6323      	str	r3, [r4, #48]	; 0x30
 800083a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800083c:	f003 0304 	and.w	r3, r3, #4
 8000840:	9303      	str	r3, [sp, #12]
 8000842:	9b03      	ldr	r3, [sp, #12]
		GPIO_InitStruct.Pin       = GPIO_PIN_6;
 8000844:	2340      	movs	r3, #64	; 0x40
 8000846:	9305      	str	r3, [sp, #20]
		GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8000848:	2302      	movs	r3, #2
 800084a:	9306      	str	r3, [sp, #24]
		GPIO_InitStruct.Pull      = GPIO_PULLUP;
 800084c:	2301      	movs	r3, #1
 800084e:	9307      	str	r3, [sp, #28]
		GPIO_InitStruct.Speed     = GPIO_SPEED_HIGH;
 8000850:	2303      	movs	r3, #3
 8000852:	9308      	str	r3, [sp, #32]
		GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8000854:	2308      	movs	r3, #8
 8000856:	9309      	str	r3, [sp, #36]	; 0x24
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct); //TX Config
 8000858:	4d0e      	ldr	r5, [pc, #56]	; (8000894 <HAL_UART_MspInit+0xd0>)
 800085a:	a905      	add	r1, sp, #20
 800085c:	4628      	mov	r0, r5
 800085e:	f000 f931 	bl	8000ac4 <HAL_GPIO_Init>
		GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000862:	2380      	movs	r3, #128	; 0x80
 8000864:	9305      	str	r3, [sp, #20]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct); //RX Config
 8000866:	a905      	add	r1, sp, #20
 8000868:	4628      	mov	r0, r5
 800086a:	f000 f92b 	bl	8000ac4 <HAL_GPIO_Init>
		__USART6_CLK_ENABLE();
 800086e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000870:	f043 0320 	orr.w	r3, r3, #32
 8000874:	6463      	str	r3, [r4, #68]	; 0x44
 8000876:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000878:	f003 0320 	and.w	r3, r3, #32
 800087c:	9304      	str	r3, [sp, #16]
 800087e:	9b04      	ldr	r3, [sp, #16]
}
 8000880:	e7a9      	b.n	80007d6 <HAL_UART_MspInit+0x12>
 8000882:	bf00      	nop
 8000884:	40011000 	.word	0x40011000
 8000888:	40011400 	.word	0x40011400
 800088c:	40023800 	.word	0x40023800
 8000890:	40020000 	.word	0x40020000
 8000894:	40020800 	.word	0x40020800

08000898 <initUart>:

//UART Initialization
void initUart(UART_HandleTypeDef* Uhand, uint32_t Baud, USART_TypeDef* Tgt) {
 8000898:	b508      	push	{r3, lr}
	Uhand->Instance        = Tgt;
 800089a:	6002      	str	r2, [r0, #0]

	Uhand->Init.BaudRate   = Baud;
 800089c:	6041      	str	r1, [r0, #4]
	Uhand->Init.WordLength = UART_WORDLENGTH_8B;
 800089e:	2200      	movs	r2, #0
 80008a0:	6082      	str	r2, [r0, #8]
	Uhand->Init.StopBits   = UART_STOPBITS_1;
 80008a2:	60c2      	str	r2, [r0, #12]
	Uhand->Init.Parity     = UART_PARITY_NONE;
 80008a4:	6102      	str	r2, [r0, #16]
	Uhand->Init.Mode       = UART_MODE_TX_RX;
 80008a6:	210c      	movs	r1, #12
 80008a8:	6141      	str	r1, [r0, #20]
	Uhand->Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 80008aa:	6182      	str	r2, [r0, #24]

	HAL_UART_Init(Uhand);
 80008ac:	f001 face 	bl	8001e4c <HAL_UART_Init>
}
 80008b0:	bd08      	pop	{r3, pc}
	...

080008b4 <_write>:

============================================================================= */


// Make printf(), putchar(), etc. default to work over USB UART
int _write(int file, char *ptr, int len) {
 80008b4:	b510      	push	{r4, lr}
 80008b6:	4614      	mov	r4, r2
	HAL_UART_Transmit(&USB_UART, (uint8_t*) ptr, len, 1000);
 80008b8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008bc:	b292      	uxth	r2, r2
 80008be:	4802      	ldr	r0, [pc, #8]	; (80008c8 <_write+0x14>)
 80008c0:	f001 f98e 	bl	8001be0 <HAL_UART_Transmit>
	return len;
}
 80008c4:	4620      	mov	r0, r4
 80008c6:	bd10      	pop	{r4, pc}
 80008c8:	20000210 	.word	0x20000210

080008cc <_read>:

// Make scanf(), getchar(), etc. default to work over USB UART
int _read(int file, char *ptr, int len) {
 80008cc:	b508      	push	{r3, lr}
	*ptr = 0x00; // Clear the character buffer because scanf() is finicky
 80008ce:	2200      	movs	r2, #0
 80008d0:	700a      	strb	r2, [r1, #0]
	len = 1; // Again because of scanf's finickiness, len must = 1
	HAL_UART_Receive(&USB_UART, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 80008d2:	f04f 33ff 	mov.w	r3, #4294967295
 80008d6:	2201      	movs	r2, #1
 80008d8:	4802      	ldr	r0, [pc, #8]	; (80008e4 <_read+0x18>)
 80008da:	f001 f9ee 	bl	8001cba <HAL_UART_Receive>
	return len;
}
 80008de:	2001      	movs	r0, #1
 80008e0:	bd08      	pop	{r3, pc}
 80008e2:	bf00      	nop
 80008e4:	20000210 	.word	0x20000210

080008e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80008e8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000920 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80008ec:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80008ee:	e003      	b.n	80008f8 <LoopCopyDataInit>

080008f0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80008f0:	4b0c      	ldr	r3, [pc, #48]	; (8000924 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80008f2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80008f4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80008f6:	3104      	adds	r1, #4

080008f8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80008f8:	480b      	ldr	r0, [pc, #44]	; (8000928 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80008fa:	4b0c      	ldr	r3, [pc, #48]	; (800092c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80008fc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80008fe:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000900:	d3f6      	bcc.n	80008f0 <CopyDataInit>
  ldr  r2, =_sbss
 8000902:	4a0b      	ldr	r2, [pc, #44]	; (8000930 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000904:	e002      	b.n	800090c <LoopFillZerobss>

08000906 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000906:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000908:	f842 3b04 	str.w	r3, [r2], #4

0800090c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800090c:	4b09      	ldr	r3, [pc, #36]	; (8000934 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800090e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000910:	d3f9      	bcc.n	8000906 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000912:	f000 f813 	bl	800093c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000916:	f001 facb 	bl	8001eb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800091a:	f7ff fe8b 	bl	8000634 <main>
  bx  lr    
 800091e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000920:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8000924:	08004c7c 	.word	0x08004c7c
  ldr  r0, =_sdata
 8000928:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800092c:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 8000930:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 8000934:	200002e4 	.word	0x200002e4

08000938 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000938:	e7fe      	b.n	8000938 <ADC_IRQHandler>
	...

0800093c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800093c:	4b05      	ldr	r3, [pc, #20]	; (8000954 <SystemInit+0x18>)
 800093e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8000942:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8000946:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800094a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800094e:	609a      	str	r2, [r3, #8]
#endif
}
 8000950:	4770      	bx	lr
 8000952:	bf00      	nop
 8000954:	e000ed00 	.word	0xe000ed00

08000958 <HAL_MspInit>:
__weak void HAL_MspInit(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8000958:	4770      	bx	lr
	...

0800095c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800095c:	b510      	push	{r4, lr}
 800095e:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000960:	4b0e      	ldr	r3, [pc, #56]	; (800099c <HAL_InitTick+0x40>)
 8000962:	7818      	ldrb	r0, [r3, #0]
 8000964:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000968:	fbb3 f3f0 	udiv	r3, r3, r0
 800096c:	4a0c      	ldr	r2, [pc, #48]	; (80009a0 <HAL_InitTick+0x44>)
 800096e:	6810      	ldr	r0, [r2, #0]
 8000970:	fbb0 f0f3 	udiv	r0, r0, r3
 8000974:	f000 f890 	bl	8000a98 <HAL_SYSTICK_Config>
 8000978:	b968      	cbnz	r0, 8000996 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800097a:	2c0f      	cmp	r4, #15
 800097c:	d901      	bls.n	8000982 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 800097e:	2001      	movs	r0, #1
 8000980:	e00a      	b.n	8000998 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000982:	2200      	movs	r2, #0
 8000984:	4621      	mov	r1, r4
 8000986:	f04f 30ff 	mov.w	r0, #4294967295
 800098a:	f000 f845 	bl	8000a18 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800098e:	4b03      	ldr	r3, [pc, #12]	; (800099c <HAL_InitTick+0x40>)
 8000990:	605c      	str	r4, [r3, #4]
  }

  /* Return function status */
  return HAL_OK;
 8000992:	2000      	movs	r0, #0
 8000994:	e000      	b.n	8000998 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8000996:	2001      	movs	r0, #1
}
 8000998:	bd10      	pop	{r4, pc}
 800099a:	bf00      	nop
 800099c:	20000004 	.word	0x20000004
 80009a0:	20000000 	.word	0x20000000

080009a4 <HAL_Init>:
{
 80009a4:	b508      	push	{r3, lr}
   __HAL_FLASH_ART_ENABLE();
 80009a6:	4b09      	ldr	r3, [pc, #36]	; (80009cc <HAL_Init+0x28>)
 80009a8:	681a      	ldr	r2, [r3, #0]
 80009aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80009ae:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009b0:	681a      	ldr	r2, [r3, #0]
 80009b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80009b6:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009b8:	2003      	movs	r0, #3
 80009ba:	f000 f81b 	bl	80009f4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80009be:	200f      	movs	r0, #15
 80009c0:	f7ff ffcc 	bl	800095c <HAL_InitTick>
  HAL_MspInit();
 80009c4:	f7ff ffc8 	bl	8000958 <HAL_MspInit>
}
 80009c8:	2000      	movs	r0, #0
 80009ca:	bd08      	pop	{r3, pc}
 80009cc:	40023c00 	.word	0x40023c00

080009d0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80009d0:	4a03      	ldr	r2, [pc, #12]	; (80009e0 <HAL_IncTick+0x10>)
 80009d2:	6811      	ldr	r1, [r2, #0]
 80009d4:	4b03      	ldr	r3, [pc, #12]	; (80009e4 <HAL_IncTick+0x14>)
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	440b      	add	r3, r1
 80009da:	6013      	str	r3, [r2, #0]
}
 80009dc:	4770      	bx	lr
 80009de:	bf00      	nop
 80009e0:	200002d0 	.word	0x200002d0
 80009e4:	20000004 	.word	0x20000004

080009e8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80009e8:	4b01      	ldr	r3, [pc, #4]	; (80009f0 <HAL_GetTick+0x8>)
 80009ea:	6818      	ldr	r0, [r3, #0]
}
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop
 80009f0:	200002d0 	.word	0x200002d0

080009f4 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009f4:	4906      	ldr	r1, [pc, #24]	; (8000a10 <HAL_NVIC_SetPriorityGrouping+0x1c>)
 80009f6:	68cb      	ldr	r3, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009f8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80009fc:	041b      	lsls	r3, r3, #16
 80009fe:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a00:	0200      	lsls	r0, r0, #8
 8000a02:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a06:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8000a08:	4a02      	ldr	r2, [pc, #8]	; (8000a14 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000a0a:	431a      	orrs	r2, r3
  SCB->AIRCR =  reg_value;
 8000a0c:	60ca      	str	r2, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000a0e:	4770      	bx	lr
 8000a10:	e000ed00 	.word	0xe000ed00
 8000a14:	05fa0000 	.word	0x05fa0000

08000a18 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a18:	b430      	push	{r4, r5}
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a1a:	4b15      	ldr	r3, [pc, #84]	; (8000a70 <HAL_NVIC_SetPriority+0x58>)
 8000a1c:	68db      	ldr	r3, [r3, #12]
 8000a1e:	f3c3 2302 	ubfx	r3, r3, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a22:	f1c3 0407 	rsb	r4, r3, #7
 8000a26:	2c04      	cmp	r4, #4
 8000a28:	bf28      	it	cs
 8000a2a:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a2c:	1d1d      	adds	r5, r3, #4
 8000a2e:	2d06      	cmp	r5, #6
 8000a30:	d914      	bls.n	8000a5c <HAL_NVIC_SetPriority+0x44>
 8000a32:	3b03      	subs	r3, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a34:	f04f 35ff 	mov.w	r5, #4294967295
 8000a38:	fa05 f404 	lsl.w	r4, r5, r4
 8000a3c:	ea21 0104 	bic.w	r1, r1, r4
 8000a40:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a42:	fa05 f303 	lsl.w	r3, r5, r3
 8000a46:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a4a:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8000a4c:	2800      	cmp	r0, #0
 8000a4e:	db07      	blt.n	8000a60 <HAL_NVIC_SetPriority+0x48>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a50:	0109      	lsls	r1, r1, #4
 8000a52:	b2c9      	uxtb	r1, r1
 8000a54:	4b07      	ldr	r3, [pc, #28]	; (8000a74 <HAL_NVIC_SetPriority+0x5c>)
 8000a56:	5419      	strb	r1, [r3, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000a58:	bc30      	pop	{r4, r5}
 8000a5a:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	e7e9      	b.n	8000a34 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a60:	f000 000f 	and.w	r0, r0, #15
 8000a64:	0109      	lsls	r1, r1, #4
 8000a66:	b2c9      	uxtb	r1, r1
 8000a68:	4b03      	ldr	r3, [pc, #12]	; (8000a78 <HAL_NVIC_SetPriority+0x60>)
 8000a6a:	5419      	strb	r1, [r3, r0]
 8000a6c:	e7f4      	b.n	8000a58 <HAL_NVIC_SetPriority+0x40>
 8000a6e:	bf00      	nop
 8000a70:	e000ed00 	.word	0xe000ed00
 8000a74:	e000e400 	.word	0xe000e400
 8000a78:	e000ed14 	.word	0xe000ed14

08000a7c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000a7c:	2800      	cmp	r0, #0
 8000a7e:	db07      	blt.n	8000a90 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a80:	f000 021f 	and.w	r2, r0, #31
 8000a84:	0940      	lsrs	r0, r0, #5
 8000a86:	2301      	movs	r3, #1
 8000a88:	4093      	lsls	r3, r2
 8000a8a:	4a02      	ldr	r2, [pc, #8]	; (8000a94 <HAL_NVIC_EnableIRQ+0x18>)
 8000a8c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop
 8000a94:	e000e100 	.word	0xe000e100

08000a98 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a98:	3801      	subs	r0, #1
 8000a9a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000a9e:	d20a      	bcs.n	8000ab6 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000aa0:	4b06      	ldr	r3, [pc, #24]	; (8000abc <HAL_SYSTICK_Config+0x24>)
 8000aa2:	6058      	str	r0, [r3, #4]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aa4:	4a06      	ldr	r2, [pc, #24]	; (8000ac0 <HAL_SYSTICK_Config+0x28>)
 8000aa6:	21f0      	movs	r1, #240	; 0xf0
 8000aa8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000aac:	2000      	movs	r0, #0
 8000aae:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ab0:	2207      	movs	r2, #7
 8000ab2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ab4:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000ab6:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop
 8000abc:	e000e010 	.word	0xe000e010
 8000ac0:	e000ed00 	.word	0xe000ed00

08000ac4 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	2b0f      	cmp	r3, #15
 8000ac8:	f200 80e3 	bhi.w	8000c92 <HAL_GPIO_Init+0x1ce>
{
 8000acc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ace:	b083      	sub	sp, #12
 8000ad0:	e039      	b.n	8000b46 <HAL_GPIO_Init+0x82>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000ad2:	2209      	movs	r2, #9
 8000ad4:	e000      	b.n	8000ad8 <HAL_GPIO_Init+0x14>
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	40b2      	lsls	r2, r6
 8000ada:	433a      	orrs	r2, r7
        SYSCFG->EXTICR[position >> 2] = temp;
 8000adc:	3402      	adds	r4, #2
 8000ade:	4e6d      	ldr	r6, [pc, #436]	; (8000c94 <HAL_GPIO_Init+0x1d0>)
 8000ae0:	f846 2024 	str.w	r2, [r6, r4, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000ae4:	4a6c      	ldr	r2, [pc, #432]	; (8000c98 <HAL_GPIO_Init+0x1d4>)
 8000ae6:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000ae8:	43ea      	mvns	r2, r5
 8000aea:	ea24 0605 	bic.w	r6, r4, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000aee:	684f      	ldr	r7, [r1, #4]
 8000af0:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8000af4:	d001      	beq.n	8000afa <HAL_GPIO_Init+0x36>
        {
          temp |= iocurrent;
 8000af6:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->IMR = temp;
 8000afa:	4c67      	ldr	r4, [pc, #412]	; (8000c98 <HAL_GPIO_Init+0x1d4>)
 8000afc:	6026      	str	r6, [r4, #0]

        temp = EXTI->EMR;
 8000afe:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 8000b00:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b04:	684f      	ldr	r7, [r1, #4]
 8000b06:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8000b0a:	d001      	beq.n	8000b10 <HAL_GPIO_Init+0x4c>
        {
          temp |= iocurrent;
 8000b0c:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->EMR = temp;
 8000b10:	4c61      	ldr	r4, [pc, #388]	; (8000c98 <HAL_GPIO_Init+0x1d4>)
 8000b12:	6066      	str	r6, [r4, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b14:	68a4      	ldr	r4, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
 8000b16:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b1a:	684f      	ldr	r7, [r1, #4]
 8000b1c:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8000b20:	d001      	beq.n	8000b26 <HAL_GPIO_Init+0x62>
        {
          temp |= iocurrent;
 8000b22:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->RTSR = temp;
 8000b26:	4c5c      	ldr	r4, [pc, #368]	; (8000c98 <HAL_GPIO_Init+0x1d4>)
 8000b28:	60a6      	str	r6, [r4, #8]

        temp = EXTI->FTSR;
 8000b2a:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 8000b2c:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b2e:	684e      	ldr	r6, [r1, #4]
 8000b30:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8000b34:	d001      	beq.n	8000b3a <HAL_GPIO_Init+0x76>
        {
          temp |= iocurrent;
 8000b36:	ea45 0204 	orr.w	r2, r5, r4
        }
        EXTI->FTSR = temp;
 8000b3a:	4c57      	ldr	r4, [pc, #348]	; (8000c98 <HAL_GPIO_Init+0x1d4>)
 8000b3c:	60e2      	str	r2, [r4, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8000b3e:	3301      	adds	r3, #1
 8000b40:	2b0f      	cmp	r3, #15
 8000b42:	f200 80a4 	bhi.w	8000c8e <HAL_GPIO_Init+0x1ca>
    ioposition = ((uint32_t)0x01) << position;
 8000b46:	2201      	movs	r2, #1
 8000b48:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000b4a:	680c      	ldr	r4, [r1, #0]
 8000b4c:	ea04 0502 	and.w	r5, r4, r2
    if(iocurrent == ioposition)
 8000b50:	ea32 0404 	bics.w	r4, r2, r4
 8000b54:	d1f3      	bne.n	8000b3e <HAL_GPIO_Init+0x7a>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b56:	684c      	ldr	r4, [r1, #4]
 8000b58:	1e66      	subs	r6, r4, #1
 8000b5a:	2c11      	cmp	r4, #17
 8000b5c:	bf18      	it	ne
 8000b5e:	2e01      	cmpne	r6, #1
 8000b60:	d901      	bls.n	8000b66 <HAL_GPIO_Init+0xa2>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b62:	2c12      	cmp	r4, #18
 8000b64:	d112      	bne.n	8000b8c <HAL_GPIO_Init+0xc8>
        temp = GPIOx->OSPEEDR; 
 8000b66:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000b68:	005f      	lsls	r7, r3, #1
 8000b6a:	2403      	movs	r4, #3
 8000b6c:	40bc      	lsls	r4, r7
 8000b6e:	ea26 0604 	bic.w	r6, r6, r4
        temp |= (GPIO_Init->Speed << (position * 2));
 8000b72:	68cc      	ldr	r4, [r1, #12]
 8000b74:	40bc      	lsls	r4, r7
 8000b76:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 8000b78:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8000b7a:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000b7c:	ea26 0602 	bic.w	r6, r6, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8000b80:	684c      	ldr	r4, [r1, #4]
 8000b82:	f3c4 1200 	ubfx	r2, r4, #4, #1
 8000b86:	409a      	lsls	r2, r3
 8000b88:	4332      	orrs	r2, r6
        GPIOx->OTYPER = temp;
 8000b8a:	6042      	str	r2, [r0, #4]
      temp = GPIOx->PUPDR;
 8000b8c:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8000b8e:	005e      	lsls	r6, r3, #1
 8000b90:	2403      	movs	r4, #3
 8000b92:	40b4      	lsls	r4, r6
 8000b94:	43e2      	mvns	r2, r4
 8000b96:	ea27 0704 	bic.w	r7, r7, r4
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8000b9a:	688c      	ldr	r4, [r1, #8]
 8000b9c:	40b4      	lsls	r4, r6
 8000b9e:	433c      	orrs	r4, r7
      GPIOx->PUPDR = temp;
 8000ba0:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ba2:	684c      	ldr	r4, [r1, #4]
 8000ba4:	2c12      	cmp	r4, #18
 8000ba6:	bf18      	it	ne
 8000ba8:	2c02      	cmpne	r4, #2
 8000baa:	d113      	bne.n	8000bd4 <HAL_GPIO_Init+0x110>
        temp = GPIOx->AFR[position >> 3];
 8000bac:	08df      	lsrs	r7, r3, #3
 8000bae:	3708      	adds	r7, #8
 8000bb0:	f850 e027 	ldr.w	lr, [r0, r7, lsl #2]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000bb4:	f003 0407 	and.w	r4, r3, #7
 8000bb8:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8000bbc:	240f      	movs	r4, #15
 8000bbe:	fa04 f40c 	lsl.w	r4, r4, ip
 8000bc2:	ea2e 0e04 	bic.w	lr, lr, r4
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8000bc6:	690c      	ldr	r4, [r1, #16]
 8000bc8:	fa04 f40c 	lsl.w	r4, r4, ip
 8000bcc:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3] = temp;
 8000bd0:	f840 4027 	str.w	r4, [r0, r7, lsl #2]
      temp = GPIOx->MODER;
 8000bd4:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000bd6:	4014      	ands	r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000bd8:	684a      	ldr	r2, [r1, #4]
 8000bda:	f002 0203 	and.w	r2, r2, #3
 8000bde:	40b2      	lsls	r2, r6
 8000be0:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 8000be2:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000be4:	684a      	ldr	r2, [r1, #4]
 8000be6:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 8000bea:	d0a8      	beq.n	8000b3e <HAL_GPIO_Init+0x7a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bec:	4a2b      	ldr	r2, [pc, #172]	; (8000c9c <HAL_GPIO_Init+0x1d8>)
 8000bee:	6c54      	ldr	r4, [r2, #68]	; 0x44
 8000bf0:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8000bf4:	6454      	str	r4, [r2, #68]	; 0x44
 8000bf6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8000bf8:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8000bfc:	9201      	str	r2, [sp, #4]
 8000bfe:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 8000c00:	089c      	lsrs	r4, r3, #2
 8000c02:	1ca6      	adds	r6, r4, #2
 8000c04:	4a23      	ldr	r2, [pc, #140]	; (8000c94 <HAL_GPIO_Init+0x1d0>)
 8000c06:	f852 7026 	ldr.w	r7, [r2, r6, lsl #2]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000c0a:	f003 0203 	and.w	r2, r3, #3
 8000c0e:	0096      	lsls	r6, r2, #2
 8000c10:	220f      	movs	r2, #15
 8000c12:	40b2      	lsls	r2, r6
 8000c14:	ea27 0702 	bic.w	r7, r7, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000c18:	4a21      	ldr	r2, [pc, #132]	; (8000ca0 <HAL_GPIO_Init+0x1dc>)
 8000c1a:	4290      	cmp	r0, r2
 8000c1c:	f43f af5b 	beq.w	8000ad6 <HAL_GPIO_Init+0x12>
 8000c20:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000c24:	4290      	cmp	r0, r2
 8000c26:	d022      	beq.n	8000c6e <HAL_GPIO_Init+0x1aa>
 8000c28:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000c2c:	4290      	cmp	r0, r2
 8000c2e:	d020      	beq.n	8000c72 <HAL_GPIO_Init+0x1ae>
 8000c30:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000c34:	4290      	cmp	r0, r2
 8000c36:	d01e      	beq.n	8000c76 <HAL_GPIO_Init+0x1b2>
 8000c38:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000c3c:	4290      	cmp	r0, r2
 8000c3e:	d01c      	beq.n	8000c7a <HAL_GPIO_Init+0x1b6>
 8000c40:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000c44:	4290      	cmp	r0, r2
 8000c46:	d01a      	beq.n	8000c7e <HAL_GPIO_Init+0x1ba>
 8000c48:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000c4c:	4290      	cmp	r0, r2
 8000c4e:	d018      	beq.n	8000c82 <HAL_GPIO_Init+0x1be>
 8000c50:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000c54:	4290      	cmp	r0, r2
 8000c56:	d016      	beq.n	8000c86 <HAL_GPIO_Init+0x1c2>
 8000c58:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000c5c:	4290      	cmp	r0, r2
 8000c5e:	d014      	beq.n	8000c8a <HAL_GPIO_Init+0x1c6>
 8000c60:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000c64:	4290      	cmp	r0, r2
 8000c66:	f43f af34 	beq.w	8000ad2 <HAL_GPIO_Init+0xe>
 8000c6a:	220a      	movs	r2, #10
 8000c6c:	e734      	b.n	8000ad8 <HAL_GPIO_Init+0x14>
 8000c6e:	2201      	movs	r2, #1
 8000c70:	e732      	b.n	8000ad8 <HAL_GPIO_Init+0x14>
 8000c72:	2202      	movs	r2, #2
 8000c74:	e730      	b.n	8000ad8 <HAL_GPIO_Init+0x14>
 8000c76:	2203      	movs	r2, #3
 8000c78:	e72e      	b.n	8000ad8 <HAL_GPIO_Init+0x14>
 8000c7a:	2204      	movs	r2, #4
 8000c7c:	e72c      	b.n	8000ad8 <HAL_GPIO_Init+0x14>
 8000c7e:	2205      	movs	r2, #5
 8000c80:	e72a      	b.n	8000ad8 <HAL_GPIO_Init+0x14>
 8000c82:	2206      	movs	r2, #6
 8000c84:	e728      	b.n	8000ad8 <HAL_GPIO_Init+0x14>
 8000c86:	2207      	movs	r2, #7
 8000c88:	e726      	b.n	8000ad8 <HAL_GPIO_Init+0x14>
 8000c8a:	2208      	movs	r2, #8
 8000c8c:	e724      	b.n	8000ad8 <HAL_GPIO_Init+0x14>
      }
    }
  }
}
 8000c8e:	b003      	add	sp, #12
 8000c90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c92:	4770      	bx	lr
 8000c94:	40013800 	.word	0x40013800
 8000c98:	40013c00 	.word	0x40013c00
 8000c9c:	40023800 	.word	0x40023800
 8000ca0:	40020000 	.word	0x40020000

08000ca4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8000ca4:	b510      	push	{r4, lr}
 8000ca6:	b082      	sub	sp, #8
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 8000ca8:	4b1b      	ldr	r3, [pc, #108]	; (8000d18 <HAL_PWREx_EnableOverDrive+0x74>)
 8000caa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000cac:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000cb0:	641a      	str	r2, [r3, #64]	; 0x40
 8000cb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cb8:	9301      	str	r3, [sp, #4]
 8000cba:	9b01      	ldr	r3, [sp, #4]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8000cbc:	4a17      	ldr	r2, [pc, #92]	; (8000d1c <HAL_PWREx_EnableOverDrive+0x78>)
 8000cbe:	6813      	ldr	r3, [r2, #0]
 8000cc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000cc4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000cc6:	f7ff fe8f 	bl	80009e8 <HAL_GetTick>
 8000cca:	4604      	mov	r4, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000ccc:	4b13      	ldr	r3, [pc, #76]	; (8000d1c <HAL_PWREx_EnableOverDrive+0x78>)
 8000cce:	685b      	ldr	r3, [r3, #4]
 8000cd0:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8000cd4:	d108      	bne.n	8000ce8 <HAL_PWREx_EnableOverDrive+0x44>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000cd6:	f7ff fe87 	bl	80009e8 <HAL_GetTick>
 8000cda:	1b00      	subs	r0, r0, r4
 8000cdc:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8000ce0:	d9f4      	bls.n	8000ccc <HAL_PWREx_EnableOverDrive+0x28>
    {
      return HAL_TIMEOUT;
 8000ce2:	2003      	movs	r0, #3
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
}
 8000ce4:	b002      	add	sp, #8
 8000ce6:	bd10      	pop	{r4, pc}
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8000ce8:	4a0c      	ldr	r2, [pc, #48]	; (8000d1c <HAL_PWREx_EnableOverDrive+0x78>)
 8000cea:	6813      	ldr	r3, [r2, #0]
 8000cec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000cf0:	6013      	str	r3, [r2, #0]
  tickstart = HAL_GetTick();
 8000cf2:	f7ff fe79 	bl	80009e8 <HAL_GetTick>
 8000cf6:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000cf8:	4b08      	ldr	r3, [pc, #32]	; (8000d1c <HAL_PWREx_EnableOverDrive+0x78>)
 8000cfa:	685b      	ldr	r3, [r3, #4]
 8000cfc:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000d00:	d107      	bne.n	8000d12 <HAL_PWREx_EnableOverDrive+0x6e>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000d02:	f7ff fe71 	bl	80009e8 <HAL_GetTick>
 8000d06:	1b00      	subs	r0, r0, r4
 8000d08:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8000d0c:	d9f4      	bls.n	8000cf8 <HAL_PWREx_EnableOverDrive+0x54>
      return HAL_TIMEOUT;
 8000d0e:	2003      	movs	r0, #3
 8000d10:	e7e8      	b.n	8000ce4 <HAL_PWREx_EnableOverDrive+0x40>
  return HAL_OK;
 8000d12:	2000      	movs	r0, #0
 8000d14:	e7e6      	b.n	8000ce4 <HAL_PWREx_EnableOverDrive+0x40>
 8000d16:	bf00      	nop
 8000d18:	40023800 	.word	0x40023800
 8000d1c:	40007000 	.word	0x40007000

08000d20 <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000d20:	2800      	cmp	r0, #0
 8000d22:	f000 8206 	beq.w	8001132 <HAL_RCC_OscConfig+0x412>
{
 8000d26:	b570      	push	{r4, r5, r6, lr}
 8000d28:	b082      	sub	sp, #8
 8000d2a:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d2c:	6803      	ldr	r3, [r0, #0]
 8000d2e:	f013 0f01 	tst.w	r3, #1
 8000d32:	d029      	beq.n	8000d88 <HAL_RCC_OscConfig+0x68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000d34:	4ba7      	ldr	r3, [pc, #668]	; (8000fd4 <HAL_RCC_OscConfig+0x2b4>)
 8000d36:	689b      	ldr	r3, [r3, #8]
 8000d38:	f003 030c 	and.w	r3, r3, #12
 8000d3c:	2b04      	cmp	r3, #4
 8000d3e:	d01a      	beq.n	8000d76 <HAL_RCC_OscConfig+0x56>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000d40:	4ba4      	ldr	r3, [pc, #656]	; (8000fd4 <HAL_RCC_OscConfig+0x2b4>)
 8000d42:	689b      	ldr	r3, [r3, #8]
 8000d44:	f003 030c 	and.w	r3, r3, #12
 8000d48:	2b08      	cmp	r3, #8
 8000d4a:	d00f      	beq.n	8000d6c <HAL_RCC_OscConfig+0x4c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d4c:	6863      	ldr	r3, [r4, #4]
 8000d4e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d52:	d040      	beq.n	8000dd6 <HAL_RCC_OscConfig+0xb6>
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d154      	bne.n	8000e02 <HAL_RCC_OscConfig+0xe2>
 8000d58:	4b9e      	ldr	r3, [pc, #632]	; (8000fd4 <HAL_RCC_OscConfig+0x2b4>)
 8000d5a:	681a      	ldr	r2, [r3, #0]
 8000d5c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000d60:	601a      	str	r2, [r3, #0]
 8000d62:	681a      	ldr	r2, [r3, #0]
 8000d64:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000d68:	601a      	str	r2, [r3, #0]
 8000d6a:	e039      	b.n	8000de0 <HAL_RCC_OscConfig+0xc0>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000d6c:	4b99      	ldr	r3, [pc, #612]	; (8000fd4 <HAL_RCC_OscConfig+0x2b4>)
 8000d6e:	685b      	ldr	r3, [r3, #4]
 8000d70:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8000d74:	d0ea      	beq.n	8000d4c <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d76:	4b97      	ldr	r3, [pc, #604]	; (8000fd4 <HAL_RCC_OscConfig+0x2b4>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000d7e:	d003      	beq.n	8000d88 <HAL_RCC_OscConfig+0x68>
 8000d80:	6863      	ldr	r3, [r4, #4]
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	f000 81d7 	beq.w	8001136 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d88:	6823      	ldr	r3, [r4, #0]
 8000d8a:	f013 0f02 	tst.w	r3, #2
 8000d8e:	d074      	beq.n	8000e7a <HAL_RCC_OscConfig+0x15a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000d90:	4b90      	ldr	r3, [pc, #576]	; (8000fd4 <HAL_RCC_OscConfig+0x2b4>)
 8000d92:	689b      	ldr	r3, [r3, #8]
 8000d94:	f013 0f0c 	tst.w	r3, #12
 8000d98:	d05e      	beq.n	8000e58 <HAL_RCC_OscConfig+0x138>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000d9a:	4b8e      	ldr	r3, [pc, #568]	; (8000fd4 <HAL_RCC_OscConfig+0x2b4>)
 8000d9c:	689b      	ldr	r3, [r3, #8]
 8000d9e:	f003 030c 	and.w	r3, r3, #12
 8000da2:	2b08      	cmp	r3, #8
 8000da4:	d053      	beq.n	8000e4e <HAL_RCC_OscConfig+0x12e>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8000da6:	68e3      	ldr	r3, [r4, #12]
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	f000 8089 	beq.w	8000ec0 <HAL_RCC_OscConfig+0x1a0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000dae:	4a89      	ldr	r2, [pc, #548]	; (8000fd4 <HAL_RCC_OscConfig+0x2b4>)
 8000db0:	6813      	ldr	r3, [r2, #0]
 8000db2:	f043 0301 	orr.w	r3, r3, #1
 8000db6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000db8:	f7ff fe16 	bl	80009e8 <HAL_GetTick>
 8000dbc:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000dbe:	4b85      	ldr	r3, [pc, #532]	; (8000fd4 <HAL_RCC_OscConfig+0x2b4>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	f013 0f02 	tst.w	r3, #2
 8000dc6:	d172      	bne.n	8000eae <HAL_RCC_OscConfig+0x18e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000dc8:	f7ff fe0e 	bl	80009e8 <HAL_GetTick>
 8000dcc:	1b40      	subs	r0, r0, r5
 8000dce:	2802      	cmp	r0, #2
 8000dd0:	d9f5      	bls.n	8000dbe <HAL_RCC_OscConfig+0x9e>
          {
            return HAL_TIMEOUT;
 8000dd2:	2003      	movs	r0, #3
 8000dd4:	e1b4      	b.n	8001140 <HAL_RCC_OscConfig+0x420>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000dd6:	4a7f      	ldr	r2, [pc, #508]	; (8000fd4 <HAL_RCC_OscConfig+0x2b4>)
 8000dd8:	6813      	ldr	r3, [r2, #0]
 8000dda:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000dde:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000de0:	6863      	ldr	r3, [r4, #4]
 8000de2:	b32b      	cbz	r3, 8000e30 <HAL_RCC_OscConfig+0x110>
        tickstart = HAL_GetTick();
 8000de4:	f7ff fe00 	bl	80009e8 <HAL_GetTick>
 8000de8:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dea:	4b7a      	ldr	r3, [pc, #488]	; (8000fd4 <HAL_RCC_OscConfig+0x2b4>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000df2:	d1c9      	bne.n	8000d88 <HAL_RCC_OscConfig+0x68>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000df4:	f7ff fdf8 	bl	80009e8 <HAL_GetTick>
 8000df8:	1b40      	subs	r0, r0, r5
 8000dfa:	2864      	cmp	r0, #100	; 0x64
 8000dfc:	d9f5      	bls.n	8000dea <HAL_RCC_OscConfig+0xca>
            return HAL_TIMEOUT;
 8000dfe:	2003      	movs	r0, #3
 8000e00:	e19e      	b.n	8001140 <HAL_RCC_OscConfig+0x420>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e02:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000e06:	d009      	beq.n	8000e1c <HAL_RCC_OscConfig+0xfc>
 8000e08:	4b72      	ldr	r3, [pc, #456]	; (8000fd4 <HAL_RCC_OscConfig+0x2b4>)
 8000e0a:	681a      	ldr	r2, [r3, #0]
 8000e0c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000e10:	601a      	str	r2, [r3, #0]
 8000e12:	681a      	ldr	r2, [r3, #0]
 8000e14:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000e18:	601a      	str	r2, [r3, #0]
 8000e1a:	e7e1      	b.n	8000de0 <HAL_RCC_OscConfig+0xc0>
 8000e1c:	4b6d      	ldr	r3, [pc, #436]	; (8000fd4 <HAL_RCC_OscConfig+0x2b4>)
 8000e1e:	681a      	ldr	r2, [r3, #0]
 8000e20:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000e24:	601a      	str	r2, [r3, #0]
 8000e26:	681a      	ldr	r2, [r3, #0]
 8000e28:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000e2c:	601a      	str	r2, [r3, #0]
 8000e2e:	e7d7      	b.n	8000de0 <HAL_RCC_OscConfig+0xc0>
        tickstart = HAL_GetTick();
 8000e30:	f7ff fdda 	bl	80009e8 <HAL_GetTick>
 8000e34:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e36:	4b67      	ldr	r3, [pc, #412]	; (8000fd4 <HAL_RCC_OscConfig+0x2b4>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000e3e:	d0a3      	beq.n	8000d88 <HAL_RCC_OscConfig+0x68>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e40:	f7ff fdd2 	bl	80009e8 <HAL_GetTick>
 8000e44:	1b40      	subs	r0, r0, r5
 8000e46:	2864      	cmp	r0, #100	; 0x64
 8000e48:	d9f5      	bls.n	8000e36 <HAL_RCC_OscConfig+0x116>
            return HAL_TIMEOUT;
 8000e4a:	2003      	movs	r0, #3
 8000e4c:	e178      	b.n	8001140 <HAL_RCC_OscConfig+0x420>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000e4e:	4b61      	ldr	r3, [pc, #388]	; (8000fd4 <HAL_RCC_OscConfig+0x2b4>)
 8000e50:	685b      	ldr	r3, [r3, #4]
 8000e52:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8000e56:	d1a6      	bne.n	8000da6 <HAL_RCC_OscConfig+0x86>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e58:	4b5e      	ldr	r3, [pc, #376]	; (8000fd4 <HAL_RCC_OscConfig+0x2b4>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	f013 0f02 	tst.w	r3, #2
 8000e60:	d003      	beq.n	8000e6a <HAL_RCC_OscConfig+0x14a>
 8000e62:	68e3      	ldr	r3, [r4, #12]
 8000e64:	2b01      	cmp	r3, #1
 8000e66:	f040 8168 	bne.w	800113a <HAL_RCC_OscConfig+0x41a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e6a:	4a5a      	ldr	r2, [pc, #360]	; (8000fd4 <HAL_RCC_OscConfig+0x2b4>)
 8000e6c:	6813      	ldr	r3, [r2, #0]
 8000e6e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000e72:	6921      	ldr	r1, [r4, #16]
 8000e74:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000e78:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e7a:	6823      	ldr	r3, [r4, #0]
 8000e7c:	f013 0f08 	tst.w	r3, #8
 8000e80:	d046      	beq.n	8000f10 <HAL_RCC_OscConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8000e82:	6963      	ldr	r3, [r4, #20]
 8000e84:	b383      	cbz	r3, 8000ee8 <HAL_RCC_OscConfig+0x1c8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e86:	4a53      	ldr	r2, [pc, #332]	; (8000fd4 <HAL_RCC_OscConfig+0x2b4>)
 8000e88:	6f53      	ldr	r3, [r2, #116]	; 0x74
 8000e8a:	f043 0301 	orr.w	r3, r3, #1
 8000e8e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e90:	f7ff fdaa 	bl	80009e8 <HAL_GetTick>
 8000e94:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e96:	4b4f      	ldr	r3, [pc, #316]	; (8000fd4 <HAL_RCC_OscConfig+0x2b4>)
 8000e98:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000e9a:	f013 0f02 	tst.w	r3, #2
 8000e9e:	d137      	bne.n	8000f10 <HAL_RCC_OscConfig+0x1f0>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ea0:	f7ff fda2 	bl	80009e8 <HAL_GetTick>
 8000ea4:	1b40      	subs	r0, r0, r5
 8000ea6:	2802      	cmp	r0, #2
 8000ea8:	d9f5      	bls.n	8000e96 <HAL_RCC_OscConfig+0x176>
        {
          return HAL_TIMEOUT;
 8000eaa:	2003      	movs	r0, #3
 8000eac:	e148      	b.n	8001140 <HAL_RCC_OscConfig+0x420>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000eae:	4a49      	ldr	r2, [pc, #292]	; (8000fd4 <HAL_RCC_OscConfig+0x2b4>)
 8000eb0:	6813      	ldr	r3, [r2, #0]
 8000eb2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000eb6:	6921      	ldr	r1, [r4, #16]
 8000eb8:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000ebc:	6013      	str	r3, [r2, #0]
 8000ebe:	e7dc      	b.n	8000e7a <HAL_RCC_OscConfig+0x15a>
        __HAL_RCC_HSI_DISABLE();
 8000ec0:	4a44      	ldr	r2, [pc, #272]	; (8000fd4 <HAL_RCC_OscConfig+0x2b4>)
 8000ec2:	6813      	ldr	r3, [r2, #0]
 8000ec4:	f023 0301 	bic.w	r3, r3, #1
 8000ec8:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8000eca:	f7ff fd8d 	bl	80009e8 <HAL_GetTick>
 8000ece:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ed0:	4b40      	ldr	r3, [pc, #256]	; (8000fd4 <HAL_RCC_OscConfig+0x2b4>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	f013 0f02 	tst.w	r3, #2
 8000ed8:	d0cf      	beq.n	8000e7a <HAL_RCC_OscConfig+0x15a>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000eda:	f7ff fd85 	bl	80009e8 <HAL_GetTick>
 8000ede:	1b40      	subs	r0, r0, r5
 8000ee0:	2802      	cmp	r0, #2
 8000ee2:	d9f5      	bls.n	8000ed0 <HAL_RCC_OscConfig+0x1b0>
            return HAL_TIMEOUT;
 8000ee4:	2003      	movs	r0, #3
 8000ee6:	e12b      	b.n	8001140 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000ee8:	4a3a      	ldr	r2, [pc, #232]	; (8000fd4 <HAL_RCC_OscConfig+0x2b4>)
 8000eea:	6f53      	ldr	r3, [r2, #116]	; 0x74
 8000eec:	f023 0301 	bic.w	r3, r3, #1
 8000ef0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000ef2:	f7ff fd79 	bl	80009e8 <HAL_GetTick>
 8000ef6:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ef8:	4b36      	ldr	r3, [pc, #216]	; (8000fd4 <HAL_RCC_OscConfig+0x2b4>)
 8000efa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000efc:	f013 0f02 	tst.w	r3, #2
 8000f00:	d006      	beq.n	8000f10 <HAL_RCC_OscConfig+0x1f0>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f02:	f7ff fd71 	bl	80009e8 <HAL_GetTick>
 8000f06:	1b40      	subs	r0, r0, r5
 8000f08:	2802      	cmp	r0, #2
 8000f0a:	d9f5      	bls.n	8000ef8 <HAL_RCC_OscConfig+0x1d8>
        {
          return HAL_TIMEOUT;
 8000f0c:	2003      	movs	r0, #3
 8000f0e:	e117      	b.n	8001140 <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f10:	6823      	ldr	r3, [r4, #0]
 8000f12:	f013 0f04 	tst.w	r3, #4
 8000f16:	d07d      	beq.n	8001014 <HAL_RCC_OscConfig+0x2f4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f18:	4b2e      	ldr	r3, [pc, #184]	; (8000fd4 <HAL_RCC_OscConfig+0x2b4>)
 8000f1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f1c:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8000f20:	d10b      	bne.n	8000f3a <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f22:	4b2c      	ldr	r3, [pc, #176]	; (8000fd4 <HAL_RCC_OscConfig+0x2b4>)
 8000f24:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f26:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000f2a:	641a      	str	r2, [r3, #64]	; 0x40
 8000f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f32:	9301      	str	r3, [sp, #4]
 8000f34:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000f36:	2501      	movs	r5, #1
 8000f38:	e000      	b.n	8000f3c <HAL_RCC_OscConfig+0x21c>
  FlagStatus pwrclkchanged = RESET;
 8000f3a:	2500      	movs	r5, #0
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000f3c:	4b26      	ldr	r3, [pc, #152]	; (8000fd8 <HAL_RCC_OscConfig+0x2b8>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	f413 7f80 	tst.w	r3, #256	; 0x100
 8000f44:	d00e      	beq.n	8000f64 <HAL_RCC_OscConfig+0x244>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f46:	68a3      	ldr	r3, [r4, #8]
 8000f48:	2b01      	cmp	r3, #1
 8000f4a:	d01f      	beq.n	8000f8c <HAL_RCC_OscConfig+0x26c>
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d135      	bne.n	8000fbc <HAL_RCC_OscConfig+0x29c>
 8000f50:	4b20      	ldr	r3, [pc, #128]	; (8000fd4 <HAL_RCC_OscConfig+0x2b4>)
 8000f52:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8000f54:	f022 0201 	bic.w	r2, r2, #1
 8000f58:	671a      	str	r2, [r3, #112]	; 0x70
 8000f5a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8000f5c:	f022 0204 	bic.w	r2, r2, #4
 8000f60:	671a      	str	r2, [r3, #112]	; 0x70
 8000f62:	e018      	b.n	8000f96 <HAL_RCC_OscConfig+0x276>
      PWR->CR1 |= PWR_CR1_DBP;
 8000f64:	4a1c      	ldr	r2, [pc, #112]	; (8000fd8 <HAL_RCC_OscConfig+0x2b8>)
 8000f66:	6813      	ldr	r3, [r2, #0]
 8000f68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f6c:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8000f6e:	f7ff fd3b 	bl	80009e8 <HAL_GetTick>
 8000f72:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000f74:	4b18      	ldr	r3, [pc, #96]	; (8000fd8 <HAL_RCC_OscConfig+0x2b8>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	f413 7f80 	tst.w	r3, #256	; 0x100
 8000f7c:	d1e3      	bne.n	8000f46 <HAL_RCC_OscConfig+0x226>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f7e:	f7ff fd33 	bl	80009e8 <HAL_GetTick>
 8000f82:	1b80      	subs	r0, r0, r6
 8000f84:	2864      	cmp	r0, #100	; 0x64
 8000f86:	d9f5      	bls.n	8000f74 <HAL_RCC_OscConfig+0x254>
          return HAL_TIMEOUT;
 8000f88:	2003      	movs	r0, #3
 8000f8a:	e0d9      	b.n	8001140 <HAL_RCC_OscConfig+0x420>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f8c:	4a11      	ldr	r2, [pc, #68]	; (8000fd4 <HAL_RCC_OscConfig+0x2b4>)
 8000f8e:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8000f90:	f043 0301 	orr.w	r3, r3, #1
 8000f94:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000f96:	68a3      	ldr	r3, [r4, #8]
 8000f98:	b353      	cbz	r3, 8000ff0 <HAL_RCC_OscConfig+0x2d0>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f9a:	f7ff fd25 	bl	80009e8 <HAL_GetTick>
 8000f9e:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000fa0:	4b0c      	ldr	r3, [pc, #48]	; (8000fd4 <HAL_RCC_OscConfig+0x2b4>)
 8000fa2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000fa4:	f013 0f02 	tst.w	r3, #2
 8000fa8:	d133      	bne.n	8001012 <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000faa:	f7ff fd1d 	bl	80009e8 <HAL_GetTick>
 8000fae:	1b80      	subs	r0, r0, r6
 8000fb0:	f241 3388 	movw	r3, #5000	; 0x1388
 8000fb4:	4298      	cmp	r0, r3
 8000fb6:	d9f3      	bls.n	8000fa0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8000fb8:	2003      	movs	r0, #3
 8000fba:	e0c1      	b.n	8001140 <HAL_RCC_OscConfig+0x420>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000fbc:	2b05      	cmp	r3, #5
 8000fbe:	d00d      	beq.n	8000fdc <HAL_RCC_OscConfig+0x2bc>
 8000fc0:	4b04      	ldr	r3, [pc, #16]	; (8000fd4 <HAL_RCC_OscConfig+0x2b4>)
 8000fc2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8000fc4:	f022 0201 	bic.w	r2, r2, #1
 8000fc8:	671a      	str	r2, [r3, #112]	; 0x70
 8000fca:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8000fcc:	f022 0204 	bic.w	r2, r2, #4
 8000fd0:	671a      	str	r2, [r3, #112]	; 0x70
 8000fd2:	e7e0      	b.n	8000f96 <HAL_RCC_OscConfig+0x276>
 8000fd4:	40023800 	.word	0x40023800
 8000fd8:	40007000 	.word	0x40007000
 8000fdc:	4b60      	ldr	r3, [pc, #384]	; (8001160 <HAL_RCC_OscConfig+0x440>)
 8000fde:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8000fe0:	f042 0204 	orr.w	r2, r2, #4
 8000fe4:	671a      	str	r2, [r3, #112]	; 0x70
 8000fe6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8000fe8:	f042 0201 	orr.w	r2, r2, #1
 8000fec:	671a      	str	r2, [r3, #112]	; 0x70
 8000fee:	e7d2      	b.n	8000f96 <HAL_RCC_OscConfig+0x276>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000ff0:	f7ff fcfa 	bl	80009e8 <HAL_GetTick>
 8000ff4:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ff6:	4b5a      	ldr	r3, [pc, #360]	; (8001160 <HAL_RCC_OscConfig+0x440>)
 8000ff8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000ffa:	f013 0f02 	tst.w	r3, #2
 8000ffe:	d008      	beq.n	8001012 <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001000:	f7ff fcf2 	bl	80009e8 <HAL_GetTick>
 8001004:	1b80      	subs	r0, r0, r6
 8001006:	f241 3388 	movw	r3, #5000	; 0x1388
 800100a:	4298      	cmp	r0, r3
 800100c:	d9f3      	bls.n	8000ff6 <HAL_RCC_OscConfig+0x2d6>
        {
          return HAL_TIMEOUT;
 800100e:	2003      	movs	r0, #3
 8001010:	e096      	b.n	8001140 <HAL_RCC_OscConfig+0x420>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001012:	b9fd      	cbnz	r5, 8001054 <HAL_RCC_OscConfig+0x334>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001014:	69a3      	ldr	r3, [r4, #24]
 8001016:	2b00      	cmp	r3, #0
 8001018:	f000 8091 	beq.w	800113e <HAL_RCC_OscConfig+0x41e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800101c:	4a50      	ldr	r2, [pc, #320]	; (8001160 <HAL_RCC_OscConfig+0x440>)
 800101e:	6892      	ldr	r2, [r2, #8]
 8001020:	f002 020c 	and.w	r2, r2, #12
 8001024:	2a08      	cmp	r2, #8
 8001026:	d059      	beq.n	80010dc <HAL_RCC_OscConfig+0x3bc>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001028:	2b02      	cmp	r3, #2
 800102a:	d019      	beq.n	8001060 <HAL_RCC_OscConfig+0x340>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800102c:	4a4c      	ldr	r2, [pc, #304]	; (8001160 <HAL_RCC_OscConfig+0x440>)
 800102e:	6813      	ldr	r3, [r2, #0]
 8001030:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001034:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001036:	f7ff fcd7 	bl	80009e8 <HAL_GetTick>
 800103a:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800103c:	4b48      	ldr	r3, [pc, #288]	; (8001160 <HAL_RCC_OscConfig+0x440>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001044:	d048      	beq.n	80010d8 <HAL_RCC_OscConfig+0x3b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001046:	f7ff fccf 	bl	80009e8 <HAL_GetTick>
 800104a:	1b00      	subs	r0, r0, r4
 800104c:	2802      	cmp	r0, #2
 800104e:	d9f5      	bls.n	800103c <HAL_RCC_OscConfig+0x31c>
          {
            return HAL_TIMEOUT;
 8001050:	2003      	movs	r0, #3
 8001052:	e075      	b.n	8001140 <HAL_RCC_OscConfig+0x420>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001054:	4a42      	ldr	r2, [pc, #264]	; (8001160 <HAL_RCC_OscConfig+0x440>)
 8001056:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001058:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800105c:	6413      	str	r3, [r2, #64]	; 0x40
 800105e:	e7d9      	b.n	8001014 <HAL_RCC_OscConfig+0x2f4>
        __HAL_RCC_PLL_DISABLE();
 8001060:	4a3f      	ldr	r2, [pc, #252]	; (8001160 <HAL_RCC_OscConfig+0x440>)
 8001062:	6813      	ldr	r3, [r2, #0]
 8001064:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001068:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800106a:	f7ff fcbd 	bl	80009e8 <HAL_GetTick>
 800106e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001070:	4b3b      	ldr	r3, [pc, #236]	; (8001160 <HAL_RCC_OscConfig+0x440>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001078:	d006      	beq.n	8001088 <HAL_RCC_OscConfig+0x368>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800107a:	f7ff fcb5 	bl	80009e8 <HAL_GetTick>
 800107e:	1b40      	subs	r0, r0, r5
 8001080:	2802      	cmp	r0, #2
 8001082:	d9f5      	bls.n	8001070 <HAL_RCC_OscConfig+0x350>
            return HAL_TIMEOUT;
 8001084:	2003      	movs	r0, #3
 8001086:	e05b      	b.n	8001140 <HAL_RCC_OscConfig+0x420>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001088:	69e3      	ldr	r3, [r4, #28]
 800108a:	6a22      	ldr	r2, [r4, #32]
 800108c:	4313      	orrs	r3, r2
 800108e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001090:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001094:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001096:	0852      	lsrs	r2, r2, #1
 8001098:	3a01      	subs	r2, #1
 800109a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800109e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80010a0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80010a4:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80010a6:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 80010aa:	4a2d      	ldr	r2, [pc, #180]	; (8001160 <HAL_RCC_OscConfig+0x440>)
 80010ac:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 80010ae:	6813      	ldr	r3, [r2, #0]
 80010b0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80010b4:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80010b6:	f7ff fc97 	bl	80009e8 <HAL_GetTick>
 80010ba:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80010bc:	4b28      	ldr	r3, [pc, #160]	; (8001160 <HAL_RCC_OscConfig+0x440>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80010c4:	d106      	bne.n	80010d4 <HAL_RCC_OscConfig+0x3b4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010c6:	f7ff fc8f 	bl	80009e8 <HAL_GetTick>
 80010ca:	1b00      	subs	r0, r0, r4
 80010cc:	2802      	cmp	r0, #2
 80010ce:	d9f5      	bls.n	80010bc <HAL_RCC_OscConfig+0x39c>
            return HAL_TIMEOUT;
 80010d0:	2003      	movs	r0, #3
 80010d2:	e035      	b.n	8001140 <HAL_RCC_OscConfig+0x420>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 80010d4:	2000      	movs	r0, #0
 80010d6:	e033      	b.n	8001140 <HAL_RCC_OscConfig+0x420>
 80010d8:	2000      	movs	r0, #0
 80010da:	e031      	b.n	8001140 <HAL_RCC_OscConfig+0x420>
      pll_config = RCC->PLLCFGR;
 80010dc:	4a20      	ldr	r2, [pc, #128]	; (8001160 <HAL_RCC_OscConfig+0x440>)
 80010de:	6852      	ldr	r2, [r2, #4]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80010e0:	2b01      	cmp	r3, #1
 80010e2:	d02f      	beq.n	8001144 <HAL_RCC_OscConfig+0x424>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010e4:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 80010e8:	69e1      	ldr	r1, [r4, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80010ea:	428b      	cmp	r3, r1
 80010ec:	d12c      	bne.n	8001148 <HAL_RCC_OscConfig+0x428>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80010ee:	f002 033f 	and.w	r3, r2, #63	; 0x3f
 80010f2:	6a21      	ldr	r1, [r4, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010f4:	428b      	cmp	r3, r1
 80010f6:	d129      	bne.n	800114c <HAL_RCC_OscConfig+0x42c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80010f8:	6a61      	ldr	r1, [r4, #36]	; 0x24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80010fa:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80010fe:	4013      	ands	r3, r2
 8001100:	ebb3 1f81 	cmp.w	r3, r1, lsl #6
 8001104:	d124      	bne.n	8001150 <HAL_RCC_OscConfig+0x430>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001106:	f402 3140 	and.w	r1, r2, #196608	; 0x30000
 800110a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800110c:	085b      	lsrs	r3, r3, #1
 800110e:	3b01      	subs	r3, #1
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001110:	ebb1 4f03 	cmp.w	r1, r3, lsl #16
 8001114:	d11e      	bne.n	8001154 <HAL_RCC_OscConfig+0x434>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001116:	f002 6370 	and.w	r3, r2, #251658240	; 0xf000000
 800111a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800111c:	ebb3 6f01 	cmp.w	r3, r1, lsl #24
 8001120:	d11a      	bne.n	8001158 <HAL_RCC_OscConfig+0x438>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001122:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
 8001126:	6b23      	ldr	r3, [r4, #48]	; 0x30
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001128:	ebb2 7f03 	cmp.w	r2, r3, lsl #28
 800112c:	d116      	bne.n	800115c <HAL_RCC_OscConfig+0x43c>
  return HAL_OK;
 800112e:	2000      	movs	r0, #0
 8001130:	e006      	b.n	8001140 <HAL_RCC_OscConfig+0x420>
    return HAL_ERROR;
 8001132:	2001      	movs	r0, #1
}
 8001134:	4770      	bx	lr
        return HAL_ERROR;
 8001136:	2001      	movs	r0, #1
 8001138:	e002      	b.n	8001140 <HAL_RCC_OscConfig+0x420>
        return HAL_ERROR;
 800113a:	2001      	movs	r0, #1
 800113c:	e000      	b.n	8001140 <HAL_RCC_OscConfig+0x420>
  return HAL_OK;
 800113e:	2000      	movs	r0, #0
}
 8001140:	b002      	add	sp, #8
 8001142:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8001144:	2001      	movs	r0, #1
 8001146:	e7fb      	b.n	8001140 <HAL_RCC_OscConfig+0x420>
 8001148:	2001      	movs	r0, #1
 800114a:	e7f9      	b.n	8001140 <HAL_RCC_OscConfig+0x420>
 800114c:	2001      	movs	r0, #1
 800114e:	e7f7      	b.n	8001140 <HAL_RCC_OscConfig+0x420>
 8001150:	2001      	movs	r0, #1
 8001152:	e7f5      	b.n	8001140 <HAL_RCC_OscConfig+0x420>
 8001154:	2001      	movs	r0, #1
 8001156:	e7f3      	b.n	8001140 <HAL_RCC_OscConfig+0x420>
 8001158:	2001      	movs	r0, #1
 800115a:	e7f1      	b.n	8001140 <HAL_RCC_OscConfig+0x420>
 800115c:	2001      	movs	r0, #1
 800115e:	e7ef      	b.n	8001140 <HAL_RCC_OscConfig+0x420>
 8001160:	40023800 	.word	0x40023800

08001164 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001166:	4b24      	ldr	r3, [pc, #144]	; (80011f8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001168:	689b      	ldr	r3, [r3, #8]
 800116a:	f003 030c 	and.w	r3, r3, #12
 800116e:	2b04      	cmp	r3, #4
 8001170:	d03d      	beq.n	80011ee <HAL_RCC_GetSysClockFreq+0x8a>
 8001172:	2b08      	cmp	r3, #8
 8001174:	d13d      	bne.n	80011f2 <HAL_RCC_GetSysClockFreq+0x8e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001176:	4b20      	ldr	r3, [pc, #128]	; (80011f8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001178:	685a      	ldr	r2, [r3, #4]
 800117a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800117e:	685b      	ldr	r3, [r3, #4]
 8001180:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8001184:	d012      	beq.n	80011ac <HAL_RCC_GetSysClockFreq+0x48>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001186:	4b1c      	ldr	r3, [pc, #112]	; (80011f8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001188:	6859      	ldr	r1, [r3, #4]
 800118a:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800118e:	2300      	movs	r3, #0
 8001190:	481a      	ldr	r0, [pc, #104]	; (80011fc <HAL_RCC_GetSysClockFreq+0x98>)
 8001192:	fba1 0100 	umull	r0, r1, r1, r0
 8001196:	f7ff f8ab 	bl	80002f0 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800119a:	4b17      	ldr	r3, [pc, #92]	; (80011f8 <HAL_RCC_GetSysClockFreq+0x94>)
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80011a2:	3301      	adds	r3, #1
 80011a4:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 80011a6:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 80011aa:	e023      	b.n	80011f4 <HAL_RCC_GetSysClockFreq+0x90>
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80011ac:	4b12      	ldr	r3, [pc, #72]	; (80011f8 <HAL_RCC_GetSysClockFreq+0x94>)
 80011ae:	685b      	ldr	r3, [r3, #4]
 80011b0:	f3c3 1388 	ubfx	r3, r3, #6, #9
 80011b4:	015c      	lsls	r4, r3, #5
 80011b6:	2500      	movs	r5, #0
 80011b8:	1ae4      	subs	r4, r4, r3
 80011ba:	f165 0500 	sbc.w	r5, r5, #0
 80011be:	01ae      	lsls	r6, r5, #6
 80011c0:	ea46 6694 	orr.w	r6, r6, r4, lsr #26
 80011c4:	01a7      	lsls	r7, r4, #6
 80011c6:	1b38      	subs	r0, r7, r4
 80011c8:	eb66 0105 	sbc.w	r1, r6, r5
 80011cc:	00cc      	lsls	r4, r1, #3
 80011ce:	ea44 7450 	orr.w	r4, r4, r0, lsr #29
 80011d2:	00c5      	lsls	r5, r0, #3
 80011d4:	18e8      	adds	r0, r5, r3
 80011d6:	f144 0100 	adc.w	r1, r4, #0
 80011da:	028b      	lsls	r3, r1, #10
 80011dc:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 80011e0:	0284      	lsls	r4, r0, #10
 80011e2:	4620      	mov	r0, r4
 80011e4:	4619      	mov	r1, r3
 80011e6:	2300      	movs	r3, #0
 80011e8:	f7ff f882 	bl	80002f0 <__aeabi_uldivmod>
 80011ec:	e7d5      	b.n	800119a <HAL_RCC_GetSysClockFreq+0x36>
      sysclockfreq = HSE_VALUE;
 80011ee:	4803      	ldr	r0, [pc, #12]	; (80011fc <HAL_RCC_GetSysClockFreq+0x98>)
 80011f0:	e000      	b.n	80011f4 <HAL_RCC_GetSysClockFreq+0x90>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80011f2:	4803      	ldr	r0, [pc, #12]	; (8001200 <HAL_RCC_GetSysClockFreq+0x9c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80011f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80011f6:	bf00      	nop
 80011f8:	40023800 	.word	0x40023800
 80011fc:	017d7840 	.word	0x017d7840
 8001200:	00f42400 	.word	0x00f42400

08001204 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8001204:	2800      	cmp	r0, #0
 8001206:	f000 80a0 	beq.w	800134a <HAL_RCC_ClockConfig+0x146>
{
 800120a:	b570      	push	{r4, r5, r6, lr}
 800120c:	460d      	mov	r5, r1
 800120e:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001210:	4b52      	ldr	r3, [pc, #328]	; (800135c <HAL_RCC_ClockConfig+0x158>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f003 030f 	and.w	r3, r3, #15
 8001218:	428b      	cmp	r3, r1
 800121a:	d20b      	bcs.n	8001234 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800121c:	4a4f      	ldr	r2, [pc, #316]	; (800135c <HAL_RCC_ClockConfig+0x158>)
 800121e:	6813      	ldr	r3, [r2, #0]
 8001220:	f023 030f 	bic.w	r3, r3, #15
 8001224:	430b      	orrs	r3, r1
 8001226:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001228:	6813      	ldr	r3, [r2, #0]
 800122a:	f003 030f 	and.w	r3, r3, #15
 800122e:	428b      	cmp	r3, r1
 8001230:	f040 808d 	bne.w	800134e <HAL_RCC_ClockConfig+0x14a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001234:	6823      	ldr	r3, [r4, #0]
 8001236:	f013 0f02 	tst.w	r3, #2
 800123a:	d017      	beq.n	800126c <HAL_RCC_ClockConfig+0x68>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800123c:	f013 0f04 	tst.w	r3, #4
 8001240:	d004      	beq.n	800124c <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001242:	4a47      	ldr	r2, [pc, #284]	; (8001360 <HAL_RCC_ClockConfig+0x15c>)
 8001244:	6893      	ldr	r3, [r2, #8]
 8001246:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800124a:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800124c:	6823      	ldr	r3, [r4, #0]
 800124e:	f013 0f08 	tst.w	r3, #8
 8001252:	d004      	beq.n	800125e <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001254:	4a42      	ldr	r2, [pc, #264]	; (8001360 <HAL_RCC_ClockConfig+0x15c>)
 8001256:	6893      	ldr	r3, [r2, #8]
 8001258:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800125c:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800125e:	4a40      	ldr	r2, [pc, #256]	; (8001360 <HAL_RCC_ClockConfig+0x15c>)
 8001260:	6893      	ldr	r3, [r2, #8]
 8001262:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001266:	68a1      	ldr	r1, [r4, #8]
 8001268:	430b      	orrs	r3, r1
 800126a:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800126c:	6823      	ldr	r3, [r4, #0]
 800126e:	f013 0f01 	tst.w	r3, #1
 8001272:	d031      	beq.n	80012d8 <HAL_RCC_ClockConfig+0xd4>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001274:	6863      	ldr	r3, [r4, #4]
 8001276:	2b01      	cmp	r3, #1
 8001278:	d020      	beq.n	80012bc <HAL_RCC_ClockConfig+0xb8>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800127a:	2b02      	cmp	r3, #2
 800127c:	d025      	beq.n	80012ca <HAL_RCC_ClockConfig+0xc6>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800127e:	4a38      	ldr	r2, [pc, #224]	; (8001360 <HAL_RCC_ClockConfig+0x15c>)
 8001280:	6812      	ldr	r2, [r2, #0]
 8001282:	f012 0f02 	tst.w	r2, #2
 8001286:	d064      	beq.n	8001352 <HAL_RCC_ClockConfig+0x14e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001288:	4935      	ldr	r1, [pc, #212]	; (8001360 <HAL_RCC_ClockConfig+0x15c>)
 800128a:	688a      	ldr	r2, [r1, #8]
 800128c:	f022 0203 	bic.w	r2, r2, #3
 8001290:	4313      	orrs	r3, r2
 8001292:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8001294:	f7ff fba8 	bl	80009e8 <HAL_GetTick>
 8001298:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800129a:	4b31      	ldr	r3, [pc, #196]	; (8001360 <HAL_RCC_ClockConfig+0x15c>)
 800129c:	689b      	ldr	r3, [r3, #8]
 800129e:	f003 030c 	and.w	r3, r3, #12
 80012a2:	6862      	ldr	r2, [r4, #4]
 80012a4:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80012a8:	d016      	beq.n	80012d8 <HAL_RCC_ClockConfig+0xd4>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012aa:	f7ff fb9d 	bl	80009e8 <HAL_GetTick>
 80012ae:	1b80      	subs	r0, r0, r6
 80012b0:	f241 3388 	movw	r3, #5000	; 0x1388
 80012b4:	4298      	cmp	r0, r3
 80012b6:	d9f0      	bls.n	800129a <HAL_RCC_ClockConfig+0x96>
        return HAL_TIMEOUT;
 80012b8:	2003      	movs	r0, #3
 80012ba:	e045      	b.n	8001348 <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012bc:	4a28      	ldr	r2, [pc, #160]	; (8001360 <HAL_RCC_ClockConfig+0x15c>)
 80012be:	6812      	ldr	r2, [r2, #0]
 80012c0:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 80012c4:	d1e0      	bne.n	8001288 <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 80012c6:	2001      	movs	r0, #1
 80012c8:	e03e      	b.n	8001348 <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012ca:	4a25      	ldr	r2, [pc, #148]	; (8001360 <HAL_RCC_ClockConfig+0x15c>)
 80012cc:	6812      	ldr	r2, [r2, #0]
 80012ce:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 80012d2:	d1d9      	bne.n	8001288 <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 80012d4:	2001      	movs	r0, #1
 80012d6:	e037      	b.n	8001348 <HAL_RCC_ClockConfig+0x144>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80012d8:	4b20      	ldr	r3, [pc, #128]	; (800135c <HAL_RCC_ClockConfig+0x158>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f003 030f 	and.w	r3, r3, #15
 80012e0:	42ab      	cmp	r3, r5
 80012e2:	d90a      	bls.n	80012fa <HAL_RCC_ClockConfig+0xf6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012e4:	4a1d      	ldr	r2, [pc, #116]	; (800135c <HAL_RCC_ClockConfig+0x158>)
 80012e6:	6813      	ldr	r3, [r2, #0]
 80012e8:	f023 030f 	bic.w	r3, r3, #15
 80012ec:	432b      	orrs	r3, r5
 80012ee:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80012f0:	6813      	ldr	r3, [r2, #0]
 80012f2:	f003 030f 	and.w	r3, r3, #15
 80012f6:	42ab      	cmp	r3, r5
 80012f8:	d12d      	bne.n	8001356 <HAL_RCC_ClockConfig+0x152>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012fa:	6823      	ldr	r3, [r4, #0]
 80012fc:	f013 0f04 	tst.w	r3, #4
 8001300:	d006      	beq.n	8001310 <HAL_RCC_ClockConfig+0x10c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001302:	4a17      	ldr	r2, [pc, #92]	; (8001360 <HAL_RCC_ClockConfig+0x15c>)
 8001304:	6893      	ldr	r3, [r2, #8]
 8001306:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 800130a:	68e1      	ldr	r1, [r4, #12]
 800130c:	430b      	orrs	r3, r1
 800130e:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001310:	6823      	ldr	r3, [r4, #0]
 8001312:	f013 0f08 	tst.w	r3, #8
 8001316:	d007      	beq.n	8001328 <HAL_RCC_ClockConfig+0x124>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001318:	4a11      	ldr	r2, [pc, #68]	; (8001360 <HAL_RCC_ClockConfig+0x15c>)
 800131a:	6893      	ldr	r3, [r2, #8]
 800131c:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001320:	6921      	ldr	r1, [r4, #16]
 8001322:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001326:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001328:	f7ff ff1c 	bl	8001164 <HAL_RCC_GetSysClockFreq>
 800132c:	4b0c      	ldr	r3, [pc, #48]	; (8001360 <HAL_RCC_ClockConfig+0x15c>)
 800132e:	689b      	ldr	r3, [r3, #8]
 8001330:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001334:	4a0b      	ldr	r2, [pc, #44]	; (8001364 <HAL_RCC_ClockConfig+0x160>)
 8001336:	5cd3      	ldrb	r3, [r2, r3]
 8001338:	40d8      	lsrs	r0, r3
 800133a:	4b0b      	ldr	r3, [pc, #44]	; (8001368 <HAL_RCC_ClockConfig+0x164>)
 800133c:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 800133e:	4b0b      	ldr	r3, [pc, #44]	; (800136c <HAL_RCC_ClockConfig+0x168>)
 8001340:	6818      	ldr	r0, [r3, #0]
 8001342:	f7ff fb0b 	bl	800095c <HAL_InitTick>
  return HAL_OK;
 8001346:	2000      	movs	r0, #0
}
 8001348:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800134a:	2001      	movs	r0, #1
}
 800134c:	4770      	bx	lr
      return HAL_ERROR;
 800134e:	2001      	movs	r0, #1
 8001350:	e7fa      	b.n	8001348 <HAL_RCC_ClockConfig+0x144>
        return HAL_ERROR;
 8001352:	2001      	movs	r0, #1
 8001354:	e7f8      	b.n	8001348 <HAL_RCC_ClockConfig+0x144>
      return HAL_ERROR;
 8001356:	2001      	movs	r0, #1
 8001358:	e7f6      	b.n	8001348 <HAL_RCC_ClockConfig+0x144>
 800135a:	bf00      	nop
 800135c:	40023c00 	.word	0x40023c00
 8001360:	40023800 	.word	0x40023800
 8001364:	08004850 	.word	0x08004850
 8001368:	20000000 	.word	0x20000000
 800136c:	20000008 	.word	0x20000008

08001370 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8001370:	4b01      	ldr	r3, [pc, #4]	; (8001378 <HAL_RCC_GetHCLKFreq+0x8>)
 8001372:	6818      	ldr	r0, [r3, #0]
 8001374:	4770      	bx	lr
 8001376:	bf00      	nop
 8001378:	20000000 	.word	0x20000000

0800137c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800137c:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800137e:	f7ff fff7 	bl	8001370 <HAL_RCC_GetHCLKFreq>
 8001382:	4b04      	ldr	r3, [pc, #16]	; (8001394 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001384:	689b      	ldr	r3, [r3, #8]
 8001386:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800138a:	4a03      	ldr	r2, [pc, #12]	; (8001398 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800138c:	5cd3      	ldrb	r3, [r2, r3]
}
 800138e:	40d8      	lsrs	r0, r3
 8001390:	bd08      	pop	{r3, pc}
 8001392:	bf00      	nop
 8001394:	40023800 	.word	0x40023800
 8001398:	08004860 	.word	0x08004860

0800139c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800139c:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800139e:	f7ff ffe7 	bl	8001370 <HAL_RCC_GetHCLKFreq>
 80013a2:	4b04      	ldr	r3, [pc, #16]	; (80013b4 <HAL_RCC_GetPCLK2Freq+0x18>)
 80013a4:	689b      	ldr	r3, [r3, #8]
 80013a6:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80013aa:	4a03      	ldr	r2, [pc, #12]	; (80013b8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80013ac:	5cd3      	ldrb	r3, [r2, r3]
}
 80013ae:	40d8      	lsrs	r0, r3
 80013b0:	bd08      	pop	{r3, pc}
 80013b2:	bf00      	nop
 80013b4:	40023800 	.word	0x40023800
 80013b8:	08004860 	.word	0x08004860

080013bc <HAL_TIM_Base_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80013bc:	4770      	bx	lr
	...

080013c0 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80013c0:	6802      	ldr	r2, [r0, #0]
 80013c2:	68d3      	ldr	r3, [r2, #12]
 80013c4:	f043 0301 	orr.w	r3, r3, #1
 80013c8:	60d3      	str	r3, [r2, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80013ca:	6802      	ldr	r2, [r0, #0]
 80013cc:	6891      	ldr	r1, [r2, #8]
 80013ce:	4b06      	ldr	r3, [pc, #24]	; (80013e8 <HAL_TIM_Base_Start_IT+0x28>)
 80013d0:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80013d2:	2b06      	cmp	r3, #6
 80013d4:	bf18      	it	ne
 80013d6:	f5b3 3f80 	cmpne.w	r3, #65536	; 0x10000
 80013da:	d003      	beq.n	80013e4 <HAL_TIM_Base_Start_IT+0x24>
  {
    __HAL_TIM_ENABLE(htim);
 80013dc:	6813      	ldr	r3, [r2, #0]
 80013de:	f043 0301 	orr.w	r3, r3, #1
 80013e2:	6013      	str	r3, [r2, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 80013e4:	2000      	movs	r0, #0
 80013e6:	4770      	bx	lr
 80013e8:	00010007 	.word	0x00010007

080013ec <HAL_TIM_OC_DelayElapsedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80013ec:	4770      	bx	lr

080013ee <HAL_TIM_IC_CaptureCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80013ee:	4770      	bx	lr

080013f0 <HAL_TIM_PWM_PulseFinishedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80013f0:	4770      	bx	lr

080013f2 <HAL_TIM_TriggerCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80013f2:	4770      	bx	lr

080013f4 <HAL_TIM_IRQHandler>:
{
 80013f4:	b510      	push	{r4, lr}
 80013f6:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80013f8:	6803      	ldr	r3, [r0, #0]
 80013fa:	691a      	ldr	r2, [r3, #16]
 80013fc:	f012 0f02 	tst.w	r2, #2
 8001400:	d011      	beq.n	8001426 <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001402:	68da      	ldr	r2, [r3, #12]
 8001404:	f012 0f02 	tst.w	r2, #2
 8001408:	d00d      	beq.n	8001426 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800140a:	f06f 0202 	mvn.w	r2, #2
 800140e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001410:	2301      	movs	r3, #1
 8001412:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001414:	6803      	ldr	r3, [r0, #0]
 8001416:	699b      	ldr	r3, [r3, #24]
 8001418:	f013 0f03 	tst.w	r3, #3
 800141c:	d079      	beq.n	8001512 <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 800141e:	f7ff ffe6 	bl	80013ee <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001422:	2300      	movs	r3, #0
 8001424:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001426:	6823      	ldr	r3, [r4, #0]
 8001428:	691a      	ldr	r2, [r3, #16]
 800142a:	f012 0f04 	tst.w	r2, #4
 800142e:	d012      	beq.n	8001456 <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001430:	68da      	ldr	r2, [r3, #12]
 8001432:	f012 0f04 	tst.w	r2, #4
 8001436:	d00e      	beq.n	8001456 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001438:	f06f 0204 	mvn.w	r2, #4
 800143c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800143e:	2302      	movs	r3, #2
 8001440:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001442:	6823      	ldr	r3, [r4, #0]
 8001444:	699b      	ldr	r3, [r3, #24]
 8001446:	f413 7f40 	tst.w	r3, #768	; 0x300
 800144a:	d068      	beq.n	800151e <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 800144c:	4620      	mov	r0, r4
 800144e:	f7ff ffce 	bl	80013ee <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001452:	2300      	movs	r3, #0
 8001454:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001456:	6823      	ldr	r3, [r4, #0]
 8001458:	691a      	ldr	r2, [r3, #16]
 800145a:	f012 0f08 	tst.w	r2, #8
 800145e:	d012      	beq.n	8001486 <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001460:	68da      	ldr	r2, [r3, #12]
 8001462:	f012 0f08 	tst.w	r2, #8
 8001466:	d00e      	beq.n	8001486 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001468:	f06f 0208 	mvn.w	r2, #8
 800146c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800146e:	2304      	movs	r3, #4
 8001470:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001472:	6823      	ldr	r3, [r4, #0]
 8001474:	69db      	ldr	r3, [r3, #28]
 8001476:	f013 0f03 	tst.w	r3, #3
 800147a:	d057      	beq.n	800152c <HAL_TIM_IRQHandler+0x138>
        HAL_TIM_IC_CaptureCallback(htim);
 800147c:	4620      	mov	r0, r4
 800147e:	f7ff ffb6 	bl	80013ee <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001482:	2300      	movs	r3, #0
 8001484:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001486:	6823      	ldr	r3, [r4, #0]
 8001488:	691a      	ldr	r2, [r3, #16]
 800148a:	f012 0f10 	tst.w	r2, #16
 800148e:	d012      	beq.n	80014b6 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001490:	68da      	ldr	r2, [r3, #12]
 8001492:	f012 0f10 	tst.w	r2, #16
 8001496:	d00e      	beq.n	80014b6 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001498:	f06f 0210 	mvn.w	r2, #16
 800149c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800149e:	2308      	movs	r3, #8
 80014a0:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80014a2:	6823      	ldr	r3, [r4, #0]
 80014a4:	69db      	ldr	r3, [r3, #28]
 80014a6:	f413 7f40 	tst.w	r3, #768	; 0x300
 80014aa:	d046      	beq.n	800153a <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 80014ac:	4620      	mov	r0, r4
 80014ae:	f7ff ff9e 	bl	80013ee <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80014b2:	2300      	movs	r3, #0
 80014b4:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80014b6:	6823      	ldr	r3, [r4, #0]
 80014b8:	691a      	ldr	r2, [r3, #16]
 80014ba:	f012 0f01 	tst.w	r2, #1
 80014be:	d003      	beq.n	80014c8 <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80014c0:	68da      	ldr	r2, [r3, #12]
 80014c2:	f012 0f01 	tst.w	r2, #1
 80014c6:	d13f      	bne.n	8001548 <HAL_TIM_IRQHandler+0x154>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80014c8:	6823      	ldr	r3, [r4, #0]
 80014ca:	691a      	ldr	r2, [r3, #16]
 80014cc:	f012 0f80 	tst.w	r2, #128	; 0x80
 80014d0:	d003      	beq.n	80014da <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80014d2:	68da      	ldr	r2, [r3, #12]
 80014d4:	f012 0f80 	tst.w	r2, #128	; 0x80
 80014d8:	d13d      	bne.n	8001556 <HAL_TIM_IRQHandler+0x162>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80014da:	6823      	ldr	r3, [r4, #0]
 80014dc:	691a      	ldr	r2, [r3, #16]
 80014de:	f412 7f80 	tst.w	r2, #256	; 0x100
 80014e2:	d003      	beq.n	80014ec <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80014e4:	68da      	ldr	r2, [r3, #12]
 80014e6:	f012 0f80 	tst.w	r2, #128	; 0x80
 80014ea:	d13b      	bne.n	8001564 <HAL_TIM_IRQHandler+0x170>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80014ec:	6823      	ldr	r3, [r4, #0]
 80014ee:	691a      	ldr	r2, [r3, #16]
 80014f0:	f012 0f40 	tst.w	r2, #64	; 0x40
 80014f4:	d003      	beq.n	80014fe <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80014f6:	68da      	ldr	r2, [r3, #12]
 80014f8:	f012 0f40 	tst.w	r2, #64	; 0x40
 80014fc:	d139      	bne.n	8001572 <HAL_TIM_IRQHandler+0x17e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80014fe:	6823      	ldr	r3, [r4, #0]
 8001500:	691a      	ldr	r2, [r3, #16]
 8001502:	f012 0f20 	tst.w	r2, #32
 8001506:	d003      	beq.n	8001510 <HAL_TIM_IRQHandler+0x11c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001508:	68da      	ldr	r2, [r3, #12]
 800150a:	f012 0f20 	tst.w	r2, #32
 800150e:	d137      	bne.n	8001580 <HAL_TIM_IRQHandler+0x18c>
}
 8001510:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001512:	f7ff ff6b 	bl	80013ec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001516:	4620      	mov	r0, r4
 8001518:	f7ff ff6a 	bl	80013f0 <HAL_TIM_PWM_PulseFinishedCallback>
 800151c:	e781      	b.n	8001422 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800151e:	4620      	mov	r0, r4
 8001520:	f7ff ff64 	bl	80013ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001524:	4620      	mov	r0, r4
 8001526:	f7ff ff63 	bl	80013f0 <HAL_TIM_PWM_PulseFinishedCallback>
 800152a:	e792      	b.n	8001452 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800152c:	4620      	mov	r0, r4
 800152e:	f7ff ff5d 	bl	80013ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001532:	4620      	mov	r0, r4
 8001534:	f7ff ff5c 	bl	80013f0 <HAL_TIM_PWM_PulseFinishedCallback>
 8001538:	e7a3      	b.n	8001482 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800153a:	4620      	mov	r0, r4
 800153c:	f7ff ff56 	bl	80013ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001540:	4620      	mov	r0, r4
 8001542:	f7ff ff55 	bl	80013f0 <HAL_TIM_PWM_PulseFinishedCallback>
 8001546:	e7b4      	b.n	80014b2 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001548:	f06f 0201 	mvn.w	r2, #1
 800154c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800154e:	4620      	mov	r0, r4
 8001550:	f7ff f88a 	bl	8000668 <HAL_TIM_PeriodElapsedCallback>
 8001554:	e7b8      	b.n	80014c8 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001556:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800155a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800155c:	4620      	mov	r0, r4
 800155e:	f7ff f8a5 	bl	80006ac <HAL_TIMEx_BreakCallback>
 8001562:	e7ba      	b.n	80014da <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8001564:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8001568:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800156a:	4620      	mov	r0, r4
 800156c:	f000 f8b0 	bl	80016d0 <HAL_TIMEx_Break2Callback>
 8001570:	e7bc      	b.n	80014ec <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001572:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001576:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001578:	4620      	mov	r0, r4
 800157a:	f7ff ff3a 	bl	80013f2 <HAL_TIM_TriggerCallback>
 800157e:	e7be      	b.n	80014fe <HAL_TIM_IRQHandler+0x10a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001580:	f06f 0220 	mvn.w	r2, #32
 8001584:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8001586:	4620      	mov	r0, r4
 8001588:	f7ff f891 	bl	80006ae <HAL_TIMEx_CommutCallback>
}
 800158c:	e7c0      	b.n	8001510 <HAL_TIM_IRQHandler+0x11c>
	...

08001590 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001590:	b470      	push	{r4, r5, r6}
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001592:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001594:	4c3a      	ldr	r4, [pc, #232]	; (8001680 <TIM_Base_SetConfig+0xf0>)
 8001596:	42a0      	cmp	r0, r4
 8001598:	bf14      	ite	ne
 800159a:	2400      	movne	r4, #0
 800159c:	2401      	moveq	r4, #1
 800159e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80015a2:	bf14      	ite	ne
 80015a4:	4622      	movne	r2, r4
 80015a6:	f044 0201 	orreq.w	r2, r4, #1
 80015aa:	b9aa      	cbnz	r2, 80015d8 <TIM_Base_SetConfig+0x48>
 80015ac:	4d35      	ldr	r5, [pc, #212]	; (8001684 <TIM_Base_SetConfig+0xf4>)
 80015ae:	42a8      	cmp	r0, r5
 80015b0:	bf14      	ite	ne
 80015b2:	2500      	movne	r5, #0
 80015b4:	2501      	moveq	r5, #1
 80015b6:	4e34      	ldr	r6, [pc, #208]	; (8001688 <TIM_Base_SetConfig+0xf8>)
 80015b8:	42b0      	cmp	r0, r6
 80015ba:	d00d      	beq.n	80015d8 <TIM_Base_SetConfig+0x48>
 80015bc:	b965      	cbnz	r5, 80015d8 <TIM_Base_SetConfig+0x48>
 80015be:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
 80015c2:	f505 3582 	add.w	r5, r5, #66560	; 0x10400
 80015c6:	42a8      	cmp	r0, r5
 80015c8:	bf14      	ite	ne
 80015ca:	2500      	movne	r5, #0
 80015cc:	2501      	moveq	r5, #1
 80015ce:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 80015d2:	42b0      	cmp	r0, r6
 80015d4:	d000      	beq.n	80015d8 <TIM_Base_SetConfig+0x48>
 80015d6:	b11d      	cbz	r5, 80015e0 <TIM_Base_SetConfig+0x50>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80015d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80015dc:	684d      	ldr	r5, [r1, #4]
 80015de:	432b      	orrs	r3, r5
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80015e0:	2a00      	cmp	r2, #0
 80015e2:	d133      	bne.n	800164c <TIM_Base_SetConfig+0xbc>
 80015e4:	4a27      	ldr	r2, [pc, #156]	; (8001684 <TIM_Base_SetConfig+0xf4>)
 80015e6:	4290      	cmp	r0, r2
 80015e8:	bf14      	ite	ne
 80015ea:	2200      	movne	r2, #0
 80015ec:	2201      	moveq	r2, #1
 80015ee:	4d26      	ldr	r5, [pc, #152]	; (8001688 <TIM_Base_SetConfig+0xf8>)
 80015f0:	42a8      	cmp	r0, r5
 80015f2:	d02b      	beq.n	800164c <TIM_Base_SetConfig+0xbc>
 80015f4:	bb52      	cbnz	r2, 800164c <TIM_Base_SetConfig+0xbc>
 80015f6:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 80015fa:	f502 3282 	add.w	r2, r2, #66560	; 0x10400
 80015fe:	4290      	cmp	r0, r2
 8001600:	bf14      	ite	ne
 8001602:	2200      	movne	r2, #0
 8001604:	2201      	moveq	r2, #1
 8001606:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800160a:	42a8      	cmp	r0, r5
 800160c:	d01e      	beq.n	800164c <TIM_Base_SetConfig+0xbc>
 800160e:	b9ea      	cbnz	r2, 800164c <TIM_Base_SetConfig+0xbc>
 8001610:	4a1e      	ldr	r2, [pc, #120]	; (800168c <TIM_Base_SetConfig+0xfc>)
 8001612:	4290      	cmp	r0, r2
 8001614:	bf14      	ite	ne
 8001616:	2200      	movne	r2, #0
 8001618:	2201      	moveq	r2, #1
 800161a:	f505 359a 	add.w	r5, r5, #78848	; 0x13400
 800161e:	42a8      	cmp	r0, r5
 8001620:	d014      	beq.n	800164c <TIM_Base_SetConfig+0xbc>
 8001622:	b99a      	cbnz	r2, 800164c <TIM_Base_SetConfig+0xbc>
 8001624:	4a1a      	ldr	r2, [pc, #104]	; (8001690 <TIM_Base_SetConfig+0x100>)
 8001626:	4290      	cmp	r0, r2
 8001628:	bf14      	ite	ne
 800162a:	2200      	movne	r2, #0
 800162c:	2201      	moveq	r2, #1
 800162e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001632:	42a8      	cmp	r0, r5
 8001634:	d00a      	beq.n	800164c <TIM_Base_SetConfig+0xbc>
 8001636:	b94a      	cbnz	r2, 800164c <TIM_Base_SetConfig+0xbc>
 8001638:	4a16      	ldr	r2, [pc, #88]	; (8001694 <TIM_Base_SetConfig+0x104>)
 800163a:	4290      	cmp	r0, r2
 800163c:	bf14      	ite	ne
 800163e:	2200      	movne	r2, #0
 8001640:	2201      	moveq	r2, #1
 8001642:	f5a5 3596 	sub.w	r5, r5, #76800	; 0x12c00
 8001646:	42a8      	cmp	r0, r5
 8001648:	d000      	beq.n	800164c <TIM_Base_SetConfig+0xbc>
 800164a:	b11a      	cbz	r2, 8001654 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800164c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001650:	68ca      	ldr	r2, [r1, #12]
 8001652:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001654:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001658:	694a      	ldr	r2, [r1, #20]
 800165a:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 800165c:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800165e:	688a      	ldr	r2, [r1, #8]
 8001660:	62c2      	str	r2, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001662:	680a      	ldr	r2, [r1, #0]
 8001664:	6282      	str	r2, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001666:	4b0c      	ldr	r3, [pc, #48]	; (8001698 <TIM_Base_SetConfig+0x108>)
 8001668:	4298      	cmp	r0, r3
 800166a:	bf14      	ite	ne
 800166c:	4623      	movne	r3, r4
 800166e:	f044 0301 	orreq.w	r3, r4, #1
 8001672:	b10b      	cbz	r3, 8001678 <TIM_Base_SetConfig+0xe8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001674:	690b      	ldr	r3, [r1, #16]
 8001676:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001678:	2301      	movs	r3, #1
 800167a:	6143      	str	r3, [r0, #20]
}
 800167c:	bc70      	pop	{r4, r5, r6}
 800167e:	4770      	bx	lr
 8001680:	40010000 	.word	0x40010000
 8001684:	40000800 	.word	0x40000800
 8001688:	40000400 	.word	0x40000400
 800168c:	40014400 	.word	0x40014400
 8001690:	40001800 	.word	0x40001800
 8001694:	40002000 	.word	0x40002000
 8001698:	40010400 	.word	0x40010400

0800169c <HAL_TIM_Base_Init>:
  if (htim == NULL)
 800169c:	b1b0      	cbz	r0, 80016cc <HAL_TIM_Base_Init+0x30>
{
 800169e:	b510      	push	{r4, lr}
 80016a0:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80016a2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80016a6:	b163      	cbz	r3, 80016c2 <HAL_TIM_Base_Init+0x26>
  htim->State = HAL_TIM_STATE_BUSY;
 80016a8:	2302      	movs	r3, #2
 80016aa:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80016ae:	4621      	mov	r1, r4
 80016b0:	f851 0b04 	ldr.w	r0, [r1], #4
 80016b4:	f7ff ff6c 	bl	8001590 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80016b8:	2301      	movs	r3, #1
 80016ba:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80016be:	2000      	movs	r0, #0
}
 80016c0:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80016c2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80016c6:	f7ff fe79 	bl	80013bc <HAL_TIM_Base_MspInit>
 80016ca:	e7ed      	b.n	80016a8 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 80016cc:	2001      	movs	r0, #1
}
 80016ce:	4770      	bx	lr

080016d0 <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80016d0:	4770      	bx	lr
	...

080016d4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80016d4:	b538      	push	{r3, r4, r5, lr}
 80016d6:	4604      	mov	r4, r0
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80016d8:	6883      	ldr	r3, [r0, #8]
 80016da:	6902      	ldr	r2, [r0, #16]
 80016dc:	4313      	orrs	r3, r2
 80016de:	6942      	ldr	r2, [r0, #20]
 80016e0:	4313      	orrs	r3, r2
 80016e2:	69c2      	ldr	r2, [r0, #28]
 80016e4:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80016e6:	6801      	ldr	r1, [r0, #0]
 80016e8:	6808      	ldr	r0, [r1, #0]
 80016ea:	4a9f      	ldr	r2, [pc, #636]	; (8001968 <UART_SetConfig+0x294>)
 80016ec:	4002      	ands	r2, r0
 80016ee:	4313      	orrs	r3, r2
 80016f0:	600b      	str	r3, [r1, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80016f2:	6822      	ldr	r2, [r4, #0]
 80016f4:	6853      	ldr	r3, [r2, #4]
 80016f6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80016fa:	68e1      	ldr	r1, [r4, #12]
 80016fc:	430b      	orrs	r3, r1
 80016fe:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001700:	69a2      	ldr	r2, [r4, #24]

  tmpreg |= huart->Init.OneBitSampling;
 8001702:	6a23      	ldr	r3, [r4, #32]
 8001704:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001706:	6821      	ldr	r1, [r4, #0]
 8001708:	688b      	ldr	r3, [r1, #8]
 800170a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800170e:	4313      	orrs	r3, r2
 8001710:	608b      	str	r3, [r1, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001712:	6823      	ldr	r3, [r4, #0]
 8001714:	4a95      	ldr	r2, [pc, #596]	; (800196c <UART_SetConfig+0x298>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d019      	beq.n	800174e <UART_SetConfig+0x7a>
 800171a:	4a95      	ldr	r2, [pc, #596]	; (8001970 <UART_SetConfig+0x29c>)
 800171c:	4293      	cmp	r3, r2
 800171e:	d029      	beq.n	8001774 <UART_SetConfig+0xa0>
 8001720:	4a94      	ldr	r2, [pc, #592]	; (8001974 <UART_SetConfig+0x2a0>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d03e      	beq.n	80017a4 <UART_SetConfig+0xd0>
 8001726:	4a94      	ldr	r2, [pc, #592]	; (8001978 <UART_SetConfig+0x2a4>)
 8001728:	4293      	cmp	r3, r2
 800172a:	d062      	beq.n	80017f2 <UART_SetConfig+0x11e>
 800172c:	4a93      	ldr	r2, [pc, #588]	; (800197c <UART_SetConfig+0x2a8>)
 800172e:	4293      	cmp	r3, r2
 8001730:	d071      	beq.n	8001816 <UART_SetConfig+0x142>
 8001732:	4a93      	ldr	r2, [pc, #588]	; (8001980 <UART_SetConfig+0x2ac>)
 8001734:	4293      	cmp	r3, r2
 8001736:	f000 8083 	beq.w	8001840 <UART_SetConfig+0x16c>
 800173a:	4a92      	ldr	r2, [pc, #584]	; (8001984 <UART_SetConfig+0x2b0>)
 800173c:	4293      	cmp	r3, r2
 800173e:	f000 8094 	beq.w	800186a <UART_SetConfig+0x196>
 8001742:	4a91      	ldr	r2, [pc, #580]	; (8001988 <UART_SetConfig+0x2b4>)
 8001744:	4293      	cmp	r3, r2
 8001746:	f000 80a5 	beq.w	8001894 <UART_SetConfig+0x1c0>
 800174a:	2510      	movs	r5, #16
 800174c:	e03a      	b.n	80017c4 <UART_SetConfig+0xf0>
 800174e:	4b8f      	ldr	r3, [pc, #572]	; (800198c <UART_SetConfig+0x2b8>)
 8001750:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001754:	f003 0303 	and.w	r3, r3, #3
 8001758:	2b03      	cmp	r3, #3
 800175a:	d809      	bhi.n	8001770 <UART_SetConfig+0x9c>
 800175c:	e8df f003 	tbb	[pc, r3]
 8001760:	06ae0402 	.word	0x06ae0402
 8001764:	2501      	movs	r5, #1
 8001766:	e02d      	b.n	80017c4 <UART_SetConfig+0xf0>
 8001768:	2504      	movs	r5, #4
 800176a:	e02b      	b.n	80017c4 <UART_SetConfig+0xf0>
 800176c:	2508      	movs	r5, #8
 800176e:	e029      	b.n	80017c4 <UART_SetConfig+0xf0>
 8001770:	2510      	movs	r5, #16
 8001772:	e027      	b.n	80017c4 <UART_SetConfig+0xf0>
 8001774:	4b85      	ldr	r3, [pc, #532]	; (800198c <UART_SetConfig+0x2b8>)
 8001776:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800177a:	f003 030c 	and.w	r3, r3, #12
 800177e:	2b0c      	cmp	r3, #12
 8001780:	d80e      	bhi.n	80017a0 <UART_SetConfig+0xcc>
 8001782:	e8df f003 	tbb	[pc, r3]
 8001786:	0d07      	.short	0x0d07
 8001788:	0d090d0d 	.word	0x0d090d0d
 800178c:	0d9d0d0d 	.word	0x0d9d0d0d
 8001790:	0d0d      	.short	0x0d0d
 8001792:	0b          	.byte	0x0b
 8001793:	00          	.byte	0x00
 8001794:	2500      	movs	r5, #0
 8001796:	e015      	b.n	80017c4 <UART_SetConfig+0xf0>
 8001798:	2504      	movs	r5, #4
 800179a:	e013      	b.n	80017c4 <UART_SetConfig+0xf0>
 800179c:	2508      	movs	r5, #8
 800179e:	e011      	b.n	80017c4 <UART_SetConfig+0xf0>
 80017a0:	2510      	movs	r5, #16
 80017a2:	e00f      	b.n	80017c4 <UART_SetConfig+0xf0>
 80017a4:	4b79      	ldr	r3, [pc, #484]	; (800198c <UART_SetConfig+0x2b8>)
 80017a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017aa:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80017ae:	2b20      	cmp	r3, #32
 80017b0:	f000 8088 	beq.w	80018c4 <UART_SetConfig+0x1f0>
 80017b4:	d819      	bhi.n	80017ea <UART_SetConfig+0x116>
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	f000 8086 	beq.w	80018c8 <UART_SetConfig+0x1f4>
 80017bc:	2b10      	cmp	r3, #16
 80017be:	f040 8085 	bne.w	80018cc <UART_SetConfig+0x1f8>
 80017c2:	2504      	movs	r5, #4

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80017c4:	69e3      	ldr	r3, [r4, #28]
 80017c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80017ca:	f000 80ab 	beq.w	8001924 <UART_SetConfig+0x250>
      ret = HAL_ERROR;
    }
  }
  else
  {
    switch (clocksource)
 80017ce:	2d08      	cmp	r5, #8
 80017d0:	f200 8140 	bhi.w	8001a54 <UART_SetConfig+0x380>
 80017d4:	e8df f015 	tbh	[pc, r5, lsl #1]
 80017d8:	01180107 	.word	0x01180107
 80017dc:	013e0122 	.word	0x013e0122
 80017e0:	013e012b 	.word	0x013e012b
 80017e4:	013e013e 	.word	0x013e013e
 80017e8:	0135      	.short	0x0135
  UART_GETCLOCKSOURCE(huart, clocksource);
 80017ea:	2b30      	cmp	r3, #48	; 0x30
 80017ec:	d170      	bne.n	80018d0 <UART_SetConfig+0x1fc>
 80017ee:	2508      	movs	r5, #8
 80017f0:	e7e8      	b.n	80017c4 <UART_SetConfig+0xf0>
 80017f2:	4b66      	ldr	r3, [pc, #408]	; (800198c <UART_SetConfig+0x2b8>)
 80017f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017f8:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80017fc:	2b80      	cmp	r3, #128	; 0x80
 80017fe:	d069      	beq.n	80018d4 <UART_SetConfig+0x200>
 8001800:	d805      	bhi.n	800180e <UART_SetConfig+0x13a>
 8001802:	2b00      	cmp	r3, #0
 8001804:	d068      	beq.n	80018d8 <UART_SetConfig+0x204>
 8001806:	2b40      	cmp	r3, #64	; 0x40
 8001808:	d168      	bne.n	80018dc <UART_SetConfig+0x208>
 800180a:	2504      	movs	r5, #4
 800180c:	e7da      	b.n	80017c4 <UART_SetConfig+0xf0>
 800180e:	2bc0      	cmp	r3, #192	; 0xc0
 8001810:	d166      	bne.n	80018e0 <UART_SetConfig+0x20c>
 8001812:	2508      	movs	r5, #8
 8001814:	e7d6      	b.n	80017c4 <UART_SetConfig+0xf0>
 8001816:	4b5d      	ldr	r3, [pc, #372]	; (800198c <UART_SetConfig+0x2b8>)
 8001818:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800181c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001820:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001824:	d05e      	beq.n	80018e4 <UART_SetConfig+0x210>
 8001826:	d806      	bhi.n	8001836 <UART_SetConfig+0x162>
 8001828:	2b00      	cmp	r3, #0
 800182a:	d05d      	beq.n	80018e8 <UART_SetConfig+0x214>
 800182c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001830:	d15c      	bne.n	80018ec <UART_SetConfig+0x218>
 8001832:	2504      	movs	r5, #4
 8001834:	e7c6      	b.n	80017c4 <UART_SetConfig+0xf0>
 8001836:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800183a:	d159      	bne.n	80018f0 <UART_SetConfig+0x21c>
 800183c:	2508      	movs	r5, #8
 800183e:	e7c1      	b.n	80017c4 <UART_SetConfig+0xf0>
 8001840:	4b52      	ldr	r3, [pc, #328]	; (800198c <UART_SetConfig+0x2b8>)
 8001842:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001846:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800184a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800184e:	d051      	beq.n	80018f4 <UART_SetConfig+0x220>
 8001850:	d806      	bhi.n	8001860 <UART_SetConfig+0x18c>
 8001852:	2b00      	cmp	r3, #0
 8001854:	d050      	beq.n	80018f8 <UART_SetConfig+0x224>
 8001856:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800185a:	d14f      	bne.n	80018fc <UART_SetConfig+0x228>
 800185c:	2504      	movs	r5, #4
 800185e:	e7b1      	b.n	80017c4 <UART_SetConfig+0xf0>
 8001860:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8001864:	d14c      	bne.n	8001900 <UART_SetConfig+0x22c>
 8001866:	2508      	movs	r5, #8
 8001868:	e7ac      	b.n	80017c4 <UART_SetConfig+0xf0>
 800186a:	4b48      	ldr	r3, [pc, #288]	; (800198c <UART_SetConfig+0x2b8>)
 800186c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001870:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8001874:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001878:	d044      	beq.n	8001904 <UART_SetConfig+0x230>
 800187a:	d806      	bhi.n	800188a <UART_SetConfig+0x1b6>
 800187c:	2b00      	cmp	r3, #0
 800187e:	d043      	beq.n	8001908 <UART_SetConfig+0x234>
 8001880:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001884:	d142      	bne.n	800190c <UART_SetConfig+0x238>
 8001886:	2504      	movs	r5, #4
 8001888:	e79c      	b.n	80017c4 <UART_SetConfig+0xf0>
 800188a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800188e:	d13f      	bne.n	8001910 <UART_SetConfig+0x23c>
 8001890:	2508      	movs	r5, #8
 8001892:	e797      	b.n	80017c4 <UART_SetConfig+0xf0>
 8001894:	4b3d      	ldr	r3, [pc, #244]	; (800198c <UART_SetConfig+0x2b8>)
 8001896:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800189a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800189e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80018a2:	d037      	beq.n	8001914 <UART_SetConfig+0x240>
 80018a4:	d805      	bhi.n	80018b2 <UART_SetConfig+0x1de>
 80018a6:	b3bb      	cbz	r3, 8001918 <UART_SetConfig+0x244>
 80018a8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80018ac:	d136      	bne.n	800191c <UART_SetConfig+0x248>
 80018ae:	2504      	movs	r5, #4
 80018b0:	e788      	b.n	80017c4 <UART_SetConfig+0xf0>
 80018b2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80018b6:	d133      	bne.n	8001920 <UART_SetConfig+0x24c>
 80018b8:	2508      	movs	r5, #8
 80018ba:	e783      	b.n	80017c4 <UART_SetConfig+0xf0>
 80018bc:	2502      	movs	r5, #2
 80018be:	e781      	b.n	80017c4 <UART_SetConfig+0xf0>
 80018c0:	2502      	movs	r5, #2
 80018c2:	e77f      	b.n	80017c4 <UART_SetConfig+0xf0>
 80018c4:	2502      	movs	r5, #2
 80018c6:	e77d      	b.n	80017c4 <UART_SetConfig+0xf0>
 80018c8:	2500      	movs	r5, #0
 80018ca:	e77b      	b.n	80017c4 <UART_SetConfig+0xf0>
 80018cc:	2510      	movs	r5, #16
 80018ce:	e779      	b.n	80017c4 <UART_SetConfig+0xf0>
 80018d0:	2510      	movs	r5, #16
 80018d2:	e777      	b.n	80017c4 <UART_SetConfig+0xf0>
 80018d4:	2502      	movs	r5, #2
 80018d6:	e775      	b.n	80017c4 <UART_SetConfig+0xf0>
 80018d8:	2500      	movs	r5, #0
 80018da:	e773      	b.n	80017c4 <UART_SetConfig+0xf0>
 80018dc:	2510      	movs	r5, #16
 80018de:	e771      	b.n	80017c4 <UART_SetConfig+0xf0>
 80018e0:	2510      	movs	r5, #16
 80018e2:	e76f      	b.n	80017c4 <UART_SetConfig+0xf0>
 80018e4:	2502      	movs	r5, #2
 80018e6:	e76d      	b.n	80017c4 <UART_SetConfig+0xf0>
 80018e8:	2500      	movs	r5, #0
 80018ea:	e76b      	b.n	80017c4 <UART_SetConfig+0xf0>
 80018ec:	2510      	movs	r5, #16
 80018ee:	e769      	b.n	80017c4 <UART_SetConfig+0xf0>
 80018f0:	2510      	movs	r5, #16
 80018f2:	e767      	b.n	80017c4 <UART_SetConfig+0xf0>
 80018f4:	2502      	movs	r5, #2
 80018f6:	e765      	b.n	80017c4 <UART_SetConfig+0xf0>
 80018f8:	2501      	movs	r5, #1
 80018fa:	e763      	b.n	80017c4 <UART_SetConfig+0xf0>
 80018fc:	2510      	movs	r5, #16
 80018fe:	e761      	b.n	80017c4 <UART_SetConfig+0xf0>
 8001900:	2510      	movs	r5, #16
 8001902:	e75f      	b.n	80017c4 <UART_SetConfig+0xf0>
 8001904:	2502      	movs	r5, #2
 8001906:	e75d      	b.n	80017c4 <UART_SetConfig+0xf0>
 8001908:	2500      	movs	r5, #0
 800190a:	e75b      	b.n	80017c4 <UART_SetConfig+0xf0>
 800190c:	2510      	movs	r5, #16
 800190e:	e759      	b.n	80017c4 <UART_SetConfig+0xf0>
 8001910:	2510      	movs	r5, #16
 8001912:	e757      	b.n	80017c4 <UART_SetConfig+0xf0>
 8001914:	2502      	movs	r5, #2
 8001916:	e755      	b.n	80017c4 <UART_SetConfig+0xf0>
 8001918:	2500      	movs	r5, #0
 800191a:	e753      	b.n	80017c4 <UART_SetConfig+0xf0>
 800191c:	2510      	movs	r5, #16
 800191e:	e751      	b.n	80017c4 <UART_SetConfig+0xf0>
 8001920:	2510      	movs	r5, #16
 8001922:	e74f      	b.n	80017c4 <UART_SetConfig+0xf0>
    switch (clocksource)
 8001924:	2d08      	cmp	r5, #8
 8001926:	d85b      	bhi.n	80019e0 <UART_SetConfig+0x30c>
 8001928:	e8df f005 	tbb	[pc, r5]
 800192c:	5a3d3205 	.word	0x5a3d3205
 8001930:	5a5a5a46 	.word	0x5a5a5a46
 8001934:	51          	.byte	0x51
 8001935:	00          	.byte	0x00
        pclk = HAL_RCC_GetPCLK1Freq();
 8001936:	f7ff fd21 	bl	800137c <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800193a:	6862      	ldr	r2, [r4, #4]
 800193c:	0853      	lsrs	r3, r2, #1
 800193e:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8001942:	fbb3 f3f2 	udiv	r3, r3, r2
 8001946:	b29b      	uxth	r3, r3
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001948:	f1a3 0110 	sub.w	r1, r3, #16
 800194c:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8001950:	4291      	cmp	r1, r2
 8001952:	f200 8082 	bhi.w	8001a5a <UART_SetConfig+0x386>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001956:	b29a      	uxth	r2, r3
 8001958:	f022 020f 	bic.w	r2, r2, #15
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800195c:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8001960:	4313      	orrs	r3, r2
      huart->Instance->BRR = brrtemp;
 8001962:	6822      	ldr	r2, [r4, #0]
 8001964:	60d3      	str	r3, [r2, #12]
 8001966:	e07b      	b.n	8001a60 <UART_SetConfig+0x38c>
 8001968:	efff69f3 	.word	0xefff69f3
 800196c:	40011000 	.word	0x40011000
 8001970:	40004400 	.word	0x40004400
 8001974:	40004800 	.word	0x40004800
 8001978:	40004c00 	.word	0x40004c00
 800197c:	40005000 	.word	0x40005000
 8001980:	40011400 	.word	0x40011400
 8001984:	40007800 	.word	0x40007800
 8001988:	40007c00 	.word	0x40007c00
 800198c:	40023800 	.word	0x40023800
        pclk = HAL_RCC_GetPCLK2Freq();
 8001990:	f7ff fd04 	bl	800139c <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8001994:	6862      	ldr	r2, [r4, #4]
 8001996:	0853      	lsrs	r3, r2, #1
 8001998:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 800199c:	fbb3 f3f2 	udiv	r3, r3, r2
 80019a0:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80019a2:	2500      	movs	r5, #0
        break;
 80019a4:	e7d0      	b.n	8001948 <UART_SetConfig+0x274>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80019a6:	6862      	ldr	r2, [r4, #4]
 80019a8:	4b30      	ldr	r3, [pc, #192]	; (8001a6c <UART_SetConfig+0x398>)
 80019aa:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 80019ae:	fbb3 f3f2 	udiv	r3, r3, r2
 80019b2:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80019b4:	2500      	movs	r5, #0
        break;
 80019b6:	e7c7      	b.n	8001948 <UART_SetConfig+0x274>
        pclk = HAL_RCC_GetSysClockFreq();
 80019b8:	f7ff fbd4 	bl	8001164 <HAL_RCC_GetSysClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80019bc:	6862      	ldr	r2, [r4, #4]
 80019be:	0853      	lsrs	r3, r2, #1
 80019c0:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80019c4:	fbb3 f3f2 	udiv	r3, r3, r2
 80019c8:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80019ca:	2500      	movs	r5, #0
        break;
 80019cc:	e7bc      	b.n	8001948 <UART_SetConfig+0x274>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80019ce:	6862      	ldr	r2, [r4, #4]
 80019d0:	0853      	lsrs	r3, r2, #1
 80019d2:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80019d6:	fbb3 f3f2 	udiv	r3, r3, r2
 80019da:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80019dc:	2500      	movs	r5, #0
        break;
 80019de:	e7b3      	b.n	8001948 <UART_SetConfig+0x274>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80019e0:	2501      	movs	r5, #1
 80019e2:	2300      	movs	r3, #0
 80019e4:	e7b0      	b.n	8001948 <UART_SetConfig+0x274>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80019e6:	f7ff fcc9 	bl	800137c <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80019ea:	6862      	ldr	r2, [r4, #4]
 80019ec:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 80019f0:	fbb3 f3f2 	udiv	r3, r3, r2
 80019f4:	b29b      	uxth	r3, r3
        ret = HAL_ERROR;
        break;
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80019f6:	f1a3 0110 	sub.w	r1, r3, #16
 80019fa:	f64f 72ef 	movw	r2, #65519	; 0xffef
 80019fe:	4291      	cmp	r1, r2
 8001a00:	d82d      	bhi.n	8001a5e <UART_SetConfig+0x38a>
    {
      huart->Instance->BRR = usartdiv;
 8001a02:	6822      	ldr	r2, [r4, #0]
 8001a04:	60d3      	str	r3, [r2, #12]
 8001a06:	e02b      	b.n	8001a60 <UART_SetConfig+0x38c>
        pclk = HAL_RCC_GetPCLK2Freq();
 8001a08:	f7ff fcc8 	bl	800139c <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8001a0c:	6862      	ldr	r2, [r4, #4]
 8001a0e:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8001a12:	fbb3 f3f2 	udiv	r3, r3, r2
 8001a16:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001a18:	2500      	movs	r5, #0
        break;
 8001a1a:	e7ec      	b.n	80019f6 <UART_SetConfig+0x322>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8001a1c:	6862      	ldr	r2, [r4, #4]
 8001a1e:	4b14      	ldr	r3, [pc, #80]	; (8001a70 <UART_SetConfig+0x39c>)
 8001a20:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8001a24:	fbb3 f3f2 	udiv	r3, r3, r2
 8001a28:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001a2a:	2500      	movs	r5, #0
        break;
 8001a2c:	e7e3      	b.n	80019f6 <UART_SetConfig+0x322>
        pclk = HAL_RCC_GetSysClockFreq();
 8001a2e:	f7ff fb99 	bl	8001164 <HAL_RCC_GetSysClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8001a32:	6862      	ldr	r2, [r4, #4]
 8001a34:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8001a38:	fbb3 f3f2 	udiv	r3, r3, r2
 8001a3c:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001a3e:	2500      	movs	r5, #0
        break;
 8001a40:	e7d9      	b.n	80019f6 <UART_SetConfig+0x322>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001a42:	6862      	ldr	r2, [r4, #4]
 8001a44:	0853      	lsrs	r3, r2, #1
 8001a46:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001a4a:	fbb3 f3f2 	udiv	r3, r3, r2
 8001a4e:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001a50:	2500      	movs	r5, #0
        break;
 8001a52:	e7d0      	b.n	80019f6 <UART_SetConfig+0x322>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001a54:	2501      	movs	r5, #1
 8001a56:	2300      	movs	r3, #0
 8001a58:	e7cd      	b.n	80019f6 <UART_SetConfig+0x322>
      ret = HAL_ERROR;
 8001a5a:	2501      	movs	r5, #1
 8001a5c:	e000      	b.n	8001a60 <UART_SetConfig+0x38c>
    }
    else
    {
      ret = HAL_ERROR;
 8001a5e:	2501      	movs	r5, #1
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8001a60:	2300      	movs	r3, #0
 8001a62:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8001a64:	6663      	str	r3, [r4, #100]	; 0x64

  return ret;
}
 8001a66:	4628      	mov	r0, r5
 8001a68:	bd38      	pop	{r3, r4, r5, pc}
 8001a6a:	bf00      	nop
 8001a6c:	01e84800 	.word	0x01e84800
 8001a70:	00f42400 	.word	0x00f42400

08001a74 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001a74:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001a76:	f013 0f01 	tst.w	r3, #1
 8001a7a:	d006      	beq.n	8001a8a <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001a7c:	6802      	ldr	r2, [r0, #0]
 8001a7e:	6853      	ldr	r3, [r2, #4]
 8001a80:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001a84:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8001a86:	430b      	orrs	r3, r1
 8001a88:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001a8a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001a8c:	f013 0f02 	tst.w	r3, #2
 8001a90:	d006      	beq.n	8001aa0 <UART_AdvFeatureConfig+0x2c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001a92:	6802      	ldr	r2, [r0, #0]
 8001a94:	6853      	ldr	r3, [r2, #4]
 8001a96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a9a:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8001a9c:	430b      	orrs	r3, r1
 8001a9e:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001aa0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001aa2:	f013 0f04 	tst.w	r3, #4
 8001aa6:	d006      	beq.n	8001ab6 <UART_AdvFeatureConfig+0x42>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001aa8:	6802      	ldr	r2, [r0, #0]
 8001aaa:	6853      	ldr	r3, [r2, #4]
 8001aac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ab0:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8001ab2:	430b      	orrs	r3, r1
 8001ab4:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001ab6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001ab8:	f013 0f08 	tst.w	r3, #8
 8001abc:	d006      	beq.n	8001acc <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001abe:	6802      	ldr	r2, [r0, #0]
 8001ac0:	6853      	ldr	r3, [r2, #4]
 8001ac2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001ac6:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8001ac8:	430b      	orrs	r3, r1
 8001aca:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001acc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001ace:	f013 0f10 	tst.w	r3, #16
 8001ad2:	d006      	beq.n	8001ae2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001ad4:	6802      	ldr	r2, [r0, #0]
 8001ad6:	6893      	ldr	r3, [r2, #8]
 8001ad8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001adc:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8001ade:	430b      	orrs	r3, r1
 8001ae0:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001ae2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001ae4:	f013 0f20 	tst.w	r3, #32
 8001ae8:	d006      	beq.n	8001af8 <UART_AdvFeatureConfig+0x84>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001aea:	6802      	ldr	r2, [r0, #0]
 8001aec:	6893      	ldr	r3, [r2, #8]
 8001aee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001af2:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8001af4:	430b      	orrs	r3, r1
 8001af6:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001af8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001afa:	f013 0f40 	tst.w	r3, #64	; 0x40
 8001afe:	d00a      	beq.n	8001b16 <UART_AdvFeatureConfig+0xa2>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001b00:	6802      	ldr	r2, [r0, #0]
 8001b02:	6853      	ldr	r3, [r2, #4]
 8001b04:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001b08:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001b0a:	430b      	orrs	r3, r1
 8001b0c:	6053      	str	r3, [r2, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001b0e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001b10:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001b14:	d00b      	beq.n	8001b2e <UART_AdvFeatureConfig+0xba>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001b16:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001b18:	f013 0f80 	tst.w	r3, #128	; 0x80
 8001b1c:	d006      	beq.n	8001b2c <UART_AdvFeatureConfig+0xb8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001b1e:	6802      	ldr	r2, [r0, #0]
 8001b20:	6853      	ldr	r3, [r2, #4]
 8001b22:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8001b26:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8001b28:	430b      	orrs	r3, r1
 8001b2a:	6053      	str	r3, [r2, #4]
  }
}
 8001b2c:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001b2e:	6802      	ldr	r2, [r0, #0]
 8001b30:	6853      	ldr	r3, [r2, #4]
 8001b32:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8001b36:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8001b38:	430b      	orrs	r3, r1
 8001b3a:	6053      	str	r3, [r2, #4]
 8001b3c:	e7eb      	b.n	8001b16 <UART_AdvFeatureConfig+0xa2>

08001b3e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8001b3e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001b42:	4605      	mov	r5, r0
 8001b44:	460f      	mov	r7, r1
 8001b46:	4616      	mov	r6, r2
 8001b48:	4699      	mov	r9, r3
 8001b4a:	f8dd 8020 	ldr.w	r8, [sp, #32]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001b4e:	682c      	ldr	r4, [r5, #0]
 8001b50:	69e4      	ldr	r4, [r4, #28]
 8001b52:	ea37 0304 	bics.w	r3, r7, r4
 8001b56:	bf0c      	ite	eq
 8001b58:	2401      	moveq	r4, #1
 8001b5a:	2400      	movne	r4, #0
 8001b5c:	42b4      	cmp	r4, r6
 8001b5e:	d13c      	bne.n	8001bda <UART_WaitOnFlagUntilTimeout+0x9c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001b60:	f1b8 3fff 	cmp.w	r8, #4294967295
 8001b64:	d0f3      	beq.n	8001b4e <UART_WaitOnFlagUntilTimeout+0x10>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b66:	f7fe ff3f 	bl	80009e8 <HAL_GetTick>
 8001b6a:	eba0 0009 	sub.w	r0, r0, r9
 8001b6e:	4540      	cmp	r0, r8
 8001b70:	d821      	bhi.n	8001bb6 <UART_WaitOnFlagUntilTimeout+0x78>
 8001b72:	f1b8 0f00 	cmp.w	r8, #0
 8001b76:	d01e      	beq.n	8001bb6 <UART_WaitOnFlagUntilTimeout+0x78>
        __HAL_UNLOCK(huart);

        return HAL_TIMEOUT;
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8001b78:	682b      	ldr	r3, [r5, #0]
 8001b7a:	681a      	ldr	r2, [r3, #0]
 8001b7c:	f012 0f04 	tst.w	r2, #4
 8001b80:	d0e5      	beq.n	8001b4e <UART_WaitOnFlagUntilTimeout+0x10>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8001b82:	69da      	ldr	r2, [r3, #28]
 8001b84:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8001b88:	d0e1      	beq.n	8001b4e <UART_WaitOnFlagUntilTimeout+0x10>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8001b8a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001b8e:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001b90:	682a      	ldr	r2, [r5, #0]
 8001b92:	6813      	ldr	r3, [r2, #0]
 8001b94:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001b98:	6013      	str	r3, [r2, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001b9a:	682a      	ldr	r2, [r5, #0]
 8001b9c:	6893      	ldr	r3, [r2, #8]
 8001b9e:	f023 0301 	bic.w	r3, r3, #1
 8001ba2:	6093      	str	r3, [r2, #8]

          huart->gState = HAL_UART_STATE_READY;
 8001ba4:	2320      	movs	r3, #32
 8001ba6:	676b      	str	r3, [r5, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8001ba8:	67ab      	str	r3, [r5, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8001baa:	67eb      	str	r3, [r5, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001bac:	2300      	movs	r3, #0
 8001bae:	f885 3070 	strb.w	r3, [r5, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8001bb2:	2003      	movs	r0, #3
 8001bb4:	e012      	b.n	8001bdc <UART_WaitOnFlagUntilTimeout+0x9e>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001bb6:	682a      	ldr	r2, [r5, #0]
 8001bb8:	6813      	ldr	r3, [r2, #0]
 8001bba:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001bbe:	6013      	str	r3, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001bc0:	682a      	ldr	r2, [r5, #0]
 8001bc2:	6893      	ldr	r3, [r2, #8]
 8001bc4:	f023 0301 	bic.w	r3, r3, #1
 8001bc8:	6093      	str	r3, [r2, #8]
        huart->gState = HAL_UART_STATE_READY;
 8001bca:	2320      	movs	r3, #32
 8001bcc:	676b      	str	r3, [r5, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8001bce:	67ab      	str	r3, [r5, #120]	; 0x78
        __HAL_UNLOCK(huart);
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	f885 3070 	strb.w	r3, [r5, #112]	; 0x70
        return HAL_TIMEOUT;
 8001bd6:	2003      	movs	r0, #3
 8001bd8:	e000      	b.n	8001bdc <UART_WaitOnFlagUntilTimeout+0x9e>
        }
      }
    }
  }
  return HAL_OK;
 8001bda:	2000      	movs	r0, #0
}
 8001bdc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08001be0 <HAL_UART_Transmit>:
{
 8001be0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001be4:	b082      	sub	sp, #8
 8001be6:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8001be8:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8001bea:	2b20      	cmp	r3, #32
 8001bec:	d159      	bne.n	8001ca2 <HAL_UART_Transmit+0xc2>
 8001bee:	4604      	mov	r4, r0
 8001bf0:	460d      	mov	r5, r1
 8001bf2:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 8001bf4:	fab2 f382 	clz	r3, r2
 8001bf8:	095b      	lsrs	r3, r3, #5
 8001bfa:	2900      	cmp	r1, #0
 8001bfc:	bf08      	it	eq
 8001bfe:	2301      	moveq	r3, #1
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d152      	bne.n	8001caa <HAL_UART_Transmit+0xca>
    __HAL_LOCK(huart);
 8001c04:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8001c08:	2b01      	cmp	r3, #1
 8001c0a:	d050      	beq.n	8001cae <HAL_UART_Transmit+0xce>
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c12:	2300      	movs	r3, #0
 8001c14:	67c3      	str	r3, [r0, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001c16:	2321      	movs	r3, #33	; 0x21
 8001c18:	6743      	str	r3, [r0, #116]	; 0x74
    tickstart = HAL_GetTick();
 8001c1a:	f7fe fee5 	bl	80009e8 <HAL_GetTick>
 8001c1e:	4607      	mov	r7, r0
    huart->TxXferSize  = Size;
 8001c20:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    huart->TxXferCount = Size;
 8001c24:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001c28:	68a3      	ldr	r3, [r4, #8]
 8001c2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001c2e:	d005      	beq.n	8001c3c <HAL_UART_Transmit+0x5c>
      pdata16bits = NULL;
 8001c30:	f04f 0800 	mov.w	r8, #0
    __HAL_UNLOCK(huart);
 8001c34:	2300      	movs	r3, #0
 8001c36:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
    while (huart->TxXferCount > 0U)
 8001c3a:	e014      	b.n	8001c66 <HAL_UART_Transmit+0x86>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001c3c:	6923      	ldr	r3, [r4, #16]
 8001c3e:	b113      	cbz	r3, 8001c46 <HAL_UART_Transmit+0x66>
      pdata16bits = NULL;
 8001c40:	f04f 0800 	mov.w	r8, #0
 8001c44:	e7f6      	b.n	8001c34 <HAL_UART_Transmit+0x54>
      pdata16bits = (uint16_t *) pData;
 8001c46:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 8001c48:	2500      	movs	r5, #0
 8001c4a:	e7f3      	b.n	8001c34 <HAL_UART_Transmit+0x54>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001c4c:	f838 3b02 	ldrh.w	r3, [r8], #2
 8001c50:	6822      	ldr	r2, [r4, #0]
 8001c52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001c56:	6293      	str	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8001c58:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 8001c5c:	b292      	uxth	r2, r2
 8001c5e:	3a01      	subs	r2, #1
 8001c60:	b292      	uxth	r2, r2
 8001c62:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8001c66:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8001c6a:	b29b      	uxth	r3, r3
 8001c6c:	b173      	cbz	r3, 8001c8c <HAL_UART_Transmit+0xac>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001c6e:	9600      	str	r6, [sp, #0]
 8001c70:	463b      	mov	r3, r7
 8001c72:	2200      	movs	r2, #0
 8001c74:	2180      	movs	r1, #128	; 0x80
 8001c76:	4620      	mov	r0, r4
 8001c78:	f7ff ff61 	bl	8001b3e <UART_WaitOnFlagUntilTimeout>
 8001c7c:	b9c8      	cbnz	r0, 8001cb2 <HAL_UART_Transmit+0xd2>
      if (pdata8bits == NULL)
 8001c7e:	2d00      	cmp	r5, #0
 8001c80:	d0e4      	beq.n	8001c4c <HAL_UART_Transmit+0x6c>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8001c82:	f815 2b01 	ldrb.w	r2, [r5], #1
 8001c86:	6823      	ldr	r3, [r4, #0]
 8001c88:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8001c8a:	e7e5      	b.n	8001c58 <HAL_UART_Transmit+0x78>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001c8c:	9600      	str	r6, [sp, #0]
 8001c8e:	463b      	mov	r3, r7
 8001c90:	2200      	movs	r2, #0
 8001c92:	2140      	movs	r1, #64	; 0x40
 8001c94:	4620      	mov	r0, r4
 8001c96:	f7ff ff52 	bl	8001b3e <UART_WaitOnFlagUntilTimeout>
 8001c9a:	b960      	cbnz	r0, 8001cb6 <HAL_UART_Transmit+0xd6>
    huart->gState = HAL_UART_STATE_READY;
 8001c9c:	2320      	movs	r3, #32
 8001c9e:	6763      	str	r3, [r4, #116]	; 0x74
    return HAL_OK;
 8001ca0:	e000      	b.n	8001ca4 <HAL_UART_Transmit+0xc4>
    return HAL_BUSY;
 8001ca2:	2002      	movs	r0, #2
}
 8001ca4:	b002      	add	sp, #8
 8001ca6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 8001caa:	2001      	movs	r0, #1
 8001cac:	e7fa      	b.n	8001ca4 <HAL_UART_Transmit+0xc4>
    __HAL_LOCK(huart);
 8001cae:	2002      	movs	r0, #2
 8001cb0:	e7f8      	b.n	8001ca4 <HAL_UART_Transmit+0xc4>
        return HAL_TIMEOUT;
 8001cb2:	2003      	movs	r0, #3
 8001cb4:	e7f6      	b.n	8001ca4 <HAL_UART_Transmit+0xc4>
      return HAL_TIMEOUT;
 8001cb6:	2003      	movs	r0, #3
 8001cb8:	e7f4      	b.n	8001ca4 <HAL_UART_Transmit+0xc4>

08001cba <HAL_UART_Receive>:
{
 8001cba:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001cbe:	b083      	sub	sp, #12
 8001cc0:	461e      	mov	r6, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 8001cc2:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8001cc4:	2b20      	cmp	r3, #32
 8001cc6:	f040 8081 	bne.w	8001dcc <HAL_UART_Receive+0x112>
 8001cca:	4604      	mov	r4, r0
 8001ccc:	460d      	mov	r5, r1
 8001cce:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 8001cd0:	fab2 f382 	clz	r3, r2
 8001cd4:	095b      	lsrs	r3, r3, #5
 8001cd6:	2900      	cmp	r1, #0
 8001cd8:	bf08      	it	eq
 8001cda:	2301      	moveq	r3, #1
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d179      	bne.n	8001dd4 <HAL_UART_Receive+0x11a>
    __HAL_LOCK(huart);
 8001ce0:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8001ce4:	2b01      	cmp	r3, #1
 8001ce6:	d077      	beq.n	8001dd8 <HAL_UART_Receive+0x11e>
 8001ce8:	2301      	movs	r3, #1
 8001cea:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	67c3      	str	r3, [r0, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001cf2:	2322      	movs	r3, #34	; 0x22
 8001cf4:	6783      	str	r3, [r0, #120]	; 0x78
    tickstart = HAL_GetTick();
 8001cf6:	f7fe fe77 	bl	80009e8 <HAL_GetTick>
 8001cfa:	4607      	mov	r7, r0
    huart->RxXferSize  = Size;
 8001cfc:	f8a4 8058 	strh.w	r8, [r4, #88]	; 0x58
    huart->RxXferCount = Size;
 8001d00:	f8a4 805a 	strh.w	r8, [r4, #90]	; 0x5a
    UART_MASK_COMPUTATION(huart);
 8001d04:	68a3      	ldr	r3, [r4, #8]
 8001d06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d0a:	d006      	beq.n	8001d1a <HAL_UART_Receive+0x60>
 8001d0c:	b9a3      	cbnz	r3, 8001d38 <HAL_UART_Receive+0x7e>
 8001d0e:	6922      	ldr	r2, [r4, #16]
 8001d10:	b972      	cbnz	r2, 8001d30 <HAL_UART_Receive+0x76>
 8001d12:	22ff      	movs	r2, #255	; 0xff
 8001d14:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
 8001d18:	e014      	b.n	8001d44 <HAL_UART_Receive+0x8a>
 8001d1a:	6922      	ldr	r2, [r4, #16]
 8001d1c:	b922      	cbnz	r2, 8001d28 <HAL_UART_Receive+0x6e>
 8001d1e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8001d22:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
 8001d26:	e00d      	b.n	8001d44 <HAL_UART_Receive+0x8a>
 8001d28:	22ff      	movs	r2, #255	; 0xff
 8001d2a:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
 8001d2e:	e009      	b.n	8001d44 <HAL_UART_Receive+0x8a>
 8001d30:	227f      	movs	r2, #127	; 0x7f
 8001d32:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
 8001d36:	e005      	b.n	8001d44 <HAL_UART_Receive+0x8a>
 8001d38:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001d3c:	d00d      	beq.n	8001d5a <HAL_UART_Receive+0xa0>
 8001d3e:	2200      	movs	r2, #0
 8001d40:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
    uhMask = huart->Mask;
 8001d44:	f8b4 805c 	ldrh.w	r8, [r4, #92]	; 0x5c
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001d48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d4c:	d00f      	beq.n	8001d6e <HAL_UART_Receive+0xb4>
      pdata16bits = NULL;
 8001d4e:	f04f 0900 	mov.w	r9, #0
    __HAL_UNLOCK(huart);
 8001d52:	2300      	movs	r3, #0
 8001d54:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
    while (huart->RxXferCount > 0U)
 8001d58:	e01e      	b.n	8001d98 <HAL_UART_Receive+0xde>
    UART_MASK_COMPUTATION(huart);
 8001d5a:	6922      	ldr	r2, [r4, #16]
 8001d5c:	b91a      	cbnz	r2, 8001d66 <HAL_UART_Receive+0xac>
 8001d5e:	227f      	movs	r2, #127	; 0x7f
 8001d60:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
 8001d64:	e7ee      	b.n	8001d44 <HAL_UART_Receive+0x8a>
 8001d66:	223f      	movs	r2, #63	; 0x3f
 8001d68:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
 8001d6c:	e7ea      	b.n	8001d44 <HAL_UART_Receive+0x8a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001d6e:	6923      	ldr	r3, [r4, #16]
 8001d70:	b113      	cbz	r3, 8001d78 <HAL_UART_Receive+0xbe>
      pdata16bits = NULL;
 8001d72:	f04f 0900 	mov.w	r9, #0
 8001d76:	e7ec      	b.n	8001d52 <HAL_UART_Receive+0x98>
      pdata16bits = (uint16_t *) pData;
 8001d78:	46a9      	mov	r9, r5
      pdata8bits  = NULL;
 8001d7a:	2500      	movs	r5, #0
 8001d7c:	e7e9      	b.n	8001d52 <HAL_UART_Receive+0x98>
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8001d7e:	6823      	ldr	r3, [r4, #0]
 8001d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d82:	ea08 0303 	and.w	r3, r8, r3
 8001d86:	f829 3b02 	strh.w	r3, [r9], #2
      huart->RxXferCount--;
 8001d8a:	f8b4 205a 	ldrh.w	r2, [r4, #90]	; 0x5a
 8001d8e:	b292      	uxth	r2, r2
 8001d90:	3a01      	subs	r2, #1
 8001d92:	b292      	uxth	r2, r2
 8001d94:	f8a4 205a 	strh.w	r2, [r4, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8001d98:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 8001d9c:	b29b      	uxth	r3, r3
 8001d9e:	b18b      	cbz	r3, 8001dc4 <HAL_UART_Receive+0x10a>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8001da0:	9600      	str	r6, [sp, #0]
 8001da2:	463b      	mov	r3, r7
 8001da4:	2200      	movs	r2, #0
 8001da6:	2120      	movs	r1, #32
 8001da8:	4620      	mov	r0, r4
 8001daa:	f7ff fec8 	bl	8001b3e <UART_WaitOnFlagUntilTimeout>
 8001dae:	b9a8      	cbnz	r0, 8001ddc <HAL_UART_Receive+0x122>
      if (pdata8bits == NULL)
 8001db0:	2d00      	cmp	r5, #0
 8001db2:	d0e4      	beq.n	8001d7e <HAL_UART_Receive+0xc4>
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8001db4:	6823      	ldr	r3, [r4, #0]
 8001db6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001db8:	fa5f f388 	uxtb.w	r3, r8
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	f805 3b01 	strb.w	r3, [r5], #1
        pdata8bits++;
 8001dc2:	e7e2      	b.n	8001d8a <HAL_UART_Receive+0xd0>
    huart->RxState = HAL_UART_STATE_READY;
 8001dc4:	2320      	movs	r3, #32
 8001dc6:	67a3      	str	r3, [r4, #120]	; 0x78
    return HAL_OK;
 8001dc8:	2000      	movs	r0, #0
 8001dca:	e000      	b.n	8001dce <HAL_UART_Receive+0x114>
    return HAL_BUSY;
 8001dcc:	2002      	movs	r0, #2
}
 8001dce:	b003      	add	sp, #12
 8001dd0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      return  HAL_ERROR;
 8001dd4:	2001      	movs	r0, #1
 8001dd6:	e7fa      	b.n	8001dce <HAL_UART_Receive+0x114>
    __HAL_LOCK(huart);
 8001dd8:	2002      	movs	r0, #2
 8001dda:	e7f8      	b.n	8001dce <HAL_UART_Receive+0x114>
        return HAL_TIMEOUT;
 8001ddc:	2003      	movs	r0, #3
 8001dde:	e7f6      	b.n	8001dce <HAL_UART_Receive+0x114>

08001de0 <UART_CheckIdleState>:
{
 8001de0:	b530      	push	{r4, r5, lr}
 8001de2:	b083      	sub	sp, #12
 8001de4:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001de6:	2300      	movs	r3, #0
 8001de8:	67c3      	str	r3, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8001dea:	f7fe fdfd 	bl	80009e8 <HAL_GetTick>
 8001dee:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001df0:	6823      	ldr	r3, [r4, #0]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f013 0f08 	tst.w	r3, #8
 8001df8:	d10c      	bne.n	8001e14 <UART_CheckIdleState+0x34>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001dfa:	6823      	ldr	r3, [r4, #0]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f013 0f04 	tst.w	r3, #4
 8001e02:	d115      	bne.n	8001e30 <UART_CheckIdleState+0x50>
  huart->gState = HAL_UART_STATE_READY;
 8001e04:	2320      	movs	r3, #32
 8001e06:	6763      	str	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8001e08:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8001e0a:	2000      	movs	r0, #0
 8001e0c:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
}
 8001e10:	b003      	add	sp, #12
 8001e12:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001e14:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8001e18:	9300      	str	r3, [sp, #0]
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8001e22:	4620      	mov	r0, r4
 8001e24:	f7ff fe8b 	bl	8001b3e <UART_WaitOnFlagUntilTimeout>
 8001e28:	2800      	cmp	r0, #0
 8001e2a:	d0e6      	beq.n	8001dfa <UART_CheckIdleState+0x1a>
      return HAL_TIMEOUT;
 8001e2c:	2003      	movs	r0, #3
 8001e2e:	e7ef      	b.n	8001e10 <UART_CheckIdleState+0x30>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001e30:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8001e34:	9300      	str	r3, [sp, #0]
 8001e36:	462b      	mov	r3, r5
 8001e38:	2200      	movs	r2, #0
 8001e3a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8001e3e:	4620      	mov	r0, r4
 8001e40:	f7ff fe7d 	bl	8001b3e <UART_WaitOnFlagUntilTimeout>
 8001e44:	2800      	cmp	r0, #0
 8001e46:	d0dd      	beq.n	8001e04 <UART_CheckIdleState+0x24>
      return HAL_TIMEOUT;
 8001e48:	2003      	movs	r0, #3
 8001e4a:	e7e1      	b.n	8001e10 <UART_CheckIdleState+0x30>

08001e4c <HAL_UART_Init>:
  if (huart == NULL)
 8001e4c:	b368      	cbz	r0, 8001eaa <HAL_UART_Init+0x5e>
{
 8001e4e:	b510      	push	{r4, lr}
 8001e50:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8001e52:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8001e54:	b303      	cbz	r3, 8001e98 <HAL_UART_Init+0x4c>
  huart->gState = HAL_UART_STATE_BUSY;
 8001e56:	2324      	movs	r3, #36	; 0x24
 8001e58:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8001e5a:	6822      	ldr	r2, [r4, #0]
 8001e5c:	6813      	ldr	r3, [r2, #0]
 8001e5e:	f023 0301 	bic.w	r3, r3, #1
 8001e62:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001e64:	4620      	mov	r0, r4
 8001e66:	f7ff fc35 	bl	80016d4 <UART_SetConfig>
 8001e6a:	2801      	cmp	r0, #1
 8001e6c:	d013      	beq.n	8001e96 <HAL_UART_Init+0x4a>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001e6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001e70:	b9bb      	cbnz	r3, 8001ea2 <HAL_UART_Init+0x56>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e72:	6822      	ldr	r2, [r4, #0]
 8001e74:	6853      	ldr	r3, [r2, #4]
 8001e76:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8001e7a:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e7c:	6822      	ldr	r2, [r4, #0]
 8001e7e:	6893      	ldr	r3, [r2, #8]
 8001e80:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8001e84:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8001e86:	6822      	ldr	r2, [r4, #0]
 8001e88:	6813      	ldr	r3, [r2, #0]
 8001e8a:	f043 0301 	orr.w	r3, r3, #1
 8001e8e:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8001e90:	4620      	mov	r0, r4
 8001e92:	f7ff ffa5 	bl	8001de0 <UART_CheckIdleState>
}
 8001e96:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8001e98:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8001e9c:	f7fe fc92 	bl	80007c4 <HAL_UART_MspInit>
 8001ea0:	e7d9      	b.n	8001e56 <HAL_UART_Init+0xa>
    UART_AdvFeatureConfig(huart);
 8001ea2:	4620      	mov	r0, r4
 8001ea4:	f7ff fde6 	bl	8001a74 <UART_AdvFeatureConfig>
 8001ea8:	e7e3      	b.n	8001e72 <HAL_UART_Init+0x26>
    return HAL_ERROR;
 8001eaa:	2001      	movs	r0, #1
}
 8001eac:	4770      	bx	lr
	...

08001eb0 <__libc_init_array>:
 8001eb0:	b570      	push	{r4, r5, r6, lr}
 8001eb2:	4d0d      	ldr	r5, [pc, #52]	; (8001ee8 <__libc_init_array+0x38>)
 8001eb4:	4c0d      	ldr	r4, [pc, #52]	; (8001eec <__libc_init_array+0x3c>)
 8001eb6:	1b64      	subs	r4, r4, r5
 8001eb8:	10a4      	asrs	r4, r4, #2
 8001eba:	2600      	movs	r6, #0
 8001ebc:	42a6      	cmp	r6, r4
 8001ebe:	d109      	bne.n	8001ed4 <__libc_init_array+0x24>
 8001ec0:	4d0b      	ldr	r5, [pc, #44]	; (8001ef0 <__libc_init_array+0x40>)
 8001ec2:	4c0c      	ldr	r4, [pc, #48]	; (8001ef4 <__libc_init_array+0x44>)
 8001ec4:	f002 fcb8 	bl	8004838 <_init>
 8001ec8:	1b64      	subs	r4, r4, r5
 8001eca:	10a4      	asrs	r4, r4, #2
 8001ecc:	2600      	movs	r6, #0
 8001ece:	42a6      	cmp	r6, r4
 8001ed0:	d105      	bne.n	8001ede <__libc_init_array+0x2e>
 8001ed2:	bd70      	pop	{r4, r5, r6, pc}
 8001ed4:	f855 3b04 	ldr.w	r3, [r5], #4
 8001ed8:	4798      	blx	r3
 8001eda:	3601      	adds	r6, #1
 8001edc:	e7ee      	b.n	8001ebc <__libc_init_array+0xc>
 8001ede:	f855 3b04 	ldr.w	r3, [r5], #4
 8001ee2:	4798      	blx	r3
 8001ee4:	3601      	adds	r6, #1
 8001ee6:	e7f2      	b.n	8001ece <__libc_init_array+0x1e>
 8001ee8:	08004c74 	.word	0x08004c74
 8001eec:	08004c74 	.word	0x08004c74
 8001ef0:	08004c74 	.word	0x08004c74
 8001ef4:	08004c78 	.word	0x08004c78

08001ef8 <memset>:
 8001ef8:	4402      	add	r2, r0
 8001efa:	4603      	mov	r3, r0
 8001efc:	4293      	cmp	r3, r2
 8001efe:	d100      	bne.n	8001f02 <memset+0xa>
 8001f00:	4770      	bx	lr
 8001f02:	f803 1b01 	strb.w	r1, [r3], #1
 8001f06:	e7f9      	b.n	8001efc <memset+0x4>

08001f08 <__cvt>:
 8001f08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f0a:	ed2d 8b02 	vpush	{d8}
 8001f0e:	eeb0 8b40 	vmov.f64	d8, d0
 8001f12:	b085      	sub	sp, #20
 8001f14:	4617      	mov	r7, r2
 8001f16:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8001f18:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8001f1a:	ee18 2a90 	vmov	r2, s17
 8001f1e:	f025 0520 	bic.w	r5, r5, #32
 8001f22:	2a00      	cmp	r2, #0
 8001f24:	bfb6      	itet	lt
 8001f26:	222d      	movlt	r2, #45	; 0x2d
 8001f28:	2200      	movge	r2, #0
 8001f2a:	eeb1 8b40 	vneglt.f64	d8, d0
 8001f2e:	2d46      	cmp	r5, #70	; 0x46
 8001f30:	460c      	mov	r4, r1
 8001f32:	701a      	strb	r2, [r3, #0]
 8001f34:	d004      	beq.n	8001f40 <__cvt+0x38>
 8001f36:	2d45      	cmp	r5, #69	; 0x45
 8001f38:	d100      	bne.n	8001f3c <__cvt+0x34>
 8001f3a:	3401      	adds	r4, #1
 8001f3c:	2102      	movs	r1, #2
 8001f3e:	e000      	b.n	8001f42 <__cvt+0x3a>
 8001f40:	2103      	movs	r1, #3
 8001f42:	ab03      	add	r3, sp, #12
 8001f44:	9301      	str	r3, [sp, #4]
 8001f46:	ab02      	add	r3, sp, #8
 8001f48:	9300      	str	r3, [sp, #0]
 8001f4a:	4622      	mov	r2, r4
 8001f4c:	4633      	mov	r3, r6
 8001f4e:	eeb0 0b48 	vmov.f64	d0, d8
 8001f52:	f000 fcc1 	bl	80028d8 <_dtoa_r>
 8001f56:	2d47      	cmp	r5, #71	; 0x47
 8001f58:	d109      	bne.n	8001f6e <__cvt+0x66>
 8001f5a:	07fb      	lsls	r3, r7, #31
 8001f5c:	d407      	bmi.n	8001f6e <__cvt+0x66>
 8001f5e:	9b03      	ldr	r3, [sp, #12]
 8001f60:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8001f62:	1a1b      	subs	r3, r3, r0
 8001f64:	6013      	str	r3, [r2, #0]
 8001f66:	b005      	add	sp, #20
 8001f68:	ecbd 8b02 	vpop	{d8}
 8001f6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f6e:	2d46      	cmp	r5, #70	; 0x46
 8001f70:	eb00 0204 	add.w	r2, r0, r4
 8001f74:	d10c      	bne.n	8001f90 <__cvt+0x88>
 8001f76:	7803      	ldrb	r3, [r0, #0]
 8001f78:	2b30      	cmp	r3, #48	; 0x30
 8001f7a:	d107      	bne.n	8001f8c <__cvt+0x84>
 8001f7c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8001f80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f84:	bf1c      	itt	ne
 8001f86:	f1c4 0401 	rsbne	r4, r4, #1
 8001f8a:	6034      	strne	r4, [r6, #0]
 8001f8c:	6833      	ldr	r3, [r6, #0]
 8001f8e:	441a      	add	r2, r3
 8001f90:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8001f94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f98:	bf08      	it	eq
 8001f9a:	9203      	streq	r2, [sp, #12]
 8001f9c:	2130      	movs	r1, #48	; 0x30
 8001f9e:	9b03      	ldr	r3, [sp, #12]
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d2dc      	bcs.n	8001f5e <__cvt+0x56>
 8001fa4:	1c5c      	adds	r4, r3, #1
 8001fa6:	9403      	str	r4, [sp, #12]
 8001fa8:	7019      	strb	r1, [r3, #0]
 8001faa:	e7f8      	b.n	8001f9e <__cvt+0x96>

08001fac <__exponent>:
 8001fac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001fae:	4603      	mov	r3, r0
 8001fb0:	2900      	cmp	r1, #0
 8001fb2:	bfb8      	it	lt
 8001fb4:	4249      	neglt	r1, r1
 8001fb6:	f803 2b02 	strb.w	r2, [r3], #2
 8001fba:	bfb4      	ite	lt
 8001fbc:	222d      	movlt	r2, #45	; 0x2d
 8001fbe:	222b      	movge	r2, #43	; 0x2b
 8001fc0:	2909      	cmp	r1, #9
 8001fc2:	7042      	strb	r2, [r0, #1]
 8001fc4:	dd2a      	ble.n	800201c <__exponent+0x70>
 8001fc6:	f10d 0407 	add.w	r4, sp, #7
 8001fca:	46a4      	mov	ip, r4
 8001fcc:	270a      	movs	r7, #10
 8001fce:	46a6      	mov	lr, r4
 8001fd0:	460a      	mov	r2, r1
 8001fd2:	fb91 f6f7 	sdiv	r6, r1, r7
 8001fd6:	fb07 1516 	mls	r5, r7, r6, r1
 8001fda:	3530      	adds	r5, #48	; 0x30
 8001fdc:	2a63      	cmp	r2, #99	; 0x63
 8001fde:	f104 34ff 	add.w	r4, r4, #4294967295
 8001fe2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8001fe6:	4631      	mov	r1, r6
 8001fe8:	dcf1      	bgt.n	8001fce <__exponent+0x22>
 8001fea:	3130      	adds	r1, #48	; 0x30
 8001fec:	f1ae 0502 	sub.w	r5, lr, #2
 8001ff0:	f804 1c01 	strb.w	r1, [r4, #-1]
 8001ff4:	1c44      	adds	r4, r0, #1
 8001ff6:	4629      	mov	r1, r5
 8001ff8:	4561      	cmp	r1, ip
 8001ffa:	d30a      	bcc.n	8002012 <__exponent+0x66>
 8001ffc:	f10d 0209 	add.w	r2, sp, #9
 8002000:	eba2 020e 	sub.w	r2, r2, lr
 8002004:	4565      	cmp	r5, ip
 8002006:	bf88      	it	hi
 8002008:	2200      	movhi	r2, #0
 800200a:	4413      	add	r3, r2
 800200c:	1a18      	subs	r0, r3, r0
 800200e:	b003      	add	sp, #12
 8002010:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002012:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002016:	f804 2f01 	strb.w	r2, [r4, #1]!
 800201a:	e7ed      	b.n	8001ff8 <__exponent+0x4c>
 800201c:	2330      	movs	r3, #48	; 0x30
 800201e:	3130      	adds	r1, #48	; 0x30
 8002020:	7083      	strb	r3, [r0, #2]
 8002022:	70c1      	strb	r1, [r0, #3]
 8002024:	1d03      	adds	r3, r0, #4
 8002026:	e7f1      	b.n	800200c <__exponent+0x60>

08002028 <_printf_float>:
 8002028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800202c:	b08b      	sub	sp, #44	; 0x2c
 800202e:	460c      	mov	r4, r1
 8002030:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8002034:	4616      	mov	r6, r2
 8002036:	461f      	mov	r7, r3
 8002038:	4605      	mov	r5, r0
 800203a:	f001 fac5 	bl	80035c8 <_localeconv_r>
 800203e:	f8d0 b000 	ldr.w	fp, [r0]
 8002042:	4658      	mov	r0, fp
 8002044:	f7fe f8fc 	bl	8000240 <strlen>
 8002048:	2300      	movs	r3, #0
 800204a:	9308      	str	r3, [sp, #32]
 800204c:	f8d8 3000 	ldr.w	r3, [r8]
 8002050:	f894 9018 	ldrb.w	r9, [r4, #24]
 8002054:	6822      	ldr	r2, [r4, #0]
 8002056:	3307      	adds	r3, #7
 8002058:	f023 0307 	bic.w	r3, r3, #7
 800205c:	f103 0108 	add.w	r1, r3, #8
 8002060:	f8c8 1000 	str.w	r1, [r8]
 8002064:	4682      	mov	sl, r0
 8002066:	e9d3 0100 	ldrd	r0, r1, [r3]
 800206a:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 800206e:	ed9f 7b98 	vldr	d7, [pc, #608]	; 80022d0 <_printf_float+0x2a8>
 8002072:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8002076:	eeb0 6bc0 	vabs.f64	d6, d0
 800207a:	eeb4 6b47 	vcmp.f64	d6, d7
 800207e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002082:	dd24      	ble.n	80020ce <_printf_float+0xa6>
 8002084:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8002088:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800208c:	d502      	bpl.n	8002094 <_printf_float+0x6c>
 800208e:	232d      	movs	r3, #45	; 0x2d
 8002090:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002094:	4b90      	ldr	r3, [pc, #576]	; (80022d8 <_printf_float+0x2b0>)
 8002096:	4891      	ldr	r0, [pc, #580]	; (80022dc <_printf_float+0x2b4>)
 8002098:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800209c:	bf94      	ite	ls
 800209e:	4698      	movls	r8, r3
 80020a0:	4680      	movhi	r8, r0
 80020a2:	2303      	movs	r3, #3
 80020a4:	6123      	str	r3, [r4, #16]
 80020a6:	f022 0204 	bic.w	r2, r2, #4
 80020aa:	2300      	movs	r3, #0
 80020ac:	6022      	str	r2, [r4, #0]
 80020ae:	9304      	str	r3, [sp, #16]
 80020b0:	9700      	str	r7, [sp, #0]
 80020b2:	4633      	mov	r3, r6
 80020b4:	aa09      	add	r2, sp, #36	; 0x24
 80020b6:	4621      	mov	r1, r4
 80020b8:	4628      	mov	r0, r5
 80020ba:	f000 f9d3 	bl	8002464 <_printf_common>
 80020be:	3001      	adds	r0, #1
 80020c0:	f040 808a 	bne.w	80021d8 <_printf_float+0x1b0>
 80020c4:	f04f 30ff 	mov.w	r0, #4294967295
 80020c8:	b00b      	add	sp, #44	; 0x2c
 80020ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80020ce:	eeb4 0b40 	vcmp.f64	d0, d0
 80020d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020d6:	d709      	bvc.n	80020ec <_printf_float+0xc4>
 80020d8:	ee10 3a90 	vmov	r3, s1
 80020dc:	2b00      	cmp	r3, #0
 80020de:	bfbc      	itt	lt
 80020e0:	232d      	movlt	r3, #45	; 0x2d
 80020e2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80020e6:	487e      	ldr	r0, [pc, #504]	; (80022e0 <_printf_float+0x2b8>)
 80020e8:	4b7e      	ldr	r3, [pc, #504]	; (80022e4 <_printf_float+0x2bc>)
 80020ea:	e7d5      	b.n	8002098 <_printf_float+0x70>
 80020ec:	6863      	ldr	r3, [r4, #4]
 80020ee:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80020f2:	9104      	str	r1, [sp, #16]
 80020f4:	1c59      	adds	r1, r3, #1
 80020f6:	d13c      	bne.n	8002172 <_printf_float+0x14a>
 80020f8:	2306      	movs	r3, #6
 80020fa:	6063      	str	r3, [r4, #4]
 80020fc:	2300      	movs	r3, #0
 80020fe:	9303      	str	r3, [sp, #12]
 8002100:	ab08      	add	r3, sp, #32
 8002102:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8002106:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800210a:	ab07      	add	r3, sp, #28
 800210c:	6861      	ldr	r1, [r4, #4]
 800210e:	9300      	str	r3, [sp, #0]
 8002110:	6022      	str	r2, [r4, #0]
 8002112:	f10d 031b 	add.w	r3, sp, #27
 8002116:	4628      	mov	r0, r5
 8002118:	f7ff fef6 	bl	8001f08 <__cvt>
 800211c:	9b04      	ldr	r3, [sp, #16]
 800211e:	9907      	ldr	r1, [sp, #28]
 8002120:	2b47      	cmp	r3, #71	; 0x47
 8002122:	4680      	mov	r8, r0
 8002124:	d108      	bne.n	8002138 <_printf_float+0x110>
 8002126:	1cc8      	adds	r0, r1, #3
 8002128:	db02      	blt.n	8002130 <_printf_float+0x108>
 800212a:	6863      	ldr	r3, [r4, #4]
 800212c:	4299      	cmp	r1, r3
 800212e:	dd41      	ble.n	80021b4 <_printf_float+0x18c>
 8002130:	f1a9 0902 	sub.w	r9, r9, #2
 8002134:	fa5f f989 	uxtb.w	r9, r9
 8002138:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800213c:	d820      	bhi.n	8002180 <_printf_float+0x158>
 800213e:	3901      	subs	r1, #1
 8002140:	464a      	mov	r2, r9
 8002142:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8002146:	9107      	str	r1, [sp, #28]
 8002148:	f7ff ff30 	bl	8001fac <__exponent>
 800214c:	9a08      	ldr	r2, [sp, #32]
 800214e:	9004      	str	r0, [sp, #16]
 8002150:	1813      	adds	r3, r2, r0
 8002152:	2a01      	cmp	r2, #1
 8002154:	6123      	str	r3, [r4, #16]
 8002156:	dc02      	bgt.n	800215e <_printf_float+0x136>
 8002158:	6822      	ldr	r2, [r4, #0]
 800215a:	07d2      	lsls	r2, r2, #31
 800215c:	d501      	bpl.n	8002162 <_printf_float+0x13a>
 800215e:	3301      	adds	r3, #1
 8002160:	6123      	str	r3, [r4, #16]
 8002162:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d0a2      	beq.n	80020b0 <_printf_float+0x88>
 800216a:	232d      	movs	r3, #45	; 0x2d
 800216c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002170:	e79e      	b.n	80020b0 <_printf_float+0x88>
 8002172:	9904      	ldr	r1, [sp, #16]
 8002174:	2947      	cmp	r1, #71	; 0x47
 8002176:	d1c1      	bne.n	80020fc <_printf_float+0xd4>
 8002178:	2b00      	cmp	r3, #0
 800217a:	d1bf      	bne.n	80020fc <_printf_float+0xd4>
 800217c:	2301      	movs	r3, #1
 800217e:	e7bc      	b.n	80020fa <_printf_float+0xd2>
 8002180:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8002184:	d118      	bne.n	80021b8 <_printf_float+0x190>
 8002186:	2900      	cmp	r1, #0
 8002188:	6863      	ldr	r3, [r4, #4]
 800218a:	dd0b      	ble.n	80021a4 <_printf_float+0x17c>
 800218c:	6121      	str	r1, [r4, #16]
 800218e:	b913      	cbnz	r3, 8002196 <_printf_float+0x16e>
 8002190:	6822      	ldr	r2, [r4, #0]
 8002192:	07d0      	lsls	r0, r2, #31
 8002194:	d502      	bpl.n	800219c <_printf_float+0x174>
 8002196:	3301      	adds	r3, #1
 8002198:	440b      	add	r3, r1
 800219a:	6123      	str	r3, [r4, #16]
 800219c:	2300      	movs	r3, #0
 800219e:	65a1      	str	r1, [r4, #88]	; 0x58
 80021a0:	9304      	str	r3, [sp, #16]
 80021a2:	e7de      	b.n	8002162 <_printf_float+0x13a>
 80021a4:	b913      	cbnz	r3, 80021ac <_printf_float+0x184>
 80021a6:	6822      	ldr	r2, [r4, #0]
 80021a8:	07d2      	lsls	r2, r2, #31
 80021aa:	d501      	bpl.n	80021b0 <_printf_float+0x188>
 80021ac:	3302      	adds	r3, #2
 80021ae:	e7f4      	b.n	800219a <_printf_float+0x172>
 80021b0:	2301      	movs	r3, #1
 80021b2:	e7f2      	b.n	800219a <_printf_float+0x172>
 80021b4:	f04f 0967 	mov.w	r9, #103	; 0x67
 80021b8:	9b08      	ldr	r3, [sp, #32]
 80021ba:	4299      	cmp	r1, r3
 80021bc:	db05      	blt.n	80021ca <_printf_float+0x1a2>
 80021be:	6823      	ldr	r3, [r4, #0]
 80021c0:	6121      	str	r1, [r4, #16]
 80021c2:	07d8      	lsls	r0, r3, #31
 80021c4:	d5ea      	bpl.n	800219c <_printf_float+0x174>
 80021c6:	1c4b      	adds	r3, r1, #1
 80021c8:	e7e7      	b.n	800219a <_printf_float+0x172>
 80021ca:	2900      	cmp	r1, #0
 80021cc:	bfd4      	ite	le
 80021ce:	f1c1 0202 	rsble	r2, r1, #2
 80021d2:	2201      	movgt	r2, #1
 80021d4:	4413      	add	r3, r2
 80021d6:	e7e0      	b.n	800219a <_printf_float+0x172>
 80021d8:	6823      	ldr	r3, [r4, #0]
 80021da:	055a      	lsls	r2, r3, #21
 80021dc:	d407      	bmi.n	80021ee <_printf_float+0x1c6>
 80021de:	6923      	ldr	r3, [r4, #16]
 80021e0:	4642      	mov	r2, r8
 80021e2:	4631      	mov	r1, r6
 80021e4:	4628      	mov	r0, r5
 80021e6:	47b8      	blx	r7
 80021e8:	3001      	adds	r0, #1
 80021ea:	d12a      	bne.n	8002242 <_printf_float+0x21a>
 80021ec:	e76a      	b.n	80020c4 <_printf_float+0x9c>
 80021ee:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80021f2:	f240 80e2 	bls.w	80023ba <_printf_float+0x392>
 80021f6:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80021fa:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80021fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002202:	d133      	bne.n	800226c <_printf_float+0x244>
 8002204:	4a38      	ldr	r2, [pc, #224]	; (80022e8 <_printf_float+0x2c0>)
 8002206:	2301      	movs	r3, #1
 8002208:	4631      	mov	r1, r6
 800220a:	4628      	mov	r0, r5
 800220c:	47b8      	blx	r7
 800220e:	3001      	adds	r0, #1
 8002210:	f43f af58 	beq.w	80020c4 <_printf_float+0x9c>
 8002214:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8002218:	429a      	cmp	r2, r3
 800221a:	db02      	blt.n	8002222 <_printf_float+0x1fa>
 800221c:	6823      	ldr	r3, [r4, #0]
 800221e:	07d8      	lsls	r0, r3, #31
 8002220:	d50f      	bpl.n	8002242 <_printf_float+0x21a>
 8002222:	4653      	mov	r3, sl
 8002224:	465a      	mov	r2, fp
 8002226:	4631      	mov	r1, r6
 8002228:	4628      	mov	r0, r5
 800222a:	47b8      	blx	r7
 800222c:	3001      	adds	r0, #1
 800222e:	f43f af49 	beq.w	80020c4 <_printf_float+0x9c>
 8002232:	f04f 0800 	mov.w	r8, #0
 8002236:	f104 091a 	add.w	r9, r4, #26
 800223a:	9b08      	ldr	r3, [sp, #32]
 800223c:	3b01      	subs	r3, #1
 800223e:	4543      	cmp	r3, r8
 8002240:	dc09      	bgt.n	8002256 <_printf_float+0x22e>
 8002242:	6823      	ldr	r3, [r4, #0]
 8002244:	079b      	lsls	r3, r3, #30
 8002246:	f100 8108 	bmi.w	800245a <_printf_float+0x432>
 800224a:	68e0      	ldr	r0, [r4, #12]
 800224c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800224e:	4298      	cmp	r0, r3
 8002250:	bfb8      	it	lt
 8002252:	4618      	movlt	r0, r3
 8002254:	e738      	b.n	80020c8 <_printf_float+0xa0>
 8002256:	2301      	movs	r3, #1
 8002258:	464a      	mov	r2, r9
 800225a:	4631      	mov	r1, r6
 800225c:	4628      	mov	r0, r5
 800225e:	47b8      	blx	r7
 8002260:	3001      	adds	r0, #1
 8002262:	f43f af2f 	beq.w	80020c4 <_printf_float+0x9c>
 8002266:	f108 0801 	add.w	r8, r8, #1
 800226a:	e7e6      	b.n	800223a <_printf_float+0x212>
 800226c:	9b07      	ldr	r3, [sp, #28]
 800226e:	2b00      	cmp	r3, #0
 8002270:	dc3c      	bgt.n	80022ec <_printf_float+0x2c4>
 8002272:	4a1d      	ldr	r2, [pc, #116]	; (80022e8 <_printf_float+0x2c0>)
 8002274:	2301      	movs	r3, #1
 8002276:	4631      	mov	r1, r6
 8002278:	4628      	mov	r0, r5
 800227a:	47b8      	blx	r7
 800227c:	3001      	adds	r0, #1
 800227e:	f43f af21 	beq.w	80020c4 <_printf_float+0x9c>
 8002282:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8002286:	4313      	orrs	r3, r2
 8002288:	d102      	bne.n	8002290 <_printf_float+0x268>
 800228a:	6823      	ldr	r3, [r4, #0]
 800228c:	07d9      	lsls	r1, r3, #31
 800228e:	d5d8      	bpl.n	8002242 <_printf_float+0x21a>
 8002290:	4653      	mov	r3, sl
 8002292:	465a      	mov	r2, fp
 8002294:	4631      	mov	r1, r6
 8002296:	4628      	mov	r0, r5
 8002298:	47b8      	blx	r7
 800229a:	3001      	adds	r0, #1
 800229c:	f43f af12 	beq.w	80020c4 <_printf_float+0x9c>
 80022a0:	f04f 0900 	mov.w	r9, #0
 80022a4:	f104 0a1a 	add.w	sl, r4, #26
 80022a8:	9b07      	ldr	r3, [sp, #28]
 80022aa:	425b      	negs	r3, r3
 80022ac:	454b      	cmp	r3, r9
 80022ae:	dc01      	bgt.n	80022b4 <_printf_float+0x28c>
 80022b0:	9b08      	ldr	r3, [sp, #32]
 80022b2:	e795      	b.n	80021e0 <_printf_float+0x1b8>
 80022b4:	2301      	movs	r3, #1
 80022b6:	4652      	mov	r2, sl
 80022b8:	4631      	mov	r1, r6
 80022ba:	4628      	mov	r0, r5
 80022bc:	47b8      	blx	r7
 80022be:	3001      	adds	r0, #1
 80022c0:	f43f af00 	beq.w	80020c4 <_printf_float+0x9c>
 80022c4:	f109 0901 	add.w	r9, r9, #1
 80022c8:	e7ee      	b.n	80022a8 <_printf_float+0x280>
 80022ca:	bf00      	nop
 80022cc:	f3af 8000 	nop.w
 80022d0:	ffffffff 	.word	0xffffffff
 80022d4:	7fefffff 	.word	0x7fefffff
 80022d8:	08004890 	.word	0x08004890
 80022dc:	08004894 	.word	0x08004894
 80022e0:	0800489c 	.word	0x0800489c
 80022e4:	08004898 	.word	0x08004898
 80022e8:	080048a0 	.word	0x080048a0
 80022ec:	9a08      	ldr	r2, [sp, #32]
 80022ee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80022f0:	429a      	cmp	r2, r3
 80022f2:	bfa8      	it	ge
 80022f4:	461a      	movge	r2, r3
 80022f6:	2a00      	cmp	r2, #0
 80022f8:	4691      	mov	r9, r2
 80022fa:	dc38      	bgt.n	800236e <_printf_float+0x346>
 80022fc:	2300      	movs	r3, #0
 80022fe:	9305      	str	r3, [sp, #20]
 8002300:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002304:	f104 021a 	add.w	r2, r4, #26
 8002308:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800230a:	9905      	ldr	r1, [sp, #20]
 800230c:	9304      	str	r3, [sp, #16]
 800230e:	eba3 0309 	sub.w	r3, r3, r9
 8002312:	428b      	cmp	r3, r1
 8002314:	dc33      	bgt.n	800237e <_printf_float+0x356>
 8002316:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800231a:	429a      	cmp	r2, r3
 800231c:	db3c      	blt.n	8002398 <_printf_float+0x370>
 800231e:	6823      	ldr	r3, [r4, #0]
 8002320:	07da      	lsls	r2, r3, #31
 8002322:	d439      	bmi.n	8002398 <_printf_float+0x370>
 8002324:	9a08      	ldr	r2, [sp, #32]
 8002326:	9b04      	ldr	r3, [sp, #16]
 8002328:	9907      	ldr	r1, [sp, #28]
 800232a:	1ad3      	subs	r3, r2, r3
 800232c:	eba2 0901 	sub.w	r9, r2, r1
 8002330:	4599      	cmp	r9, r3
 8002332:	bfa8      	it	ge
 8002334:	4699      	movge	r9, r3
 8002336:	f1b9 0f00 	cmp.w	r9, #0
 800233a:	dc35      	bgt.n	80023a8 <_printf_float+0x380>
 800233c:	f04f 0800 	mov.w	r8, #0
 8002340:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002344:	f104 0a1a 	add.w	sl, r4, #26
 8002348:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800234c:	1a9b      	subs	r3, r3, r2
 800234e:	eba3 0309 	sub.w	r3, r3, r9
 8002352:	4543      	cmp	r3, r8
 8002354:	f77f af75 	ble.w	8002242 <_printf_float+0x21a>
 8002358:	2301      	movs	r3, #1
 800235a:	4652      	mov	r2, sl
 800235c:	4631      	mov	r1, r6
 800235e:	4628      	mov	r0, r5
 8002360:	47b8      	blx	r7
 8002362:	3001      	adds	r0, #1
 8002364:	f43f aeae 	beq.w	80020c4 <_printf_float+0x9c>
 8002368:	f108 0801 	add.w	r8, r8, #1
 800236c:	e7ec      	b.n	8002348 <_printf_float+0x320>
 800236e:	4613      	mov	r3, r2
 8002370:	4631      	mov	r1, r6
 8002372:	4642      	mov	r2, r8
 8002374:	4628      	mov	r0, r5
 8002376:	47b8      	blx	r7
 8002378:	3001      	adds	r0, #1
 800237a:	d1bf      	bne.n	80022fc <_printf_float+0x2d4>
 800237c:	e6a2      	b.n	80020c4 <_printf_float+0x9c>
 800237e:	2301      	movs	r3, #1
 8002380:	4631      	mov	r1, r6
 8002382:	4628      	mov	r0, r5
 8002384:	9204      	str	r2, [sp, #16]
 8002386:	47b8      	blx	r7
 8002388:	3001      	adds	r0, #1
 800238a:	f43f ae9b 	beq.w	80020c4 <_printf_float+0x9c>
 800238e:	9b05      	ldr	r3, [sp, #20]
 8002390:	9a04      	ldr	r2, [sp, #16]
 8002392:	3301      	adds	r3, #1
 8002394:	9305      	str	r3, [sp, #20]
 8002396:	e7b7      	b.n	8002308 <_printf_float+0x2e0>
 8002398:	4653      	mov	r3, sl
 800239a:	465a      	mov	r2, fp
 800239c:	4631      	mov	r1, r6
 800239e:	4628      	mov	r0, r5
 80023a0:	47b8      	blx	r7
 80023a2:	3001      	adds	r0, #1
 80023a4:	d1be      	bne.n	8002324 <_printf_float+0x2fc>
 80023a6:	e68d      	b.n	80020c4 <_printf_float+0x9c>
 80023a8:	9a04      	ldr	r2, [sp, #16]
 80023aa:	464b      	mov	r3, r9
 80023ac:	4442      	add	r2, r8
 80023ae:	4631      	mov	r1, r6
 80023b0:	4628      	mov	r0, r5
 80023b2:	47b8      	blx	r7
 80023b4:	3001      	adds	r0, #1
 80023b6:	d1c1      	bne.n	800233c <_printf_float+0x314>
 80023b8:	e684      	b.n	80020c4 <_printf_float+0x9c>
 80023ba:	9a08      	ldr	r2, [sp, #32]
 80023bc:	2a01      	cmp	r2, #1
 80023be:	dc01      	bgt.n	80023c4 <_printf_float+0x39c>
 80023c0:	07db      	lsls	r3, r3, #31
 80023c2:	d537      	bpl.n	8002434 <_printf_float+0x40c>
 80023c4:	2301      	movs	r3, #1
 80023c6:	4642      	mov	r2, r8
 80023c8:	4631      	mov	r1, r6
 80023ca:	4628      	mov	r0, r5
 80023cc:	47b8      	blx	r7
 80023ce:	3001      	adds	r0, #1
 80023d0:	f43f ae78 	beq.w	80020c4 <_printf_float+0x9c>
 80023d4:	4653      	mov	r3, sl
 80023d6:	465a      	mov	r2, fp
 80023d8:	4631      	mov	r1, r6
 80023da:	4628      	mov	r0, r5
 80023dc:	47b8      	blx	r7
 80023de:	3001      	adds	r0, #1
 80023e0:	f43f ae70 	beq.w	80020c4 <_printf_float+0x9c>
 80023e4:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80023e8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80023ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023f0:	d01b      	beq.n	800242a <_printf_float+0x402>
 80023f2:	9b08      	ldr	r3, [sp, #32]
 80023f4:	f108 0201 	add.w	r2, r8, #1
 80023f8:	3b01      	subs	r3, #1
 80023fa:	4631      	mov	r1, r6
 80023fc:	4628      	mov	r0, r5
 80023fe:	47b8      	blx	r7
 8002400:	3001      	adds	r0, #1
 8002402:	d10e      	bne.n	8002422 <_printf_float+0x3fa>
 8002404:	e65e      	b.n	80020c4 <_printf_float+0x9c>
 8002406:	2301      	movs	r3, #1
 8002408:	464a      	mov	r2, r9
 800240a:	4631      	mov	r1, r6
 800240c:	4628      	mov	r0, r5
 800240e:	47b8      	blx	r7
 8002410:	3001      	adds	r0, #1
 8002412:	f43f ae57 	beq.w	80020c4 <_printf_float+0x9c>
 8002416:	f108 0801 	add.w	r8, r8, #1
 800241a:	9b08      	ldr	r3, [sp, #32]
 800241c:	3b01      	subs	r3, #1
 800241e:	4543      	cmp	r3, r8
 8002420:	dcf1      	bgt.n	8002406 <_printf_float+0x3de>
 8002422:	9b04      	ldr	r3, [sp, #16]
 8002424:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8002428:	e6db      	b.n	80021e2 <_printf_float+0x1ba>
 800242a:	f04f 0800 	mov.w	r8, #0
 800242e:	f104 091a 	add.w	r9, r4, #26
 8002432:	e7f2      	b.n	800241a <_printf_float+0x3f2>
 8002434:	2301      	movs	r3, #1
 8002436:	4642      	mov	r2, r8
 8002438:	e7df      	b.n	80023fa <_printf_float+0x3d2>
 800243a:	2301      	movs	r3, #1
 800243c:	464a      	mov	r2, r9
 800243e:	4631      	mov	r1, r6
 8002440:	4628      	mov	r0, r5
 8002442:	47b8      	blx	r7
 8002444:	3001      	adds	r0, #1
 8002446:	f43f ae3d 	beq.w	80020c4 <_printf_float+0x9c>
 800244a:	f108 0801 	add.w	r8, r8, #1
 800244e:	68e3      	ldr	r3, [r4, #12]
 8002450:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002452:	1a5b      	subs	r3, r3, r1
 8002454:	4543      	cmp	r3, r8
 8002456:	dcf0      	bgt.n	800243a <_printf_float+0x412>
 8002458:	e6f7      	b.n	800224a <_printf_float+0x222>
 800245a:	f04f 0800 	mov.w	r8, #0
 800245e:	f104 0919 	add.w	r9, r4, #25
 8002462:	e7f4      	b.n	800244e <_printf_float+0x426>

08002464 <_printf_common>:
 8002464:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002468:	4616      	mov	r6, r2
 800246a:	4699      	mov	r9, r3
 800246c:	688a      	ldr	r2, [r1, #8]
 800246e:	690b      	ldr	r3, [r1, #16]
 8002470:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002474:	4293      	cmp	r3, r2
 8002476:	bfb8      	it	lt
 8002478:	4613      	movlt	r3, r2
 800247a:	6033      	str	r3, [r6, #0]
 800247c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002480:	4607      	mov	r7, r0
 8002482:	460c      	mov	r4, r1
 8002484:	b10a      	cbz	r2, 800248a <_printf_common+0x26>
 8002486:	3301      	adds	r3, #1
 8002488:	6033      	str	r3, [r6, #0]
 800248a:	6823      	ldr	r3, [r4, #0]
 800248c:	0699      	lsls	r1, r3, #26
 800248e:	bf42      	ittt	mi
 8002490:	6833      	ldrmi	r3, [r6, #0]
 8002492:	3302      	addmi	r3, #2
 8002494:	6033      	strmi	r3, [r6, #0]
 8002496:	6825      	ldr	r5, [r4, #0]
 8002498:	f015 0506 	ands.w	r5, r5, #6
 800249c:	d106      	bne.n	80024ac <_printf_common+0x48>
 800249e:	f104 0a19 	add.w	sl, r4, #25
 80024a2:	68e3      	ldr	r3, [r4, #12]
 80024a4:	6832      	ldr	r2, [r6, #0]
 80024a6:	1a9b      	subs	r3, r3, r2
 80024a8:	42ab      	cmp	r3, r5
 80024aa:	dc26      	bgt.n	80024fa <_printf_common+0x96>
 80024ac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80024b0:	1e13      	subs	r3, r2, #0
 80024b2:	6822      	ldr	r2, [r4, #0]
 80024b4:	bf18      	it	ne
 80024b6:	2301      	movne	r3, #1
 80024b8:	0692      	lsls	r2, r2, #26
 80024ba:	d42b      	bmi.n	8002514 <_printf_common+0xb0>
 80024bc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80024c0:	4649      	mov	r1, r9
 80024c2:	4638      	mov	r0, r7
 80024c4:	47c0      	blx	r8
 80024c6:	3001      	adds	r0, #1
 80024c8:	d01e      	beq.n	8002508 <_printf_common+0xa4>
 80024ca:	6823      	ldr	r3, [r4, #0]
 80024cc:	68e5      	ldr	r5, [r4, #12]
 80024ce:	6832      	ldr	r2, [r6, #0]
 80024d0:	f003 0306 	and.w	r3, r3, #6
 80024d4:	2b04      	cmp	r3, #4
 80024d6:	bf08      	it	eq
 80024d8:	1aad      	subeq	r5, r5, r2
 80024da:	68a3      	ldr	r3, [r4, #8]
 80024dc:	6922      	ldr	r2, [r4, #16]
 80024de:	bf0c      	ite	eq
 80024e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80024e4:	2500      	movne	r5, #0
 80024e6:	4293      	cmp	r3, r2
 80024e8:	bfc4      	itt	gt
 80024ea:	1a9b      	subgt	r3, r3, r2
 80024ec:	18ed      	addgt	r5, r5, r3
 80024ee:	2600      	movs	r6, #0
 80024f0:	341a      	adds	r4, #26
 80024f2:	42b5      	cmp	r5, r6
 80024f4:	d11a      	bne.n	800252c <_printf_common+0xc8>
 80024f6:	2000      	movs	r0, #0
 80024f8:	e008      	b.n	800250c <_printf_common+0xa8>
 80024fa:	2301      	movs	r3, #1
 80024fc:	4652      	mov	r2, sl
 80024fe:	4649      	mov	r1, r9
 8002500:	4638      	mov	r0, r7
 8002502:	47c0      	blx	r8
 8002504:	3001      	adds	r0, #1
 8002506:	d103      	bne.n	8002510 <_printf_common+0xac>
 8002508:	f04f 30ff 	mov.w	r0, #4294967295
 800250c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002510:	3501      	adds	r5, #1
 8002512:	e7c6      	b.n	80024a2 <_printf_common+0x3e>
 8002514:	18e1      	adds	r1, r4, r3
 8002516:	1c5a      	adds	r2, r3, #1
 8002518:	2030      	movs	r0, #48	; 0x30
 800251a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800251e:	4422      	add	r2, r4
 8002520:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002524:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002528:	3302      	adds	r3, #2
 800252a:	e7c7      	b.n	80024bc <_printf_common+0x58>
 800252c:	2301      	movs	r3, #1
 800252e:	4622      	mov	r2, r4
 8002530:	4649      	mov	r1, r9
 8002532:	4638      	mov	r0, r7
 8002534:	47c0      	blx	r8
 8002536:	3001      	adds	r0, #1
 8002538:	d0e6      	beq.n	8002508 <_printf_common+0xa4>
 800253a:	3601      	adds	r6, #1
 800253c:	e7d9      	b.n	80024f2 <_printf_common+0x8e>
	...

08002540 <_printf_i>:
 8002540:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002544:	460c      	mov	r4, r1
 8002546:	4691      	mov	r9, r2
 8002548:	7e27      	ldrb	r7, [r4, #24]
 800254a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800254c:	2f78      	cmp	r7, #120	; 0x78
 800254e:	4680      	mov	r8, r0
 8002550:	469a      	mov	sl, r3
 8002552:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002556:	d807      	bhi.n	8002568 <_printf_i+0x28>
 8002558:	2f62      	cmp	r7, #98	; 0x62
 800255a:	d80a      	bhi.n	8002572 <_printf_i+0x32>
 800255c:	2f00      	cmp	r7, #0
 800255e:	f000 80d8 	beq.w	8002712 <_printf_i+0x1d2>
 8002562:	2f58      	cmp	r7, #88	; 0x58
 8002564:	f000 80a3 	beq.w	80026ae <_printf_i+0x16e>
 8002568:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800256c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002570:	e03a      	b.n	80025e8 <_printf_i+0xa8>
 8002572:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002576:	2b15      	cmp	r3, #21
 8002578:	d8f6      	bhi.n	8002568 <_printf_i+0x28>
 800257a:	a001      	add	r0, pc, #4	; (adr r0, 8002580 <_printf_i+0x40>)
 800257c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8002580:	080025d9 	.word	0x080025d9
 8002584:	080025ed 	.word	0x080025ed
 8002588:	08002569 	.word	0x08002569
 800258c:	08002569 	.word	0x08002569
 8002590:	08002569 	.word	0x08002569
 8002594:	08002569 	.word	0x08002569
 8002598:	080025ed 	.word	0x080025ed
 800259c:	08002569 	.word	0x08002569
 80025a0:	08002569 	.word	0x08002569
 80025a4:	08002569 	.word	0x08002569
 80025a8:	08002569 	.word	0x08002569
 80025ac:	080026f9 	.word	0x080026f9
 80025b0:	0800261d 	.word	0x0800261d
 80025b4:	080026db 	.word	0x080026db
 80025b8:	08002569 	.word	0x08002569
 80025bc:	08002569 	.word	0x08002569
 80025c0:	0800271b 	.word	0x0800271b
 80025c4:	08002569 	.word	0x08002569
 80025c8:	0800261d 	.word	0x0800261d
 80025cc:	08002569 	.word	0x08002569
 80025d0:	08002569 	.word	0x08002569
 80025d4:	080026e3 	.word	0x080026e3
 80025d8:	680b      	ldr	r3, [r1, #0]
 80025da:	1d1a      	adds	r2, r3, #4
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	600a      	str	r2, [r1, #0]
 80025e0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80025e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80025e8:	2301      	movs	r3, #1
 80025ea:	e0a3      	b.n	8002734 <_printf_i+0x1f4>
 80025ec:	6825      	ldr	r5, [r4, #0]
 80025ee:	6808      	ldr	r0, [r1, #0]
 80025f0:	062e      	lsls	r6, r5, #24
 80025f2:	f100 0304 	add.w	r3, r0, #4
 80025f6:	d50a      	bpl.n	800260e <_printf_i+0xce>
 80025f8:	6805      	ldr	r5, [r0, #0]
 80025fa:	600b      	str	r3, [r1, #0]
 80025fc:	2d00      	cmp	r5, #0
 80025fe:	da03      	bge.n	8002608 <_printf_i+0xc8>
 8002600:	232d      	movs	r3, #45	; 0x2d
 8002602:	426d      	negs	r5, r5
 8002604:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002608:	485e      	ldr	r0, [pc, #376]	; (8002784 <_printf_i+0x244>)
 800260a:	230a      	movs	r3, #10
 800260c:	e019      	b.n	8002642 <_printf_i+0x102>
 800260e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8002612:	6805      	ldr	r5, [r0, #0]
 8002614:	600b      	str	r3, [r1, #0]
 8002616:	bf18      	it	ne
 8002618:	b22d      	sxthne	r5, r5
 800261a:	e7ef      	b.n	80025fc <_printf_i+0xbc>
 800261c:	680b      	ldr	r3, [r1, #0]
 800261e:	6825      	ldr	r5, [r4, #0]
 8002620:	1d18      	adds	r0, r3, #4
 8002622:	6008      	str	r0, [r1, #0]
 8002624:	0628      	lsls	r0, r5, #24
 8002626:	d501      	bpl.n	800262c <_printf_i+0xec>
 8002628:	681d      	ldr	r5, [r3, #0]
 800262a:	e002      	b.n	8002632 <_printf_i+0xf2>
 800262c:	0669      	lsls	r1, r5, #25
 800262e:	d5fb      	bpl.n	8002628 <_printf_i+0xe8>
 8002630:	881d      	ldrh	r5, [r3, #0]
 8002632:	4854      	ldr	r0, [pc, #336]	; (8002784 <_printf_i+0x244>)
 8002634:	2f6f      	cmp	r7, #111	; 0x6f
 8002636:	bf0c      	ite	eq
 8002638:	2308      	moveq	r3, #8
 800263a:	230a      	movne	r3, #10
 800263c:	2100      	movs	r1, #0
 800263e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002642:	6866      	ldr	r6, [r4, #4]
 8002644:	60a6      	str	r6, [r4, #8]
 8002646:	2e00      	cmp	r6, #0
 8002648:	bfa2      	ittt	ge
 800264a:	6821      	ldrge	r1, [r4, #0]
 800264c:	f021 0104 	bicge.w	r1, r1, #4
 8002650:	6021      	strge	r1, [r4, #0]
 8002652:	b90d      	cbnz	r5, 8002658 <_printf_i+0x118>
 8002654:	2e00      	cmp	r6, #0
 8002656:	d04d      	beq.n	80026f4 <_printf_i+0x1b4>
 8002658:	4616      	mov	r6, r2
 800265a:	fbb5 f1f3 	udiv	r1, r5, r3
 800265e:	fb03 5711 	mls	r7, r3, r1, r5
 8002662:	5dc7      	ldrb	r7, [r0, r7]
 8002664:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002668:	462f      	mov	r7, r5
 800266a:	42bb      	cmp	r3, r7
 800266c:	460d      	mov	r5, r1
 800266e:	d9f4      	bls.n	800265a <_printf_i+0x11a>
 8002670:	2b08      	cmp	r3, #8
 8002672:	d10b      	bne.n	800268c <_printf_i+0x14c>
 8002674:	6823      	ldr	r3, [r4, #0]
 8002676:	07df      	lsls	r7, r3, #31
 8002678:	d508      	bpl.n	800268c <_printf_i+0x14c>
 800267a:	6923      	ldr	r3, [r4, #16]
 800267c:	6861      	ldr	r1, [r4, #4]
 800267e:	4299      	cmp	r1, r3
 8002680:	bfde      	ittt	le
 8002682:	2330      	movle	r3, #48	; 0x30
 8002684:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002688:	f106 36ff 	addle.w	r6, r6, #4294967295
 800268c:	1b92      	subs	r2, r2, r6
 800268e:	6122      	str	r2, [r4, #16]
 8002690:	f8cd a000 	str.w	sl, [sp]
 8002694:	464b      	mov	r3, r9
 8002696:	aa03      	add	r2, sp, #12
 8002698:	4621      	mov	r1, r4
 800269a:	4640      	mov	r0, r8
 800269c:	f7ff fee2 	bl	8002464 <_printf_common>
 80026a0:	3001      	adds	r0, #1
 80026a2:	d14c      	bne.n	800273e <_printf_i+0x1fe>
 80026a4:	f04f 30ff 	mov.w	r0, #4294967295
 80026a8:	b004      	add	sp, #16
 80026aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80026ae:	4835      	ldr	r0, [pc, #212]	; (8002784 <_printf_i+0x244>)
 80026b0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80026b4:	6823      	ldr	r3, [r4, #0]
 80026b6:	680e      	ldr	r6, [r1, #0]
 80026b8:	061f      	lsls	r7, r3, #24
 80026ba:	f856 5b04 	ldr.w	r5, [r6], #4
 80026be:	600e      	str	r6, [r1, #0]
 80026c0:	d514      	bpl.n	80026ec <_printf_i+0x1ac>
 80026c2:	07d9      	lsls	r1, r3, #31
 80026c4:	bf44      	itt	mi
 80026c6:	f043 0320 	orrmi.w	r3, r3, #32
 80026ca:	6023      	strmi	r3, [r4, #0]
 80026cc:	b91d      	cbnz	r5, 80026d6 <_printf_i+0x196>
 80026ce:	6823      	ldr	r3, [r4, #0]
 80026d0:	f023 0320 	bic.w	r3, r3, #32
 80026d4:	6023      	str	r3, [r4, #0]
 80026d6:	2310      	movs	r3, #16
 80026d8:	e7b0      	b.n	800263c <_printf_i+0xfc>
 80026da:	6823      	ldr	r3, [r4, #0]
 80026dc:	f043 0320 	orr.w	r3, r3, #32
 80026e0:	6023      	str	r3, [r4, #0]
 80026e2:	2378      	movs	r3, #120	; 0x78
 80026e4:	4828      	ldr	r0, [pc, #160]	; (8002788 <_printf_i+0x248>)
 80026e6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80026ea:	e7e3      	b.n	80026b4 <_printf_i+0x174>
 80026ec:	065e      	lsls	r6, r3, #25
 80026ee:	bf48      	it	mi
 80026f0:	b2ad      	uxthmi	r5, r5
 80026f2:	e7e6      	b.n	80026c2 <_printf_i+0x182>
 80026f4:	4616      	mov	r6, r2
 80026f6:	e7bb      	b.n	8002670 <_printf_i+0x130>
 80026f8:	680b      	ldr	r3, [r1, #0]
 80026fa:	6826      	ldr	r6, [r4, #0]
 80026fc:	6960      	ldr	r0, [r4, #20]
 80026fe:	1d1d      	adds	r5, r3, #4
 8002700:	600d      	str	r5, [r1, #0]
 8002702:	0635      	lsls	r5, r6, #24
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	d501      	bpl.n	800270c <_printf_i+0x1cc>
 8002708:	6018      	str	r0, [r3, #0]
 800270a:	e002      	b.n	8002712 <_printf_i+0x1d2>
 800270c:	0671      	lsls	r1, r6, #25
 800270e:	d5fb      	bpl.n	8002708 <_printf_i+0x1c8>
 8002710:	8018      	strh	r0, [r3, #0]
 8002712:	2300      	movs	r3, #0
 8002714:	6123      	str	r3, [r4, #16]
 8002716:	4616      	mov	r6, r2
 8002718:	e7ba      	b.n	8002690 <_printf_i+0x150>
 800271a:	680b      	ldr	r3, [r1, #0]
 800271c:	1d1a      	adds	r2, r3, #4
 800271e:	600a      	str	r2, [r1, #0]
 8002720:	681e      	ldr	r6, [r3, #0]
 8002722:	6862      	ldr	r2, [r4, #4]
 8002724:	2100      	movs	r1, #0
 8002726:	4630      	mov	r0, r6
 8002728:	f7fd fd92 	bl	8000250 <memchr>
 800272c:	b108      	cbz	r0, 8002732 <_printf_i+0x1f2>
 800272e:	1b80      	subs	r0, r0, r6
 8002730:	6060      	str	r0, [r4, #4]
 8002732:	6863      	ldr	r3, [r4, #4]
 8002734:	6123      	str	r3, [r4, #16]
 8002736:	2300      	movs	r3, #0
 8002738:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800273c:	e7a8      	b.n	8002690 <_printf_i+0x150>
 800273e:	6923      	ldr	r3, [r4, #16]
 8002740:	4632      	mov	r2, r6
 8002742:	4649      	mov	r1, r9
 8002744:	4640      	mov	r0, r8
 8002746:	47d0      	blx	sl
 8002748:	3001      	adds	r0, #1
 800274a:	d0ab      	beq.n	80026a4 <_printf_i+0x164>
 800274c:	6823      	ldr	r3, [r4, #0]
 800274e:	079b      	lsls	r3, r3, #30
 8002750:	d413      	bmi.n	800277a <_printf_i+0x23a>
 8002752:	68e0      	ldr	r0, [r4, #12]
 8002754:	9b03      	ldr	r3, [sp, #12]
 8002756:	4298      	cmp	r0, r3
 8002758:	bfb8      	it	lt
 800275a:	4618      	movlt	r0, r3
 800275c:	e7a4      	b.n	80026a8 <_printf_i+0x168>
 800275e:	2301      	movs	r3, #1
 8002760:	4632      	mov	r2, r6
 8002762:	4649      	mov	r1, r9
 8002764:	4640      	mov	r0, r8
 8002766:	47d0      	blx	sl
 8002768:	3001      	adds	r0, #1
 800276a:	d09b      	beq.n	80026a4 <_printf_i+0x164>
 800276c:	3501      	adds	r5, #1
 800276e:	68e3      	ldr	r3, [r4, #12]
 8002770:	9903      	ldr	r1, [sp, #12]
 8002772:	1a5b      	subs	r3, r3, r1
 8002774:	42ab      	cmp	r3, r5
 8002776:	dcf2      	bgt.n	800275e <_printf_i+0x21e>
 8002778:	e7eb      	b.n	8002752 <_printf_i+0x212>
 800277a:	2500      	movs	r5, #0
 800277c:	f104 0619 	add.w	r6, r4, #25
 8002780:	e7f5      	b.n	800276e <_printf_i+0x22e>
 8002782:	bf00      	nop
 8002784:	080048a2 	.word	0x080048a2
 8002788:	080048b3 	.word	0x080048b3

0800278c <iprintf>:
 800278c:	b40f      	push	{r0, r1, r2, r3}
 800278e:	4b0a      	ldr	r3, [pc, #40]	; (80027b8 <iprintf+0x2c>)
 8002790:	b513      	push	{r0, r1, r4, lr}
 8002792:	681c      	ldr	r4, [r3, #0]
 8002794:	b124      	cbz	r4, 80027a0 <iprintf+0x14>
 8002796:	69a3      	ldr	r3, [r4, #24]
 8002798:	b913      	cbnz	r3, 80027a0 <iprintf+0x14>
 800279a:	4620      	mov	r0, r4
 800279c:	f000 fe76 	bl	800348c <__sinit>
 80027a0:	ab05      	add	r3, sp, #20
 80027a2:	9a04      	ldr	r2, [sp, #16]
 80027a4:	68a1      	ldr	r1, [r4, #8]
 80027a6:	9301      	str	r3, [sp, #4]
 80027a8:	4620      	mov	r0, r4
 80027aa:	f001 fb8d 	bl	8003ec8 <_vfiprintf_r>
 80027ae:	b002      	add	sp, #8
 80027b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80027b4:	b004      	add	sp, #16
 80027b6:	4770      	bx	lr
 80027b8:	2000000c 	.word	0x2000000c

080027bc <quorem>:
 80027bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80027c0:	6903      	ldr	r3, [r0, #16]
 80027c2:	690c      	ldr	r4, [r1, #16]
 80027c4:	42a3      	cmp	r3, r4
 80027c6:	4607      	mov	r7, r0
 80027c8:	f2c0 8081 	blt.w	80028ce <quorem+0x112>
 80027cc:	3c01      	subs	r4, #1
 80027ce:	f101 0814 	add.w	r8, r1, #20
 80027d2:	f100 0514 	add.w	r5, r0, #20
 80027d6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80027da:	9301      	str	r3, [sp, #4]
 80027dc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80027e0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80027e4:	3301      	adds	r3, #1
 80027e6:	429a      	cmp	r2, r3
 80027e8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80027ec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80027f0:	fbb2 f6f3 	udiv	r6, r2, r3
 80027f4:	d331      	bcc.n	800285a <quorem+0x9e>
 80027f6:	f04f 0e00 	mov.w	lr, #0
 80027fa:	4640      	mov	r0, r8
 80027fc:	46ac      	mov	ip, r5
 80027fe:	46f2      	mov	sl, lr
 8002800:	f850 2b04 	ldr.w	r2, [r0], #4
 8002804:	b293      	uxth	r3, r2
 8002806:	fb06 e303 	mla	r3, r6, r3, lr
 800280a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800280e:	b29b      	uxth	r3, r3
 8002810:	ebaa 0303 	sub.w	r3, sl, r3
 8002814:	0c12      	lsrs	r2, r2, #16
 8002816:	f8dc a000 	ldr.w	sl, [ip]
 800281a:	fb06 e202 	mla	r2, r6, r2, lr
 800281e:	fa13 f38a 	uxtah	r3, r3, sl
 8002822:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8002826:	fa1f fa82 	uxth.w	sl, r2
 800282a:	f8dc 2000 	ldr.w	r2, [ip]
 800282e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8002832:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8002836:	b29b      	uxth	r3, r3
 8002838:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800283c:	4581      	cmp	r9, r0
 800283e:	f84c 3b04 	str.w	r3, [ip], #4
 8002842:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8002846:	d2db      	bcs.n	8002800 <quorem+0x44>
 8002848:	f855 300b 	ldr.w	r3, [r5, fp]
 800284c:	b92b      	cbnz	r3, 800285a <quorem+0x9e>
 800284e:	9b01      	ldr	r3, [sp, #4]
 8002850:	3b04      	subs	r3, #4
 8002852:	429d      	cmp	r5, r3
 8002854:	461a      	mov	r2, r3
 8002856:	d32e      	bcc.n	80028b6 <quorem+0xfa>
 8002858:	613c      	str	r4, [r7, #16]
 800285a:	4638      	mov	r0, r7
 800285c:	f001 f950 	bl	8003b00 <__mcmp>
 8002860:	2800      	cmp	r0, #0
 8002862:	db24      	blt.n	80028ae <quorem+0xf2>
 8002864:	3601      	adds	r6, #1
 8002866:	4628      	mov	r0, r5
 8002868:	f04f 0c00 	mov.w	ip, #0
 800286c:	f858 2b04 	ldr.w	r2, [r8], #4
 8002870:	f8d0 e000 	ldr.w	lr, [r0]
 8002874:	b293      	uxth	r3, r2
 8002876:	ebac 0303 	sub.w	r3, ip, r3
 800287a:	0c12      	lsrs	r2, r2, #16
 800287c:	fa13 f38e 	uxtah	r3, r3, lr
 8002880:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8002884:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8002888:	b29b      	uxth	r3, r3
 800288a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800288e:	45c1      	cmp	r9, r8
 8002890:	f840 3b04 	str.w	r3, [r0], #4
 8002894:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8002898:	d2e8      	bcs.n	800286c <quorem+0xb0>
 800289a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800289e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80028a2:	b922      	cbnz	r2, 80028ae <quorem+0xf2>
 80028a4:	3b04      	subs	r3, #4
 80028a6:	429d      	cmp	r5, r3
 80028a8:	461a      	mov	r2, r3
 80028aa:	d30a      	bcc.n	80028c2 <quorem+0x106>
 80028ac:	613c      	str	r4, [r7, #16]
 80028ae:	4630      	mov	r0, r6
 80028b0:	b003      	add	sp, #12
 80028b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80028b6:	6812      	ldr	r2, [r2, #0]
 80028b8:	3b04      	subs	r3, #4
 80028ba:	2a00      	cmp	r2, #0
 80028bc:	d1cc      	bne.n	8002858 <quorem+0x9c>
 80028be:	3c01      	subs	r4, #1
 80028c0:	e7c7      	b.n	8002852 <quorem+0x96>
 80028c2:	6812      	ldr	r2, [r2, #0]
 80028c4:	3b04      	subs	r3, #4
 80028c6:	2a00      	cmp	r2, #0
 80028c8:	d1f0      	bne.n	80028ac <quorem+0xf0>
 80028ca:	3c01      	subs	r4, #1
 80028cc:	e7eb      	b.n	80028a6 <quorem+0xea>
 80028ce:	2000      	movs	r0, #0
 80028d0:	e7ee      	b.n	80028b0 <quorem+0xf4>
 80028d2:	0000      	movs	r0, r0
 80028d4:	0000      	movs	r0, r0
	...

080028d8 <_dtoa_r>:
 80028d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80028dc:	ec59 8b10 	vmov	r8, r9, d0
 80028e0:	b095      	sub	sp, #84	; 0x54
 80028e2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80028e4:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 80028e6:	9107      	str	r1, [sp, #28]
 80028e8:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80028ec:	4606      	mov	r6, r0
 80028ee:	9209      	str	r2, [sp, #36]	; 0x24
 80028f0:	9310      	str	r3, [sp, #64]	; 0x40
 80028f2:	b975      	cbnz	r5, 8002912 <_dtoa_r+0x3a>
 80028f4:	2010      	movs	r0, #16
 80028f6:	f000 fe6f 	bl	80035d8 <malloc>
 80028fa:	4602      	mov	r2, r0
 80028fc:	6270      	str	r0, [r6, #36]	; 0x24
 80028fe:	b920      	cbnz	r0, 800290a <_dtoa_r+0x32>
 8002900:	4bab      	ldr	r3, [pc, #684]	; (8002bb0 <_dtoa_r+0x2d8>)
 8002902:	21ea      	movs	r1, #234	; 0xea
 8002904:	48ab      	ldr	r0, [pc, #684]	; (8002bb4 <_dtoa_r+0x2dc>)
 8002906:	f001 fd35 	bl	8004374 <__assert_func>
 800290a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800290e:	6005      	str	r5, [r0, #0]
 8002910:	60c5      	str	r5, [r0, #12]
 8002912:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8002914:	6819      	ldr	r1, [r3, #0]
 8002916:	b151      	cbz	r1, 800292e <_dtoa_r+0x56>
 8002918:	685a      	ldr	r2, [r3, #4]
 800291a:	604a      	str	r2, [r1, #4]
 800291c:	2301      	movs	r3, #1
 800291e:	4093      	lsls	r3, r2
 8002920:	608b      	str	r3, [r1, #8]
 8002922:	4630      	mov	r0, r6
 8002924:	f000 feae 	bl	8003684 <_Bfree>
 8002928:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800292a:	2200      	movs	r2, #0
 800292c:	601a      	str	r2, [r3, #0]
 800292e:	f1b9 0300 	subs.w	r3, r9, #0
 8002932:	bfbb      	ittet	lt
 8002934:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8002938:	9303      	strlt	r3, [sp, #12]
 800293a:	2300      	movge	r3, #0
 800293c:	2201      	movlt	r2, #1
 800293e:	bfac      	ite	ge
 8002940:	6023      	strge	r3, [r4, #0]
 8002942:	6022      	strlt	r2, [r4, #0]
 8002944:	4b9c      	ldr	r3, [pc, #624]	; (8002bb8 <_dtoa_r+0x2e0>)
 8002946:	9c03      	ldr	r4, [sp, #12]
 8002948:	43a3      	bics	r3, r4
 800294a:	d11a      	bne.n	8002982 <_dtoa_r+0xaa>
 800294c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800294e:	f242 730f 	movw	r3, #9999	; 0x270f
 8002952:	6013      	str	r3, [r2, #0]
 8002954:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8002958:	ea53 0308 	orrs.w	r3, r3, r8
 800295c:	f000 8512 	beq.w	8003384 <_dtoa_r+0xaac>
 8002960:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8002962:	b953      	cbnz	r3, 800297a <_dtoa_r+0xa2>
 8002964:	4b95      	ldr	r3, [pc, #596]	; (8002bbc <_dtoa_r+0x2e4>)
 8002966:	e01f      	b.n	80029a8 <_dtoa_r+0xd0>
 8002968:	4b95      	ldr	r3, [pc, #596]	; (8002bc0 <_dtoa_r+0x2e8>)
 800296a:	9300      	str	r3, [sp, #0]
 800296c:	3308      	adds	r3, #8
 800296e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8002970:	6013      	str	r3, [r2, #0]
 8002972:	9800      	ldr	r0, [sp, #0]
 8002974:	b015      	add	sp, #84	; 0x54
 8002976:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800297a:	4b90      	ldr	r3, [pc, #576]	; (8002bbc <_dtoa_r+0x2e4>)
 800297c:	9300      	str	r3, [sp, #0]
 800297e:	3303      	adds	r3, #3
 8002980:	e7f5      	b.n	800296e <_dtoa_r+0x96>
 8002982:	ed9d 7b02 	vldr	d7, [sp, #8]
 8002986:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800298a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800298e:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8002992:	d10b      	bne.n	80029ac <_dtoa_r+0xd4>
 8002994:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8002996:	2301      	movs	r3, #1
 8002998:	6013      	str	r3, [r2, #0]
 800299a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800299c:	2b00      	cmp	r3, #0
 800299e:	f000 84ee 	beq.w	800337e <_dtoa_r+0xaa6>
 80029a2:	4888      	ldr	r0, [pc, #544]	; (8002bc4 <_dtoa_r+0x2ec>)
 80029a4:	6018      	str	r0, [r3, #0]
 80029a6:	1e43      	subs	r3, r0, #1
 80029a8:	9300      	str	r3, [sp, #0]
 80029aa:	e7e2      	b.n	8002972 <_dtoa_r+0x9a>
 80029ac:	a913      	add	r1, sp, #76	; 0x4c
 80029ae:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80029b2:	aa12      	add	r2, sp, #72	; 0x48
 80029b4:	4630      	mov	r0, r6
 80029b6:	f001 f947 	bl	8003c48 <__d2b>
 80029ba:	f3c4 510a 	ubfx	r1, r4, #20, #11
 80029be:	4605      	mov	r5, r0
 80029c0:	9812      	ldr	r0, [sp, #72]	; 0x48
 80029c2:	2900      	cmp	r1, #0
 80029c4:	d047      	beq.n	8002a56 <_dtoa_r+0x17e>
 80029c6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80029c8:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80029cc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80029d0:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 80029d4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80029d8:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 80029dc:	2400      	movs	r4, #0
 80029de:	ec43 2b16 	vmov	d6, r2, r3
 80029e2:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 80029e6:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 8002b98 <_dtoa_r+0x2c0>
 80029ea:	ee36 7b47 	vsub.f64	d7, d6, d7
 80029ee:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 8002ba0 <_dtoa_r+0x2c8>
 80029f2:	eea7 6b05 	vfma.f64	d6, d7, d5
 80029f6:	eeb0 7b46 	vmov.f64	d7, d6
 80029fa:	ee06 1a90 	vmov	s13, r1
 80029fe:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 8002a02:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8002ba8 <_dtoa_r+0x2d0>
 8002a06:	eea5 7b06 	vfma.f64	d7, d5, d6
 8002a0a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8002a0e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8002a12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a16:	ee16 ba90 	vmov	fp, s13
 8002a1a:	9411      	str	r4, [sp, #68]	; 0x44
 8002a1c:	d508      	bpl.n	8002a30 <_dtoa_r+0x158>
 8002a1e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8002a22:	eeb4 6b47 	vcmp.f64	d6, d7
 8002a26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a2a:	bf18      	it	ne
 8002a2c:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8002a30:	f1bb 0f16 	cmp.w	fp, #22
 8002a34:	d832      	bhi.n	8002a9c <_dtoa_r+0x1c4>
 8002a36:	4b64      	ldr	r3, [pc, #400]	; (8002bc8 <_dtoa_r+0x2f0>)
 8002a38:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8002a3c:	ed93 7b00 	vldr	d7, [r3]
 8002a40:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 8002a44:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002a48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a4c:	d501      	bpl.n	8002a52 <_dtoa_r+0x17a>
 8002a4e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8002a52:	2300      	movs	r3, #0
 8002a54:	e023      	b.n	8002a9e <_dtoa_r+0x1c6>
 8002a56:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8002a58:	4401      	add	r1, r0
 8002a5a:	f201 4332 	addw	r3, r1, #1074	; 0x432
 8002a5e:	2b20      	cmp	r3, #32
 8002a60:	bfc3      	ittte	gt
 8002a62:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8002a66:	fa04 f303 	lslgt.w	r3, r4, r3
 8002a6a:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 8002a6e:	f1c3 0320 	rsble	r3, r3, #32
 8002a72:	bfc6      	itte	gt
 8002a74:	fa28 f804 	lsrgt.w	r8, r8, r4
 8002a78:	ea43 0308 	orrgt.w	r3, r3, r8
 8002a7c:	fa08 f303 	lslle.w	r3, r8, r3
 8002a80:	ee07 3a90 	vmov	s15, r3
 8002a84:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002a88:	3901      	subs	r1, #1
 8002a8a:	ed8d 7b00 	vstr	d7, [sp]
 8002a8e:	9c01      	ldr	r4, [sp, #4]
 8002a90:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002a94:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8002a98:	2401      	movs	r4, #1
 8002a9a:	e7a0      	b.n	80029de <_dtoa_r+0x106>
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	930f      	str	r3, [sp, #60]	; 0x3c
 8002aa0:	1a43      	subs	r3, r0, r1
 8002aa2:	1e5a      	subs	r2, r3, #1
 8002aa4:	bf45      	ittet	mi
 8002aa6:	f1c3 0301 	rsbmi	r3, r3, #1
 8002aaa:	9305      	strmi	r3, [sp, #20]
 8002aac:	2300      	movpl	r3, #0
 8002aae:	2300      	movmi	r3, #0
 8002ab0:	9206      	str	r2, [sp, #24]
 8002ab2:	bf54      	ite	pl
 8002ab4:	9305      	strpl	r3, [sp, #20]
 8002ab6:	9306      	strmi	r3, [sp, #24]
 8002ab8:	f1bb 0f00 	cmp.w	fp, #0
 8002abc:	db18      	blt.n	8002af0 <_dtoa_r+0x218>
 8002abe:	9b06      	ldr	r3, [sp, #24]
 8002ac0:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8002ac4:	445b      	add	r3, fp
 8002ac6:	9306      	str	r3, [sp, #24]
 8002ac8:	2300      	movs	r3, #0
 8002aca:	9a07      	ldr	r2, [sp, #28]
 8002acc:	2a09      	cmp	r2, #9
 8002ace:	d849      	bhi.n	8002b64 <_dtoa_r+0x28c>
 8002ad0:	2a05      	cmp	r2, #5
 8002ad2:	bfc4      	itt	gt
 8002ad4:	3a04      	subgt	r2, #4
 8002ad6:	9207      	strgt	r2, [sp, #28]
 8002ad8:	9a07      	ldr	r2, [sp, #28]
 8002ada:	f1a2 0202 	sub.w	r2, r2, #2
 8002ade:	bfcc      	ite	gt
 8002ae0:	2400      	movgt	r4, #0
 8002ae2:	2401      	movle	r4, #1
 8002ae4:	2a03      	cmp	r2, #3
 8002ae6:	d848      	bhi.n	8002b7a <_dtoa_r+0x2a2>
 8002ae8:	e8df f002 	tbb	[pc, r2]
 8002aec:	3a2c2e0b 	.word	0x3a2c2e0b
 8002af0:	9b05      	ldr	r3, [sp, #20]
 8002af2:	2200      	movs	r2, #0
 8002af4:	eba3 030b 	sub.w	r3, r3, fp
 8002af8:	9305      	str	r3, [sp, #20]
 8002afa:	920e      	str	r2, [sp, #56]	; 0x38
 8002afc:	f1cb 0300 	rsb	r3, fp, #0
 8002b00:	e7e3      	b.n	8002aca <_dtoa_r+0x1f2>
 8002b02:	2200      	movs	r2, #0
 8002b04:	9208      	str	r2, [sp, #32]
 8002b06:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002b08:	2a00      	cmp	r2, #0
 8002b0a:	dc39      	bgt.n	8002b80 <_dtoa_r+0x2a8>
 8002b0c:	f04f 0a01 	mov.w	sl, #1
 8002b10:	46d1      	mov	r9, sl
 8002b12:	4652      	mov	r2, sl
 8002b14:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8002b18:	6a77      	ldr	r7, [r6, #36]	; 0x24
 8002b1a:	2100      	movs	r1, #0
 8002b1c:	6079      	str	r1, [r7, #4]
 8002b1e:	2004      	movs	r0, #4
 8002b20:	f100 0c14 	add.w	ip, r0, #20
 8002b24:	4594      	cmp	ip, r2
 8002b26:	6879      	ldr	r1, [r7, #4]
 8002b28:	d92f      	bls.n	8002b8a <_dtoa_r+0x2b2>
 8002b2a:	4630      	mov	r0, r6
 8002b2c:	930c      	str	r3, [sp, #48]	; 0x30
 8002b2e:	f000 fd69 	bl	8003604 <_Balloc>
 8002b32:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002b34:	9000      	str	r0, [sp, #0]
 8002b36:	4602      	mov	r2, r0
 8002b38:	2800      	cmp	r0, #0
 8002b3a:	d149      	bne.n	8002bd0 <_dtoa_r+0x2f8>
 8002b3c:	4b23      	ldr	r3, [pc, #140]	; (8002bcc <_dtoa_r+0x2f4>)
 8002b3e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8002b42:	e6df      	b.n	8002904 <_dtoa_r+0x2c>
 8002b44:	2201      	movs	r2, #1
 8002b46:	e7dd      	b.n	8002b04 <_dtoa_r+0x22c>
 8002b48:	2200      	movs	r2, #0
 8002b4a:	9208      	str	r2, [sp, #32]
 8002b4c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002b4e:	eb0b 0a02 	add.w	sl, fp, r2
 8002b52:	f10a 0901 	add.w	r9, sl, #1
 8002b56:	464a      	mov	r2, r9
 8002b58:	2a01      	cmp	r2, #1
 8002b5a:	bfb8      	it	lt
 8002b5c:	2201      	movlt	r2, #1
 8002b5e:	e7db      	b.n	8002b18 <_dtoa_r+0x240>
 8002b60:	2201      	movs	r2, #1
 8002b62:	e7f2      	b.n	8002b4a <_dtoa_r+0x272>
 8002b64:	2401      	movs	r4, #1
 8002b66:	2200      	movs	r2, #0
 8002b68:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8002b6c:	f04f 3aff 	mov.w	sl, #4294967295
 8002b70:	2100      	movs	r1, #0
 8002b72:	46d1      	mov	r9, sl
 8002b74:	2212      	movs	r2, #18
 8002b76:	9109      	str	r1, [sp, #36]	; 0x24
 8002b78:	e7ce      	b.n	8002b18 <_dtoa_r+0x240>
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	9208      	str	r2, [sp, #32]
 8002b7e:	e7f5      	b.n	8002b6c <_dtoa_r+0x294>
 8002b80:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8002b84:	46d1      	mov	r9, sl
 8002b86:	4652      	mov	r2, sl
 8002b88:	e7c6      	b.n	8002b18 <_dtoa_r+0x240>
 8002b8a:	3101      	adds	r1, #1
 8002b8c:	6079      	str	r1, [r7, #4]
 8002b8e:	0040      	lsls	r0, r0, #1
 8002b90:	e7c6      	b.n	8002b20 <_dtoa_r+0x248>
 8002b92:	bf00      	nop
 8002b94:	f3af 8000 	nop.w
 8002b98:	636f4361 	.word	0x636f4361
 8002b9c:	3fd287a7 	.word	0x3fd287a7
 8002ba0:	8b60c8b3 	.word	0x8b60c8b3
 8002ba4:	3fc68a28 	.word	0x3fc68a28
 8002ba8:	509f79fb 	.word	0x509f79fb
 8002bac:	3fd34413 	.word	0x3fd34413
 8002bb0:	080048d1 	.word	0x080048d1
 8002bb4:	080048e8 	.word	0x080048e8
 8002bb8:	7ff00000 	.word	0x7ff00000
 8002bbc:	080048cd 	.word	0x080048cd
 8002bc0:	080048c4 	.word	0x080048c4
 8002bc4:	080048a1 	.word	0x080048a1
 8002bc8:	08004a40 	.word	0x08004a40
 8002bcc:	08004947 	.word	0x08004947
 8002bd0:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8002bd2:	9900      	ldr	r1, [sp, #0]
 8002bd4:	6011      	str	r1, [r2, #0]
 8002bd6:	f1b9 0f0e 	cmp.w	r9, #14
 8002bda:	d872      	bhi.n	8002cc2 <_dtoa_r+0x3ea>
 8002bdc:	2c00      	cmp	r4, #0
 8002bde:	d070      	beq.n	8002cc2 <_dtoa_r+0x3ea>
 8002be0:	f1bb 0f00 	cmp.w	fp, #0
 8002be4:	f340 80a6 	ble.w	8002d34 <_dtoa_r+0x45c>
 8002be8:	49ca      	ldr	r1, [pc, #808]	; (8002f14 <_dtoa_r+0x63c>)
 8002bea:	f00b 020f 	and.w	r2, fp, #15
 8002bee:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8002bf2:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8002bf6:	ed92 7b00 	vldr	d7, [r2]
 8002bfa:	ea4f 112b 	mov.w	r1, fp, asr #4
 8002bfe:	f000 808d 	beq.w	8002d1c <_dtoa_r+0x444>
 8002c02:	4ac5      	ldr	r2, [pc, #788]	; (8002f18 <_dtoa_r+0x640>)
 8002c04:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 8002c08:	ed92 6b08 	vldr	d6, [r2, #32]
 8002c0c:	ee85 6b06 	vdiv.f64	d6, d5, d6
 8002c10:	ed8d 6b02 	vstr	d6, [sp, #8]
 8002c14:	f001 010f 	and.w	r1, r1, #15
 8002c18:	2203      	movs	r2, #3
 8002c1a:	48bf      	ldr	r0, [pc, #764]	; (8002f18 <_dtoa_r+0x640>)
 8002c1c:	2900      	cmp	r1, #0
 8002c1e:	d17f      	bne.n	8002d20 <_dtoa_r+0x448>
 8002c20:	ed9d 6b02 	vldr	d6, [sp, #8]
 8002c24:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8002c28:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002c2c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8002c2e:	2900      	cmp	r1, #0
 8002c30:	f000 80b2 	beq.w	8002d98 <_dtoa_r+0x4c0>
 8002c34:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8002c38:	ed9d 7b02 	vldr	d7, [sp, #8]
 8002c3c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8002c40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c44:	f140 80a8 	bpl.w	8002d98 <_dtoa_r+0x4c0>
 8002c48:	f1b9 0f00 	cmp.w	r9, #0
 8002c4c:	f000 80a4 	beq.w	8002d98 <_dtoa_r+0x4c0>
 8002c50:	f1ba 0f00 	cmp.w	sl, #0
 8002c54:	dd31      	ble.n	8002cba <_dtoa_r+0x3e2>
 8002c56:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8002c5a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002c5e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002c62:	f10b 37ff 	add.w	r7, fp, #4294967295
 8002c66:	3201      	adds	r2, #1
 8002c68:	4650      	mov	r0, sl
 8002c6a:	ed9d 6b02 	vldr	d6, [sp, #8]
 8002c6e:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8002c72:	ee07 2a90 	vmov	s15, r2
 8002c76:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002c7a:	eea7 5b06 	vfma.f64	d5, d7, d6
 8002c7e:	ed8d 5b02 	vstr	d5, [sp, #8]
 8002c82:	9c03      	ldr	r4, [sp, #12]
 8002c84:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8002c88:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 8002c8c:	2800      	cmp	r0, #0
 8002c8e:	f040 8086 	bne.w	8002d9e <_dtoa_r+0x4c6>
 8002c92:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8002c96:	ee36 6b47 	vsub.f64	d6, d6, d7
 8002c9a:	ec42 1b17 	vmov	d7, r1, r2
 8002c9e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002ca2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ca6:	f300 8272 	bgt.w	800318e <_dtoa_r+0x8b6>
 8002caa:	eeb1 7b47 	vneg.f64	d7, d7
 8002cae:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002cb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cb6:	f100 8267 	bmi.w	8003188 <_dtoa_r+0x8b0>
 8002cba:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 8002cbe:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8002cc2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8002cc4:	2a00      	cmp	r2, #0
 8002cc6:	f2c0 8129 	blt.w	8002f1c <_dtoa_r+0x644>
 8002cca:	f1bb 0f0e 	cmp.w	fp, #14
 8002cce:	f300 8125 	bgt.w	8002f1c <_dtoa_r+0x644>
 8002cd2:	4b90      	ldr	r3, [pc, #576]	; (8002f14 <_dtoa_r+0x63c>)
 8002cd4:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8002cd8:	ed93 6b00 	vldr	d6, [r3]
 8002cdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	f280 80c3 	bge.w	8002e6a <_dtoa_r+0x592>
 8002ce4:	f1b9 0f00 	cmp.w	r9, #0
 8002ce8:	f300 80bf 	bgt.w	8002e6a <_dtoa_r+0x592>
 8002cec:	f040 824c 	bne.w	8003188 <_dtoa_r+0x8b0>
 8002cf0:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8002cf4:	ee26 6b07 	vmul.f64	d6, d6, d7
 8002cf8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8002cfc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002d00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d04:	464c      	mov	r4, r9
 8002d06:	464f      	mov	r7, r9
 8002d08:	f280 8222 	bge.w	8003150 <_dtoa_r+0x878>
 8002d0c:	f8dd 8000 	ldr.w	r8, [sp]
 8002d10:	2331      	movs	r3, #49	; 0x31
 8002d12:	f808 3b01 	strb.w	r3, [r8], #1
 8002d16:	f10b 0b01 	add.w	fp, fp, #1
 8002d1a:	e21e      	b.n	800315a <_dtoa_r+0x882>
 8002d1c:	2202      	movs	r2, #2
 8002d1e:	e77c      	b.n	8002c1a <_dtoa_r+0x342>
 8002d20:	07cc      	lsls	r4, r1, #31
 8002d22:	d504      	bpl.n	8002d2e <_dtoa_r+0x456>
 8002d24:	ed90 6b00 	vldr	d6, [r0]
 8002d28:	3201      	adds	r2, #1
 8002d2a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002d2e:	1049      	asrs	r1, r1, #1
 8002d30:	3008      	adds	r0, #8
 8002d32:	e773      	b.n	8002c1c <_dtoa_r+0x344>
 8002d34:	d02e      	beq.n	8002d94 <_dtoa_r+0x4bc>
 8002d36:	f1cb 0100 	rsb	r1, fp, #0
 8002d3a:	4a76      	ldr	r2, [pc, #472]	; (8002f14 <_dtoa_r+0x63c>)
 8002d3c:	f001 000f 	and.w	r0, r1, #15
 8002d40:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8002d44:	ed92 7b00 	vldr	d7, [r2]
 8002d48:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 8002d4c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002d50:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8002d54:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 8002d58:	e9cd 7802 	strd	r7, r8, [sp, #8]
 8002d5c:	486e      	ldr	r0, [pc, #440]	; (8002f18 <_dtoa_r+0x640>)
 8002d5e:	1109      	asrs	r1, r1, #4
 8002d60:	2400      	movs	r4, #0
 8002d62:	2202      	movs	r2, #2
 8002d64:	b939      	cbnz	r1, 8002d76 <_dtoa_r+0x49e>
 8002d66:	2c00      	cmp	r4, #0
 8002d68:	f43f af60 	beq.w	8002c2c <_dtoa_r+0x354>
 8002d6c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8002d70:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002d74:	e75a      	b.n	8002c2c <_dtoa_r+0x354>
 8002d76:	07cf      	lsls	r7, r1, #31
 8002d78:	d509      	bpl.n	8002d8e <_dtoa_r+0x4b6>
 8002d7a:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 8002d7e:	ed90 7b00 	vldr	d7, [r0]
 8002d82:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002d86:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8002d8a:	3201      	adds	r2, #1
 8002d8c:	2401      	movs	r4, #1
 8002d8e:	1049      	asrs	r1, r1, #1
 8002d90:	3008      	adds	r0, #8
 8002d92:	e7e7      	b.n	8002d64 <_dtoa_r+0x48c>
 8002d94:	2202      	movs	r2, #2
 8002d96:	e749      	b.n	8002c2c <_dtoa_r+0x354>
 8002d98:	465f      	mov	r7, fp
 8002d9a:	4648      	mov	r0, r9
 8002d9c:	e765      	b.n	8002c6a <_dtoa_r+0x392>
 8002d9e:	ec42 1b17 	vmov	d7, r1, r2
 8002da2:	4a5c      	ldr	r2, [pc, #368]	; (8002f14 <_dtoa_r+0x63c>)
 8002da4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8002da8:	ed12 4b02 	vldr	d4, [r2, #-8]
 8002dac:	9a00      	ldr	r2, [sp, #0]
 8002dae:	1814      	adds	r4, r2, r0
 8002db0:	9a08      	ldr	r2, [sp, #32]
 8002db2:	b352      	cbz	r2, 8002e0a <_dtoa_r+0x532>
 8002db4:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8002db8:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8002dbc:	f8dd 8000 	ldr.w	r8, [sp]
 8002dc0:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8002dc4:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8002dc8:	ee35 7b47 	vsub.f64	d7, d5, d7
 8002dcc:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8002dd0:	ee14 2a90 	vmov	r2, s9
 8002dd4:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8002dd8:	3230      	adds	r2, #48	; 0x30
 8002dda:	ee36 6b45 	vsub.f64	d6, d6, d5
 8002dde:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002de2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002de6:	f808 2b01 	strb.w	r2, [r8], #1
 8002dea:	d439      	bmi.n	8002e60 <_dtoa_r+0x588>
 8002dec:	ee32 5b46 	vsub.f64	d5, d2, d6
 8002df0:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8002df4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002df8:	d472      	bmi.n	8002ee0 <_dtoa_r+0x608>
 8002dfa:	45a0      	cmp	r8, r4
 8002dfc:	f43f af5d 	beq.w	8002cba <_dtoa_r+0x3e2>
 8002e00:	ee27 7b03 	vmul.f64	d7, d7, d3
 8002e04:	ee26 6b03 	vmul.f64	d6, d6, d3
 8002e08:	e7e0      	b.n	8002dcc <_dtoa_r+0x4f4>
 8002e0a:	f8dd 8000 	ldr.w	r8, [sp]
 8002e0e:	ee27 7b04 	vmul.f64	d7, d7, d4
 8002e12:	4621      	mov	r1, r4
 8002e14:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8002e18:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8002e1c:	ee14 2a90 	vmov	r2, s9
 8002e20:	3230      	adds	r2, #48	; 0x30
 8002e22:	f808 2b01 	strb.w	r2, [r8], #1
 8002e26:	45a0      	cmp	r8, r4
 8002e28:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8002e2c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8002e30:	d118      	bne.n	8002e64 <_dtoa_r+0x58c>
 8002e32:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8002e36:	ee37 4b05 	vadd.f64	d4, d7, d5
 8002e3a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8002e3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e42:	dc4d      	bgt.n	8002ee0 <_dtoa_r+0x608>
 8002e44:	ee35 7b47 	vsub.f64	d7, d5, d7
 8002e48:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002e4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e50:	f57f af33 	bpl.w	8002cba <_dtoa_r+0x3e2>
 8002e54:	4688      	mov	r8, r1
 8002e56:	3901      	subs	r1, #1
 8002e58:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8002e5c:	2b30      	cmp	r3, #48	; 0x30
 8002e5e:	d0f9      	beq.n	8002e54 <_dtoa_r+0x57c>
 8002e60:	46bb      	mov	fp, r7
 8002e62:	e02a      	b.n	8002eba <_dtoa_r+0x5e2>
 8002e64:	ee26 6b03 	vmul.f64	d6, d6, d3
 8002e68:	e7d6      	b.n	8002e18 <_dtoa_r+0x540>
 8002e6a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8002e6e:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8002e72:	f8dd 8000 	ldr.w	r8, [sp]
 8002e76:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8002e7a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8002e7e:	ee15 3a10 	vmov	r3, s10
 8002e82:	3330      	adds	r3, #48	; 0x30
 8002e84:	f808 3b01 	strb.w	r3, [r8], #1
 8002e88:	9b00      	ldr	r3, [sp, #0]
 8002e8a:	eba8 0303 	sub.w	r3, r8, r3
 8002e8e:	4599      	cmp	r9, r3
 8002e90:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8002e94:	eea3 7b46 	vfms.f64	d7, d3, d6
 8002e98:	d133      	bne.n	8002f02 <_dtoa_r+0x62a>
 8002e9a:	ee37 7b07 	vadd.f64	d7, d7, d7
 8002e9e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8002ea2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ea6:	dc1a      	bgt.n	8002ede <_dtoa_r+0x606>
 8002ea8:	eeb4 7b46 	vcmp.f64	d7, d6
 8002eac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eb0:	d103      	bne.n	8002eba <_dtoa_r+0x5e2>
 8002eb2:	ee15 3a10 	vmov	r3, s10
 8002eb6:	07d9      	lsls	r1, r3, #31
 8002eb8:	d411      	bmi.n	8002ede <_dtoa_r+0x606>
 8002eba:	4629      	mov	r1, r5
 8002ebc:	4630      	mov	r0, r6
 8002ebe:	f000 fbe1 	bl	8003684 <_Bfree>
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8002ec6:	f888 3000 	strb.w	r3, [r8]
 8002eca:	f10b 0301 	add.w	r3, fp, #1
 8002ece:	6013      	str	r3, [r2, #0]
 8002ed0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	f43f ad4d 	beq.w	8002972 <_dtoa_r+0x9a>
 8002ed8:	f8c3 8000 	str.w	r8, [r3]
 8002edc:	e549      	b.n	8002972 <_dtoa_r+0x9a>
 8002ede:	465f      	mov	r7, fp
 8002ee0:	4643      	mov	r3, r8
 8002ee2:	4698      	mov	r8, r3
 8002ee4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8002ee8:	2a39      	cmp	r2, #57	; 0x39
 8002eea:	d106      	bne.n	8002efa <_dtoa_r+0x622>
 8002eec:	9a00      	ldr	r2, [sp, #0]
 8002eee:	429a      	cmp	r2, r3
 8002ef0:	d1f7      	bne.n	8002ee2 <_dtoa_r+0x60a>
 8002ef2:	9900      	ldr	r1, [sp, #0]
 8002ef4:	2230      	movs	r2, #48	; 0x30
 8002ef6:	3701      	adds	r7, #1
 8002ef8:	700a      	strb	r2, [r1, #0]
 8002efa:	781a      	ldrb	r2, [r3, #0]
 8002efc:	3201      	adds	r2, #1
 8002efe:	701a      	strb	r2, [r3, #0]
 8002f00:	e7ae      	b.n	8002e60 <_dtoa_r+0x588>
 8002f02:	ee27 7b04 	vmul.f64	d7, d7, d4
 8002f06:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8002f0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f0e:	d1b2      	bne.n	8002e76 <_dtoa_r+0x59e>
 8002f10:	e7d3      	b.n	8002eba <_dtoa_r+0x5e2>
 8002f12:	bf00      	nop
 8002f14:	08004a40 	.word	0x08004a40
 8002f18:	08004a18 	.word	0x08004a18
 8002f1c:	9908      	ldr	r1, [sp, #32]
 8002f1e:	2900      	cmp	r1, #0
 8002f20:	f000 80d1 	beq.w	80030c6 <_dtoa_r+0x7ee>
 8002f24:	9907      	ldr	r1, [sp, #28]
 8002f26:	2901      	cmp	r1, #1
 8002f28:	f300 80b4 	bgt.w	8003094 <_dtoa_r+0x7bc>
 8002f2c:	9911      	ldr	r1, [sp, #68]	; 0x44
 8002f2e:	2900      	cmp	r1, #0
 8002f30:	f000 80ac 	beq.w	800308c <_dtoa_r+0x7b4>
 8002f34:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8002f38:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8002f3c:	461c      	mov	r4, r3
 8002f3e:	930a      	str	r3, [sp, #40]	; 0x28
 8002f40:	9b05      	ldr	r3, [sp, #20]
 8002f42:	4413      	add	r3, r2
 8002f44:	9305      	str	r3, [sp, #20]
 8002f46:	9b06      	ldr	r3, [sp, #24]
 8002f48:	2101      	movs	r1, #1
 8002f4a:	4413      	add	r3, r2
 8002f4c:	4630      	mov	r0, r6
 8002f4e:	9306      	str	r3, [sp, #24]
 8002f50:	f000 fc54 	bl	80037fc <__i2b>
 8002f54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002f56:	4607      	mov	r7, r0
 8002f58:	f1b8 0f00 	cmp.w	r8, #0
 8002f5c:	dd0d      	ble.n	8002f7a <_dtoa_r+0x6a2>
 8002f5e:	9a06      	ldr	r2, [sp, #24]
 8002f60:	2a00      	cmp	r2, #0
 8002f62:	dd0a      	ble.n	8002f7a <_dtoa_r+0x6a2>
 8002f64:	4542      	cmp	r2, r8
 8002f66:	9905      	ldr	r1, [sp, #20]
 8002f68:	bfa8      	it	ge
 8002f6a:	4642      	movge	r2, r8
 8002f6c:	1a89      	subs	r1, r1, r2
 8002f6e:	9105      	str	r1, [sp, #20]
 8002f70:	9906      	ldr	r1, [sp, #24]
 8002f72:	eba8 0802 	sub.w	r8, r8, r2
 8002f76:	1a8a      	subs	r2, r1, r2
 8002f78:	9206      	str	r2, [sp, #24]
 8002f7a:	b303      	cbz	r3, 8002fbe <_dtoa_r+0x6e6>
 8002f7c:	9a08      	ldr	r2, [sp, #32]
 8002f7e:	2a00      	cmp	r2, #0
 8002f80:	f000 80a6 	beq.w	80030d0 <_dtoa_r+0x7f8>
 8002f84:	2c00      	cmp	r4, #0
 8002f86:	dd13      	ble.n	8002fb0 <_dtoa_r+0x6d8>
 8002f88:	4639      	mov	r1, r7
 8002f8a:	4622      	mov	r2, r4
 8002f8c:	4630      	mov	r0, r6
 8002f8e:	930c      	str	r3, [sp, #48]	; 0x30
 8002f90:	f000 fcf0 	bl	8003974 <__pow5mult>
 8002f94:	462a      	mov	r2, r5
 8002f96:	4601      	mov	r1, r0
 8002f98:	4607      	mov	r7, r0
 8002f9a:	4630      	mov	r0, r6
 8002f9c:	f000 fc44 	bl	8003828 <__multiply>
 8002fa0:	4629      	mov	r1, r5
 8002fa2:	900a      	str	r0, [sp, #40]	; 0x28
 8002fa4:	4630      	mov	r0, r6
 8002fa6:	f000 fb6d 	bl	8003684 <_Bfree>
 8002faa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002fac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002fae:	4615      	mov	r5, r2
 8002fb0:	1b1a      	subs	r2, r3, r4
 8002fb2:	d004      	beq.n	8002fbe <_dtoa_r+0x6e6>
 8002fb4:	4629      	mov	r1, r5
 8002fb6:	4630      	mov	r0, r6
 8002fb8:	f000 fcdc 	bl	8003974 <__pow5mult>
 8002fbc:	4605      	mov	r5, r0
 8002fbe:	2101      	movs	r1, #1
 8002fc0:	4630      	mov	r0, r6
 8002fc2:	f000 fc1b 	bl	80037fc <__i2b>
 8002fc6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	4604      	mov	r4, r0
 8002fcc:	f340 8082 	ble.w	80030d4 <_dtoa_r+0x7fc>
 8002fd0:	461a      	mov	r2, r3
 8002fd2:	4601      	mov	r1, r0
 8002fd4:	4630      	mov	r0, r6
 8002fd6:	f000 fccd 	bl	8003974 <__pow5mult>
 8002fda:	9b07      	ldr	r3, [sp, #28]
 8002fdc:	2b01      	cmp	r3, #1
 8002fde:	4604      	mov	r4, r0
 8002fe0:	dd7b      	ble.n	80030da <_dtoa_r+0x802>
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	930a      	str	r3, [sp, #40]	; 0x28
 8002fe6:	6922      	ldr	r2, [r4, #16]
 8002fe8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8002fec:	6910      	ldr	r0, [r2, #16]
 8002fee:	f000 fbb5 	bl	800375c <__hi0bits>
 8002ff2:	f1c0 0020 	rsb	r0, r0, #32
 8002ff6:	9b06      	ldr	r3, [sp, #24]
 8002ff8:	4418      	add	r0, r3
 8002ffa:	f010 001f 	ands.w	r0, r0, #31
 8002ffe:	f000 808d 	beq.w	800311c <_dtoa_r+0x844>
 8003002:	f1c0 0220 	rsb	r2, r0, #32
 8003006:	2a04      	cmp	r2, #4
 8003008:	f340 8086 	ble.w	8003118 <_dtoa_r+0x840>
 800300c:	f1c0 001c 	rsb	r0, r0, #28
 8003010:	9b05      	ldr	r3, [sp, #20]
 8003012:	4403      	add	r3, r0
 8003014:	9305      	str	r3, [sp, #20]
 8003016:	9b06      	ldr	r3, [sp, #24]
 8003018:	4403      	add	r3, r0
 800301a:	4480      	add	r8, r0
 800301c:	9306      	str	r3, [sp, #24]
 800301e:	9b05      	ldr	r3, [sp, #20]
 8003020:	2b00      	cmp	r3, #0
 8003022:	dd05      	ble.n	8003030 <_dtoa_r+0x758>
 8003024:	4629      	mov	r1, r5
 8003026:	461a      	mov	r2, r3
 8003028:	4630      	mov	r0, r6
 800302a:	f000 fcfd 	bl	8003a28 <__lshift>
 800302e:	4605      	mov	r5, r0
 8003030:	9b06      	ldr	r3, [sp, #24]
 8003032:	2b00      	cmp	r3, #0
 8003034:	dd05      	ble.n	8003042 <_dtoa_r+0x76a>
 8003036:	4621      	mov	r1, r4
 8003038:	461a      	mov	r2, r3
 800303a:	4630      	mov	r0, r6
 800303c:	f000 fcf4 	bl	8003a28 <__lshift>
 8003040:	4604      	mov	r4, r0
 8003042:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003044:	2b00      	cmp	r3, #0
 8003046:	d06b      	beq.n	8003120 <_dtoa_r+0x848>
 8003048:	4621      	mov	r1, r4
 800304a:	4628      	mov	r0, r5
 800304c:	f000 fd58 	bl	8003b00 <__mcmp>
 8003050:	2800      	cmp	r0, #0
 8003052:	da65      	bge.n	8003120 <_dtoa_r+0x848>
 8003054:	2300      	movs	r3, #0
 8003056:	4629      	mov	r1, r5
 8003058:	220a      	movs	r2, #10
 800305a:	4630      	mov	r0, r6
 800305c:	f000 fb34 	bl	80036c8 <__multadd>
 8003060:	9b08      	ldr	r3, [sp, #32]
 8003062:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003066:	4605      	mov	r5, r0
 8003068:	2b00      	cmp	r3, #0
 800306a:	f000 8192 	beq.w	8003392 <_dtoa_r+0xaba>
 800306e:	4639      	mov	r1, r7
 8003070:	2300      	movs	r3, #0
 8003072:	220a      	movs	r2, #10
 8003074:	4630      	mov	r0, r6
 8003076:	f000 fb27 	bl	80036c8 <__multadd>
 800307a:	f1ba 0f00 	cmp.w	sl, #0
 800307e:	4607      	mov	r7, r0
 8003080:	f300 808e 	bgt.w	80031a0 <_dtoa_r+0x8c8>
 8003084:	9b07      	ldr	r3, [sp, #28]
 8003086:	2b02      	cmp	r3, #2
 8003088:	dc51      	bgt.n	800312e <_dtoa_r+0x856>
 800308a:	e089      	b.n	80031a0 <_dtoa_r+0x8c8>
 800308c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800308e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8003092:	e751      	b.n	8002f38 <_dtoa_r+0x660>
 8003094:	f109 34ff 	add.w	r4, r9, #4294967295
 8003098:	42a3      	cmp	r3, r4
 800309a:	bfbf      	itttt	lt
 800309c:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800309e:	1ae3      	sublt	r3, r4, r3
 80030a0:	18d2      	addlt	r2, r2, r3
 80030a2:	4613      	movlt	r3, r2
 80030a4:	bfb7      	itett	lt
 80030a6:	930e      	strlt	r3, [sp, #56]	; 0x38
 80030a8:	1b1c      	subge	r4, r3, r4
 80030aa:	4623      	movlt	r3, r4
 80030ac:	2400      	movlt	r4, #0
 80030ae:	f1b9 0f00 	cmp.w	r9, #0
 80030b2:	bfb5      	itete	lt
 80030b4:	9a05      	ldrlt	r2, [sp, #20]
 80030b6:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 80030ba:	eba2 0809 	sublt.w	r8, r2, r9
 80030be:	464a      	movge	r2, r9
 80030c0:	bfb8      	it	lt
 80030c2:	2200      	movlt	r2, #0
 80030c4:	e73b      	b.n	8002f3e <_dtoa_r+0x666>
 80030c6:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80030ca:	9f08      	ldr	r7, [sp, #32]
 80030cc:	461c      	mov	r4, r3
 80030ce:	e743      	b.n	8002f58 <_dtoa_r+0x680>
 80030d0:	461a      	mov	r2, r3
 80030d2:	e76f      	b.n	8002fb4 <_dtoa_r+0x6dc>
 80030d4:	9b07      	ldr	r3, [sp, #28]
 80030d6:	2b01      	cmp	r3, #1
 80030d8:	dc18      	bgt.n	800310c <_dtoa_r+0x834>
 80030da:	9b02      	ldr	r3, [sp, #8]
 80030dc:	b9b3      	cbnz	r3, 800310c <_dtoa_r+0x834>
 80030de:	9b03      	ldr	r3, [sp, #12]
 80030e0:	f3c3 0213 	ubfx	r2, r3, #0, #20
 80030e4:	b9a2      	cbnz	r2, 8003110 <_dtoa_r+0x838>
 80030e6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80030ea:	0d12      	lsrs	r2, r2, #20
 80030ec:	0512      	lsls	r2, r2, #20
 80030ee:	b18a      	cbz	r2, 8003114 <_dtoa_r+0x83c>
 80030f0:	9b05      	ldr	r3, [sp, #20]
 80030f2:	3301      	adds	r3, #1
 80030f4:	9305      	str	r3, [sp, #20]
 80030f6:	9b06      	ldr	r3, [sp, #24]
 80030f8:	3301      	adds	r3, #1
 80030fa:	9306      	str	r3, [sp, #24]
 80030fc:	2301      	movs	r3, #1
 80030fe:	930a      	str	r3, [sp, #40]	; 0x28
 8003100:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003102:	2b00      	cmp	r3, #0
 8003104:	f47f af6f 	bne.w	8002fe6 <_dtoa_r+0x70e>
 8003108:	2001      	movs	r0, #1
 800310a:	e774      	b.n	8002ff6 <_dtoa_r+0x71e>
 800310c:	2300      	movs	r3, #0
 800310e:	e7f6      	b.n	80030fe <_dtoa_r+0x826>
 8003110:	9b02      	ldr	r3, [sp, #8]
 8003112:	e7f4      	b.n	80030fe <_dtoa_r+0x826>
 8003114:	920a      	str	r2, [sp, #40]	; 0x28
 8003116:	e7f3      	b.n	8003100 <_dtoa_r+0x828>
 8003118:	d081      	beq.n	800301e <_dtoa_r+0x746>
 800311a:	4610      	mov	r0, r2
 800311c:	301c      	adds	r0, #28
 800311e:	e777      	b.n	8003010 <_dtoa_r+0x738>
 8003120:	f1b9 0f00 	cmp.w	r9, #0
 8003124:	dc37      	bgt.n	8003196 <_dtoa_r+0x8be>
 8003126:	9b07      	ldr	r3, [sp, #28]
 8003128:	2b02      	cmp	r3, #2
 800312a:	dd34      	ble.n	8003196 <_dtoa_r+0x8be>
 800312c:	46ca      	mov	sl, r9
 800312e:	f1ba 0f00 	cmp.w	sl, #0
 8003132:	d10d      	bne.n	8003150 <_dtoa_r+0x878>
 8003134:	4621      	mov	r1, r4
 8003136:	4653      	mov	r3, sl
 8003138:	2205      	movs	r2, #5
 800313a:	4630      	mov	r0, r6
 800313c:	f000 fac4 	bl	80036c8 <__multadd>
 8003140:	4601      	mov	r1, r0
 8003142:	4604      	mov	r4, r0
 8003144:	4628      	mov	r0, r5
 8003146:	f000 fcdb 	bl	8003b00 <__mcmp>
 800314a:	2800      	cmp	r0, #0
 800314c:	f73f adde 	bgt.w	8002d0c <_dtoa_r+0x434>
 8003150:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003152:	f8dd 8000 	ldr.w	r8, [sp]
 8003156:	ea6f 0b03 	mvn.w	fp, r3
 800315a:	f04f 0900 	mov.w	r9, #0
 800315e:	4621      	mov	r1, r4
 8003160:	4630      	mov	r0, r6
 8003162:	f000 fa8f 	bl	8003684 <_Bfree>
 8003166:	2f00      	cmp	r7, #0
 8003168:	f43f aea7 	beq.w	8002eba <_dtoa_r+0x5e2>
 800316c:	f1b9 0f00 	cmp.w	r9, #0
 8003170:	d005      	beq.n	800317e <_dtoa_r+0x8a6>
 8003172:	45b9      	cmp	r9, r7
 8003174:	d003      	beq.n	800317e <_dtoa_r+0x8a6>
 8003176:	4649      	mov	r1, r9
 8003178:	4630      	mov	r0, r6
 800317a:	f000 fa83 	bl	8003684 <_Bfree>
 800317e:	4639      	mov	r1, r7
 8003180:	4630      	mov	r0, r6
 8003182:	f000 fa7f 	bl	8003684 <_Bfree>
 8003186:	e698      	b.n	8002eba <_dtoa_r+0x5e2>
 8003188:	2400      	movs	r4, #0
 800318a:	4627      	mov	r7, r4
 800318c:	e7e0      	b.n	8003150 <_dtoa_r+0x878>
 800318e:	46bb      	mov	fp, r7
 8003190:	4604      	mov	r4, r0
 8003192:	4607      	mov	r7, r0
 8003194:	e5ba      	b.n	8002d0c <_dtoa_r+0x434>
 8003196:	9b08      	ldr	r3, [sp, #32]
 8003198:	46ca      	mov	sl, r9
 800319a:	2b00      	cmp	r3, #0
 800319c:	f000 8100 	beq.w	80033a0 <_dtoa_r+0xac8>
 80031a0:	f1b8 0f00 	cmp.w	r8, #0
 80031a4:	dd05      	ble.n	80031b2 <_dtoa_r+0x8da>
 80031a6:	4639      	mov	r1, r7
 80031a8:	4642      	mov	r2, r8
 80031aa:	4630      	mov	r0, r6
 80031ac:	f000 fc3c 	bl	8003a28 <__lshift>
 80031b0:	4607      	mov	r7, r0
 80031b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d05d      	beq.n	8003274 <_dtoa_r+0x99c>
 80031b8:	6879      	ldr	r1, [r7, #4]
 80031ba:	4630      	mov	r0, r6
 80031bc:	f000 fa22 	bl	8003604 <_Balloc>
 80031c0:	4680      	mov	r8, r0
 80031c2:	b928      	cbnz	r0, 80031d0 <_dtoa_r+0x8f8>
 80031c4:	4b82      	ldr	r3, [pc, #520]	; (80033d0 <_dtoa_r+0xaf8>)
 80031c6:	4602      	mov	r2, r0
 80031c8:	f240 21ea 	movw	r1, #746	; 0x2ea
 80031cc:	f7ff bb9a 	b.w	8002904 <_dtoa_r+0x2c>
 80031d0:	693a      	ldr	r2, [r7, #16]
 80031d2:	3202      	adds	r2, #2
 80031d4:	0092      	lsls	r2, r2, #2
 80031d6:	f107 010c 	add.w	r1, r7, #12
 80031da:	300c      	adds	r0, #12
 80031dc:	f000 fa04 	bl	80035e8 <memcpy>
 80031e0:	2201      	movs	r2, #1
 80031e2:	4641      	mov	r1, r8
 80031e4:	4630      	mov	r0, r6
 80031e6:	f000 fc1f 	bl	8003a28 <__lshift>
 80031ea:	9b00      	ldr	r3, [sp, #0]
 80031ec:	3301      	adds	r3, #1
 80031ee:	9305      	str	r3, [sp, #20]
 80031f0:	9b00      	ldr	r3, [sp, #0]
 80031f2:	4453      	add	r3, sl
 80031f4:	9309      	str	r3, [sp, #36]	; 0x24
 80031f6:	9b02      	ldr	r3, [sp, #8]
 80031f8:	f003 0301 	and.w	r3, r3, #1
 80031fc:	46b9      	mov	r9, r7
 80031fe:	9308      	str	r3, [sp, #32]
 8003200:	4607      	mov	r7, r0
 8003202:	9b05      	ldr	r3, [sp, #20]
 8003204:	4621      	mov	r1, r4
 8003206:	3b01      	subs	r3, #1
 8003208:	4628      	mov	r0, r5
 800320a:	9302      	str	r3, [sp, #8]
 800320c:	f7ff fad6 	bl	80027bc <quorem>
 8003210:	4603      	mov	r3, r0
 8003212:	3330      	adds	r3, #48	; 0x30
 8003214:	9006      	str	r0, [sp, #24]
 8003216:	4649      	mov	r1, r9
 8003218:	4628      	mov	r0, r5
 800321a:	930a      	str	r3, [sp, #40]	; 0x28
 800321c:	f000 fc70 	bl	8003b00 <__mcmp>
 8003220:	463a      	mov	r2, r7
 8003222:	4682      	mov	sl, r0
 8003224:	4621      	mov	r1, r4
 8003226:	4630      	mov	r0, r6
 8003228:	f000 fc86 	bl	8003b38 <__mdiff>
 800322c:	68c2      	ldr	r2, [r0, #12]
 800322e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003230:	4680      	mov	r8, r0
 8003232:	bb0a      	cbnz	r2, 8003278 <_dtoa_r+0x9a0>
 8003234:	4601      	mov	r1, r0
 8003236:	4628      	mov	r0, r5
 8003238:	f000 fc62 	bl	8003b00 <__mcmp>
 800323c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800323e:	4602      	mov	r2, r0
 8003240:	4641      	mov	r1, r8
 8003242:	4630      	mov	r0, r6
 8003244:	920e      	str	r2, [sp, #56]	; 0x38
 8003246:	930a      	str	r3, [sp, #40]	; 0x28
 8003248:	f000 fa1c 	bl	8003684 <_Bfree>
 800324c:	9b07      	ldr	r3, [sp, #28]
 800324e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003250:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8003254:	ea43 0102 	orr.w	r1, r3, r2
 8003258:	9b08      	ldr	r3, [sp, #32]
 800325a:	430b      	orrs	r3, r1
 800325c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800325e:	d10d      	bne.n	800327c <_dtoa_r+0x9a4>
 8003260:	2b39      	cmp	r3, #57	; 0x39
 8003262:	d029      	beq.n	80032b8 <_dtoa_r+0x9e0>
 8003264:	f1ba 0f00 	cmp.w	sl, #0
 8003268:	dd01      	ble.n	800326e <_dtoa_r+0x996>
 800326a:	9b06      	ldr	r3, [sp, #24]
 800326c:	3331      	adds	r3, #49	; 0x31
 800326e:	9a02      	ldr	r2, [sp, #8]
 8003270:	7013      	strb	r3, [r2, #0]
 8003272:	e774      	b.n	800315e <_dtoa_r+0x886>
 8003274:	4638      	mov	r0, r7
 8003276:	e7b8      	b.n	80031ea <_dtoa_r+0x912>
 8003278:	2201      	movs	r2, #1
 800327a:	e7e1      	b.n	8003240 <_dtoa_r+0x968>
 800327c:	f1ba 0f00 	cmp.w	sl, #0
 8003280:	db06      	blt.n	8003290 <_dtoa_r+0x9b8>
 8003282:	9907      	ldr	r1, [sp, #28]
 8003284:	ea41 0a0a 	orr.w	sl, r1, sl
 8003288:	9908      	ldr	r1, [sp, #32]
 800328a:	ea5a 0101 	orrs.w	r1, sl, r1
 800328e:	d120      	bne.n	80032d2 <_dtoa_r+0x9fa>
 8003290:	2a00      	cmp	r2, #0
 8003292:	ddec      	ble.n	800326e <_dtoa_r+0x996>
 8003294:	4629      	mov	r1, r5
 8003296:	2201      	movs	r2, #1
 8003298:	4630      	mov	r0, r6
 800329a:	9305      	str	r3, [sp, #20]
 800329c:	f000 fbc4 	bl	8003a28 <__lshift>
 80032a0:	4621      	mov	r1, r4
 80032a2:	4605      	mov	r5, r0
 80032a4:	f000 fc2c 	bl	8003b00 <__mcmp>
 80032a8:	2800      	cmp	r0, #0
 80032aa:	9b05      	ldr	r3, [sp, #20]
 80032ac:	dc02      	bgt.n	80032b4 <_dtoa_r+0x9dc>
 80032ae:	d1de      	bne.n	800326e <_dtoa_r+0x996>
 80032b0:	07da      	lsls	r2, r3, #31
 80032b2:	d5dc      	bpl.n	800326e <_dtoa_r+0x996>
 80032b4:	2b39      	cmp	r3, #57	; 0x39
 80032b6:	d1d8      	bne.n	800326a <_dtoa_r+0x992>
 80032b8:	9a02      	ldr	r2, [sp, #8]
 80032ba:	2339      	movs	r3, #57	; 0x39
 80032bc:	7013      	strb	r3, [r2, #0]
 80032be:	4643      	mov	r3, r8
 80032c0:	4698      	mov	r8, r3
 80032c2:	3b01      	subs	r3, #1
 80032c4:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 80032c8:	2a39      	cmp	r2, #57	; 0x39
 80032ca:	d051      	beq.n	8003370 <_dtoa_r+0xa98>
 80032cc:	3201      	adds	r2, #1
 80032ce:	701a      	strb	r2, [r3, #0]
 80032d0:	e745      	b.n	800315e <_dtoa_r+0x886>
 80032d2:	2a00      	cmp	r2, #0
 80032d4:	dd03      	ble.n	80032de <_dtoa_r+0xa06>
 80032d6:	2b39      	cmp	r3, #57	; 0x39
 80032d8:	d0ee      	beq.n	80032b8 <_dtoa_r+0x9e0>
 80032da:	3301      	adds	r3, #1
 80032dc:	e7c7      	b.n	800326e <_dtoa_r+0x996>
 80032de:	9a05      	ldr	r2, [sp, #20]
 80032e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80032e2:	f802 3c01 	strb.w	r3, [r2, #-1]
 80032e6:	428a      	cmp	r2, r1
 80032e8:	d02b      	beq.n	8003342 <_dtoa_r+0xa6a>
 80032ea:	4629      	mov	r1, r5
 80032ec:	2300      	movs	r3, #0
 80032ee:	220a      	movs	r2, #10
 80032f0:	4630      	mov	r0, r6
 80032f2:	f000 f9e9 	bl	80036c8 <__multadd>
 80032f6:	45b9      	cmp	r9, r7
 80032f8:	4605      	mov	r5, r0
 80032fa:	f04f 0300 	mov.w	r3, #0
 80032fe:	f04f 020a 	mov.w	r2, #10
 8003302:	4649      	mov	r1, r9
 8003304:	4630      	mov	r0, r6
 8003306:	d107      	bne.n	8003318 <_dtoa_r+0xa40>
 8003308:	f000 f9de 	bl	80036c8 <__multadd>
 800330c:	4681      	mov	r9, r0
 800330e:	4607      	mov	r7, r0
 8003310:	9b05      	ldr	r3, [sp, #20]
 8003312:	3301      	adds	r3, #1
 8003314:	9305      	str	r3, [sp, #20]
 8003316:	e774      	b.n	8003202 <_dtoa_r+0x92a>
 8003318:	f000 f9d6 	bl	80036c8 <__multadd>
 800331c:	4639      	mov	r1, r7
 800331e:	4681      	mov	r9, r0
 8003320:	2300      	movs	r3, #0
 8003322:	220a      	movs	r2, #10
 8003324:	4630      	mov	r0, r6
 8003326:	f000 f9cf 	bl	80036c8 <__multadd>
 800332a:	4607      	mov	r7, r0
 800332c:	e7f0      	b.n	8003310 <_dtoa_r+0xa38>
 800332e:	f1ba 0f00 	cmp.w	sl, #0
 8003332:	9a00      	ldr	r2, [sp, #0]
 8003334:	bfcc      	ite	gt
 8003336:	46d0      	movgt	r8, sl
 8003338:	f04f 0801 	movle.w	r8, #1
 800333c:	4490      	add	r8, r2
 800333e:	f04f 0900 	mov.w	r9, #0
 8003342:	4629      	mov	r1, r5
 8003344:	2201      	movs	r2, #1
 8003346:	4630      	mov	r0, r6
 8003348:	9302      	str	r3, [sp, #8]
 800334a:	f000 fb6d 	bl	8003a28 <__lshift>
 800334e:	4621      	mov	r1, r4
 8003350:	4605      	mov	r5, r0
 8003352:	f000 fbd5 	bl	8003b00 <__mcmp>
 8003356:	2800      	cmp	r0, #0
 8003358:	dcb1      	bgt.n	80032be <_dtoa_r+0x9e6>
 800335a:	d102      	bne.n	8003362 <_dtoa_r+0xa8a>
 800335c:	9b02      	ldr	r3, [sp, #8]
 800335e:	07db      	lsls	r3, r3, #31
 8003360:	d4ad      	bmi.n	80032be <_dtoa_r+0x9e6>
 8003362:	4643      	mov	r3, r8
 8003364:	4698      	mov	r8, r3
 8003366:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800336a:	2a30      	cmp	r2, #48	; 0x30
 800336c:	d0fa      	beq.n	8003364 <_dtoa_r+0xa8c>
 800336e:	e6f6      	b.n	800315e <_dtoa_r+0x886>
 8003370:	9a00      	ldr	r2, [sp, #0]
 8003372:	429a      	cmp	r2, r3
 8003374:	d1a4      	bne.n	80032c0 <_dtoa_r+0x9e8>
 8003376:	f10b 0b01 	add.w	fp, fp, #1
 800337a:	2331      	movs	r3, #49	; 0x31
 800337c:	e778      	b.n	8003270 <_dtoa_r+0x998>
 800337e:	4b15      	ldr	r3, [pc, #84]	; (80033d4 <_dtoa_r+0xafc>)
 8003380:	f7ff bb12 	b.w	80029a8 <_dtoa_r+0xd0>
 8003384:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8003386:	2b00      	cmp	r3, #0
 8003388:	f47f aaee 	bne.w	8002968 <_dtoa_r+0x90>
 800338c:	4b12      	ldr	r3, [pc, #72]	; (80033d8 <_dtoa_r+0xb00>)
 800338e:	f7ff bb0b 	b.w	80029a8 <_dtoa_r+0xd0>
 8003392:	f1ba 0f00 	cmp.w	sl, #0
 8003396:	dc03      	bgt.n	80033a0 <_dtoa_r+0xac8>
 8003398:	9b07      	ldr	r3, [sp, #28]
 800339a:	2b02      	cmp	r3, #2
 800339c:	f73f aec7 	bgt.w	800312e <_dtoa_r+0x856>
 80033a0:	f8dd 8000 	ldr.w	r8, [sp]
 80033a4:	4621      	mov	r1, r4
 80033a6:	4628      	mov	r0, r5
 80033a8:	f7ff fa08 	bl	80027bc <quorem>
 80033ac:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80033b0:	f808 3b01 	strb.w	r3, [r8], #1
 80033b4:	9a00      	ldr	r2, [sp, #0]
 80033b6:	eba8 0202 	sub.w	r2, r8, r2
 80033ba:	4592      	cmp	sl, r2
 80033bc:	ddb7      	ble.n	800332e <_dtoa_r+0xa56>
 80033be:	4629      	mov	r1, r5
 80033c0:	2300      	movs	r3, #0
 80033c2:	220a      	movs	r2, #10
 80033c4:	4630      	mov	r0, r6
 80033c6:	f000 f97f 	bl	80036c8 <__multadd>
 80033ca:	4605      	mov	r5, r0
 80033cc:	e7ea      	b.n	80033a4 <_dtoa_r+0xacc>
 80033ce:	bf00      	nop
 80033d0:	08004947 	.word	0x08004947
 80033d4:	080048a0 	.word	0x080048a0
 80033d8:	080048c4 	.word	0x080048c4

080033dc <std>:
 80033dc:	2300      	movs	r3, #0
 80033de:	b510      	push	{r4, lr}
 80033e0:	4604      	mov	r4, r0
 80033e2:	e9c0 3300 	strd	r3, r3, [r0]
 80033e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80033ea:	6083      	str	r3, [r0, #8]
 80033ec:	8181      	strh	r1, [r0, #12]
 80033ee:	6643      	str	r3, [r0, #100]	; 0x64
 80033f0:	81c2      	strh	r2, [r0, #14]
 80033f2:	6183      	str	r3, [r0, #24]
 80033f4:	4619      	mov	r1, r3
 80033f6:	2208      	movs	r2, #8
 80033f8:	305c      	adds	r0, #92	; 0x5c
 80033fa:	f7fe fd7d 	bl	8001ef8 <memset>
 80033fe:	4b05      	ldr	r3, [pc, #20]	; (8003414 <std+0x38>)
 8003400:	6263      	str	r3, [r4, #36]	; 0x24
 8003402:	4b05      	ldr	r3, [pc, #20]	; (8003418 <std+0x3c>)
 8003404:	62a3      	str	r3, [r4, #40]	; 0x28
 8003406:	4b05      	ldr	r3, [pc, #20]	; (800341c <std+0x40>)
 8003408:	62e3      	str	r3, [r4, #44]	; 0x2c
 800340a:	4b05      	ldr	r3, [pc, #20]	; (8003420 <std+0x44>)
 800340c:	6224      	str	r4, [r4, #32]
 800340e:	6323      	str	r3, [r4, #48]	; 0x30
 8003410:	bd10      	pop	{r4, pc}
 8003412:	bf00      	nop
 8003414:	08004149 	.word	0x08004149
 8003418:	0800416b 	.word	0x0800416b
 800341c:	080041a3 	.word	0x080041a3
 8003420:	080041c7 	.word	0x080041c7

08003424 <_cleanup_r>:
 8003424:	4901      	ldr	r1, [pc, #4]	; (800342c <_cleanup_r+0x8>)
 8003426:	f000 b8af 	b.w	8003588 <_fwalk_reent>
 800342a:	bf00      	nop
 800342c:	080044dd 	.word	0x080044dd

08003430 <__sfmoreglue>:
 8003430:	b570      	push	{r4, r5, r6, lr}
 8003432:	1e4a      	subs	r2, r1, #1
 8003434:	2568      	movs	r5, #104	; 0x68
 8003436:	4355      	muls	r5, r2
 8003438:	460e      	mov	r6, r1
 800343a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800343e:	f000 fcbf 	bl	8003dc0 <_malloc_r>
 8003442:	4604      	mov	r4, r0
 8003444:	b140      	cbz	r0, 8003458 <__sfmoreglue+0x28>
 8003446:	2100      	movs	r1, #0
 8003448:	e9c0 1600 	strd	r1, r6, [r0]
 800344c:	300c      	adds	r0, #12
 800344e:	60a0      	str	r0, [r4, #8]
 8003450:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003454:	f7fe fd50 	bl	8001ef8 <memset>
 8003458:	4620      	mov	r0, r4
 800345a:	bd70      	pop	{r4, r5, r6, pc}

0800345c <__sfp_lock_acquire>:
 800345c:	4801      	ldr	r0, [pc, #4]	; (8003464 <__sfp_lock_acquire+0x8>)
 800345e:	f000 b8b8 	b.w	80035d2 <__retarget_lock_acquire_recursive>
 8003462:	bf00      	nop
 8003464:	200002dc 	.word	0x200002dc

08003468 <__sfp_lock_release>:
 8003468:	4801      	ldr	r0, [pc, #4]	; (8003470 <__sfp_lock_release+0x8>)
 800346a:	f000 b8b3 	b.w	80035d4 <__retarget_lock_release_recursive>
 800346e:	bf00      	nop
 8003470:	200002dc 	.word	0x200002dc

08003474 <__sinit_lock_acquire>:
 8003474:	4801      	ldr	r0, [pc, #4]	; (800347c <__sinit_lock_acquire+0x8>)
 8003476:	f000 b8ac 	b.w	80035d2 <__retarget_lock_acquire_recursive>
 800347a:	bf00      	nop
 800347c:	200002d7 	.word	0x200002d7

08003480 <__sinit_lock_release>:
 8003480:	4801      	ldr	r0, [pc, #4]	; (8003488 <__sinit_lock_release+0x8>)
 8003482:	f000 b8a7 	b.w	80035d4 <__retarget_lock_release_recursive>
 8003486:	bf00      	nop
 8003488:	200002d7 	.word	0x200002d7

0800348c <__sinit>:
 800348c:	b510      	push	{r4, lr}
 800348e:	4604      	mov	r4, r0
 8003490:	f7ff fff0 	bl	8003474 <__sinit_lock_acquire>
 8003494:	69a3      	ldr	r3, [r4, #24]
 8003496:	b11b      	cbz	r3, 80034a0 <__sinit+0x14>
 8003498:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800349c:	f7ff bff0 	b.w	8003480 <__sinit_lock_release>
 80034a0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80034a4:	6523      	str	r3, [r4, #80]	; 0x50
 80034a6:	4b13      	ldr	r3, [pc, #76]	; (80034f4 <__sinit+0x68>)
 80034a8:	4a13      	ldr	r2, [pc, #76]	; (80034f8 <__sinit+0x6c>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	62a2      	str	r2, [r4, #40]	; 0x28
 80034ae:	42a3      	cmp	r3, r4
 80034b0:	bf04      	itt	eq
 80034b2:	2301      	moveq	r3, #1
 80034b4:	61a3      	streq	r3, [r4, #24]
 80034b6:	4620      	mov	r0, r4
 80034b8:	f000 f820 	bl	80034fc <__sfp>
 80034bc:	6060      	str	r0, [r4, #4]
 80034be:	4620      	mov	r0, r4
 80034c0:	f000 f81c 	bl	80034fc <__sfp>
 80034c4:	60a0      	str	r0, [r4, #8]
 80034c6:	4620      	mov	r0, r4
 80034c8:	f000 f818 	bl	80034fc <__sfp>
 80034cc:	2200      	movs	r2, #0
 80034ce:	60e0      	str	r0, [r4, #12]
 80034d0:	2104      	movs	r1, #4
 80034d2:	6860      	ldr	r0, [r4, #4]
 80034d4:	f7ff ff82 	bl	80033dc <std>
 80034d8:	68a0      	ldr	r0, [r4, #8]
 80034da:	2201      	movs	r2, #1
 80034dc:	2109      	movs	r1, #9
 80034de:	f7ff ff7d 	bl	80033dc <std>
 80034e2:	68e0      	ldr	r0, [r4, #12]
 80034e4:	2202      	movs	r2, #2
 80034e6:	2112      	movs	r1, #18
 80034e8:	f7ff ff78 	bl	80033dc <std>
 80034ec:	2301      	movs	r3, #1
 80034ee:	61a3      	str	r3, [r4, #24]
 80034f0:	e7d2      	b.n	8003498 <__sinit+0xc>
 80034f2:	bf00      	nop
 80034f4:	0800488c 	.word	0x0800488c
 80034f8:	08003425 	.word	0x08003425

080034fc <__sfp>:
 80034fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034fe:	4607      	mov	r7, r0
 8003500:	f7ff ffac 	bl	800345c <__sfp_lock_acquire>
 8003504:	4b1e      	ldr	r3, [pc, #120]	; (8003580 <__sfp+0x84>)
 8003506:	681e      	ldr	r6, [r3, #0]
 8003508:	69b3      	ldr	r3, [r6, #24]
 800350a:	b913      	cbnz	r3, 8003512 <__sfp+0x16>
 800350c:	4630      	mov	r0, r6
 800350e:	f7ff ffbd 	bl	800348c <__sinit>
 8003512:	3648      	adds	r6, #72	; 0x48
 8003514:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003518:	3b01      	subs	r3, #1
 800351a:	d503      	bpl.n	8003524 <__sfp+0x28>
 800351c:	6833      	ldr	r3, [r6, #0]
 800351e:	b30b      	cbz	r3, 8003564 <__sfp+0x68>
 8003520:	6836      	ldr	r6, [r6, #0]
 8003522:	e7f7      	b.n	8003514 <__sfp+0x18>
 8003524:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003528:	b9d5      	cbnz	r5, 8003560 <__sfp+0x64>
 800352a:	4b16      	ldr	r3, [pc, #88]	; (8003584 <__sfp+0x88>)
 800352c:	60e3      	str	r3, [r4, #12]
 800352e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003532:	6665      	str	r5, [r4, #100]	; 0x64
 8003534:	f000 f84c 	bl	80035d0 <__retarget_lock_init_recursive>
 8003538:	f7ff ff96 	bl	8003468 <__sfp_lock_release>
 800353c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003540:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003544:	6025      	str	r5, [r4, #0]
 8003546:	61a5      	str	r5, [r4, #24]
 8003548:	2208      	movs	r2, #8
 800354a:	4629      	mov	r1, r5
 800354c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003550:	f7fe fcd2 	bl	8001ef8 <memset>
 8003554:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003558:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800355c:	4620      	mov	r0, r4
 800355e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003560:	3468      	adds	r4, #104	; 0x68
 8003562:	e7d9      	b.n	8003518 <__sfp+0x1c>
 8003564:	2104      	movs	r1, #4
 8003566:	4638      	mov	r0, r7
 8003568:	f7ff ff62 	bl	8003430 <__sfmoreglue>
 800356c:	4604      	mov	r4, r0
 800356e:	6030      	str	r0, [r6, #0]
 8003570:	2800      	cmp	r0, #0
 8003572:	d1d5      	bne.n	8003520 <__sfp+0x24>
 8003574:	f7ff ff78 	bl	8003468 <__sfp_lock_release>
 8003578:	230c      	movs	r3, #12
 800357a:	603b      	str	r3, [r7, #0]
 800357c:	e7ee      	b.n	800355c <__sfp+0x60>
 800357e:	bf00      	nop
 8003580:	0800488c 	.word	0x0800488c
 8003584:	ffff0001 	.word	0xffff0001

08003588 <_fwalk_reent>:
 8003588:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800358c:	4606      	mov	r6, r0
 800358e:	4688      	mov	r8, r1
 8003590:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003594:	2700      	movs	r7, #0
 8003596:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800359a:	f1b9 0901 	subs.w	r9, r9, #1
 800359e:	d505      	bpl.n	80035ac <_fwalk_reent+0x24>
 80035a0:	6824      	ldr	r4, [r4, #0]
 80035a2:	2c00      	cmp	r4, #0
 80035a4:	d1f7      	bne.n	8003596 <_fwalk_reent+0xe>
 80035a6:	4638      	mov	r0, r7
 80035a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80035ac:	89ab      	ldrh	r3, [r5, #12]
 80035ae:	2b01      	cmp	r3, #1
 80035b0:	d907      	bls.n	80035c2 <_fwalk_reent+0x3a>
 80035b2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80035b6:	3301      	adds	r3, #1
 80035b8:	d003      	beq.n	80035c2 <_fwalk_reent+0x3a>
 80035ba:	4629      	mov	r1, r5
 80035bc:	4630      	mov	r0, r6
 80035be:	47c0      	blx	r8
 80035c0:	4307      	orrs	r7, r0
 80035c2:	3568      	adds	r5, #104	; 0x68
 80035c4:	e7e9      	b.n	800359a <_fwalk_reent+0x12>
	...

080035c8 <_localeconv_r>:
 80035c8:	4800      	ldr	r0, [pc, #0]	; (80035cc <_localeconv_r+0x4>)
 80035ca:	4770      	bx	lr
 80035cc:	20000160 	.word	0x20000160

080035d0 <__retarget_lock_init_recursive>:
 80035d0:	4770      	bx	lr

080035d2 <__retarget_lock_acquire_recursive>:
 80035d2:	4770      	bx	lr

080035d4 <__retarget_lock_release_recursive>:
 80035d4:	4770      	bx	lr
	...

080035d8 <malloc>:
 80035d8:	4b02      	ldr	r3, [pc, #8]	; (80035e4 <malloc+0xc>)
 80035da:	4601      	mov	r1, r0
 80035dc:	6818      	ldr	r0, [r3, #0]
 80035de:	f000 bbef 	b.w	8003dc0 <_malloc_r>
 80035e2:	bf00      	nop
 80035e4:	2000000c 	.word	0x2000000c

080035e8 <memcpy>:
 80035e8:	440a      	add	r2, r1
 80035ea:	4291      	cmp	r1, r2
 80035ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80035f0:	d100      	bne.n	80035f4 <memcpy+0xc>
 80035f2:	4770      	bx	lr
 80035f4:	b510      	push	{r4, lr}
 80035f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80035fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80035fe:	4291      	cmp	r1, r2
 8003600:	d1f9      	bne.n	80035f6 <memcpy+0xe>
 8003602:	bd10      	pop	{r4, pc}

08003604 <_Balloc>:
 8003604:	b570      	push	{r4, r5, r6, lr}
 8003606:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8003608:	4604      	mov	r4, r0
 800360a:	460d      	mov	r5, r1
 800360c:	b976      	cbnz	r6, 800362c <_Balloc+0x28>
 800360e:	2010      	movs	r0, #16
 8003610:	f7ff ffe2 	bl	80035d8 <malloc>
 8003614:	4602      	mov	r2, r0
 8003616:	6260      	str	r0, [r4, #36]	; 0x24
 8003618:	b920      	cbnz	r0, 8003624 <_Balloc+0x20>
 800361a:	4b18      	ldr	r3, [pc, #96]	; (800367c <_Balloc+0x78>)
 800361c:	4818      	ldr	r0, [pc, #96]	; (8003680 <_Balloc+0x7c>)
 800361e:	2166      	movs	r1, #102	; 0x66
 8003620:	f000 fea8 	bl	8004374 <__assert_func>
 8003624:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8003628:	6006      	str	r6, [r0, #0]
 800362a:	60c6      	str	r6, [r0, #12]
 800362c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800362e:	68f3      	ldr	r3, [r6, #12]
 8003630:	b183      	cbz	r3, 8003654 <_Balloc+0x50>
 8003632:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003634:	68db      	ldr	r3, [r3, #12]
 8003636:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800363a:	b9b8      	cbnz	r0, 800366c <_Balloc+0x68>
 800363c:	2101      	movs	r1, #1
 800363e:	fa01 f605 	lsl.w	r6, r1, r5
 8003642:	1d72      	adds	r2, r6, #5
 8003644:	0092      	lsls	r2, r2, #2
 8003646:	4620      	mov	r0, r4
 8003648:	f000 fb5a 	bl	8003d00 <_calloc_r>
 800364c:	b160      	cbz	r0, 8003668 <_Balloc+0x64>
 800364e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8003652:	e00e      	b.n	8003672 <_Balloc+0x6e>
 8003654:	2221      	movs	r2, #33	; 0x21
 8003656:	2104      	movs	r1, #4
 8003658:	4620      	mov	r0, r4
 800365a:	f000 fb51 	bl	8003d00 <_calloc_r>
 800365e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003660:	60f0      	str	r0, [r6, #12]
 8003662:	68db      	ldr	r3, [r3, #12]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d1e4      	bne.n	8003632 <_Balloc+0x2e>
 8003668:	2000      	movs	r0, #0
 800366a:	bd70      	pop	{r4, r5, r6, pc}
 800366c:	6802      	ldr	r2, [r0, #0]
 800366e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8003672:	2300      	movs	r3, #0
 8003674:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8003678:	e7f7      	b.n	800366a <_Balloc+0x66>
 800367a:	bf00      	nop
 800367c:	080048d1 	.word	0x080048d1
 8003680:	080049b8 	.word	0x080049b8

08003684 <_Bfree>:
 8003684:	b570      	push	{r4, r5, r6, lr}
 8003686:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8003688:	4605      	mov	r5, r0
 800368a:	460c      	mov	r4, r1
 800368c:	b976      	cbnz	r6, 80036ac <_Bfree+0x28>
 800368e:	2010      	movs	r0, #16
 8003690:	f7ff ffa2 	bl	80035d8 <malloc>
 8003694:	4602      	mov	r2, r0
 8003696:	6268      	str	r0, [r5, #36]	; 0x24
 8003698:	b920      	cbnz	r0, 80036a4 <_Bfree+0x20>
 800369a:	4b09      	ldr	r3, [pc, #36]	; (80036c0 <_Bfree+0x3c>)
 800369c:	4809      	ldr	r0, [pc, #36]	; (80036c4 <_Bfree+0x40>)
 800369e:	218a      	movs	r1, #138	; 0x8a
 80036a0:	f000 fe68 	bl	8004374 <__assert_func>
 80036a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80036a8:	6006      	str	r6, [r0, #0]
 80036aa:	60c6      	str	r6, [r0, #12]
 80036ac:	b13c      	cbz	r4, 80036be <_Bfree+0x3a>
 80036ae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80036b0:	6862      	ldr	r2, [r4, #4]
 80036b2:	68db      	ldr	r3, [r3, #12]
 80036b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80036b8:	6021      	str	r1, [r4, #0]
 80036ba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80036be:	bd70      	pop	{r4, r5, r6, pc}
 80036c0:	080048d1 	.word	0x080048d1
 80036c4:	080049b8 	.word	0x080049b8

080036c8 <__multadd>:
 80036c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80036cc:	690e      	ldr	r6, [r1, #16]
 80036ce:	4607      	mov	r7, r0
 80036d0:	4698      	mov	r8, r3
 80036d2:	460c      	mov	r4, r1
 80036d4:	f101 0014 	add.w	r0, r1, #20
 80036d8:	2300      	movs	r3, #0
 80036da:	6805      	ldr	r5, [r0, #0]
 80036dc:	b2a9      	uxth	r1, r5
 80036de:	fb02 8101 	mla	r1, r2, r1, r8
 80036e2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80036e6:	0c2d      	lsrs	r5, r5, #16
 80036e8:	fb02 c505 	mla	r5, r2, r5, ip
 80036ec:	b289      	uxth	r1, r1
 80036ee:	3301      	adds	r3, #1
 80036f0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80036f4:	429e      	cmp	r6, r3
 80036f6:	f840 1b04 	str.w	r1, [r0], #4
 80036fa:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80036fe:	dcec      	bgt.n	80036da <__multadd+0x12>
 8003700:	f1b8 0f00 	cmp.w	r8, #0
 8003704:	d022      	beq.n	800374c <__multadd+0x84>
 8003706:	68a3      	ldr	r3, [r4, #8]
 8003708:	42b3      	cmp	r3, r6
 800370a:	dc19      	bgt.n	8003740 <__multadd+0x78>
 800370c:	6861      	ldr	r1, [r4, #4]
 800370e:	4638      	mov	r0, r7
 8003710:	3101      	adds	r1, #1
 8003712:	f7ff ff77 	bl	8003604 <_Balloc>
 8003716:	4605      	mov	r5, r0
 8003718:	b928      	cbnz	r0, 8003726 <__multadd+0x5e>
 800371a:	4602      	mov	r2, r0
 800371c:	4b0d      	ldr	r3, [pc, #52]	; (8003754 <__multadd+0x8c>)
 800371e:	480e      	ldr	r0, [pc, #56]	; (8003758 <__multadd+0x90>)
 8003720:	21b5      	movs	r1, #181	; 0xb5
 8003722:	f000 fe27 	bl	8004374 <__assert_func>
 8003726:	6922      	ldr	r2, [r4, #16]
 8003728:	3202      	adds	r2, #2
 800372a:	f104 010c 	add.w	r1, r4, #12
 800372e:	0092      	lsls	r2, r2, #2
 8003730:	300c      	adds	r0, #12
 8003732:	f7ff ff59 	bl	80035e8 <memcpy>
 8003736:	4621      	mov	r1, r4
 8003738:	4638      	mov	r0, r7
 800373a:	f7ff ffa3 	bl	8003684 <_Bfree>
 800373e:	462c      	mov	r4, r5
 8003740:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8003744:	3601      	adds	r6, #1
 8003746:	f8c3 8014 	str.w	r8, [r3, #20]
 800374a:	6126      	str	r6, [r4, #16]
 800374c:	4620      	mov	r0, r4
 800374e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003752:	bf00      	nop
 8003754:	08004947 	.word	0x08004947
 8003758:	080049b8 	.word	0x080049b8

0800375c <__hi0bits>:
 800375c:	0c03      	lsrs	r3, r0, #16
 800375e:	041b      	lsls	r3, r3, #16
 8003760:	b9d3      	cbnz	r3, 8003798 <__hi0bits+0x3c>
 8003762:	0400      	lsls	r0, r0, #16
 8003764:	2310      	movs	r3, #16
 8003766:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800376a:	bf04      	itt	eq
 800376c:	0200      	lsleq	r0, r0, #8
 800376e:	3308      	addeq	r3, #8
 8003770:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8003774:	bf04      	itt	eq
 8003776:	0100      	lsleq	r0, r0, #4
 8003778:	3304      	addeq	r3, #4
 800377a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800377e:	bf04      	itt	eq
 8003780:	0080      	lsleq	r0, r0, #2
 8003782:	3302      	addeq	r3, #2
 8003784:	2800      	cmp	r0, #0
 8003786:	db05      	blt.n	8003794 <__hi0bits+0x38>
 8003788:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800378c:	f103 0301 	add.w	r3, r3, #1
 8003790:	bf08      	it	eq
 8003792:	2320      	moveq	r3, #32
 8003794:	4618      	mov	r0, r3
 8003796:	4770      	bx	lr
 8003798:	2300      	movs	r3, #0
 800379a:	e7e4      	b.n	8003766 <__hi0bits+0xa>

0800379c <__lo0bits>:
 800379c:	6803      	ldr	r3, [r0, #0]
 800379e:	f013 0207 	ands.w	r2, r3, #7
 80037a2:	4601      	mov	r1, r0
 80037a4:	d00b      	beq.n	80037be <__lo0bits+0x22>
 80037a6:	07da      	lsls	r2, r3, #31
 80037a8:	d424      	bmi.n	80037f4 <__lo0bits+0x58>
 80037aa:	0798      	lsls	r0, r3, #30
 80037ac:	bf49      	itett	mi
 80037ae:	085b      	lsrmi	r3, r3, #1
 80037b0:	089b      	lsrpl	r3, r3, #2
 80037b2:	2001      	movmi	r0, #1
 80037b4:	600b      	strmi	r3, [r1, #0]
 80037b6:	bf5c      	itt	pl
 80037b8:	600b      	strpl	r3, [r1, #0]
 80037ba:	2002      	movpl	r0, #2
 80037bc:	4770      	bx	lr
 80037be:	b298      	uxth	r0, r3
 80037c0:	b9b0      	cbnz	r0, 80037f0 <__lo0bits+0x54>
 80037c2:	0c1b      	lsrs	r3, r3, #16
 80037c4:	2010      	movs	r0, #16
 80037c6:	f013 0fff 	tst.w	r3, #255	; 0xff
 80037ca:	bf04      	itt	eq
 80037cc:	0a1b      	lsreq	r3, r3, #8
 80037ce:	3008      	addeq	r0, #8
 80037d0:	071a      	lsls	r2, r3, #28
 80037d2:	bf04      	itt	eq
 80037d4:	091b      	lsreq	r3, r3, #4
 80037d6:	3004      	addeq	r0, #4
 80037d8:	079a      	lsls	r2, r3, #30
 80037da:	bf04      	itt	eq
 80037dc:	089b      	lsreq	r3, r3, #2
 80037de:	3002      	addeq	r0, #2
 80037e0:	07da      	lsls	r2, r3, #31
 80037e2:	d403      	bmi.n	80037ec <__lo0bits+0x50>
 80037e4:	085b      	lsrs	r3, r3, #1
 80037e6:	f100 0001 	add.w	r0, r0, #1
 80037ea:	d005      	beq.n	80037f8 <__lo0bits+0x5c>
 80037ec:	600b      	str	r3, [r1, #0]
 80037ee:	4770      	bx	lr
 80037f0:	4610      	mov	r0, r2
 80037f2:	e7e8      	b.n	80037c6 <__lo0bits+0x2a>
 80037f4:	2000      	movs	r0, #0
 80037f6:	4770      	bx	lr
 80037f8:	2020      	movs	r0, #32
 80037fa:	4770      	bx	lr

080037fc <__i2b>:
 80037fc:	b510      	push	{r4, lr}
 80037fe:	460c      	mov	r4, r1
 8003800:	2101      	movs	r1, #1
 8003802:	f7ff feff 	bl	8003604 <_Balloc>
 8003806:	4602      	mov	r2, r0
 8003808:	b928      	cbnz	r0, 8003816 <__i2b+0x1a>
 800380a:	4b05      	ldr	r3, [pc, #20]	; (8003820 <__i2b+0x24>)
 800380c:	4805      	ldr	r0, [pc, #20]	; (8003824 <__i2b+0x28>)
 800380e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8003812:	f000 fdaf 	bl	8004374 <__assert_func>
 8003816:	2301      	movs	r3, #1
 8003818:	6144      	str	r4, [r0, #20]
 800381a:	6103      	str	r3, [r0, #16]
 800381c:	bd10      	pop	{r4, pc}
 800381e:	bf00      	nop
 8003820:	08004947 	.word	0x08004947
 8003824:	080049b8 	.word	0x080049b8

08003828 <__multiply>:
 8003828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800382c:	4614      	mov	r4, r2
 800382e:	690a      	ldr	r2, [r1, #16]
 8003830:	6923      	ldr	r3, [r4, #16]
 8003832:	429a      	cmp	r2, r3
 8003834:	bfb8      	it	lt
 8003836:	460b      	movlt	r3, r1
 8003838:	460d      	mov	r5, r1
 800383a:	bfbc      	itt	lt
 800383c:	4625      	movlt	r5, r4
 800383e:	461c      	movlt	r4, r3
 8003840:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8003844:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8003848:	68ab      	ldr	r3, [r5, #8]
 800384a:	6869      	ldr	r1, [r5, #4]
 800384c:	eb0a 0709 	add.w	r7, sl, r9
 8003850:	42bb      	cmp	r3, r7
 8003852:	b085      	sub	sp, #20
 8003854:	bfb8      	it	lt
 8003856:	3101      	addlt	r1, #1
 8003858:	f7ff fed4 	bl	8003604 <_Balloc>
 800385c:	b930      	cbnz	r0, 800386c <__multiply+0x44>
 800385e:	4602      	mov	r2, r0
 8003860:	4b42      	ldr	r3, [pc, #264]	; (800396c <__multiply+0x144>)
 8003862:	4843      	ldr	r0, [pc, #268]	; (8003970 <__multiply+0x148>)
 8003864:	f240 115d 	movw	r1, #349	; 0x15d
 8003868:	f000 fd84 	bl	8004374 <__assert_func>
 800386c:	f100 0614 	add.w	r6, r0, #20
 8003870:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8003874:	4633      	mov	r3, r6
 8003876:	2200      	movs	r2, #0
 8003878:	4543      	cmp	r3, r8
 800387a:	d31e      	bcc.n	80038ba <__multiply+0x92>
 800387c:	f105 0c14 	add.w	ip, r5, #20
 8003880:	f104 0314 	add.w	r3, r4, #20
 8003884:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8003888:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800388c:	9202      	str	r2, [sp, #8]
 800388e:	ebac 0205 	sub.w	r2, ip, r5
 8003892:	3a15      	subs	r2, #21
 8003894:	f022 0203 	bic.w	r2, r2, #3
 8003898:	3204      	adds	r2, #4
 800389a:	f105 0115 	add.w	r1, r5, #21
 800389e:	458c      	cmp	ip, r1
 80038a0:	bf38      	it	cc
 80038a2:	2204      	movcc	r2, #4
 80038a4:	9201      	str	r2, [sp, #4]
 80038a6:	9a02      	ldr	r2, [sp, #8]
 80038a8:	9303      	str	r3, [sp, #12]
 80038aa:	429a      	cmp	r2, r3
 80038ac:	d808      	bhi.n	80038c0 <__multiply+0x98>
 80038ae:	2f00      	cmp	r7, #0
 80038b0:	dc55      	bgt.n	800395e <__multiply+0x136>
 80038b2:	6107      	str	r7, [r0, #16]
 80038b4:	b005      	add	sp, #20
 80038b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80038ba:	f843 2b04 	str.w	r2, [r3], #4
 80038be:	e7db      	b.n	8003878 <__multiply+0x50>
 80038c0:	f8b3 a000 	ldrh.w	sl, [r3]
 80038c4:	f1ba 0f00 	cmp.w	sl, #0
 80038c8:	d020      	beq.n	800390c <__multiply+0xe4>
 80038ca:	f105 0e14 	add.w	lr, r5, #20
 80038ce:	46b1      	mov	r9, r6
 80038d0:	2200      	movs	r2, #0
 80038d2:	f85e 4b04 	ldr.w	r4, [lr], #4
 80038d6:	f8d9 b000 	ldr.w	fp, [r9]
 80038da:	b2a1      	uxth	r1, r4
 80038dc:	fa1f fb8b 	uxth.w	fp, fp
 80038e0:	fb0a b101 	mla	r1, sl, r1, fp
 80038e4:	4411      	add	r1, r2
 80038e6:	f8d9 2000 	ldr.w	r2, [r9]
 80038ea:	0c24      	lsrs	r4, r4, #16
 80038ec:	0c12      	lsrs	r2, r2, #16
 80038ee:	fb0a 2404 	mla	r4, sl, r4, r2
 80038f2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80038f6:	b289      	uxth	r1, r1
 80038f8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80038fc:	45f4      	cmp	ip, lr
 80038fe:	f849 1b04 	str.w	r1, [r9], #4
 8003902:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8003906:	d8e4      	bhi.n	80038d2 <__multiply+0xaa>
 8003908:	9901      	ldr	r1, [sp, #4]
 800390a:	5072      	str	r2, [r6, r1]
 800390c:	9a03      	ldr	r2, [sp, #12]
 800390e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8003912:	3304      	adds	r3, #4
 8003914:	f1b9 0f00 	cmp.w	r9, #0
 8003918:	d01f      	beq.n	800395a <__multiply+0x132>
 800391a:	6834      	ldr	r4, [r6, #0]
 800391c:	f105 0114 	add.w	r1, r5, #20
 8003920:	46b6      	mov	lr, r6
 8003922:	f04f 0a00 	mov.w	sl, #0
 8003926:	880a      	ldrh	r2, [r1, #0]
 8003928:	f8be b002 	ldrh.w	fp, [lr, #2]
 800392c:	fb09 b202 	mla	r2, r9, r2, fp
 8003930:	4492      	add	sl, r2
 8003932:	b2a4      	uxth	r4, r4
 8003934:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8003938:	f84e 4b04 	str.w	r4, [lr], #4
 800393c:	f851 4b04 	ldr.w	r4, [r1], #4
 8003940:	f8be 2000 	ldrh.w	r2, [lr]
 8003944:	0c24      	lsrs	r4, r4, #16
 8003946:	fb09 2404 	mla	r4, r9, r4, r2
 800394a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800394e:	458c      	cmp	ip, r1
 8003950:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8003954:	d8e7      	bhi.n	8003926 <__multiply+0xfe>
 8003956:	9a01      	ldr	r2, [sp, #4]
 8003958:	50b4      	str	r4, [r6, r2]
 800395a:	3604      	adds	r6, #4
 800395c:	e7a3      	b.n	80038a6 <__multiply+0x7e>
 800395e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8003962:	2b00      	cmp	r3, #0
 8003964:	d1a5      	bne.n	80038b2 <__multiply+0x8a>
 8003966:	3f01      	subs	r7, #1
 8003968:	e7a1      	b.n	80038ae <__multiply+0x86>
 800396a:	bf00      	nop
 800396c:	08004947 	.word	0x08004947
 8003970:	080049b8 	.word	0x080049b8

08003974 <__pow5mult>:
 8003974:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003978:	4615      	mov	r5, r2
 800397a:	f012 0203 	ands.w	r2, r2, #3
 800397e:	4606      	mov	r6, r0
 8003980:	460f      	mov	r7, r1
 8003982:	d007      	beq.n	8003994 <__pow5mult+0x20>
 8003984:	4c25      	ldr	r4, [pc, #148]	; (8003a1c <__pow5mult+0xa8>)
 8003986:	3a01      	subs	r2, #1
 8003988:	2300      	movs	r3, #0
 800398a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800398e:	f7ff fe9b 	bl	80036c8 <__multadd>
 8003992:	4607      	mov	r7, r0
 8003994:	10ad      	asrs	r5, r5, #2
 8003996:	d03d      	beq.n	8003a14 <__pow5mult+0xa0>
 8003998:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800399a:	b97c      	cbnz	r4, 80039bc <__pow5mult+0x48>
 800399c:	2010      	movs	r0, #16
 800399e:	f7ff fe1b 	bl	80035d8 <malloc>
 80039a2:	4602      	mov	r2, r0
 80039a4:	6270      	str	r0, [r6, #36]	; 0x24
 80039a6:	b928      	cbnz	r0, 80039b4 <__pow5mult+0x40>
 80039a8:	4b1d      	ldr	r3, [pc, #116]	; (8003a20 <__pow5mult+0xac>)
 80039aa:	481e      	ldr	r0, [pc, #120]	; (8003a24 <__pow5mult+0xb0>)
 80039ac:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80039b0:	f000 fce0 	bl	8004374 <__assert_func>
 80039b4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80039b8:	6004      	str	r4, [r0, #0]
 80039ba:	60c4      	str	r4, [r0, #12]
 80039bc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80039c0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80039c4:	b94c      	cbnz	r4, 80039da <__pow5mult+0x66>
 80039c6:	f240 2171 	movw	r1, #625	; 0x271
 80039ca:	4630      	mov	r0, r6
 80039cc:	f7ff ff16 	bl	80037fc <__i2b>
 80039d0:	2300      	movs	r3, #0
 80039d2:	f8c8 0008 	str.w	r0, [r8, #8]
 80039d6:	4604      	mov	r4, r0
 80039d8:	6003      	str	r3, [r0, #0]
 80039da:	f04f 0900 	mov.w	r9, #0
 80039de:	07eb      	lsls	r3, r5, #31
 80039e0:	d50a      	bpl.n	80039f8 <__pow5mult+0x84>
 80039e2:	4639      	mov	r1, r7
 80039e4:	4622      	mov	r2, r4
 80039e6:	4630      	mov	r0, r6
 80039e8:	f7ff ff1e 	bl	8003828 <__multiply>
 80039ec:	4639      	mov	r1, r7
 80039ee:	4680      	mov	r8, r0
 80039f0:	4630      	mov	r0, r6
 80039f2:	f7ff fe47 	bl	8003684 <_Bfree>
 80039f6:	4647      	mov	r7, r8
 80039f8:	106d      	asrs	r5, r5, #1
 80039fa:	d00b      	beq.n	8003a14 <__pow5mult+0xa0>
 80039fc:	6820      	ldr	r0, [r4, #0]
 80039fe:	b938      	cbnz	r0, 8003a10 <__pow5mult+0x9c>
 8003a00:	4622      	mov	r2, r4
 8003a02:	4621      	mov	r1, r4
 8003a04:	4630      	mov	r0, r6
 8003a06:	f7ff ff0f 	bl	8003828 <__multiply>
 8003a0a:	6020      	str	r0, [r4, #0]
 8003a0c:	f8c0 9000 	str.w	r9, [r0]
 8003a10:	4604      	mov	r4, r0
 8003a12:	e7e4      	b.n	80039de <__pow5mult+0x6a>
 8003a14:	4638      	mov	r0, r7
 8003a16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003a1a:	bf00      	nop
 8003a1c:	08004b08 	.word	0x08004b08
 8003a20:	080048d1 	.word	0x080048d1
 8003a24:	080049b8 	.word	0x080049b8

08003a28 <__lshift>:
 8003a28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a2c:	460c      	mov	r4, r1
 8003a2e:	6849      	ldr	r1, [r1, #4]
 8003a30:	6923      	ldr	r3, [r4, #16]
 8003a32:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8003a36:	68a3      	ldr	r3, [r4, #8]
 8003a38:	4607      	mov	r7, r0
 8003a3a:	4691      	mov	r9, r2
 8003a3c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8003a40:	f108 0601 	add.w	r6, r8, #1
 8003a44:	42b3      	cmp	r3, r6
 8003a46:	db0b      	blt.n	8003a60 <__lshift+0x38>
 8003a48:	4638      	mov	r0, r7
 8003a4a:	f7ff fddb 	bl	8003604 <_Balloc>
 8003a4e:	4605      	mov	r5, r0
 8003a50:	b948      	cbnz	r0, 8003a66 <__lshift+0x3e>
 8003a52:	4602      	mov	r2, r0
 8003a54:	4b28      	ldr	r3, [pc, #160]	; (8003af8 <__lshift+0xd0>)
 8003a56:	4829      	ldr	r0, [pc, #164]	; (8003afc <__lshift+0xd4>)
 8003a58:	f240 11d9 	movw	r1, #473	; 0x1d9
 8003a5c:	f000 fc8a 	bl	8004374 <__assert_func>
 8003a60:	3101      	adds	r1, #1
 8003a62:	005b      	lsls	r3, r3, #1
 8003a64:	e7ee      	b.n	8003a44 <__lshift+0x1c>
 8003a66:	2300      	movs	r3, #0
 8003a68:	f100 0114 	add.w	r1, r0, #20
 8003a6c:	f100 0210 	add.w	r2, r0, #16
 8003a70:	4618      	mov	r0, r3
 8003a72:	4553      	cmp	r3, sl
 8003a74:	db33      	blt.n	8003ade <__lshift+0xb6>
 8003a76:	6920      	ldr	r0, [r4, #16]
 8003a78:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8003a7c:	f104 0314 	add.w	r3, r4, #20
 8003a80:	f019 091f 	ands.w	r9, r9, #31
 8003a84:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8003a88:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8003a8c:	d02b      	beq.n	8003ae6 <__lshift+0xbe>
 8003a8e:	f1c9 0e20 	rsb	lr, r9, #32
 8003a92:	468a      	mov	sl, r1
 8003a94:	2200      	movs	r2, #0
 8003a96:	6818      	ldr	r0, [r3, #0]
 8003a98:	fa00 f009 	lsl.w	r0, r0, r9
 8003a9c:	4302      	orrs	r2, r0
 8003a9e:	f84a 2b04 	str.w	r2, [sl], #4
 8003aa2:	f853 2b04 	ldr.w	r2, [r3], #4
 8003aa6:	459c      	cmp	ip, r3
 8003aa8:	fa22 f20e 	lsr.w	r2, r2, lr
 8003aac:	d8f3      	bhi.n	8003a96 <__lshift+0x6e>
 8003aae:	ebac 0304 	sub.w	r3, ip, r4
 8003ab2:	3b15      	subs	r3, #21
 8003ab4:	f023 0303 	bic.w	r3, r3, #3
 8003ab8:	3304      	adds	r3, #4
 8003aba:	f104 0015 	add.w	r0, r4, #21
 8003abe:	4584      	cmp	ip, r0
 8003ac0:	bf38      	it	cc
 8003ac2:	2304      	movcc	r3, #4
 8003ac4:	50ca      	str	r2, [r1, r3]
 8003ac6:	b10a      	cbz	r2, 8003acc <__lshift+0xa4>
 8003ac8:	f108 0602 	add.w	r6, r8, #2
 8003acc:	3e01      	subs	r6, #1
 8003ace:	4638      	mov	r0, r7
 8003ad0:	612e      	str	r6, [r5, #16]
 8003ad2:	4621      	mov	r1, r4
 8003ad4:	f7ff fdd6 	bl	8003684 <_Bfree>
 8003ad8:	4628      	mov	r0, r5
 8003ada:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ade:	f842 0f04 	str.w	r0, [r2, #4]!
 8003ae2:	3301      	adds	r3, #1
 8003ae4:	e7c5      	b.n	8003a72 <__lshift+0x4a>
 8003ae6:	3904      	subs	r1, #4
 8003ae8:	f853 2b04 	ldr.w	r2, [r3], #4
 8003aec:	f841 2f04 	str.w	r2, [r1, #4]!
 8003af0:	459c      	cmp	ip, r3
 8003af2:	d8f9      	bhi.n	8003ae8 <__lshift+0xc0>
 8003af4:	e7ea      	b.n	8003acc <__lshift+0xa4>
 8003af6:	bf00      	nop
 8003af8:	08004947 	.word	0x08004947
 8003afc:	080049b8 	.word	0x080049b8

08003b00 <__mcmp>:
 8003b00:	b530      	push	{r4, r5, lr}
 8003b02:	6902      	ldr	r2, [r0, #16]
 8003b04:	690c      	ldr	r4, [r1, #16]
 8003b06:	1b12      	subs	r2, r2, r4
 8003b08:	d10e      	bne.n	8003b28 <__mcmp+0x28>
 8003b0a:	f100 0314 	add.w	r3, r0, #20
 8003b0e:	3114      	adds	r1, #20
 8003b10:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8003b14:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8003b18:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8003b1c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8003b20:	42a5      	cmp	r5, r4
 8003b22:	d003      	beq.n	8003b2c <__mcmp+0x2c>
 8003b24:	d305      	bcc.n	8003b32 <__mcmp+0x32>
 8003b26:	2201      	movs	r2, #1
 8003b28:	4610      	mov	r0, r2
 8003b2a:	bd30      	pop	{r4, r5, pc}
 8003b2c:	4283      	cmp	r3, r0
 8003b2e:	d3f3      	bcc.n	8003b18 <__mcmp+0x18>
 8003b30:	e7fa      	b.n	8003b28 <__mcmp+0x28>
 8003b32:	f04f 32ff 	mov.w	r2, #4294967295
 8003b36:	e7f7      	b.n	8003b28 <__mcmp+0x28>

08003b38 <__mdiff>:
 8003b38:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b3c:	460c      	mov	r4, r1
 8003b3e:	4606      	mov	r6, r0
 8003b40:	4611      	mov	r1, r2
 8003b42:	4620      	mov	r0, r4
 8003b44:	4617      	mov	r7, r2
 8003b46:	f7ff ffdb 	bl	8003b00 <__mcmp>
 8003b4a:	1e05      	subs	r5, r0, #0
 8003b4c:	d110      	bne.n	8003b70 <__mdiff+0x38>
 8003b4e:	4629      	mov	r1, r5
 8003b50:	4630      	mov	r0, r6
 8003b52:	f7ff fd57 	bl	8003604 <_Balloc>
 8003b56:	b930      	cbnz	r0, 8003b66 <__mdiff+0x2e>
 8003b58:	4b39      	ldr	r3, [pc, #228]	; (8003c40 <__mdiff+0x108>)
 8003b5a:	4602      	mov	r2, r0
 8003b5c:	f240 2132 	movw	r1, #562	; 0x232
 8003b60:	4838      	ldr	r0, [pc, #224]	; (8003c44 <__mdiff+0x10c>)
 8003b62:	f000 fc07 	bl	8004374 <__assert_func>
 8003b66:	2301      	movs	r3, #1
 8003b68:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8003b6c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b70:	bfa4      	itt	ge
 8003b72:	463b      	movge	r3, r7
 8003b74:	4627      	movge	r7, r4
 8003b76:	4630      	mov	r0, r6
 8003b78:	6879      	ldr	r1, [r7, #4]
 8003b7a:	bfa6      	itte	ge
 8003b7c:	461c      	movge	r4, r3
 8003b7e:	2500      	movge	r5, #0
 8003b80:	2501      	movlt	r5, #1
 8003b82:	f7ff fd3f 	bl	8003604 <_Balloc>
 8003b86:	b920      	cbnz	r0, 8003b92 <__mdiff+0x5a>
 8003b88:	4b2d      	ldr	r3, [pc, #180]	; (8003c40 <__mdiff+0x108>)
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8003b90:	e7e6      	b.n	8003b60 <__mdiff+0x28>
 8003b92:	693e      	ldr	r6, [r7, #16]
 8003b94:	60c5      	str	r5, [r0, #12]
 8003b96:	6925      	ldr	r5, [r4, #16]
 8003b98:	f107 0114 	add.w	r1, r7, #20
 8003b9c:	f104 0914 	add.w	r9, r4, #20
 8003ba0:	f100 0e14 	add.w	lr, r0, #20
 8003ba4:	f107 0210 	add.w	r2, r7, #16
 8003ba8:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8003bac:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8003bb0:	46f2      	mov	sl, lr
 8003bb2:	2700      	movs	r7, #0
 8003bb4:	f859 3b04 	ldr.w	r3, [r9], #4
 8003bb8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8003bbc:	fa1f f883 	uxth.w	r8, r3
 8003bc0:	fa17 f78b 	uxtah	r7, r7, fp
 8003bc4:	0c1b      	lsrs	r3, r3, #16
 8003bc6:	eba7 0808 	sub.w	r8, r7, r8
 8003bca:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8003bce:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8003bd2:	fa1f f888 	uxth.w	r8, r8
 8003bd6:	141f      	asrs	r7, r3, #16
 8003bd8:	454d      	cmp	r5, r9
 8003bda:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8003bde:	f84a 3b04 	str.w	r3, [sl], #4
 8003be2:	d8e7      	bhi.n	8003bb4 <__mdiff+0x7c>
 8003be4:	1b2b      	subs	r3, r5, r4
 8003be6:	3b15      	subs	r3, #21
 8003be8:	f023 0303 	bic.w	r3, r3, #3
 8003bec:	3304      	adds	r3, #4
 8003bee:	3415      	adds	r4, #21
 8003bf0:	42a5      	cmp	r5, r4
 8003bf2:	bf38      	it	cc
 8003bf4:	2304      	movcc	r3, #4
 8003bf6:	4419      	add	r1, r3
 8003bf8:	4473      	add	r3, lr
 8003bfa:	469e      	mov	lr, r3
 8003bfc:	460d      	mov	r5, r1
 8003bfe:	4565      	cmp	r5, ip
 8003c00:	d30e      	bcc.n	8003c20 <__mdiff+0xe8>
 8003c02:	f10c 0203 	add.w	r2, ip, #3
 8003c06:	1a52      	subs	r2, r2, r1
 8003c08:	f022 0203 	bic.w	r2, r2, #3
 8003c0c:	3903      	subs	r1, #3
 8003c0e:	458c      	cmp	ip, r1
 8003c10:	bf38      	it	cc
 8003c12:	2200      	movcc	r2, #0
 8003c14:	441a      	add	r2, r3
 8003c16:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8003c1a:	b17b      	cbz	r3, 8003c3c <__mdiff+0x104>
 8003c1c:	6106      	str	r6, [r0, #16]
 8003c1e:	e7a5      	b.n	8003b6c <__mdiff+0x34>
 8003c20:	f855 8b04 	ldr.w	r8, [r5], #4
 8003c24:	fa17 f488 	uxtah	r4, r7, r8
 8003c28:	1422      	asrs	r2, r4, #16
 8003c2a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8003c2e:	b2a4      	uxth	r4, r4
 8003c30:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8003c34:	f84e 4b04 	str.w	r4, [lr], #4
 8003c38:	1417      	asrs	r7, r2, #16
 8003c3a:	e7e0      	b.n	8003bfe <__mdiff+0xc6>
 8003c3c:	3e01      	subs	r6, #1
 8003c3e:	e7ea      	b.n	8003c16 <__mdiff+0xde>
 8003c40:	08004947 	.word	0x08004947
 8003c44:	080049b8 	.word	0x080049b8

08003c48 <__d2b>:
 8003c48:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8003c4c:	4689      	mov	r9, r1
 8003c4e:	2101      	movs	r1, #1
 8003c50:	ec57 6b10 	vmov	r6, r7, d0
 8003c54:	4690      	mov	r8, r2
 8003c56:	f7ff fcd5 	bl	8003604 <_Balloc>
 8003c5a:	4604      	mov	r4, r0
 8003c5c:	b930      	cbnz	r0, 8003c6c <__d2b+0x24>
 8003c5e:	4602      	mov	r2, r0
 8003c60:	4b25      	ldr	r3, [pc, #148]	; (8003cf8 <__d2b+0xb0>)
 8003c62:	4826      	ldr	r0, [pc, #152]	; (8003cfc <__d2b+0xb4>)
 8003c64:	f240 310a 	movw	r1, #778	; 0x30a
 8003c68:	f000 fb84 	bl	8004374 <__assert_func>
 8003c6c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8003c70:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8003c74:	bb35      	cbnz	r5, 8003cc4 <__d2b+0x7c>
 8003c76:	2e00      	cmp	r6, #0
 8003c78:	9301      	str	r3, [sp, #4]
 8003c7a:	d028      	beq.n	8003cce <__d2b+0x86>
 8003c7c:	4668      	mov	r0, sp
 8003c7e:	9600      	str	r6, [sp, #0]
 8003c80:	f7ff fd8c 	bl	800379c <__lo0bits>
 8003c84:	9900      	ldr	r1, [sp, #0]
 8003c86:	b300      	cbz	r0, 8003cca <__d2b+0x82>
 8003c88:	9a01      	ldr	r2, [sp, #4]
 8003c8a:	f1c0 0320 	rsb	r3, r0, #32
 8003c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c92:	430b      	orrs	r3, r1
 8003c94:	40c2      	lsrs	r2, r0
 8003c96:	6163      	str	r3, [r4, #20]
 8003c98:	9201      	str	r2, [sp, #4]
 8003c9a:	9b01      	ldr	r3, [sp, #4]
 8003c9c:	61a3      	str	r3, [r4, #24]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	bf14      	ite	ne
 8003ca2:	2202      	movne	r2, #2
 8003ca4:	2201      	moveq	r2, #1
 8003ca6:	6122      	str	r2, [r4, #16]
 8003ca8:	b1d5      	cbz	r5, 8003ce0 <__d2b+0x98>
 8003caa:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8003cae:	4405      	add	r5, r0
 8003cb0:	f8c9 5000 	str.w	r5, [r9]
 8003cb4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8003cb8:	f8c8 0000 	str.w	r0, [r8]
 8003cbc:	4620      	mov	r0, r4
 8003cbe:	b003      	add	sp, #12
 8003cc0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003cc4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003cc8:	e7d5      	b.n	8003c76 <__d2b+0x2e>
 8003cca:	6161      	str	r1, [r4, #20]
 8003ccc:	e7e5      	b.n	8003c9a <__d2b+0x52>
 8003cce:	a801      	add	r0, sp, #4
 8003cd0:	f7ff fd64 	bl	800379c <__lo0bits>
 8003cd4:	9b01      	ldr	r3, [sp, #4]
 8003cd6:	6163      	str	r3, [r4, #20]
 8003cd8:	2201      	movs	r2, #1
 8003cda:	6122      	str	r2, [r4, #16]
 8003cdc:	3020      	adds	r0, #32
 8003cde:	e7e3      	b.n	8003ca8 <__d2b+0x60>
 8003ce0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8003ce4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8003ce8:	f8c9 0000 	str.w	r0, [r9]
 8003cec:	6918      	ldr	r0, [r3, #16]
 8003cee:	f7ff fd35 	bl	800375c <__hi0bits>
 8003cf2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8003cf6:	e7df      	b.n	8003cb8 <__d2b+0x70>
 8003cf8:	08004947 	.word	0x08004947
 8003cfc:	080049b8 	.word	0x080049b8

08003d00 <_calloc_r>:
 8003d00:	b513      	push	{r0, r1, r4, lr}
 8003d02:	434a      	muls	r2, r1
 8003d04:	4611      	mov	r1, r2
 8003d06:	9201      	str	r2, [sp, #4]
 8003d08:	f000 f85a 	bl	8003dc0 <_malloc_r>
 8003d0c:	4604      	mov	r4, r0
 8003d0e:	b118      	cbz	r0, 8003d18 <_calloc_r+0x18>
 8003d10:	9a01      	ldr	r2, [sp, #4]
 8003d12:	2100      	movs	r1, #0
 8003d14:	f7fe f8f0 	bl	8001ef8 <memset>
 8003d18:	4620      	mov	r0, r4
 8003d1a:	b002      	add	sp, #8
 8003d1c:	bd10      	pop	{r4, pc}
	...

08003d20 <_free_r>:
 8003d20:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003d22:	2900      	cmp	r1, #0
 8003d24:	d048      	beq.n	8003db8 <_free_r+0x98>
 8003d26:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003d2a:	9001      	str	r0, [sp, #4]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	f1a1 0404 	sub.w	r4, r1, #4
 8003d32:	bfb8      	it	lt
 8003d34:	18e4      	addlt	r4, r4, r3
 8003d36:	f000 fca7 	bl	8004688 <__malloc_lock>
 8003d3a:	4a20      	ldr	r2, [pc, #128]	; (8003dbc <_free_r+0x9c>)
 8003d3c:	9801      	ldr	r0, [sp, #4]
 8003d3e:	6813      	ldr	r3, [r2, #0]
 8003d40:	4615      	mov	r5, r2
 8003d42:	b933      	cbnz	r3, 8003d52 <_free_r+0x32>
 8003d44:	6063      	str	r3, [r4, #4]
 8003d46:	6014      	str	r4, [r2, #0]
 8003d48:	b003      	add	sp, #12
 8003d4a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003d4e:	f000 bca1 	b.w	8004694 <__malloc_unlock>
 8003d52:	42a3      	cmp	r3, r4
 8003d54:	d90b      	bls.n	8003d6e <_free_r+0x4e>
 8003d56:	6821      	ldr	r1, [r4, #0]
 8003d58:	1862      	adds	r2, r4, r1
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	bf04      	itt	eq
 8003d5e:	681a      	ldreq	r2, [r3, #0]
 8003d60:	685b      	ldreq	r3, [r3, #4]
 8003d62:	6063      	str	r3, [r4, #4]
 8003d64:	bf04      	itt	eq
 8003d66:	1852      	addeq	r2, r2, r1
 8003d68:	6022      	streq	r2, [r4, #0]
 8003d6a:	602c      	str	r4, [r5, #0]
 8003d6c:	e7ec      	b.n	8003d48 <_free_r+0x28>
 8003d6e:	461a      	mov	r2, r3
 8003d70:	685b      	ldr	r3, [r3, #4]
 8003d72:	b10b      	cbz	r3, 8003d78 <_free_r+0x58>
 8003d74:	42a3      	cmp	r3, r4
 8003d76:	d9fa      	bls.n	8003d6e <_free_r+0x4e>
 8003d78:	6811      	ldr	r1, [r2, #0]
 8003d7a:	1855      	adds	r5, r2, r1
 8003d7c:	42a5      	cmp	r5, r4
 8003d7e:	d10b      	bne.n	8003d98 <_free_r+0x78>
 8003d80:	6824      	ldr	r4, [r4, #0]
 8003d82:	4421      	add	r1, r4
 8003d84:	1854      	adds	r4, r2, r1
 8003d86:	42a3      	cmp	r3, r4
 8003d88:	6011      	str	r1, [r2, #0]
 8003d8a:	d1dd      	bne.n	8003d48 <_free_r+0x28>
 8003d8c:	681c      	ldr	r4, [r3, #0]
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	6053      	str	r3, [r2, #4]
 8003d92:	4421      	add	r1, r4
 8003d94:	6011      	str	r1, [r2, #0]
 8003d96:	e7d7      	b.n	8003d48 <_free_r+0x28>
 8003d98:	d902      	bls.n	8003da0 <_free_r+0x80>
 8003d9a:	230c      	movs	r3, #12
 8003d9c:	6003      	str	r3, [r0, #0]
 8003d9e:	e7d3      	b.n	8003d48 <_free_r+0x28>
 8003da0:	6825      	ldr	r5, [r4, #0]
 8003da2:	1961      	adds	r1, r4, r5
 8003da4:	428b      	cmp	r3, r1
 8003da6:	bf04      	itt	eq
 8003da8:	6819      	ldreq	r1, [r3, #0]
 8003daa:	685b      	ldreq	r3, [r3, #4]
 8003dac:	6063      	str	r3, [r4, #4]
 8003dae:	bf04      	itt	eq
 8003db0:	1949      	addeq	r1, r1, r5
 8003db2:	6021      	streq	r1, [r4, #0]
 8003db4:	6054      	str	r4, [r2, #4]
 8003db6:	e7c7      	b.n	8003d48 <_free_r+0x28>
 8003db8:	b003      	add	sp, #12
 8003dba:	bd30      	pop	{r4, r5, pc}
 8003dbc:	200001fc 	.word	0x200001fc

08003dc0 <_malloc_r>:
 8003dc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dc2:	1ccd      	adds	r5, r1, #3
 8003dc4:	f025 0503 	bic.w	r5, r5, #3
 8003dc8:	3508      	adds	r5, #8
 8003dca:	2d0c      	cmp	r5, #12
 8003dcc:	bf38      	it	cc
 8003dce:	250c      	movcc	r5, #12
 8003dd0:	2d00      	cmp	r5, #0
 8003dd2:	4606      	mov	r6, r0
 8003dd4:	db01      	blt.n	8003dda <_malloc_r+0x1a>
 8003dd6:	42a9      	cmp	r1, r5
 8003dd8:	d903      	bls.n	8003de2 <_malloc_r+0x22>
 8003dda:	230c      	movs	r3, #12
 8003ddc:	6033      	str	r3, [r6, #0]
 8003dde:	2000      	movs	r0, #0
 8003de0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003de2:	f000 fc51 	bl	8004688 <__malloc_lock>
 8003de6:	4921      	ldr	r1, [pc, #132]	; (8003e6c <_malloc_r+0xac>)
 8003de8:	680a      	ldr	r2, [r1, #0]
 8003dea:	4614      	mov	r4, r2
 8003dec:	b99c      	cbnz	r4, 8003e16 <_malloc_r+0x56>
 8003dee:	4f20      	ldr	r7, [pc, #128]	; (8003e70 <_malloc_r+0xb0>)
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	b923      	cbnz	r3, 8003dfe <_malloc_r+0x3e>
 8003df4:	4621      	mov	r1, r4
 8003df6:	4630      	mov	r0, r6
 8003df8:	f000 f996 	bl	8004128 <_sbrk_r>
 8003dfc:	6038      	str	r0, [r7, #0]
 8003dfe:	4629      	mov	r1, r5
 8003e00:	4630      	mov	r0, r6
 8003e02:	f000 f991 	bl	8004128 <_sbrk_r>
 8003e06:	1c43      	adds	r3, r0, #1
 8003e08:	d123      	bne.n	8003e52 <_malloc_r+0x92>
 8003e0a:	230c      	movs	r3, #12
 8003e0c:	6033      	str	r3, [r6, #0]
 8003e0e:	4630      	mov	r0, r6
 8003e10:	f000 fc40 	bl	8004694 <__malloc_unlock>
 8003e14:	e7e3      	b.n	8003dde <_malloc_r+0x1e>
 8003e16:	6823      	ldr	r3, [r4, #0]
 8003e18:	1b5b      	subs	r3, r3, r5
 8003e1a:	d417      	bmi.n	8003e4c <_malloc_r+0x8c>
 8003e1c:	2b0b      	cmp	r3, #11
 8003e1e:	d903      	bls.n	8003e28 <_malloc_r+0x68>
 8003e20:	6023      	str	r3, [r4, #0]
 8003e22:	441c      	add	r4, r3
 8003e24:	6025      	str	r5, [r4, #0]
 8003e26:	e004      	b.n	8003e32 <_malloc_r+0x72>
 8003e28:	6863      	ldr	r3, [r4, #4]
 8003e2a:	42a2      	cmp	r2, r4
 8003e2c:	bf0c      	ite	eq
 8003e2e:	600b      	streq	r3, [r1, #0]
 8003e30:	6053      	strne	r3, [r2, #4]
 8003e32:	4630      	mov	r0, r6
 8003e34:	f000 fc2e 	bl	8004694 <__malloc_unlock>
 8003e38:	f104 000b 	add.w	r0, r4, #11
 8003e3c:	1d23      	adds	r3, r4, #4
 8003e3e:	f020 0007 	bic.w	r0, r0, #7
 8003e42:	1ac2      	subs	r2, r0, r3
 8003e44:	d0cc      	beq.n	8003de0 <_malloc_r+0x20>
 8003e46:	1a1b      	subs	r3, r3, r0
 8003e48:	50a3      	str	r3, [r4, r2]
 8003e4a:	e7c9      	b.n	8003de0 <_malloc_r+0x20>
 8003e4c:	4622      	mov	r2, r4
 8003e4e:	6864      	ldr	r4, [r4, #4]
 8003e50:	e7cc      	b.n	8003dec <_malloc_r+0x2c>
 8003e52:	1cc4      	adds	r4, r0, #3
 8003e54:	f024 0403 	bic.w	r4, r4, #3
 8003e58:	42a0      	cmp	r0, r4
 8003e5a:	d0e3      	beq.n	8003e24 <_malloc_r+0x64>
 8003e5c:	1a21      	subs	r1, r4, r0
 8003e5e:	4630      	mov	r0, r6
 8003e60:	f000 f962 	bl	8004128 <_sbrk_r>
 8003e64:	3001      	adds	r0, #1
 8003e66:	d1dd      	bne.n	8003e24 <_malloc_r+0x64>
 8003e68:	e7cf      	b.n	8003e0a <_malloc_r+0x4a>
 8003e6a:	bf00      	nop
 8003e6c:	200001fc 	.word	0x200001fc
 8003e70:	20000200 	.word	0x20000200

08003e74 <__sfputc_r>:
 8003e74:	6893      	ldr	r3, [r2, #8]
 8003e76:	3b01      	subs	r3, #1
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	b410      	push	{r4}
 8003e7c:	6093      	str	r3, [r2, #8]
 8003e7e:	da08      	bge.n	8003e92 <__sfputc_r+0x1e>
 8003e80:	6994      	ldr	r4, [r2, #24]
 8003e82:	42a3      	cmp	r3, r4
 8003e84:	db01      	blt.n	8003e8a <__sfputc_r+0x16>
 8003e86:	290a      	cmp	r1, #10
 8003e88:	d103      	bne.n	8003e92 <__sfputc_r+0x1e>
 8003e8a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003e8e:	f000 b99f 	b.w	80041d0 <__swbuf_r>
 8003e92:	6813      	ldr	r3, [r2, #0]
 8003e94:	1c58      	adds	r0, r3, #1
 8003e96:	6010      	str	r0, [r2, #0]
 8003e98:	7019      	strb	r1, [r3, #0]
 8003e9a:	4608      	mov	r0, r1
 8003e9c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003ea0:	4770      	bx	lr

08003ea2 <__sfputs_r>:
 8003ea2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ea4:	4606      	mov	r6, r0
 8003ea6:	460f      	mov	r7, r1
 8003ea8:	4614      	mov	r4, r2
 8003eaa:	18d5      	adds	r5, r2, r3
 8003eac:	42ac      	cmp	r4, r5
 8003eae:	d101      	bne.n	8003eb4 <__sfputs_r+0x12>
 8003eb0:	2000      	movs	r0, #0
 8003eb2:	e007      	b.n	8003ec4 <__sfputs_r+0x22>
 8003eb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003eb8:	463a      	mov	r2, r7
 8003eba:	4630      	mov	r0, r6
 8003ebc:	f7ff ffda 	bl	8003e74 <__sfputc_r>
 8003ec0:	1c43      	adds	r3, r0, #1
 8003ec2:	d1f3      	bne.n	8003eac <__sfputs_r+0xa>
 8003ec4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003ec8 <_vfiprintf_r>:
 8003ec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ecc:	460d      	mov	r5, r1
 8003ece:	b09d      	sub	sp, #116	; 0x74
 8003ed0:	4614      	mov	r4, r2
 8003ed2:	4698      	mov	r8, r3
 8003ed4:	4606      	mov	r6, r0
 8003ed6:	b118      	cbz	r0, 8003ee0 <_vfiprintf_r+0x18>
 8003ed8:	6983      	ldr	r3, [r0, #24]
 8003eda:	b90b      	cbnz	r3, 8003ee0 <_vfiprintf_r+0x18>
 8003edc:	f7ff fad6 	bl	800348c <__sinit>
 8003ee0:	4b89      	ldr	r3, [pc, #548]	; (8004108 <_vfiprintf_r+0x240>)
 8003ee2:	429d      	cmp	r5, r3
 8003ee4:	d11b      	bne.n	8003f1e <_vfiprintf_r+0x56>
 8003ee6:	6875      	ldr	r5, [r6, #4]
 8003ee8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003eea:	07d9      	lsls	r1, r3, #31
 8003eec:	d405      	bmi.n	8003efa <_vfiprintf_r+0x32>
 8003eee:	89ab      	ldrh	r3, [r5, #12]
 8003ef0:	059a      	lsls	r2, r3, #22
 8003ef2:	d402      	bmi.n	8003efa <_vfiprintf_r+0x32>
 8003ef4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003ef6:	f7ff fb6c 	bl	80035d2 <__retarget_lock_acquire_recursive>
 8003efa:	89ab      	ldrh	r3, [r5, #12]
 8003efc:	071b      	lsls	r3, r3, #28
 8003efe:	d501      	bpl.n	8003f04 <_vfiprintf_r+0x3c>
 8003f00:	692b      	ldr	r3, [r5, #16]
 8003f02:	b9eb      	cbnz	r3, 8003f40 <_vfiprintf_r+0x78>
 8003f04:	4629      	mov	r1, r5
 8003f06:	4630      	mov	r0, r6
 8003f08:	f000 f9c6 	bl	8004298 <__swsetup_r>
 8003f0c:	b1c0      	cbz	r0, 8003f40 <_vfiprintf_r+0x78>
 8003f0e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003f10:	07dc      	lsls	r4, r3, #31
 8003f12:	d50e      	bpl.n	8003f32 <_vfiprintf_r+0x6a>
 8003f14:	f04f 30ff 	mov.w	r0, #4294967295
 8003f18:	b01d      	add	sp, #116	; 0x74
 8003f1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f1e:	4b7b      	ldr	r3, [pc, #492]	; (800410c <_vfiprintf_r+0x244>)
 8003f20:	429d      	cmp	r5, r3
 8003f22:	d101      	bne.n	8003f28 <_vfiprintf_r+0x60>
 8003f24:	68b5      	ldr	r5, [r6, #8]
 8003f26:	e7df      	b.n	8003ee8 <_vfiprintf_r+0x20>
 8003f28:	4b79      	ldr	r3, [pc, #484]	; (8004110 <_vfiprintf_r+0x248>)
 8003f2a:	429d      	cmp	r5, r3
 8003f2c:	bf08      	it	eq
 8003f2e:	68f5      	ldreq	r5, [r6, #12]
 8003f30:	e7da      	b.n	8003ee8 <_vfiprintf_r+0x20>
 8003f32:	89ab      	ldrh	r3, [r5, #12]
 8003f34:	0598      	lsls	r0, r3, #22
 8003f36:	d4ed      	bmi.n	8003f14 <_vfiprintf_r+0x4c>
 8003f38:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003f3a:	f7ff fb4b 	bl	80035d4 <__retarget_lock_release_recursive>
 8003f3e:	e7e9      	b.n	8003f14 <_vfiprintf_r+0x4c>
 8003f40:	2300      	movs	r3, #0
 8003f42:	9309      	str	r3, [sp, #36]	; 0x24
 8003f44:	2320      	movs	r3, #32
 8003f46:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003f4a:	f8cd 800c 	str.w	r8, [sp, #12]
 8003f4e:	2330      	movs	r3, #48	; 0x30
 8003f50:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8004114 <_vfiprintf_r+0x24c>
 8003f54:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003f58:	f04f 0901 	mov.w	r9, #1
 8003f5c:	4623      	mov	r3, r4
 8003f5e:	469a      	mov	sl, r3
 8003f60:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003f64:	b10a      	cbz	r2, 8003f6a <_vfiprintf_r+0xa2>
 8003f66:	2a25      	cmp	r2, #37	; 0x25
 8003f68:	d1f9      	bne.n	8003f5e <_vfiprintf_r+0x96>
 8003f6a:	ebba 0b04 	subs.w	fp, sl, r4
 8003f6e:	d00b      	beq.n	8003f88 <_vfiprintf_r+0xc0>
 8003f70:	465b      	mov	r3, fp
 8003f72:	4622      	mov	r2, r4
 8003f74:	4629      	mov	r1, r5
 8003f76:	4630      	mov	r0, r6
 8003f78:	f7ff ff93 	bl	8003ea2 <__sfputs_r>
 8003f7c:	3001      	adds	r0, #1
 8003f7e:	f000 80aa 	beq.w	80040d6 <_vfiprintf_r+0x20e>
 8003f82:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003f84:	445a      	add	r2, fp
 8003f86:	9209      	str	r2, [sp, #36]	; 0x24
 8003f88:	f89a 3000 	ldrb.w	r3, [sl]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	f000 80a2 	beq.w	80040d6 <_vfiprintf_r+0x20e>
 8003f92:	2300      	movs	r3, #0
 8003f94:	f04f 32ff 	mov.w	r2, #4294967295
 8003f98:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003f9c:	f10a 0a01 	add.w	sl, sl, #1
 8003fa0:	9304      	str	r3, [sp, #16]
 8003fa2:	9307      	str	r3, [sp, #28]
 8003fa4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003fa8:	931a      	str	r3, [sp, #104]	; 0x68
 8003faa:	4654      	mov	r4, sl
 8003fac:	2205      	movs	r2, #5
 8003fae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003fb2:	4858      	ldr	r0, [pc, #352]	; (8004114 <_vfiprintf_r+0x24c>)
 8003fb4:	f7fc f94c 	bl	8000250 <memchr>
 8003fb8:	9a04      	ldr	r2, [sp, #16]
 8003fba:	b9d8      	cbnz	r0, 8003ff4 <_vfiprintf_r+0x12c>
 8003fbc:	06d1      	lsls	r1, r2, #27
 8003fbe:	bf44      	itt	mi
 8003fc0:	2320      	movmi	r3, #32
 8003fc2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003fc6:	0713      	lsls	r3, r2, #28
 8003fc8:	bf44      	itt	mi
 8003fca:	232b      	movmi	r3, #43	; 0x2b
 8003fcc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003fd0:	f89a 3000 	ldrb.w	r3, [sl]
 8003fd4:	2b2a      	cmp	r3, #42	; 0x2a
 8003fd6:	d015      	beq.n	8004004 <_vfiprintf_r+0x13c>
 8003fd8:	9a07      	ldr	r2, [sp, #28]
 8003fda:	4654      	mov	r4, sl
 8003fdc:	2000      	movs	r0, #0
 8003fde:	f04f 0c0a 	mov.w	ip, #10
 8003fe2:	4621      	mov	r1, r4
 8003fe4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003fe8:	3b30      	subs	r3, #48	; 0x30
 8003fea:	2b09      	cmp	r3, #9
 8003fec:	d94e      	bls.n	800408c <_vfiprintf_r+0x1c4>
 8003fee:	b1b0      	cbz	r0, 800401e <_vfiprintf_r+0x156>
 8003ff0:	9207      	str	r2, [sp, #28]
 8003ff2:	e014      	b.n	800401e <_vfiprintf_r+0x156>
 8003ff4:	eba0 0308 	sub.w	r3, r0, r8
 8003ff8:	fa09 f303 	lsl.w	r3, r9, r3
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	9304      	str	r3, [sp, #16]
 8004000:	46a2      	mov	sl, r4
 8004002:	e7d2      	b.n	8003faa <_vfiprintf_r+0xe2>
 8004004:	9b03      	ldr	r3, [sp, #12]
 8004006:	1d19      	adds	r1, r3, #4
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	9103      	str	r1, [sp, #12]
 800400c:	2b00      	cmp	r3, #0
 800400e:	bfbb      	ittet	lt
 8004010:	425b      	neglt	r3, r3
 8004012:	f042 0202 	orrlt.w	r2, r2, #2
 8004016:	9307      	strge	r3, [sp, #28]
 8004018:	9307      	strlt	r3, [sp, #28]
 800401a:	bfb8      	it	lt
 800401c:	9204      	strlt	r2, [sp, #16]
 800401e:	7823      	ldrb	r3, [r4, #0]
 8004020:	2b2e      	cmp	r3, #46	; 0x2e
 8004022:	d10c      	bne.n	800403e <_vfiprintf_r+0x176>
 8004024:	7863      	ldrb	r3, [r4, #1]
 8004026:	2b2a      	cmp	r3, #42	; 0x2a
 8004028:	d135      	bne.n	8004096 <_vfiprintf_r+0x1ce>
 800402a:	9b03      	ldr	r3, [sp, #12]
 800402c:	1d1a      	adds	r2, r3, #4
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	9203      	str	r2, [sp, #12]
 8004032:	2b00      	cmp	r3, #0
 8004034:	bfb8      	it	lt
 8004036:	f04f 33ff 	movlt.w	r3, #4294967295
 800403a:	3402      	adds	r4, #2
 800403c:	9305      	str	r3, [sp, #20]
 800403e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8004124 <_vfiprintf_r+0x25c>
 8004042:	7821      	ldrb	r1, [r4, #0]
 8004044:	2203      	movs	r2, #3
 8004046:	4650      	mov	r0, sl
 8004048:	f7fc f902 	bl	8000250 <memchr>
 800404c:	b140      	cbz	r0, 8004060 <_vfiprintf_r+0x198>
 800404e:	2340      	movs	r3, #64	; 0x40
 8004050:	eba0 000a 	sub.w	r0, r0, sl
 8004054:	fa03 f000 	lsl.w	r0, r3, r0
 8004058:	9b04      	ldr	r3, [sp, #16]
 800405a:	4303      	orrs	r3, r0
 800405c:	3401      	adds	r4, #1
 800405e:	9304      	str	r3, [sp, #16]
 8004060:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004064:	482c      	ldr	r0, [pc, #176]	; (8004118 <_vfiprintf_r+0x250>)
 8004066:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800406a:	2206      	movs	r2, #6
 800406c:	f7fc f8f0 	bl	8000250 <memchr>
 8004070:	2800      	cmp	r0, #0
 8004072:	d03f      	beq.n	80040f4 <_vfiprintf_r+0x22c>
 8004074:	4b29      	ldr	r3, [pc, #164]	; (800411c <_vfiprintf_r+0x254>)
 8004076:	bb1b      	cbnz	r3, 80040c0 <_vfiprintf_r+0x1f8>
 8004078:	9b03      	ldr	r3, [sp, #12]
 800407a:	3307      	adds	r3, #7
 800407c:	f023 0307 	bic.w	r3, r3, #7
 8004080:	3308      	adds	r3, #8
 8004082:	9303      	str	r3, [sp, #12]
 8004084:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004086:	443b      	add	r3, r7
 8004088:	9309      	str	r3, [sp, #36]	; 0x24
 800408a:	e767      	b.n	8003f5c <_vfiprintf_r+0x94>
 800408c:	fb0c 3202 	mla	r2, ip, r2, r3
 8004090:	460c      	mov	r4, r1
 8004092:	2001      	movs	r0, #1
 8004094:	e7a5      	b.n	8003fe2 <_vfiprintf_r+0x11a>
 8004096:	2300      	movs	r3, #0
 8004098:	3401      	adds	r4, #1
 800409a:	9305      	str	r3, [sp, #20]
 800409c:	4619      	mov	r1, r3
 800409e:	f04f 0c0a 	mov.w	ip, #10
 80040a2:	4620      	mov	r0, r4
 80040a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80040a8:	3a30      	subs	r2, #48	; 0x30
 80040aa:	2a09      	cmp	r2, #9
 80040ac:	d903      	bls.n	80040b6 <_vfiprintf_r+0x1ee>
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d0c5      	beq.n	800403e <_vfiprintf_r+0x176>
 80040b2:	9105      	str	r1, [sp, #20]
 80040b4:	e7c3      	b.n	800403e <_vfiprintf_r+0x176>
 80040b6:	fb0c 2101 	mla	r1, ip, r1, r2
 80040ba:	4604      	mov	r4, r0
 80040bc:	2301      	movs	r3, #1
 80040be:	e7f0      	b.n	80040a2 <_vfiprintf_r+0x1da>
 80040c0:	ab03      	add	r3, sp, #12
 80040c2:	9300      	str	r3, [sp, #0]
 80040c4:	462a      	mov	r2, r5
 80040c6:	4b16      	ldr	r3, [pc, #88]	; (8004120 <_vfiprintf_r+0x258>)
 80040c8:	a904      	add	r1, sp, #16
 80040ca:	4630      	mov	r0, r6
 80040cc:	f7fd ffac 	bl	8002028 <_printf_float>
 80040d0:	4607      	mov	r7, r0
 80040d2:	1c78      	adds	r0, r7, #1
 80040d4:	d1d6      	bne.n	8004084 <_vfiprintf_r+0x1bc>
 80040d6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80040d8:	07d9      	lsls	r1, r3, #31
 80040da:	d405      	bmi.n	80040e8 <_vfiprintf_r+0x220>
 80040dc:	89ab      	ldrh	r3, [r5, #12]
 80040de:	059a      	lsls	r2, r3, #22
 80040e0:	d402      	bmi.n	80040e8 <_vfiprintf_r+0x220>
 80040e2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80040e4:	f7ff fa76 	bl	80035d4 <__retarget_lock_release_recursive>
 80040e8:	89ab      	ldrh	r3, [r5, #12]
 80040ea:	065b      	lsls	r3, r3, #25
 80040ec:	f53f af12 	bmi.w	8003f14 <_vfiprintf_r+0x4c>
 80040f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80040f2:	e711      	b.n	8003f18 <_vfiprintf_r+0x50>
 80040f4:	ab03      	add	r3, sp, #12
 80040f6:	9300      	str	r3, [sp, #0]
 80040f8:	462a      	mov	r2, r5
 80040fa:	4b09      	ldr	r3, [pc, #36]	; (8004120 <_vfiprintf_r+0x258>)
 80040fc:	a904      	add	r1, sp, #16
 80040fe:	4630      	mov	r0, r6
 8004100:	f7fe fa1e 	bl	8002540 <_printf_i>
 8004104:	e7e4      	b.n	80040d0 <_vfiprintf_r+0x208>
 8004106:	bf00      	nop
 8004108:	08004978 	.word	0x08004978
 800410c:	08004998 	.word	0x08004998
 8004110:	08004958 	.word	0x08004958
 8004114:	08004b14 	.word	0x08004b14
 8004118:	08004b1e 	.word	0x08004b1e
 800411c:	08002029 	.word	0x08002029
 8004120:	08003ea3 	.word	0x08003ea3
 8004124:	08004b1a 	.word	0x08004b1a

08004128 <_sbrk_r>:
 8004128:	b538      	push	{r3, r4, r5, lr}
 800412a:	4d06      	ldr	r5, [pc, #24]	; (8004144 <_sbrk_r+0x1c>)
 800412c:	2300      	movs	r3, #0
 800412e:	4604      	mov	r4, r0
 8004130:	4608      	mov	r0, r1
 8004132:	602b      	str	r3, [r5, #0]
 8004134:	f000 fb70 	bl	8004818 <_sbrk>
 8004138:	1c43      	adds	r3, r0, #1
 800413a:	d102      	bne.n	8004142 <_sbrk_r+0x1a>
 800413c:	682b      	ldr	r3, [r5, #0]
 800413e:	b103      	cbz	r3, 8004142 <_sbrk_r+0x1a>
 8004140:	6023      	str	r3, [r4, #0]
 8004142:	bd38      	pop	{r3, r4, r5, pc}
 8004144:	200002e0 	.word	0x200002e0

08004148 <__sread>:
 8004148:	b510      	push	{r4, lr}
 800414a:	460c      	mov	r4, r1
 800414c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004150:	f000 faa6 	bl	80046a0 <_read_r>
 8004154:	2800      	cmp	r0, #0
 8004156:	bfab      	itete	ge
 8004158:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800415a:	89a3      	ldrhlt	r3, [r4, #12]
 800415c:	181b      	addge	r3, r3, r0
 800415e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004162:	bfac      	ite	ge
 8004164:	6563      	strge	r3, [r4, #84]	; 0x54
 8004166:	81a3      	strhlt	r3, [r4, #12]
 8004168:	bd10      	pop	{r4, pc}

0800416a <__swrite>:
 800416a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800416e:	461f      	mov	r7, r3
 8004170:	898b      	ldrh	r3, [r1, #12]
 8004172:	05db      	lsls	r3, r3, #23
 8004174:	4605      	mov	r5, r0
 8004176:	460c      	mov	r4, r1
 8004178:	4616      	mov	r6, r2
 800417a:	d505      	bpl.n	8004188 <__swrite+0x1e>
 800417c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004180:	2302      	movs	r3, #2
 8004182:	2200      	movs	r2, #0
 8004184:	f000 f9f8 	bl	8004578 <_lseek_r>
 8004188:	89a3      	ldrh	r3, [r4, #12]
 800418a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800418e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004192:	81a3      	strh	r3, [r4, #12]
 8004194:	4632      	mov	r2, r6
 8004196:	463b      	mov	r3, r7
 8004198:	4628      	mov	r0, r5
 800419a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800419e:	f000 b869 	b.w	8004274 <_write_r>

080041a2 <__sseek>:
 80041a2:	b510      	push	{r4, lr}
 80041a4:	460c      	mov	r4, r1
 80041a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80041aa:	f000 f9e5 	bl	8004578 <_lseek_r>
 80041ae:	1c43      	adds	r3, r0, #1
 80041b0:	89a3      	ldrh	r3, [r4, #12]
 80041b2:	bf15      	itete	ne
 80041b4:	6560      	strne	r0, [r4, #84]	; 0x54
 80041b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80041ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80041be:	81a3      	strheq	r3, [r4, #12]
 80041c0:	bf18      	it	ne
 80041c2:	81a3      	strhne	r3, [r4, #12]
 80041c4:	bd10      	pop	{r4, pc}

080041c6 <__sclose>:
 80041c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80041ca:	f000 b8f1 	b.w	80043b0 <_close_r>
	...

080041d0 <__swbuf_r>:
 80041d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041d2:	460e      	mov	r6, r1
 80041d4:	4614      	mov	r4, r2
 80041d6:	4605      	mov	r5, r0
 80041d8:	b118      	cbz	r0, 80041e2 <__swbuf_r+0x12>
 80041da:	6983      	ldr	r3, [r0, #24]
 80041dc:	b90b      	cbnz	r3, 80041e2 <__swbuf_r+0x12>
 80041de:	f7ff f955 	bl	800348c <__sinit>
 80041e2:	4b21      	ldr	r3, [pc, #132]	; (8004268 <__swbuf_r+0x98>)
 80041e4:	429c      	cmp	r4, r3
 80041e6:	d12b      	bne.n	8004240 <__swbuf_r+0x70>
 80041e8:	686c      	ldr	r4, [r5, #4]
 80041ea:	69a3      	ldr	r3, [r4, #24]
 80041ec:	60a3      	str	r3, [r4, #8]
 80041ee:	89a3      	ldrh	r3, [r4, #12]
 80041f0:	071a      	lsls	r2, r3, #28
 80041f2:	d52f      	bpl.n	8004254 <__swbuf_r+0x84>
 80041f4:	6923      	ldr	r3, [r4, #16]
 80041f6:	b36b      	cbz	r3, 8004254 <__swbuf_r+0x84>
 80041f8:	6923      	ldr	r3, [r4, #16]
 80041fa:	6820      	ldr	r0, [r4, #0]
 80041fc:	1ac0      	subs	r0, r0, r3
 80041fe:	6963      	ldr	r3, [r4, #20]
 8004200:	b2f6      	uxtb	r6, r6
 8004202:	4283      	cmp	r3, r0
 8004204:	4637      	mov	r7, r6
 8004206:	dc04      	bgt.n	8004212 <__swbuf_r+0x42>
 8004208:	4621      	mov	r1, r4
 800420a:	4628      	mov	r0, r5
 800420c:	f000 f966 	bl	80044dc <_fflush_r>
 8004210:	bb30      	cbnz	r0, 8004260 <__swbuf_r+0x90>
 8004212:	68a3      	ldr	r3, [r4, #8]
 8004214:	3b01      	subs	r3, #1
 8004216:	60a3      	str	r3, [r4, #8]
 8004218:	6823      	ldr	r3, [r4, #0]
 800421a:	1c5a      	adds	r2, r3, #1
 800421c:	6022      	str	r2, [r4, #0]
 800421e:	701e      	strb	r6, [r3, #0]
 8004220:	6963      	ldr	r3, [r4, #20]
 8004222:	3001      	adds	r0, #1
 8004224:	4283      	cmp	r3, r0
 8004226:	d004      	beq.n	8004232 <__swbuf_r+0x62>
 8004228:	89a3      	ldrh	r3, [r4, #12]
 800422a:	07db      	lsls	r3, r3, #31
 800422c:	d506      	bpl.n	800423c <__swbuf_r+0x6c>
 800422e:	2e0a      	cmp	r6, #10
 8004230:	d104      	bne.n	800423c <__swbuf_r+0x6c>
 8004232:	4621      	mov	r1, r4
 8004234:	4628      	mov	r0, r5
 8004236:	f000 f951 	bl	80044dc <_fflush_r>
 800423a:	b988      	cbnz	r0, 8004260 <__swbuf_r+0x90>
 800423c:	4638      	mov	r0, r7
 800423e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004240:	4b0a      	ldr	r3, [pc, #40]	; (800426c <__swbuf_r+0x9c>)
 8004242:	429c      	cmp	r4, r3
 8004244:	d101      	bne.n	800424a <__swbuf_r+0x7a>
 8004246:	68ac      	ldr	r4, [r5, #8]
 8004248:	e7cf      	b.n	80041ea <__swbuf_r+0x1a>
 800424a:	4b09      	ldr	r3, [pc, #36]	; (8004270 <__swbuf_r+0xa0>)
 800424c:	429c      	cmp	r4, r3
 800424e:	bf08      	it	eq
 8004250:	68ec      	ldreq	r4, [r5, #12]
 8004252:	e7ca      	b.n	80041ea <__swbuf_r+0x1a>
 8004254:	4621      	mov	r1, r4
 8004256:	4628      	mov	r0, r5
 8004258:	f000 f81e 	bl	8004298 <__swsetup_r>
 800425c:	2800      	cmp	r0, #0
 800425e:	d0cb      	beq.n	80041f8 <__swbuf_r+0x28>
 8004260:	f04f 37ff 	mov.w	r7, #4294967295
 8004264:	e7ea      	b.n	800423c <__swbuf_r+0x6c>
 8004266:	bf00      	nop
 8004268:	08004978 	.word	0x08004978
 800426c:	08004998 	.word	0x08004998
 8004270:	08004958 	.word	0x08004958

08004274 <_write_r>:
 8004274:	b538      	push	{r3, r4, r5, lr}
 8004276:	4d07      	ldr	r5, [pc, #28]	; (8004294 <_write_r+0x20>)
 8004278:	4604      	mov	r4, r0
 800427a:	4608      	mov	r0, r1
 800427c:	4611      	mov	r1, r2
 800427e:	2200      	movs	r2, #0
 8004280:	602a      	str	r2, [r5, #0]
 8004282:	461a      	mov	r2, r3
 8004284:	f7fc fb16 	bl	80008b4 <_write>
 8004288:	1c43      	adds	r3, r0, #1
 800428a:	d102      	bne.n	8004292 <_write_r+0x1e>
 800428c:	682b      	ldr	r3, [r5, #0]
 800428e:	b103      	cbz	r3, 8004292 <_write_r+0x1e>
 8004290:	6023      	str	r3, [r4, #0]
 8004292:	bd38      	pop	{r3, r4, r5, pc}
 8004294:	200002e0 	.word	0x200002e0

08004298 <__swsetup_r>:
 8004298:	4b32      	ldr	r3, [pc, #200]	; (8004364 <__swsetup_r+0xcc>)
 800429a:	b570      	push	{r4, r5, r6, lr}
 800429c:	681d      	ldr	r5, [r3, #0]
 800429e:	4606      	mov	r6, r0
 80042a0:	460c      	mov	r4, r1
 80042a2:	b125      	cbz	r5, 80042ae <__swsetup_r+0x16>
 80042a4:	69ab      	ldr	r3, [r5, #24]
 80042a6:	b913      	cbnz	r3, 80042ae <__swsetup_r+0x16>
 80042a8:	4628      	mov	r0, r5
 80042aa:	f7ff f8ef 	bl	800348c <__sinit>
 80042ae:	4b2e      	ldr	r3, [pc, #184]	; (8004368 <__swsetup_r+0xd0>)
 80042b0:	429c      	cmp	r4, r3
 80042b2:	d10f      	bne.n	80042d4 <__swsetup_r+0x3c>
 80042b4:	686c      	ldr	r4, [r5, #4]
 80042b6:	89a3      	ldrh	r3, [r4, #12]
 80042b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80042bc:	0719      	lsls	r1, r3, #28
 80042be:	d42c      	bmi.n	800431a <__swsetup_r+0x82>
 80042c0:	06dd      	lsls	r5, r3, #27
 80042c2:	d411      	bmi.n	80042e8 <__swsetup_r+0x50>
 80042c4:	2309      	movs	r3, #9
 80042c6:	6033      	str	r3, [r6, #0]
 80042c8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80042cc:	81a3      	strh	r3, [r4, #12]
 80042ce:	f04f 30ff 	mov.w	r0, #4294967295
 80042d2:	e03e      	b.n	8004352 <__swsetup_r+0xba>
 80042d4:	4b25      	ldr	r3, [pc, #148]	; (800436c <__swsetup_r+0xd4>)
 80042d6:	429c      	cmp	r4, r3
 80042d8:	d101      	bne.n	80042de <__swsetup_r+0x46>
 80042da:	68ac      	ldr	r4, [r5, #8]
 80042dc:	e7eb      	b.n	80042b6 <__swsetup_r+0x1e>
 80042de:	4b24      	ldr	r3, [pc, #144]	; (8004370 <__swsetup_r+0xd8>)
 80042e0:	429c      	cmp	r4, r3
 80042e2:	bf08      	it	eq
 80042e4:	68ec      	ldreq	r4, [r5, #12]
 80042e6:	e7e6      	b.n	80042b6 <__swsetup_r+0x1e>
 80042e8:	0758      	lsls	r0, r3, #29
 80042ea:	d512      	bpl.n	8004312 <__swsetup_r+0x7a>
 80042ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80042ee:	b141      	cbz	r1, 8004302 <__swsetup_r+0x6a>
 80042f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80042f4:	4299      	cmp	r1, r3
 80042f6:	d002      	beq.n	80042fe <__swsetup_r+0x66>
 80042f8:	4630      	mov	r0, r6
 80042fa:	f7ff fd11 	bl	8003d20 <_free_r>
 80042fe:	2300      	movs	r3, #0
 8004300:	6363      	str	r3, [r4, #52]	; 0x34
 8004302:	89a3      	ldrh	r3, [r4, #12]
 8004304:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004308:	81a3      	strh	r3, [r4, #12]
 800430a:	2300      	movs	r3, #0
 800430c:	6063      	str	r3, [r4, #4]
 800430e:	6923      	ldr	r3, [r4, #16]
 8004310:	6023      	str	r3, [r4, #0]
 8004312:	89a3      	ldrh	r3, [r4, #12]
 8004314:	f043 0308 	orr.w	r3, r3, #8
 8004318:	81a3      	strh	r3, [r4, #12]
 800431a:	6923      	ldr	r3, [r4, #16]
 800431c:	b94b      	cbnz	r3, 8004332 <__swsetup_r+0x9a>
 800431e:	89a3      	ldrh	r3, [r4, #12]
 8004320:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004324:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004328:	d003      	beq.n	8004332 <__swsetup_r+0x9a>
 800432a:	4621      	mov	r1, r4
 800432c:	4630      	mov	r0, r6
 800432e:	f000 f959 	bl	80045e4 <__smakebuf_r>
 8004332:	89a0      	ldrh	r0, [r4, #12]
 8004334:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004338:	f010 0301 	ands.w	r3, r0, #1
 800433c:	d00a      	beq.n	8004354 <__swsetup_r+0xbc>
 800433e:	2300      	movs	r3, #0
 8004340:	60a3      	str	r3, [r4, #8]
 8004342:	6963      	ldr	r3, [r4, #20]
 8004344:	425b      	negs	r3, r3
 8004346:	61a3      	str	r3, [r4, #24]
 8004348:	6923      	ldr	r3, [r4, #16]
 800434a:	b943      	cbnz	r3, 800435e <__swsetup_r+0xc6>
 800434c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004350:	d1ba      	bne.n	80042c8 <__swsetup_r+0x30>
 8004352:	bd70      	pop	{r4, r5, r6, pc}
 8004354:	0781      	lsls	r1, r0, #30
 8004356:	bf58      	it	pl
 8004358:	6963      	ldrpl	r3, [r4, #20]
 800435a:	60a3      	str	r3, [r4, #8]
 800435c:	e7f4      	b.n	8004348 <__swsetup_r+0xb0>
 800435e:	2000      	movs	r0, #0
 8004360:	e7f7      	b.n	8004352 <__swsetup_r+0xba>
 8004362:	bf00      	nop
 8004364:	2000000c 	.word	0x2000000c
 8004368:	08004978 	.word	0x08004978
 800436c:	08004998 	.word	0x08004998
 8004370:	08004958 	.word	0x08004958

08004374 <__assert_func>:
 8004374:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004376:	4614      	mov	r4, r2
 8004378:	461a      	mov	r2, r3
 800437a:	4b09      	ldr	r3, [pc, #36]	; (80043a0 <__assert_func+0x2c>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4605      	mov	r5, r0
 8004380:	68d8      	ldr	r0, [r3, #12]
 8004382:	b14c      	cbz	r4, 8004398 <__assert_func+0x24>
 8004384:	4b07      	ldr	r3, [pc, #28]	; (80043a4 <__assert_func+0x30>)
 8004386:	9100      	str	r1, [sp, #0]
 8004388:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800438c:	4906      	ldr	r1, [pc, #24]	; (80043a8 <__assert_func+0x34>)
 800438e:	462b      	mov	r3, r5
 8004390:	f000 f8e0 	bl	8004554 <fiprintf>
 8004394:	f000 f9a3 	bl	80046de <abort>
 8004398:	4b04      	ldr	r3, [pc, #16]	; (80043ac <__assert_func+0x38>)
 800439a:	461c      	mov	r4, r3
 800439c:	e7f3      	b.n	8004386 <__assert_func+0x12>
 800439e:	bf00      	nop
 80043a0:	2000000c 	.word	0x2000000c
 80043a4:	08004b25 	.word	0x08004b25
 80043a8:	08004b32 	.word	0x08004b32
 80043ac:	08004b60 	.word	0x08004b60

080043b0 <_close_r>:
 80043b0:	b538      	push	{r3, r4, r5, lr}
 80043b2:	4d06      	ldr	r5, [pc, #24]	; (80043cc <_close_r+0x1c>)
 80043b4:	2300      	movs	r3, #0
 80043b6:	4604      	mov	r4, r0
 80043b8:	4608      	mov	r0, r1
 80043ba:	602b      	str	r3, [r5, #0]
 80043bc:	f000 f9fc 	bl	80047b8 <_close>
 80043c0:	1c43      	adds	r3, r0, #1
 80043c2:	d102      	bne.n	80043ca <_close_r+0x1a>
 80043c4:	682b      	ldr	r3, [r5, #0]
 80043c6:	b103      	cbz	r3, 80043ca <_close_r+0x1a>
 80043c8:	6023      	str	r3, [r4, #0]
 80043ca:	bd38      	pop	{r3, r4, r5, pc}
 80043cc:	200002e0 	.word	0x200002e0

080043d0 <__sflush_r>:
 80043d0:	898a      	ldrh	r2, [r1, #12]
 80043d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80043d6:	4605      	mov	r5, r0
 80043d8:	0710      	lsls	r0, r2, #28
 80043da:	460c      	mov	r4, r1
 80043dc:	d458      	bmi.n	8004490 <__sflush_r+0xc0>
 80043de:	684b      	ldr	r3, [r1, #4]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	dc05      	bgt.n	80043f0 <__sflush_r+0x20>
 80043e4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	dc02      	bgt.n	80043f0 <__sflush_r+0x20>
 80043ea:	2000      	movs	r0, #0
 80043ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80043f0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80043f2:	2e00      	cmp	r6, #0
 80043f4:	d0f9      	beq.n	80043ea <__sflush_r+0x1a>
 80043f6:	2300      	movs	r3, #0
 80043f8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80043fc:	682f      	ldr	r7, [r5, #0]
 80043fe:	602b      	str	r3, [r5, #0]
 8004400:	d032      	beq.n	8004468 <__sflush_r+0x98>
 8004402:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004404:	89a3      	ldrh	r3, [r4, #12]
 8004406:	075a      	lsls	r2, r3, #29
 8004408:	d505      	bpl.n	8004416 <__sflush_r+0x46>
 800440a:	6863      	ldr	r3, [r4, #4]
 800440c:	1ac0      	subs	r0, r0, r3
 800440e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004410:	b10b      	cbz	r3, 8004416 <__sflush_r+0x46>
 8004412:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004414:	1ac0      	subs	r0, r0, r3
 8004416:	2300      	movs	r3, #0
 8004418:	4602      	mov	r2, r0
 800441a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800441c:	6a21      	ldr	r1, [r4, #32]
 800441e:	4628      	mov	r0, r5
 8004420:	47b0      	blx	r6
 8004422:	1c43      	adds	r3, r0, #1
 8004424:	89a3      	ldrh	r3, [r4, #12]
 8004426:	d106      	bne.n	8004436 <__sflush_r+0x66>
 8004428:	6829      	ldr	r1, [r5, #0]
 800442a:	291d      	cmp	r1, #29
 800442c:	d82c      	bhi.n	8004488 <__sflush_r+0xb8>
 800442e:	4a2a      	ldr	r2, [pc, #168]	; (80044d8 <__sflush_r+0x108>)
 8004430:	40ca      	lsrs	r2, r1
 8004432:	07d6      	lsls	r6, r2, #31
 8004434:	d528      	bpl.n	8004488 <__sflush_r+0xb8>
 8004436:	2200      	movs	r2, #0
 8004438:	6062      	str	r2, [r4, #4]
 800443a:	04d9      	lsls	r1, r3, #19
 800443c:	6922      	ldr	r2, [r4, #16]
 800443e:	6022      	str	r2, [r4, #0]
 8004440:	d504      	bpl.n	800444c <__sflush_r+0x7c>
 8004442:	1c42      	adds	r2, r0, #1
 8004444:	d101      	bne.n	800444a <__sflush_r+0x7a>
 8004446:	682b      	ldr	r3, [r5, #0]
 8004448:	b903      	cbnz	r3, 800444c <__sflush_r+0x7c>
 800444a:	6560      	str	r0, [r4, #84]	; 0x54
 800444c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800444e:	602f      	str	r7, [r5, #0]
 8004450:	2900      	cmp	r1, #0
 8004452:	d0ca      	beq.n	80043ea <__sflush_r+0x1a>
 8004454:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004458:	4299      	cmp	r1, r3
 800445a:	d002      	beq.n	8004462 <__sflush_r+0x92>
 800445c:	4628      	mov	r0, r5
 800445e:	f7ff fc5f 	bl	8003d20 <_free_r>
 8004462:	2000      	movs	r0, #0
 8004464:	6360      	str	r0, [r4, #52]	; 0x34
 8004466:	e7c1      	b.n	80043ec <__sflush_r+0x1c>
 8004468:	6a21      	ldr	r1, [r4, #32]
 800446a:	2301      	movs	r3, #1
 800446c:	4628      	mov	r0, r5
 800446e:	47b0      	blx	r6
 8004470:	1c41      	adds	r1, r0, #1
 8004472:	d1c7      	bne.n	8004404 <__sflush_r+0x34>
 8004474:	682b      	ldr	r3, [r5, #0]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d0c4      	beq.n	8004404 <__sflush_r+0x34>
 800447a:	2b1d      	cmp	r3, #29
 800447c:	d001      	beq.n	8004482 <__sflush_r+0xb2>
 800447e:	2b16      	cmp	r3, #22
 8004480:	d101      	bne.n	8004486 <__sflush_r+0xb6>
 8004482:	602f      	str	r7, [r5, #0]
 8004484:	e7b1      	b.n	80043ea <__sflush_r+0x1a>
 8004486:	89a3      	ldrh	r3, [r4, #12]
 8004488:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800448c:	81a3      	strh	r3, [r4, #12]
 800448e:	e7ad      	b.n	80043ec <__sflush_r+0x1c>
 8004490:	690f      	ldr	r7, [r1, #16]
 8004492:	2f00      	cmp	r7, #0
 8004494:	d0a9      	beq.n	80043ea <__sflush_r+0x1a>
 8004496:	0793      	lsls	r3, r2, #30
 8004498:	680e      	ldr	r6, [r1, #0]
 800449a:	bf08      	it	eq
 800449c:	694b      	ldreq	r3, [r1, #20]
 800449e:	600f      	str	r7, [r1, #0]
 80044a0:	bf18      	it	ne
 80044a2:	2300      	movne	r3, #0
 80044a4:	eba6 0807 	sub.w	r8, r6, r7
 80044a8:	608b      	str	r3, [r1, #8]
 80044aa:	f1b8 0f00 	cmp.w	r8, #0
 80044ae:	dd9c      	ble.n	80043ea <__sflush_r+0x1a>
 80044b0:	6a21      	ldr	r1, [r4, #32]
 80044b2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80044b4:	4643      	mov	r3, r8
 80044b6:	463a      	mov	r2, r7
 80044b8:	4628      	mov	r0, r5
 80044ba:	47b0      	blx	r6
 80044bc:	2800      	cmp	r0, #0
 80044be:	dc06      	bgt.n	80044ce <__sflush_r+0xfe>
 80044c0:	89a3      	ldrh	r3, [r4, #12]
 80044c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80044c6:	81a3      	strh	r3, [r4, #12]
 80044c8:	f04f 30ff 	mov.w	r0, #4294967295
 80044cc:	e78e      	b.n	80043ec <__sflush_r+0x1c>
 80044ce:	4407      	add	r7, r0
 80044d0:	eba8 0800 	sub.w	r8, r8, r0
 80044d4:	e7e9      	b.n	80044aa <__sflush_r+0xda>
 80044d6:	bf00      	nop
 80044d8:	20400001 	.word	0x20400001

080044dc <_fflush_r>:
 80044dc:	b538      	push	{r3, r4, r5, lr}
 80044de:	690b      	ldr	r3, [r1, #16]
 80044e0:	4605      	mov	r5, r0
 80044e2:	460c      	mov	r4, r1
 80044e4:	b913      	cbnz	r3, 80044ec <_fflush_r+0x10>
 80044e6:	2500      	movs	r5, #0
 80044e8:	4628      	mov	r0, r5
 80044ea:	bd38      	pop	{r3, r4, r5, pc}
 80044ec:	b118      	cbz	r0, 80044f6 <_fflush_r+0x1a>
 80044ee:	6983      	ldr	r3, [r0, #24]
 80044f0:	b90b      	cbnz	r3, 80044f6 <_fflush_r+0x1a>
 80044f2:	f7fe ffcb 	bl	800348c <__sinit>
 80044f6:	4b14      	ldr	r3, [pc, #80]	; (8004548 <_fflush_r+0x6c>)
 80044f8:	429c      	cmp	r4, r3
 80044fa:	d11b      	bne.n	8004534 <_fflush_r+0x58>
 80044fc:	686c      	ldr	r4, [r5, #4]
 80044fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d0ef      	beq.n	80044e6 <_fflush_r+0xa>
 8004506:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004508:	07d0      	lsls	r0, r2, #31
 800450a:	d404      	bmi.n	8004516 <_fflush_r+0x3a>
 800450c:	0599      	lsls	r1, r3, #22
 800450e:	d402      	bmi.n	8004516 <_fflush_r+0x3a>
 8004510:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004512:	f7ff f85e 	bl	80035d2 <__retarget_lock_acquire_recursive>
 8004516:	4628      	mov	r0, r5
 8004518:	4621      	mov	r1, r4
 800451a:	f7ff ff59 	bl	80043d0 <__sflush_r>
 800451e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004520:	07da      	lsls	r2, r3, #31
 8004522:	4605      	mov	r5, r0
 8004524:	d4e0      	bmi.n	80044e8 <_fflush_r+0xc>
 8004526:	89a3      	ldrh	r3, [r4, #12]
 8004528:	059b      	lsls	r3, r3, #22
 800452a:	d4dd      	bmi.n	80044e8 <_fflush_r+0xc>
 800452c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800452e:	f7ff f851 	bl	80035d4 <__retarget_lock_release_recursive>
 8004532:	e7d9      	b.n	80044e8 <_fflush_r+0xc>
 8004534:	4b05      	ldr	r3, [pc, #20]	; (800454c <_fflush_r+0x70>)
 8004536:	429c      	cmp	r4, r3
 8004538:	d101      	bne.n	800453e <_fflush_r+0x62>
 800453a:	68ac      	ldr	r4, [r5, #8]
 800453c:	e7df      	b.n	80044fe <_fflush_r+0x22>
 800453e:	4b04      	ldr	r3, [pc, #16]	; (8004550 <_fflush_r+0x74>)
 8004540:	429c      	cmp	r4, r3
 8004542:	bf08      	it	eq
 8004544:	68ec      	ldreq	r4, [r5, #12]
 8004546:	e7da      	b.n	80044fe <_fflush_r+0x22>
 8004548:	08004978 	.word	0x08004978
 800454c:	08004998 	.word	0x08004998
 8004550:	08004958 	.word	0x08004958

08004554 <fiprintf>:
 8004554:	b40e      	push	{r1, r2, r3}
 8004556:	b503      	push	{r0, r1, lr}
 8004558:	4601      	mov	r1, r0
 800455a:	ab03      	add	r3, sp, #12
 800455c:	4805      	ldr	r0, [pc, #20]	; (8004574 <fiprintf+0x20>)
 800455e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004562:	6800      	ldr	r0, [r0, #0]
 8004564:	9301      	str	r3, [sp, #4]
 8004566:	f7ff fcaf 	bl	8003ec8 <_vfiprintf_r>
 800456a:	b002      	add	sp, #8
 800456c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004570:	b003      	add	sp, #12
 8004572:	4770      	bx	lr
 8004574:	2000000c 	.word	0x2000000c

08004578 <_lseek_r>:
 8004578:	b538      	push	{r3, r4, r5, lr}
 800457a:	4d07      	ldr	r5, [pc, #28]	; (8004598 <_lseek_r+0x20>)
 800457c:	4604      	mov	r4, r0
 800457e:	4608      	mov	r0, r1
 8004580:	4611      	mov	r1, r2
 8004582:	2200      	movs	r2, #0
 8004584:	602a      	str	r2, [r5, #0]
 8004586:	461a      	mov	r2, r3
 8004588:	f000 f93e 	bl	8004808 <_lseek>
 800458c:	1c43      	adds	r3, r0, #1
 800458e:	d102      	bne.n	8004596 <_lseek_r+0x1e>
 8004590:	682b      	ldr	r3, [r5, #0]
 8004592:	b103      	cbz	r3, 8004596 <_lseek_r+0x1e>
 8004594:	6023      	str	r3, [r4, #0]
 8004596:	bd38      	pop	{r3, r4, r5, pc}
 8004598:	200002e0 	.word	0x200002e0

0800459c <__swhatbuf_r>:
 800459c:	b570      	push	{r4, r5, r6, lr}
 800459e:	460e      	mov	r6, r1
 80045a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80045a4:	2900      	cmp	r1, #0
 80045a6:	b096      	sub	sp, #88	; 0x58
 80045a8:	4614      	mov	r4, r2
 80045aa:	461d      	mov	r5, r3
 80045ac:	da07      	bge.n	80045be <__swhatbuf_r+0x22>
 80045ae:	2300      	movs	r3, #0
 80045b0:	602b      	str	r3, [r5, #0]
 80045b2:	89b3      	ldrh	r3, [r6, #12]
 80045b4:	061a      	lsls	r2, r3, #24
 80045b6:	d410      	bmi.n	80045da <__swhatbuf_r+0x3e>
 80045b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80045bc:	e00e      	b.n	80045dc <__swhatbuf_r+0x40>
 80045be:	466a      	mov	r2, sp
 80045c0:	f000 f894 	bl	80046ec <_fstat_r>
 80045c4:	2800      	cmp	r0, #0
 80045c6:	dbf2      	blt.n	80045ae <__swhatbuf_r+0x12>
 80045c8:	9a01      	ldr	r2, [sp, #4]
 80045ca:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80045ce:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80045d2:	425a      	negs	r2, r3
 80045d4:	415a      	adcs	r2, r3
 80045d6:	602a      	str	r2, [r5, #0]
 80045d8:	e7ee      	b.n	80045b8 <__swhatbuf_r+0x1c>
 80045da:	2340      	movs	r3, #64	; 0x40
 80045dc:	2000      	movs	r0, #0
 80045de:	6023      	str	r3, [r4, #0]
 80045e0:	b016      	add	sp, #88	; 0x58
 80045e2:	bd70      	pop	{r4, r5, r6, pc}

080045e4 <__smakebuf_r>:
 80045e4:	898b      	ldrh	r3, [r1, #12]
 80045e6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80045e8:	079d      	lsls	r5, r3, #30
 80045ea:	4606      	mov	r6, r0
 80045ec:	460c      	mov	r4, r1
 80045ee:	d507      	bpl.n	8004600 <__smakebuf_r+0x1c>
 80045f0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80045f4:	6023      	str	r3, [r4, #0]
 80045f6:	6123      	str	r3, [r4, #16]
 80045f8:	2301      	movs	r3, #1
 80045fa:	6163      	str	r3, [r4, #20]
 80045fc:	b002      	add	sp, #8
 80045fe:	bd70      	pop	{r4, r5, r6, pc}
 8004600:	ab01      	add	r3, sp, #4
 8004602:	466a      	mov	r2, sp
 8004604:	f7ff ffca 	bl	800459c <__swhatbuf_r>
 8004608:	9900      	ldr	r1, [sp, #0]
 800460a:	4605      	mov	r5, r0
 800460c:	4630      	mov	r0, r6
 800460e:	f7ff fbd7 	bl	8003dc0 <_malloc_r>
 8004612:	b948      	cbnz	r0, 8004628 <__smakebuf_r+0x44>
 8004614:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004618:	059a      	lsls	r2, r3, #22
 800461a:	d4ef      	bmi.n	80045fc <__smakebuf_r+0x18>
 800461c:	f023 0303 	bic.w	r3, r3, #3
 8004620:	f043 0302 	orr.w	r3, r3, #2
 8004624:	81a3      	strh	r3, [r4, #12]
 8004626:	e7e3      	b.n	80045f0 <__smakebuf_r+0xc>
 8004628:	4b0d      	ldr	r3, [pc, #52]	; (8004660 <__smakebuf_r+0x7c>)
 800462a:	62b3      	str	r3, [r6, #40]	; 0x28
 800462c:	89a3      	ldrh	r3, [r4, #12]
 800462e:	6020      	str	r0, [r4, #0]
 8004630:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004634:	81a3      	strh	r3, [r4, #12]
 8004636:	9b00      	ldr	r3, [sp, #0]
 8004638:	6163      	str	r3, [r4, #20]
 800463a:	9b01      	ldr	r3, [sp, #4]
 800463c:	6120      	str	r0, [r4, #16]
 800463e:	b15b      	cbz	r3, 8004658 <__smakebuf_r+0x74>
 8004640:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004644:	4630      	mov	r0, r6
 8004646:	f000 f863 	bl	8004710 <_isatty_r>
 800464a:	b128      	cbz	r0, 8004658 <__smakebuf_r+0x74>
 800464c:	89a3      	ldrh	r3, [r4, #12]
 800464e:	f023 0303 	bic.w	r3, r3, #3
 8004652:	f043 0301 	orr.w	r3, r3, #1
 8004656:	81a3      	strh	r3, [r4, #12]
 8004658:	89a0      	ldrh	r0, [r4, #12]
 800465a:	4305      	orrs	r5, r0
 800465c:	81a5      	strh	r5, [r4, #12]
 800465e:	e7cd      	b.n	80045fc <__smakebuf_r+0x18>
 8004660:	08003425 	.word	0x08003425

08004664 <__ascii_mbtowc>:
 8004664:	b082      	sub	sp, #8
 8004666:	b901      	cbnz	r1, 800466a <__ascii_mbtowc+0x6>
 8004668:	a901      	add	r1, sp, #4
 800466a:	b142      	cbz	r2, 800467e <__ascii_mbtowc+0x1a>
 800466c:	b14b      	cbz	r3, 8004682 <__ascii_mbtowc+0x1e>
 800466e:	7813      	ldrb	r3, [r2, #0]
 8004670:	600b      	str	r3, [r1, #0]
 8004672:	7812      	ldrb	r2, [r2, #0]
 8004674:	1e10      	subs	r0, r2, #0
 8004676:	bf18      	it	ne
 8004678:	2001      	movne	r0, #1
 800467a:	b002      	add	sp, #8
 800467c:	4770      	bx	lr
 800467e:	4610      	mov	r0, r2
 8004680:	e7fb      	b.n	800467a <__ascii_mbtowc+0x16>
 8004682:	f06f 0001 	mvn.w	r0, #1
 8004686:	e7f8      	b.n	800467a <__ascii_mbtowc+0x16>

08004688 <__malloc_lock>:
 8004688:	4801      	ldr	r0, [pc, #4]	; (8004690 <__malloc_lock+0x8>)
 800468a:	f7fe bfa2 	b.w	80035d2 <__retarget_lock_acquire_recursive>
 800468e:	bf00      	nop
 8004690:	200002d8 	.word	0x200002d8

08004694 <__malloc_unlock>:
 8004694:	4801      	ldr	r0, [pc, #4]	; (800469c <__malloc_unlock+0x8>)
 8004696:	f7fe bf9d 	b.w	80035d4 <__retarget_lock_release_recursive>
 800469a:	bf00      	nop
 800469c:	200002d8 	.word	0x200002d8

080046a0 <_read_r>:
 80046a0:	b538      	push	{r3, r4, r5, lr}
 80046a2:	4d07      	ldr	r5, [pc, #28]	; (80046c0 <_read_r+0x20>)
 80046a4:	4604      	mov	r4, r0
 80046a6:	4608      	mov	r0, r1
 80046a8:	4611      	mov	r1, r2
 80046aa:	2200      	movs	r2, #0
 80046ac:	602a      	str	r2, [r5, #0]
 80046ae:	461a      	mov	r2, r3
 80046b0:	f7fc f90c 	bl	80008cc <_read>
 80046b4:	1c43      	adds	r3, r0, #1
 80046b6:	d102      	bne.n	80046be <_read_r+0x1e>
 80046b8:	682b      	ldr	r3, [r5, #0]
 80046ba:	b103      	cbz	r3, 80046be <_read_r+0x1e>
 80046bc:	6023      	str	r3, [r4, #0]
 80046be:	bd38      	pop	{r3, r4, r5, pc}
 80046c0:	200002e0 	.word	0x200002e0

080046c4 <__ascii_wctomb>:
 80046c4:	b149      	cbz	r1, 80046da <__ascii_wctomb+0x16>
 80046c6:	2aff      	cmp	r2, #255	; 0xff
 80046c8:	bf85      	ittet	hi
 80046ca:	238a      	movhi	r3, #138	; 0x8a
 80046cc:	6003      	strhi	r3, [r0, #0]
 80046ce:	700a      	strbls	r2, [r1, #0]
 80046d0:	f04f 30ff 	movhi.w	r0, #4294967295
 80046d4:	bf98      	it	ls
 80046d6:	2001      	movls	r0, #1
 80046d8:	4770      	bx	lr
 80046da:	4608      	mov	r0, r1
 80046dc:	4770      	bx	lr

080046de <abort>:
 80046de:	b508      	push	{r3, lr}
 80046e0:	2006      	movs	r0, #6
 80046e2:	f000 f84d 	bl	8004780 <raise>
 80046e6:	2001      	movs	r0, #1
 80046e8:	f000 f8a4 	bl	8004834 <_exit>

080046ec <_fstat_r>:
 80046ec:	b538      	push	{r3, r4, r5, lr}
 80046ee:	4d07      	ldr	r5, [pc, #28]	; (800470c <_fstat_r+0x20>)
 80046f0:	2300      	movs	r3, #0
 80046f2:	4604      	mov	r4, r0
 80046f4:	4608      	mov	r0, r1
 80046f6:	4611      	mov	r1, r2
 80046f8:	602b      	str	r3, [r5, #0]
 80046fa:	f000 f865 	bl	80047c8 <_fstat>
 80046fe:	1c43      	adds	r3, r0, #1
 8004700:	d102      	bne.n	8004708 <_fstat_r+0x1c>
 8004702:	682b      	ldr	r3, [r5, #0]
 8004704:	b103      	cbz	r3, 8004708 <_fstat_r+0x1c>
 8004706:	6023      	str	r3, [r4, #0]
 8004708:	bd38      	pop	{r3, r4, r5, pc}
 800470a:	bf00      	nop
 800470c:	200002e0 	.word	0x200002e0

08004710 <_isatty_r>:
 8004710:	b538      	push	{r3, r4, r5, lr}
 8004712:	4d06      	ldr	r5, [pc, #24]	; (800472c <_isatty_r+0x1c>)
 8004714:	2300      	movs	r3, #0
 8004716:	4604      	mov	r4, r0
 8004718:	4608      	mov	r0, r1
 800471a:	602b      	str	r3, [r5, #0]
 800471c:	f000 f864 	bl	80047e8 <_isatty>
 8004720:	1c43      	adds	r3, r0, #1
 8004722:	d102      	bne.n	800472a <_isatty_r+0x1a>
 8004724:	682b      	ldr	r3, [r5, #0]
 8004726:	b103      	cbz	r3, 800472a <_isatty_r+0x1a>
 8004728:	6023      	str	r3, [r4, #0]
 800472a:	bd38      	pop	{r3, r4, r5, pc}
 800472c:	200002e0 	.word	0x200002e0

08004730 <_raise_r>:
 8004730:	291f      	cmp	r1, #31
 8004732:	b538      	push	{r3, r4, r5, lr}
 8004734:	4604      	mov	r4, r0
 8004736:	460d      	mov	r5, r1
 8004738:	d904      	bls.n	8004744 <_raise_r+0x14>
 800473a:	2316      	movs	r3, #22
 800473c:	6003      	str	r3, [r0, #0]
 800473e:	f04f 30ff 	mov.w	r0, #4294967295
 8004742:	bd38      	pop	{r3, r4, r5, pc}
 8004744:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004746:	b112      	cbz	r2, 800474e <_raise_r+0x1e>
 8004748:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800474c:	b94b      	cbnz	r3, 8004762 <_raise_r+0x32>
 800474e:	4620      	mov	r0, r4
 8004750:	f000 f830 	bl	80047b4 <_getpid_r>
 8004754:	462a      	mov	r2, r5
 8004756:	4601      	mov	r1, r0
 8004758:	4620      	mov	r0, r4
 800475a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800475e:	f000 b817 	b.w	8004790 <_kill_r>
 8004762:	2b01      	cmp	r3, #1
 8004764:	d00a      	beq.n	800477c <_raise_r+0x4c>
 8004766:	1c59      	adds	r1, r3, #1
 8004768:	d103      	bne.n	8004772 <_raise_r+0x42>
 800476a:	2316      	movs	r3, #22
 800476c:	6003      	str	r3, [r0, #0]
 800476e:	2001      	movs	r0, #1
 8004770:	e7e7      	b.n	8004742 <_raise_r+0x12>
 8004772:	2400      	movs	r4, #0
 8004774:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8004778:	4628      	mov	r0, r5
 800477a:	4798      	blx	r3
 800477c:	2000      	movs	r0, #0
 800477e:	e7e0      	b.n	8004742 <_raise_r+0x12>

08004780 <raise>:
 8004780:	4b02      	ldr	r3, [pc, #8]	; (800478c <raise+0xc>)
 8004782:	4601      	mov	r1, r0
 8004784:	6818      	ldr	r0, [r3, #0]
 8004786:	f7ff bfd3 	b.w	8004730 <_raise_r>
 800478a:	bf00      	nop
 800478c:	2000000c 	.word	0x2000000c

08004790 <_kill_r>:
 8004790:	b538      	push	{r3, r4, r5, lr}
 8004792:	4d07      	ldr	r5, [pc, #28]	; (80047b0 <_kill_r+0x20>)
 8004794:	2300      	movs	r3, #0
 8004796:	4604      	mov	r4, r0
 8004798:	4608      	mov	r0, r1
 800479a:	4611      	mov	r1, r2
 800479c:	602b      	str	r3, [r5, #0]
 800479e:	f000 f82b 	bl	80047f8 <_kill>
 80047a2:	1c43      	adds	r3, r0, #1
 80047a4:	d102      	bne.n	80047ac <_kill_r+0x1c>
 80047a6:	682b      	ldr	r3, [r5, #0]
 80047a8:	b103      	cbz	r3, 80047ac <_kill_r+0x1c>
 80047aa:	6023      	str	r3, [r4, #0]
 80047ac:	bd38      	pop	{r3, r4, r5, pc}
 80047ae:	bf00      	nop
 80047b0:	200002e0 	.word	0x200002e0

080047b4 <_getpid_r>:
 80047b4:	f000 b810 	b.w	80047d8 <_getpid>

080047b8 <_close>:
 80047b8:	4b02      	ldr	r3, [pc, #8]	; (80047c4 <_close+0xc>)
 80047ba:	2258      	movs	r2, #88	; 0x58
 80047bc:	601a      	str	r2, [r3, #0]
 80047be:	f04f 30ff 	mov.w	r0, #4294967295
 80047c2:	4770      	bx	lr
 80047c4:	200002e0 	.word	0x200002e0

080047c8 <_fstat>:
 80047c8:	4b02      	ldr	r3, [pc, #8]	; (80047d4 <_fstat+0xc>)
 80047ca:	2258      	movs	r2, #88	; 0x58
 80047cc:	601a      	str	r2, [r3, #0]
 80047ce:	f04f 30ff 	mov.w	r0, #4294967295
 80047d2:	4770      	bx	lr
 80047d4:	200002e0 	.word	0x200002e0

080047d8 <_getpid>:
 80047d8:	4b02      	ldr	r3, [pc, #8]	; (80047e4 <_getpid+0xc>)
 80047da:	2258      	movs	r2, #88	; 0x58
 80047dc:	601a      	str	r2, [r3, #0]
 80047de:	f04f 30ff 	mov.w	r0, #4294967295
 80047e2:	4770      	bx	lr
 80047e4:	200002e0 	.word	0x200002e0

080047e8 <_isatty>:
 80047e8:	4b02      	ldr	r3, [pc, #8]	; (80047f4 <_isatty+0xc>)
 80047ea:	2258      	movs	r2, #88	; 0x58
 80047ec:	601a      	str	r2, [r3, #0]
 80047ee:	2000      	movs	r0, #0
 80047f0:	4770      	bx	lr
 80047f2:	bf00      	nop
 80047f4:	200002e0 	.word	0x200002e0

080047f8 <_kill>:
 80047f8:	4b02      	ldr	r3, [pc, #8]	; (8004804 <_kill+0xc>)
 80047fa:	2258      	movs	r2, #88	; 0x58
 80047fc:	601a      	str	r2, [r3, #0]
 80047fe:	f04f 30ff 	mov.w	r0, #4294967295
 8004802:	4770      	bx	lr
 8004804:	200002e0 	.word	0x200002e0

08004808 <_lseek>:
 8004808:	4b02      	ldr	r3, [pc, #8]	; (8004814 <_lseek+0xc>)
 800480a:	2258      	movs	r2, #88	; 0x58
 800480c:	601a      	str	r2, [r3, #0]
 800480e:	f04f 30ff 	mov.w	r0, #4294967295
 8004812:	4770      	bx	lr
 8004814:	200002e0 	.word	0x200002e0

08004818 <_sbrk>:
 8004818:	4b04      	ldr	r3, [pc, #16]	; (800482c <_sbrk+0x14>)
 800481a:	6819      	ldr	r1, [r3, #0]
 800481c:	4602      	mov	r2, r0
 800481e:	b909      	cbnz	r1, 8004824 <_sbrk+0xc>
 8004820:	4903      	ldr	r1, [pc, #12]	; (8004830 <_sbrk+0x18>)
 8004822:	6019      	str	r1, [r3, #0]
 8004824:	6818      	ldr	r0, [r3, #0]
 8004826:	4402      	add	r2, r0
 8004828:	601a      	str	r2, [r3, #0]
 800482a:	4770      	bx	lr
 800482c:	20000204 	.word	0x20000204
 8004830:	200002e8 	.word	0x200002e8

08004834 <_exit>:
 8004834:	e7fe      	b.n	8004834 <_exit>
	...

08004838 <_init>:
 8004838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800483a:	bf00      	nop
 800483c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800483e:	bc08      	pop	{r3}
 8004840:	469e      	mov	lr, r3
 8004842:	4770      	bx	lr

08004844 <_fini>:
 8004844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004846:	bf00      	nop
 8004848:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800484a:	bc08      	pop	{r3}
 800484c:	469e      	mov	lr, r3
 800484e:	4770      	bx	lr
