Metric,Value
detailedplace__design__instance__displacement__total,110.905
detailedplace__design__instance__displacement__mean,1.912
detailedplace__design__instance__displacement__max,4.688
detailedplace__route__wirelength__estimated,369.581
detailedplace__design__violations,0
detailedplace__timing__setup__tns,0
detailedplace__timing__setup__ws,1e+39
detailedplace__timing__drv__max_slew_limit,0.975081
detailedplace__timing__drv__max_slew,0
detailedplace__timing__drv__max_cap_limit,0.975798
detailedplace__timing__drv__max_cap,0
detailedplace__timing__drv__max_fanout_limit,8
detailedplace__timing__drv__max_fanout,0
detailedplace__timing__drv__setup_violation_count,0
detailedplace__timing__drv__hold_violation_count,0
detailedplace__power__internal__total,8.02386e-07
detailedplace__power__switching__total,1.24399e-07
detailedplace__power__leakage__total,5.72849e-09
detailedplace__power__total,9.32513e-07
detailedplace__design__io,45
detailedplace__design__die__area,32880.6
detailedplace__design__core__area,30427.5
detailedplace__design__instance__count,58
detailedplace__design__instance__area,468.115
detailedplace__design__instance__count__stdcell,58
detailedplace__design__instance__area__stdcell,468.115
detailedplace__design__instance__count__macros,0
detailedplace__design__instance__area__macros,0
detailedplace__design__instance__utilization,0.0153846
detailedplace__design__instance__utilization__stdcell,0.0153846
detailedplace__flow__warnings__count,0
detailedplace__flow__errors__count,0
flow__warnings__count,0
flow__errors__count,0
globalplace__timing__setup__tns,0
globalplace__timing__setup__ws,1e+39
globalplace__power__internal__total,8.50832e-07
globalplace__power__switching__total,1.12573e-07
globalplace__power__leakage__total,4.33335e-09
globalplace__power__total,9.67739e-07
globalplace__design__io,45
globalplace__design__die__area,32880.6
globalplace__design__core__area,30427.5
globalplace__design__instance__count,32
globalplace__design__instance__area,290.304
globalplace__design__instance__count__stdcell,32
globalplace__design__instance__area__stdcell,290.304
globalplace__design__instance__count__macros,0
globalplace__design__instance__area__macros,0
globalplace__design__instance__utilization,0.00954085
globalplace__design__instance__utilization__stdcell,0.00954085
globalplace__flow__warnings__count,1
globalplace__flow__errors__count,0
placeopt__timing__drv__floating__nets,0
placeopt__timing__drv__floating__pins,0
placeopt__timing__setup__tns,0
placeopt__timing__setup__ws,1e+39
placeopt__timing__drv__max_slew_limit,0.975407
placeopt__timing__drv__max_slew,0
placeopt__timing__drv__max_cap_limit,0.974582
placeopt__timing__drv__max_cap,0
placeopt__timing__drv__max_fanout_limit,8
placeopt__timing__drv__max_fanout,0
placeopt__timing__drv__setup_violation_count,0
placeopt__timing__drv__hold_violation_count,0
placeopt__power__internal__total,8.0236e-07
placeopt__power__switching__total,1.24074e-07
placeopt__power__leakage__total,5.72849e-09
placeopt__power__total,9.32163e-07
placeopt__design__io,45
placeopt__design__die__area,32880.6
placeopt__design__core__area,30427.5
placeopt__design__instance__count,58
placeopt__design__instance__area,468.115
placeopt__design__instance__count__stdcell,58
placeopt__design__instance__area__stdcell,468.115
placeopt__design__instance__count__macros,0
placeopt__design__instance__area__macros,0
placeopt__design__instance__utilization,0.0153846
placeopt__design__instance__utilization__stdcell,0.0153846
placeopt__flow__warnings__count,0
placeopt__flow__errors__count,0
design__violations,0
globalroute__design__instance__displacement__total,0
globalroute__design__instance__displacement__mean,0
globalroute__design__instance__displacement__max,0
globalroute__route__wirelength__estimated,343.16
globalroute__design__instance__count__setup_buffer,0
globalroute__design__instance__count__hold_buffer,0
globalroute__antenna_diodes_count,0
globalroute__design__violations,0
globalroute__antenna__violating__nets,0
globalroute__antenna__violating__pins,0
globalroute__timing__setup__tns,0
globalroute__timing__setup__ws,1e+39
globalroute__clock__skew__setup,0
globalroute__clock__skew__hold,0
globalroute__timing__drv__max_slew_limit,0.971316
globalroute__timing__drv__max_slew,0
globalroute__timing__drv__max_cap_limit,0.973357
globalroute__timing__drv__max_cap,0
globalroute__timing__drv__max_fanout_limit,8
globalroute__timing__drv__max_fanout,0
globalroute__timing__drv__setup_violation_count,0
globalroute__timing__drv__hold_violation_count,0
globalroute__power__internal__total,8.02931e-07
globalroute__power__switching__total,1.46331e-07
globalroute__power__leakage__total,5.72849e-09
globalroute__power__total,9.54991e-07
globalroute__design__io,45
globalroute__design__die__area,32880.6
globalroute__design__core__area,30427.5
globalroute__design__instance__count,58
globalroute__design__instance__area,468.115
globalroute__design__instance__count__stdcell,58
globalroute__design__instance__area__stdcell,468.115
globalroute__design__instance__count__macros,0
globalroute__design__instance__area__macros,0
globalroute__design__instance__utilization,0.0153846
globalroute__design__instance__utilization__stdcell,0.0153846
globalroute__flow__warnings__count,1
globalroute__flow__errors__count,0
cts__design__instance__displacement__total,0
cts__design__instance__displacement__mean,0
cts__design__instance__displacement__max,0
cts__route__wirelength__estimated,343.16
cts__design__instance__count__setup_buffer,0
cts__design__instance__count__hold_buffer,0
cts__design__violations,0
cts__timing__setup__tns,0
cts__timing__setup__ws,1e+39
cts__clock__skew__setup,0
cts__clock__skew__hold,0
cts__timing__drv__max_slew_limit,0.975081
cts__timing__drv__max_slew,0
cts__timing__drv__max_cap_limit,0.97562
cts__timing__drv__max_cap,0
cts__timing__drv__max_fanout_limit,8
cts__timing__drv__max_fanout,0
cts__timing__drv__setup_violation_count,0
cts__timing__drv__hold_violation_count,0
cts__power__internal__total,8.02378e-07
cts__power__switching__total,1.24652e-07
cts__power__leakage__total,5.72849e-09
cts__power__total,9.32758e-07
cts__design__io,45
cts__design__die__area,32880.6
cts__design__core__area,30427.5
cts__design__instance__count,58
cts__design__instance__area,468.115
cts__design__instance__count__stdcell,58
cts__design__instance__area__stdcell,468.115
cts__design__instance__count__macros,0
cts__design__instance__area__macros,0
cts__design__instance__utilization,0.0153846
cts__design__instance__utilization__stdcell,0.0153846
cts__flow__warnings__count,3
cts__flow__errors__count,0
finish__design_powergrid__voltage__worst__net:VPWR__corner:default,1.2
finish__design_powergrid__drop__average__net:VPWR__corner:default,1.2
finish__design_powergrid__drop__worst__net:VPWR__corner:default,3.90772e-07
finish__design_powergrid__voltage__worst__net:VGND__corner:default,3.58802e-07
finish__design_powergrid__drop__average__net:VGND__corner:default,6.15166e-08
finish__design_powergrid__drop__worst__net:VGND__corner:default,3.58802e-07
finish__design__instance__count__class:fill_cell,89
finish__design__instance__count__class:other,2342
finish__design__instance__count__class:buffer,24
finish__design__instance__count__class:timing_repair_buffer,3
finish__design__instance__count__class:inverter,1
finish__design__instance__count__class:sequential_cell,2
finish__design__instance__count__class:multi_input_combinational_cell,28
finish__timing__setup__tns,0
finish__timing__setup__ws,1e+39
finish__clock__skew__setup,0
finish__clock__skew__hold,0
finish__timing__drv__max_slew_limit,0.974135
finish__timing__drv__max_slew,0
finish__timing__drv__max_cap_limit,0.968982
finish__timing__drv__max_cap,0
finish__timing__drv__max_fanout_limit,8
finish__timing__drv__max_fanout,0
finish__timing__drv__setup_violation_count,0
finish__timing__drv__hold_violation_count,0
finish__power__internal__total,8.03033e-07
finish__power__switching__total,1.53823e-07
finish__power__leakage__total,1.85668e-06
finish__power__total,2.81354e-06
finish__design__io,45
finish__design__die__area,32880.6
finish__design__core__area,30427.5
finish__design__instance__count,2400
finish__design__instance__area,30186.2
finish__design__instance__count__stdcell,2400
finish__design__instance__area__stdcell,30186.2
finish__design__instance__count__macros,0
finish__design__instance__area__macros,0
finish__design__instance__utilization,0.992069
finish__design__instance__utilization__stdcell,0.992069
finish__flow__warnings__count,9
finish__flow__errors__count,0
detailedroute__route__net,77
detailedroute__route__net__special,2
detailedroute__route__drc_errors__iter:1,0
detailedroute__route__wirelength__iter:1,319
detailedroute__route__drc_errors,0
detailedroute__route__wirelength,319
detailedroute__route__vias,185
detailedroute__route__vias__singlecut,185
detailedroute__route__vias__multicut,0
detailedroute__antenna__violating__nets,0
detailedroute__antenna__violating__pins,0
detailedroute__flow__warnings__count,10
detailedroute__flow__errors__count,0
floorplan__design__instance__count__setup_buffer,0
floorplan__design__instance__count__hold_buffer,0
run__flow__platform__time_units,1ns
run__flow__platform__capacitance_units,1pF
run__flow__platform__resistance_units,1kohm
run__flow__platform__voltage_units,1v
run__flow__platform__current_units,1uA
run__flow__platform__power_units,1pW
run__flow__platform__distance_units,1um
floorplan__timing__setup__tns,0
floorplan__timing__setup__ws,1e+39
floorplan__power__internal__total,8.50795e-07
floorplan__power__switching__total,1.10267e-07
floorplan__power__leakage__total,4.33335e-09
floorplan__power__total,9.65395e-07
floorplan__design__io,43
floorplan__design__die__area,32880.6
floorplan__design__core__area,30427.5
floorplan__design__instance__count,32
floorplan__design__instance__area,290.304
floorplan__design__instance__count__stdcell,32
floorplan__design__instance__area__stdcell,290.304
floorplan__design__instance__count__macros,0
floorplan__design__instance__area__macros,0
floorplan__design__instance__utilization,0.00954085
floorplan__design__instance__utilization__stdcell,0.00954085
floorplan__flow__warnings__count,46
floorplan__flow__errors__count,0
