Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU_ControlUnit
Compiling module xil_defaultlib.FF
Compiling module xil_defaultlib.RegisterN_default
Compiling module xil_defaultlib.RegisterN(WIDTH=16)
Compiling module xil_defaultlib.RegisterN(WIDTH=1)
Compiling module xil_defaultlib.Decode_Load
Compiling module xil_defaultlib.Mux2N
Compiling module xil_defaultlib.Mux2N(WIDTH=1)
Compiling module xil_defaultlib.CLU
Compiling module xil_defaultlib.CLA_4
Compiling module xil_defaultlib.CLA_8
Compiling module xil_defaultlib.Mux4N
Compiling module xil_defaultlib.BoothShift
Compiling module xil_defaultlib.NRDShift
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav
