<BaliSimProject version="1.3" path="dataSourcesController" stage="0" language="-1" name="sim" simType="ModelSim">
    <Source worklib="work" path="dataSourcesController/source/data_sources.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="dataSourcesController/test/data_sources_testbench.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="constants.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <SimLib value="pmi_work ovi_machxo3l"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VERILOG" name="data_sources_testbench"/>
</BaliSimProject>
