Keyword: AHB
Occurrences: 102
================================================================================

Page    2: •   3 bus matrices (1 AXI and 2 AHB)                  Up to 22 timers and watchdogs
Page    2: •   Bridges (5× AHB2-APB, 2× AXI2-AHB)                • 1× high-resolution timer (2.1 ns max
Page   17: to APB buses, AHB buses, 2x32-bit multi-AHB bus matrix and a multi layer AXI interconnect
Page   23: AHB1                             (240MHz)
Page   23: AHBP
Page   23: JTRST, JTDI,               Cortex-M7                                                                                                        AXI/AHB12 (240MHz)                                                                                                                            FIFO
Page   23: TRACECK        ETM                                                                                                                             1 MB FLASH                                                                           32-bit AHB BUS-MATRIX
Page   23: AHB1 (240MHz)
Page   23: AHBS                                             SRAM                                                                                                                                                          SRAM1         SRAM2
Page   23: AHB4 (240MHz)
Page   23: AHB2 (240MHz)
Page   23: (DMA2D)                                                                                                                                                                                                                                                  AHB/APB
Page   23: AXI/AHB34 (240MHz)
Page   23: AHB3
Page   23: SDMMC_D[7:0],SDMMC_D[7:3,1]Dir                                                                                                                                     AHB/APB
Page   23: Delay block                                                                                                    AHB2 (240MHz)                                                                                                                                                             16b
Page   23: AHB/APB                                                                                                                                                                                                                                                                    smcard
Page   23: AHB4
Page   23: AHB4
Page   23: AHB4
Page   23: MOSI, MISO, SCK, NSS as AF                  SPI4                                                                              AHB4
Page   23: AHB4
Page   23: irDA USART6                                                                                                                                             32-bit AHB BUS-MATRIX                                                         RAM                                                              TT-FDCAN1                            TX, RX
Page   23: AHB4 (240MHz)
Page   23: AHB4
Page   23: AHB4 (240MHz)
Page   23: VREF                                                                                                                          AHB/APB
Page   24: AHB1                             (240MHz)
Page   24: AHBP
Page   24: AXI/AHB12 (240MHz)                                            8 Stream 8 Stream                    DMA/                                                                       DMA/          DMA/
Page   24: TRACECK        ETM                                                                                                                              Up to 1 MB                                                                          32-bit AHB BUS-MATRIX
Page   24: AHB1 (240MHz)
Page   24: AHBS
Page   24: AHB4 (240MHz)
Page   24: AHB2 (240MHz)
Page   24: (DMA2D)                                                                                                                                                                                                                                                  AHB/APB
Page   24: LCD_B[7:0], LCD_HSYNC,                                                                                                                                   AXI/AHB34 (240MHz)
Page   24: AHB3
Page   24: SDMMC_D[7:0],SDMMC_D[7:3,1]Dir                                                                                                                                    AHB/APB
Page   24: Delay block                                                                                                    AHB2 (240MHz)                                                                                                                                                             16b
Page   24: AHB/APB                                                                                                                                                                                                                                                                    smcard
Page   24: AHB4
Page   24: AHB4
Page   24: AHB4
Page   24: MOSI, MISO, SCK, NSS as AF                 SPI4                                                                              AHB4
Page   24: AHB4
Page   24: irDA USART6                                                                                                                                             32-bit AHB BUS-MATRIX                                                         RAM                                                              TT-FDCAN1                            TX, RX
Page   24: AHB4 (240MHz)
Page   24: AHB4
Page   24: AHB4 (240MHz)
Page   24: VREF                                                                                                                          AHB/APB
Page   25: •   Dedicated low-latency AHB-Lite peripheral bus (AHBP) to connect to peripherals.
Page   26: either from the CPU or the MDMA (even in Sleep mode) through a specific AHB slave
Page   26: of the CPU(AHBP):
Page   32: The devices feature an AXI bus matrix, two AHB bus matrices and bus bridges that allow
Page   33: AHBS
Page   33: AHBP
Page   33: D1-to-D2 AHB
Page   33: AHB3
Page   33: 64-bit AXI bus matrix                                                                                                 32-bit AHB bus matrix
Page   33: D2-to-D1 AHB
Page   33: Legend                             TCM AHB                                   D1-to-D3 AHB                                        32-bit AHB bus matrix
Page   33: AHB4                          APB4
Page   34: any CPU action. It features a master AXI interface and a dedicated AHB interface to
Page  110: •     When the peripherals are enabled, the AHB clock frequency is the CPU frequency
Page  110: divided by 2 and the APB clock frequency is AHB clock frequency divided by 2.
Page  113: frcc_ahb_ck(AHB4)
Page  117: AHB3      QUADSPI kernel          0.9           0.8              0.7
Page  117: AHB3 bridge           7.5           6.8              6.3
Page  117: AHB1
Page  117: AHB1 Bridge           10            9.6              8.6
Page  118: AHB2
Page  118: AHB2 bridge          0.1           0.1            0.1
Page  118: AHB4           GPIOI             0.9           0.9            0.8
Page  118: Bridge AHB4          0.1           0.1            0.1
Page  148: 2. NWAIT pulse width is equal to 1 AHB cycle.
Page  150: 2. NWAIT pulse width is equal to 1 AHB cycle.
Page  190: AHB/APBx prescaler=1
Page  190: AHB/APBx
Page  213: fHCLK                AHB clock frequency
Page  217: •     When the peripherals are enabled, the AHB clock frequency is the CPU frequency
Page  217: divided by 2 and the APB clock frequency is AHB clock frequency divided by 2.
Page  224: AHB3
Page  224: AHB3 bridge          35.0           32.0       29.0     26.0
Page  224: Total AHB3           120            106        96        86
Page  224: AHB1
Page  224: AHB1 bridge          0.1            0.1        0.1      0.1
Page  224: Total AHB1           220            181        178      161
Page  225: AHB2
Page  225: AHB2 bridge           0.1            0.1         0.1         0.1
Page  225: Total AHB2            79             60          63          58
Page  225: AHB4
Page  225: AHB4 bridge           0.1            0.1         0.1         0.1
Page  225: Total AHB4            22             20          19          16
Page  253: 2. NWAIT pulse width is equal to 1 AHB cycle.
Page  255: 2. NWAIT pulse width is equal to 1 AHB cycle.
Page  257: 2. NWAIT pulse width is equal to 1 AHB cycle.
Page  258: 2. NWAIT pulse width is equal to 1 AHB cycle.
Page  273: are derived from tests performed under the ambient temperature, fAHB frequency and VDD
Page  301: AHB/APBx prescaler=1
Page  301: AHB/APBx
Page  353: Added connection between SDMMC2 and D2-to-D3 AHB bus in Figure 4:
