
[options]
isa rv32i

[depth]
insn            20

[csrs]


[defines]
`define RISCV_FORMAL_ALIGNED_MEM


[script-sources]
read_verilog -sv @basedir@/cores/@core@/wrapper.sv
read_verilog @basedir@/cores/@core@/@core@/@core@.v
read_verilog @basedir@/cores/@core@/@core@/ALU/ALU.v
read_verilog @basedir@/cores/@core@/@core@/DECO_INSTR/DECO_INSTR.v
read_verilog @basedir@/cores/@core@/@core@/FSM/FSM.v
read_verilog @basedir@/cores/@core@/@core@/IRQ/IRQ.v
read_verilog @basedir@/cores/@core@/@core@/MEMORY_INTERFACE/MEMORY_INTERFACE.v
read_verilog @basedir@/cores/@core@/@core@/MULT/MULT.v
read_verilog @basedir@/cores/@core@/@core@/REG_FILE/REG_FILE.v
read_verilog @basedir@/cores/@core@/@core@/UTILITIES/UTILITY.v
