
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: link_design -top top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 6763 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'ram_wishbone' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/Nexys-4-DDR-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1560.027 ; gain = 371.293 ; free physical = 7510 ; free virtual = 12729
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:01 . Memory (MB): peak = 1628.059 ; gain = 68.031 ; free physical = 7508 ; free virtual = 12726

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 226ba5557

Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2103.559 ; gain = 475.500 ; free physical = 7121 ; free virtual = 12361

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 226ba5557

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2103.559 ; gain = 0.000 ; free physical = 7145 ; free virtual = 12384
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 20d8391d6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2103.559 ; gain = 0.000 ; free physical = 7145 ; free virtual = 12384
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 247ed144d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2103.559 ; gain = 0.000 ; free physical = 7139 ; free virtual = 12378
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 247ed144d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2103.559 ; gain = 0.000 ; free physical = 7141 ; free virtual = 12380
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 25e512a79

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2103.559 ; gain = 0.000 ; free physical = 7143 ; free virtual = 12383
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 25e512a79

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2103.559 ; gain = 0.000 ; free physical = 7142 ; free virtual = 12382
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2103.559 ; gain = 0.000 ; free physical = 7140 ; free virtual = 12380
Ending Logic Optimization Task | Checksum: 25e512a79

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2103.559 ; gain = 0.000 ; free physical = 7139 ; free virtual = 12379

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 25e512a79

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2103.559 ; gain = 0.000 ; free physical = 7139 ; free virtual = 12380

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 25e512a79

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2103.559 ; gain = 0.000 ; free physical = 7139 ; free virtual = 12379
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2103.559 ; gain = 543.531 ; free physical = 7139 ; free virtual = 12379
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2135.574 ; gain = 0.000 ; free physical = 7137 ; free virtual = 12378
INFO: [Common 17-1381] The checkpoint '/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/vivado/riscvcpu-vivado/riscvcpu-vivado.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jack/Documents/Git/riscvsoc_sim/riscvsoc/vivado/riscvcpu-vivado/riscvcpu-vivado.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2175.594 ; gain = 0.000 ; free physical = 7092 ; free virtual = 12337
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 163eb551a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2175.594 ; gain = 0.000 ; free physical = 7092 ; free virtual = 12337
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2175.594 ; gain = 0.000 ; free physical = 7092 ; free virtual = 12337

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ecbb616c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2175.594 ; gain = 0.000 ; free physical = 7054 ; free virtual = 12303

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d722b562

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2244.836 ; gain = 69.242 ; free physical = 6989 ; free virtual = 12239

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d722b562

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2244.836 ; gain = 69.242 ; free physical = 6986 ; free virtual = 12235
Phase 1 Placer Initialization | Checksum: 1d722b562

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2244.836 ; gain = 69.242 ; free physical = 6985 ; free virtual = 12235

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f84c95ea

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2338.559 ; gain = 162.965 ; free physical = 6957 ; free virtual = 12208

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2354.566 ; gain = 0.000 ; free physical = 6887 ; free virtual = 12140

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 17a7ec2c2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:17 . Memory (MB): peak = 2354.566 ; gain = 178.973 ; free physical = 6887 ; free virtual = 12140
Phase 2 Global Placement | Checksum: 19b908d1d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:19 . Memory (MB): peak = 2354.566 ; gain = 178.973 ; free physical = 6879 ; free virtual = 12133

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19b908d1d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:19 . Memory (MB): peak = 2354.566 ; gain = 178.973 ; free physical = 6879 ; free virtual = 12133

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1955e2fa8

Time (s): cpu = 00:00:48 ; elapsed = 00:00:21 . Memory (MB): peak = 2354.566 ; gain = 178.973 ; free physical = 7278 ; free virtual = 12533

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ecf22421

Time (s): cpu = 00:00:48 ; elapsed = 00:00:21 . Memory (MB): peak = 2354.566 ; gain = 178.973 ; free physical = 7278 ; free virtual = 12533

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ecf22421

Time (s): cpu = 00:00:48 ; elapsed = 00:00:21 . Memory (MB): peak = 2354.566 ; gain = 178.973 ; free physical = 7278 ; free virtual = 12533

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1ecf22421

Time (s): cpu = 00:00:48 ; elapsed = 00:00:21 . Memory (MB): peak = 2354.566 ; gain = 178.973 ; free physical = 7278 ; free virtual = 12533

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 13db45574

Time (s): cpu = 00:00:49 ; elapsed = 00:00:22 . Memory (MB): peak = 2354.566 ; gain = 178.973 ; free physical = 7266 ; free virtual = 12521

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: e37e6cfe

Time (s): cpu = 00:00:55 ; elapsed = 00:00:28 . Memory (MB): peak = 2354.566 ; gain = 178.973 ; free physical = 7230 ; free virtual = 12486

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 105822a89

Time (s): cpu = 00:00:56 ; elapsed = 00:00:29 . Memory (MB): peak = 2354.566 ; gain = 178.973 ; free physical = 7211 ; free virtual = 12467

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 105822a89

Time (s): cpu = 00:00:57 ; elapsed = 00:00:29 . Memory (MB): peak = 2354.566 ; gain = 178.973 ; free physical = 7209 ; free virtual = 12465
Phase 3 Detail Placement | Checksum: 105822a89

Time (s): cpu = 00:00:57 ; elapsed = 00:00:29 . Memory (MB): peak = 2354.566 ; gain = 178.973 ; free physical = 7210 ; free virtual = 12467

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a5a5b709

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a5a5b709

Time (s): cpu = 00:01:07 ; elapsed = 00:00:33 . Memory (MB): peak = 2354.566 ; gain = 178.973 ; free physical = 7208 ; free virtual = 12466
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.420. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: cf36ab2a

Time (s): cpu = 00:01:46 ; elapsed = 00:01:04 . Memory (MB): peak = 2354.566 ; gain = 178.973 ; free physical = 7222 ; free virtual = 12485
Phase 4.1 Post Commit Optimization | Checksum: cf36ab2a

Time (s): cpu = 00:01:46 ; elapsed = 00:01:04 . Memory (MB): peak = 2354.566 ; gain = 178.973 ; free physical = 7222 ; free virtual = 12485

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: cf36ab2a

Time (s): cpu = 00:01:46 ; elapsed = 00:01:04 . Memory (MB): peak = 2354.566 ; gain = 178.973 ; free physical = 7223 ; free virtual = 12485

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: cf36ab2a

Time (s): cpu = 00:01:47 ; elapsed = 00:01:04 . Memory (MB): peak = 2354.566 ; gain = 178.973 ; free physical = 7223 ; free virtual = 12485

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: f81a870b

Time (s): cpu = 00:01:47 ; elapsed = 00:01:04 . Memory (MB): peak = 2354.566 ; gain = 178.973 ; free physical = 7223 ; free virtual = 12485
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f81a870b

Time (s): cpu = 00:01:47 ; elapsed = 00:01:05 . Memory (MB): peak = 2354.566 ; gain = 178.973 ; free physical = 7223 ; free virtual = 12486
Ending Placer Task | Checksum: baef2389

Time (s): cpu = 00:01:47 ; elapsed = 00:01:05 . Memory (MB): peak = 2354.566 ; gain = 178.973 ; free physical = 7254 ; free virtual = 12516
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:49 ; elapsed = 00:01:06 . Memory (MB): peak = 2354.566 ; gain = 178.973 ; free physical = 7256 ; free virtual = 12519
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2354.566 ; gain = 0.000 ; free physical = 7219 ; free virtual = 12513
INFO: [Common 17-1381] The checkpoint '/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/vivado/riscvcpu-vivado/riscvcpu-vivado.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2354.566 ; gain = 0.000 ; free physical = 7232 ; free virtual = 12502
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2354.566 ; gain = 0.000 ; free physical = 7239 ; free virtual = 12509
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2354.566 ; gain = 0.000 ; free physical = 7237 ; free virtual = 12508
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 5ac6ec70 ConstDB: 0 ShapeSum: 60283719 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11ddfed37

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2399.367 ; gain = 44.801 ; free physical = 7321 ; free virtual = 12595
Post Restoration Checksum: NetGraph: fc41e488 NumContArr: 219e08af Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11ddfed37

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2399.367 ; gain = 44.801 ; free physical = 7322 ; free virtual = 12596

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11ddfed37

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2409.355 ; gain = 54.789 ; free physical = 7290 ; free virtual = 12564

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11ddfed37

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2409.355 ; gain = 54.789 ; free physical = 7290 ; free virtual = 12564
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1832d3045

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 2441.684 ; gain = 87.117 ; free physical = 7270 ; free virtual = 12545
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.488  | TNS=0.000  | WHS=-0.099 | THS=-2.519 |

Phase 2 Router Initialization | Checksum: 1f468ecf8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 2441.684 ; gain = 87.117 ; free physical = 7264 ; free virtual = 12539

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e0747f10

Time (s): cpu = 00:00:57 ; elapsed = 00:00:24 . Memory (MB): peak = 2631.285 ; gain = 276.719 ; free physical = 7232 ; free virtual = 12507

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 16768
 Number of Nodes with overlaps = 6846
 Number of Nodes with overlaps = 3710
 Number of Nodes with overlaps = 1816
 Number of Nodes with overlaps = 630
 Number of Nodes with overlaps = 346
 Number of Nodes with overlaps = 153
 Number of Nodes with overlaps = 133
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.164 | TNS=-1.622 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b1f07ccf

Time (s): cpu = 00:05:54 ; elapsed = 00:01:39 . Memory (MB): peak = 2631.285 ; gain = 276.719 ; free physical = 7099 ; free virtual = 12383

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 909
 Number of Nodes with overlaps = 410
 Number of Nodes with overlaps = 330
 Number of Nodes with overlaps = 161
 Number of Nodes with overlaps = 105
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.110  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: dbba94eb

Time (s): cpu = 00:07:03 ; elapsed = 00:02:01 . Memory (MB): peak = 2631.285 ; gain = 276.719 ; free physical = 7124 ; free virtual = 12411
Phase 4 Rip-up And Reroute | Checksum: dbba94eb

Time (s): cpu = 00:07:03 ; elapsed = 00:02:01 . Memory (MB): peak = 2631.285 ; gain = 276.719 ; free physical = 7123 ; free virtual = 12410

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: dbba94eb

Time (s): cpu = 00:07:03 ; elapsed = 00:02:01 . Memory (MB): peak = 2631.285 ; gain = 276.719 ; free physical = 7123 ; free virtual = 12410

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: dbba94eb

Time (s): cpu = 00:07:03 ; elapsed = 00:02:01 . Memory (MB): peak = 2631.285 ; gain = 276.719 ; free physical = 7123 ; free virtual = 12410
Phase 5 Delay and Skew Optimization | Checksum: dbba94eb

Time (s): cpu = 00:07:03 ; elapsed = 00:02:01 . Memory (MB): peak = 2631.285 ; gain = 276.719 ; free physical = 7123 ; free virtual = 12410

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: bd9933fc

Time (s): cpu = 00:07:05 ; elapsed = 00:02:02 . Memory (MB): peak = 2631.285 ; gain = 276.719 ; free physical = 7110 ; free virtual = 12398
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.118  | TNS=0.000  | WHS=0.098  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: bd9933fc

Time (s): cpu = 00:07:05 ; elapsed = 00:02:02 . Memory (MB): peak = 2631.285 ; gain = 276.719 ; free physical = 7127 ; free virtual = 12415
Phase 6 Post Hold Fix | Checksum: bd9933fc

Time (s): cpu = 00:07:05 ; elapsed = 00:02:02 . Memory (MB): peak = 2631.285 ; gain = 276.719 ; free physical = 7127 ; free virtual = 12415

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 13.0149 %
  Global Horizontal Routing Utilization  = 14.6353 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 661919d7

Time (s): cpu = 00:07:05 ; elapsed = 00:02:02 . Memory (MB): peak = 2631.285 ; gain = 276.719 ; free physical = 7126 ; free virtual = 12414

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 661919d7

Time (s): cpu = 00:07:05 ; elapsed = 00:02:02 . Memory (MB): peak = 2631.285 ; gain = 276.719 ; free physical = 7126 ; free virtual = 12414

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 150f175a1

Time (s): cpu = 00:07:07 ; elapsed = 00:02:03 . Memory (MB): peak = 2631.285 ; gain = 276.719 ; free physical = 7121 ; free virtual = 12409

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.118  | TNS=0.000  | WHS=0.098  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 150f175a1

Time (s): cpu = 00:07:07 ; elapsed = 00:02:04 . Memory (MB): peak = 2631.285 ; gain = 276.719 ; free physical = 7128 ; free virtual = 12416
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:07 ; elapsed = 00:02:04 . Memory (MB): peak = 2631.285 ; gain = 276.719 ; free physical = 7170 ; free virtual = 12458

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:10 ; elapsed = 00:02:05 . Memory (MB): peak = 2631.285 ; gain = 276.719 ; free physical = 7170 ; free virtual = 12458
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2663.301 ; gain = 0.000 ; free physical = 7123 ; free virtual = 12452
INFO: [Common 17-1381] The checkpoint '/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/vivado/riscvcpu-vivado/riscvcpu-vivado.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jack/Documents/Git/riscvsoc_sim/riscvsoc/vivado/riscvcpu-vivado/riscvcpu-vivado.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/jack/Documents/Git/riscvsoc_sim/riscvsoc/vivado/riscvcpu-vivado/riscvcpu-vivado.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
78 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Mar 13 16:02:34 2019...
